{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602121788735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602121788743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 09:49:48 2020 " "Processing started: Thu Oct 08 09:49:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602121788743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121788743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp5_4_2 -c exp5_4_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp5_4_2 -c exp5_4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121788743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602121789447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602121789447 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CLK_div_N.v(4) " "Verilog HDL information at CLK_div_N.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "CLK_div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/CLK_div_N.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602121799812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_n.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_N " "Found entity 1: div_N" {  } { { "CLK_div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/CLK_div_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121799817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799817 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(62) " "Verilog HDL information at counter.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602121799828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121799831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp5_4_2.v 1 1 " "Found 1 design units, including 1 entities, in source file exp5_4_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp5_4_2 " "Found entity 1: exp5_4_2" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121799842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799842 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_N1.v(4) " "Verilog HDL information at div_N1.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "div_N1.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/div_N1.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602121799848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_n1.v 1 1 " "Found 1 design units, including 1 entities, in source file div_n1.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_N1 " "Found entity 1: div_N1" {  } { { "div_N1.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/div_N1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121799849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp5_4_2 " "Elaborating entity \"exp5_4_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602121799932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_N div_N:A " "Elaborating entity \"div_N\" for hierarchy \"div_N:A\"" {  } { { "exp5_4_2.v" "A" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121799933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CLK_div_N.v(9) " "Verilog HDL assignment warning at CLK_div_N.v(9): truncated value with size 32 to match size of target (1)" {  } { { "CLK_div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/CLK_div_N.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799934 "|exp5_4_2|div_N:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_N1 div_N1:C " "Elaborating entity \"div_N1\" for hierarchy \"div_N1:C\"" {  } { { "exp5_4_2.v" "C" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121799935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 div_N1.v(9) " "Verilog HDL assignment warning at div_N1.v(9): truncated value with size 32 to match size of target (1)" {  } { { "div_N1.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/div_N1.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799936 "|exp5_4_2|div_N1:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:B " "Elaborating entity \"counter\" for hierarchy \"counter:B\"" {  } { { "exp5_4_2.v" "B" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121799937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(45) " "Verilog HDL assignment warning at counter.v(45): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799938 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(48) " "Verilog HDL assignment warning at counter.v(48): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799939 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(55) " "Verilog HDL assignment warning at counter.v(55): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799939 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(80) " "Verilog HDL assignment warning at counter.v(80): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799939 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(82) " "Verilog HDL assignment warning at counter.v(82): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799939 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(84) " "Verilog HDL assignment warning at counter.v(84): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799940 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(101) " "Verilog HDL assignment warning at counter.v(101): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799940 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(103) " "Verilog HDL assignment warning at counter.v(103): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799940 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(105) " "Verilog HDL assignment warning at counter.v(105): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799940 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(111) " "Verilog HDL assignment warning at counter.v(111): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799940 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(120) " "Verilog HDL assignment warning at counter.v(120): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799941 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(126) " "Verilog HDL assignment warning at counter.v(126): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121799941 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 counter.v(134) " "Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602121799950 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 counter.v(134) " "Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602121799950 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 counter.v(134) " "Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602121799950 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 counter.v(134) " "Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602121799950 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 counter.v(134) " "Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602121799951 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 counter.v(134) " "Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602121799951 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] counter.v(262) " "Inferred latch for \"HEX5\[0\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799965 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] counter.v(262) " "Inferred latch for \"HEX5\[1\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799966 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] counter.v(262) " "Inferred latch for \"HEX5\[2\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799966 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] counter.v(262) " "Inferred latch for \"HEX5\[3\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799966 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] counter.v(262) " "Inferred latch for \"HEX5\[4\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799966 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] counter.v(262) " "Inferred latch for \"HEX5\[5\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799966 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] counter.v(262) " "Inferred latch for \"HEX5\[6\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799967 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] counter.v(262) " "Inferred latch for \"HEX4\[0\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799967 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] counter.v(262) " "Inferred latch for \"HEX4\[1\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799967 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] counter.v(262) " "Inferred latch for \"HEX4\[2\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799967 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] counter.v(262) " "Inferred latch for \"HEX4\[3\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799968 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] counter.v(262) " "Inferred latch for \"HEX4\[4\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799968 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] counter.v(262) " "Inferred latch for \"HEX4\[5\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799968 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] counter.v(262) " "Inferred latch for \"HEX4\[6\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799968 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] counter.v(262) " "Inferred latch for \"HEX3\[0\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799968 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] counter.v(262) " "Inferred latch for \"HEX3\[1\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799968 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] counter.v(262) " "Inferred latch for \"HEX3\[2\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799969 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] counter.v(262) " "Inferred latch for \"HEX3\[3\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799969 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] counter.v(262) " "Inferred latch for \"HEX3\[4\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799969 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] counter.v(262) " "Inferred latch for \"HEX3\[5\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799969 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] counter.v(262) " "Inferred latch for \"HEX3\[6\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799970 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] counter.v(262) " "Inferred latch for \"HEX2\[0\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799970 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] counter.v(262) " "Inferred latch for \"HEX2\[1\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799970 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] counter.v(262) " "Inferred latch for \"HEX2\[2\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799970 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] counter.v(262) " "Inferred latch for \"HEX2\[3\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799970 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] counter.v(262) " "Inferred latch for \"HEX2\[4\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799971 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] counter.v(262) " "Inferred latch for \"HEX2\[5\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799971 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] counter.v(262) " "Inferred latch for \"HEX2\[6\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799971 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] counter.v(262) " "Inferred latch for \"HEX1\[0\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799971 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] counter.v(262) " "Inferred latch for \"HEX1\[1\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799971 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] counter.v(262) " "Inferred latch for \"HEX1\[2\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799972 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] counter.v(262) " "Inferred latch for \"HEX1\[3\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799972 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] counter.v(262) " "Inferred latch for \"HEX1\[4\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799972 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] counter.v(262) " "Inferred latch for \"HEX1\[5\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799972 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] counter.v(262) " "Inferred latch for \"HEX1\[6\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799972 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] counter.v(262) " "Inferred latch for \"HEX0\[0\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799973 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] counter.v(262) " "Inferred latch for \"HEX0\[1\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799973 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] counter.v(262) " "Inferred latch for \"HEX0\[2\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799973 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] counter.v(262) " "Inferred latch for \"HEX0\[3\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799973 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] counter.v(262) " "Inferred latch for \"HEX0\[4\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799973 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] counter.v(262) " "Inferred latch for \"HEX0\[5\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799973 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] counter.v(262) " "Inferred latch for \"HEX0\[6\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121799974 "|exp5_4_2|counter:B"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod6\"" {  } { { "counter.v" "Mod6" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod12\"" {  } { { "counter.v" "Mod12" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 406 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod9\"" {  } { { "counter.v" "Mod9" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div0\"" {  } { { "counter.v" "Div0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div6\"" {  } { { "counter.v" "Div6" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 427 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div3\"" {  } { { "counter.v" "Div3" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 299 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod7\"" {  } { { "counter.v" "Mod7" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 192 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod13\"" {  } { { "counter.v" "Mod13" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 448 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod10\"" {  } { { "counter.v" "Mod10" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 320 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div1\"" {  } { { "counter.v" "Div1" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 213 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div7\"" {  } { { "counter.v" "Div7" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 469 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div4\"" {  } { { "counter.v" "Div4" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 341 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod8\"" {  } { { "counter.v" "Mod8" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 234 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod14\"" {  } { { "counter.v" "Mod14" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 490 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod11\"" {  } { { "counter.v" "Mod11" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 362 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div2\"" {  } { { "counter.v" "Div2" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 255 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div8\"" {  } { { "counter.v" "Div8" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 511 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div5\"" {  } { { "counter.v" "Div5" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 383 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod3\"" {  } { { "counter.v" "Mod3" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod4\"" {  } { { "counter.v" "Mod4" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod5\"" {  } { { "counter.v" "Mod5" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod0\"" {  } { { "counter.v" "Mod0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod1\"" {  } { { "counter.v" "Mod1" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod2\"" {  } { { "counter.v" "Mod2" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121800703 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602121800703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:B\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"counter:B\|lpm_divide:Mod6\"" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121800753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:B\|lpm_divide:Mod6 " "Instantiated megafunction \"counter:B\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121800753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121800753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121800753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121800753 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602121800753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121800837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121800837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121800868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121800868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121800903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121800903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:B\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"counter:B\|lpm_divide:Div0\"" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121800960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:B\|lpm_divide:Div0 " "Instantiated megafunction \"counter:B\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121800960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121800960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121800960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121800960 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602121800960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121801026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121801026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:B\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"counter:B\|lpm_divide:Mod3\"" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121801199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:B\|lpm_divide:Mod3 " "Instantiated megafunction \"counter:B\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121801199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121801199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121801199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121801199 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602121801199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b2m " "Found entity 1: lpm_divide_b2m" {  } { { "db/lpm_divide_b2m.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_b2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121801243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121801243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121801262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121801262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/alt_u_div_2te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121801284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121801284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:B\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"counter:B\|lpm_divide:Mod5\"" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121801314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:B\|lpm_divide:Mod5 " "Instantiated megafunction \"counter:B\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121801314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121801314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121801314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121801314 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602121801314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2m " "Found entity 1: lpm_divide_a2m" {  } { { "db/lpm_divide_a2m.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_a2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121801357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121801357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121801373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121801373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0te " "Found entity 1: alt_u_div_0te" {  } { { "db/alt_u_div_0te.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/alt_u_div_0te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121801394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121801394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[0\] " "Latch counter:B\|HEX0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801661 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[1\] " "Latch counter:B\|HEX0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801661 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[2\] " "Latch counter:B\|HEX0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801661 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[3\] " "Latch counter:B\|HEX0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801661 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[4\] " "Latch counter:B\|HEX0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801661 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[5\] " "Latch counter:B\|HEX0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801661 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[6\] " "Latch counter:B\|HEX0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[0\] " "Latch counter:B\|HEX1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[1\] " "Latch counter:B\|HEX1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[2\] " "Latch counter:B\|HEX1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[3\] " "Latch counter:B\|HEX1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[4\] " "Latch counter:B\|HEX1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[5\] " "Latch counter:B\|HEX1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[6\] " "Latch counter:B\|HEX1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[0\] " "Latch counter:B\|HEX2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[1\] " "Latch counter:B\|HEX2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[2\] " "Latch counter:B\|HEX2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[3\] " "Latch counter:B\|HEX2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[4\] " "Latch counter:B\|HEX2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[5\] " "Latch counter:B\|HEX2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[6\] " "Latch counter:B\|HEX2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801662 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[0\] " "Latch counter:B\|HEX3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801663 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[1\] " "Latch counter:B\|HEX3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801663 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[2\] " "Latch counter:B\|HEX3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801663 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[3\] " "Latch counter:B\|HEX3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801663 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[4\] " "Latch counter:B\|HEX3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801663 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[5\] " "Latch counter:B\|HEX3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801663 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[6\] " "Latch counter:B\|HEX3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801663 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[0\] " "Latch counter:B\|HEX4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801663 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[1\] " "Latch counter:B\|HEX4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801663 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[2\] " "Latch counter:B\|HEX4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801663 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[3\] " "Latch counter:B\|HEX4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801663 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[4\] " "Latch counter:B\|HEX4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801663 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[5\] " "Latch counter:B\|HEX4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801663 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[6\] " "Latch counter:B\|HEX4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801664 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[0\] " "Latch counter:B\|HEX5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801664 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[1\] " "Latch counter:B\|HEX5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801664 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[2\] " "Latch counter:B\|HEX5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801664 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[3\] " "Latch counter:B\|HEX5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801664 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[4\] " "Latch counter:B\|HEX5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801664 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[5\] " "Latch counter:B\|HEX5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801664 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[6\] " "Latch counter:B\|HEX5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121801664 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121801664 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602121802971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/output_files/exp5_4_2.map.smsg " "Generated suppressed messages file C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/output_files/exp5_4_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121803833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602121803986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121803986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1936 " "Implemented 1936 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602121804171 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602121804171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1885 " "Implemented 1885 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602121804171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602121804171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602121804213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 08 09:50:04 2020 " "Processing ended: Thu Oct 08 09:50:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602121804213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602121804213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602121804213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121804213 ""}
