// SPDX-License-Identifier: GPL-2.0-only
/*
 * Qualcomm Peripheral Authentication Service remoteproc driver
 *
 * Copyright (C) 2016 Linaro Ltd
 * Copyright (C) 2014 Sony Mobile Communications AB
 * Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
 * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
 */

#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/firmware.h>
#include <linux/interrupt.h>
#include <linux/iommu.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_reserved_mem.h>
#include <linux/platform_device.h>
#include <linux/pm_domain.h>
#include <linux/pm_runtime.h>
#include <linux/firmware/qcom/qcom_scm.h>
#include <linux/regulator/consumer.h>
#include <linux/remoteproc.h>
#include <linux/soc/qcom/mdt_loader.h>
#include <linux/soc/qcom/qmi_tmd.h>
#include <linux/soc/qcom/smem.h>
#include <linux/soc/qcom/smem_state.h>
#include <linux/workqueue.h>

#include "qcom_common.h"
#include "qcom_pil_info.h"
#include "qcom_q6v5.h"
#include "remoteproc_internal.h"

#define QCOM_PAS_DECRYPT_SHUTDOWN_DELAY_MS	100

#define MAX_ASSIGN_COUNT 3

struct qcom_pas_data {
	int crash_reason_smem;
	const char *firmware_name;
	const char *dtb_firmware_name;
	int pas_id;
	int dtb_pas_id;
	int lite_pas_id;
	int lite_dtb_pas_id;
	unsigned int minidump_id;
	bool auto_boot;
	bool decrypt_shutdown;

	char **proxy_pd_names;

	const char *load_state;
	const char *ssr_name;
	const char *sysmon_name;
	int ssctl_id;
	unsigned int smem_host_id;

	int region_assign_idx;
	int region_assign_count;
	bool region_assign_shared;
	int region_assign_vmid;
	bool early_boot;
	bool needs_tzmem;
};

struct qcom_pas_cluster;

struct qcom_pas {
	struct device *dev;
	struct rproc *rproc;

	struct qcom_q6v5 q6v5;

	struct clk *xo;
	struct clk *aggre2_clk;

	struct regulator *cx_supply;
	struct regulator *px_supply;

	struct device *proxy_pds[3];

	int proxy_pd_count;

	const char *dtb_firmware_name;
	int pas_id;
	int dtb_pas_id;
	int lite_pas_id;
	int lite_dtb_pas_id;
	unsigned int minidump_id;
	int crash_reason_smem;
	unsigned int smem_host_id;
	bool decrypt_shutdown;
	const char *info_name;

	const struct firmware *firmware;
	const struct firmware *dtb_firmware;

	phys_addr_t mem_phys;
	phys_addr_t dtb_mem_phys;
	phys_addr_t mem_reloc;
	phys_addr_t dtb_mem_reloc;
	phys_addr_t region_assign_phys[MAX_ASSIGN_COUNT];

	void *mem_region;

	size_t mem_size;
	size_t dtb_mem_size;
	size_t region_assign_size[MAX_ASSIGN_COUNT];

	int region_assign_idx;
	int region_assign_count;
	bool region_assign_shared;
	int region_assign_vmid;
	u64 region_assign_owners[MAX_ASSIGN_COUNT];

	struct qcom_rproc_glink glink_subdev;
	struct qcom_rproc_subdev smd_subdev;
	struct qcom_rproc_pdm pdm_subdev;
	struct qcom_rproc_ssr ssr_subdev;
	struct qcom_sysmon *sysmon;

	struct qcom_scm_pas_context *pas_ctx;
	struct qcom_scm_pas_context *dtb_pas_ctx;

	struct qmi_tmd_client *tmd_inst;

	struct qcom_pas_cluster *cluster;
	struct list_head cluster_node;
	struct work_struct stop_work;
	bool is_cluster_root;
	bool in_cluster_stop;
};

/**
 * struct qcom_pas_cluster - state shared by clustered PAS instances
 * @node:	device_node of the cluster root, the key into the global list
 * @list:	linkage in qcom_pas_cluster_list
 * @lock:	protects @members and @root
 * @members:	list of struct qcom_pas, linked via cluster_node
 * @root:	the member whose "qcom,cluster-root" points at itself
 * @root_booted: signaled once @root has started, cleared when it goes down
 * @cascade_work: deferred work that restarts the cluster after a crash
 * @cascade_origin: member whose stop or crash triggered the current round
 * @cascade_crashed: true if @cascade_origin crashed, rather than being stopped
 * @stop_in_progress: re-entrancy guard: a coordinated stop is in flight
 * @stop_pending: participants still owing a phase-1 graceful-ack attempt
 * @stop_barrier: released once @stop_pending reaches 0
 * @stop_done_pending: participants still owing a phase-2 hardware power-off
 * @refcount:	number of members currently attached to this cluster
 *
 * PAS instances whose "qcom,cluster-root" phandle points at the same node
 * share one of these.
 */
struct qcom_pas_cluster {
	struct device_node *node;
	struct list_head list;

	struct mutex lock;
	struct list_head members;
	struct qcom_pas *root;
	struct completion root_booted;

	struct work_struct cascade_work;
	struct qcom_pas *cascade_origin;
	bool cascade_crashed;
	bool stop_in_progress;

	int stop_pending;
	struct completion stop_barrier;
	int stop_done_pending;

	int refcount;
};

/*
 * How long a dependent member waits for its root to finish booting before
 * giving up, e.g. when it is racing the root through the crash-restart
 * cascade.
 */
#define QCOM_PAS_CLUSTER_ROOT_BOOT_TIMEOUT	(1 * HZ)

/*
 * How long a member waits at the phase-1 barrier for the rest of the cluster,
 * in case a participant never reaches it at all (e.g. rproc_stop() bails out
 * before calling ops->stop).
 */
#define QCOM_PAS_CLUSTER_STOP_TIMEOUT		(20 * HZ)

static LIST_HEAD(qcom_pas_cluster_list);
static DEFINE_MUTEX(qcom_pas_cluster_list_lock);

static void qcom_pas_stop_work_fn(struct work_struct *work)
{
	struct qcom_pas *pas = container_of(work, struct qcom_pas, stop_work);

	rproc_shutdown(pas->rproc);
}

/**
 * qcom_pas_cluster_cascade_work() - restart a crashed cluster, root first
 * @work:	the cluster's cascade_work
 *
 * Only ever scheduled from qcom_pas_cluster_stop_complete(), i.e. only after
 * every participant has finished its own phase-2 hardware power-off, and only
 * when the round that just finished was a crash; explicit stops never
 * auto-restart.
 */
static void qcom_pas_cluster_cascade_work(struct work_struct *work)
{
	struct qcom_pas_cluster *cluster = container_of(work, struct qcom_pas_cluster,
						       cascade_work);
	struct qcom_pas *pas, *origin, *root;

	mutex_lock(&cluster->lock);
	origin = cluster->cascade_origin;
	root = cluster->root;
	mutex_unlock(&cluster->lock);

	/*
	 * Membership is stable here: qcom_pas_cluster_exit() always
	 * cancel_work_sync()s this work before touching cluster->members, so no
	 * member can join or leave while this work item is running.
	 *
	 * If @origin is itself the root, its own crash-recovery thread
	 * (rproc_boot_recovery()) is already booting it directly -- never call
	 * rproc_boot() on @origin from here. The root has to be booted before
	 * any other member, since a dependent member's qcom_pas_start() blocks
	 * on cluster->root_booted: were we to boot it first from this
	 * single-threaded work item, it would wait out its timeout on a root
	 * boot this same thread has not issued yet.
	 */
	if (root && root != origin) {
		int ret;

		ret = rproc_boot(root->rproc);
		if (ret) {
			dev_err(root->dev, "failed to restart cluster root: %d\n", ret);
			return;
		}
	}

	list_for_each_entry(pas, &cluster->members, cluster_node) {
		int ret;

		if (pas == origin || pas == root)
			continue;

		ret = rproc_boot(pas->rproc);
		if (ret)
			dev_err(pas->dev, "failed to restart cluster sibling: %d\n", ret);
	}
}

static struct qcom_pas_cluster *qcom_pas_cluster_get(struct device_node *node)
{
	struct qcom_pas_cluster *cluster;

	mutex_lock(&qcom_pas_cluster_list_lock);

	list_for_each_entry(cluster, &qcom_pas_cluster_list, list) {
		if (cluster->node == node) {
			cluster->refcount++;
			goto out;
		}
	}

	cluster = kzalloc(sizeof(*cluster), GFP_KERNEL);
	if (!cluster)
		goto out;

	cluster->node = of_node_get(node);
	mutex_init(&cluster->lock);
	INIT_LIST_HEAD(&cluster->members);
	init_completion(&cluster->root_booted);
	init_completion(&cluster->stop_barrier);
	INIT_WORK(&cluster->cascade_work, qcom_pas_cluster_cascade_work);
	/*
	 * Cluster members may be attached to already-running firmware at
	 * probe, so the root is presumed up until its own qcom_pas_stop()
	 * reinit_completion()s this the first time it actually goes down.
	 */
	complete_all(&cluster->root_booted);
	cluster->refcount = 1;
	list_add_tail(&cluster->list, &qcom_pas_cluster_list);

out:
	mutex_unlock(&qcom_pas_cluster_list_lock);
	return cluster;
}

static void qcom_pas_cluster_put(struct qcom_pas_cluster *cluster)
{
	mutex_lock(&qcom_pas_cluster_list_lock);
	if (--cluster->refcount == 0) {
		list_del(&cluster->list);
		mutex_unlock(&qcom_pas_cluster_list_lock);
		of_node_put(cluster->node);
		kfree(cluster);
		return;
	}
	mutex_unlock(&qcom_pas_cluster_list_lock);
}

/**
 * qcom_pas_cluster_init() - join the cluster referenced by @np, if any
 * @pas:	PAS instance being probed
 * @np:		of_node of @pas's platform device
 *
 * Devices without a "qcom,cluster-root" property are not part of a cluster;
 * @pas->cluster is left NULL and this is a no-op (e.g. cdsp0-3). Cluster
 * members all carry the property, the root included, whose phandle points
 * back at itself.
 *
 * Return: 0 on success, negative errno on failure.
 */
static int qcom_pas_cluster_init(struct qcom_pas *pas, struct device_node *np)
{
	struct device_node *root_node;
	bool is_root;

	root_node = of_parse_phandle(np, "qcom,cluster-root", 0);
	if (!root_node)
		return 0;

	is_root = root_node == np;

	/*
	 * A non-root member is useless without its root: it can never be
	 * booted, since its boot has to be sequenced after the root's. Reject
	 * it here rather than at first boot, so that a DT enabling a dependent
	 * DSP but not the one owning the shared resources fails loudly and
	 * early.
	 */
	if (!is_root && !of_device_is_available(root_node)) {
		dev_err(pas->dev, "cluster root %pOF is not enabled\n", root_node);
		of_node_put(root_node);
		return -ENODEV;
	}

	pas->cluster = qcom_pas_cluster_get(root_node);
	of_node_put(root_node);
	if (!pas->cluster)
		return -ENOMEM;

	pas->is_cluster_root = is_root;
	INIT_WORK(&pas->stop_work, qcom_pas_stop_work_fn);

	mutex_lock(&pas->cluster->lock);
	list_add_tail(&pas->cluster_node, &pas->cluster->members);
	if (is_root)
		pas->cluster->root = pas;
	mutex_unlock(&pas->cluster->lock);

	return 0;
}

static void qcom_pas_cluster_exit(struct qcom_pas *pas)
{
	struct qcom_pas_cluster *cluster = pas->cluster;

	if (!cluster)
		return;

	cancel_work_sync(&pas->stop_work);
	cancel_work_sync(&cluster->cascade_work);

	mutex_lock(&cluster->lock);
	list_del(&pas->cluster_node);
	if (cluster->root == pas)
		cluster->root = NULL;
	mutex_unlock(&cluster->lock);

	qcom_pas_cluster_put(cluster);
	pas->cluster = NULL;
}

/**
 * qcom_pas_cluster_wait_for_root() - gate a dependent member's boot on its root
 * @pas:	the non-root cluster member being started
 *
 * The cluster root owns the resources its siblings need, and initializes them
 * as part of its own boot, so a dependent member can only be started once the
 * root is up.
 *
 * Return: 0 if the root is up, negative errno otherwise.
 */
static int qcom_pas_cluster_wait_for_root(struct qcom_pas *pas)
{
	struct qcom_pas_cluster *cluster = pas->cluster;
	struct rproc *root;

	/*
	 * The root's PAS instance is enabled in DT (checked in
	 * qcom_pas_cluster_init()) but has not necessarily bound yet, and may
	 * have unbound again. Without it there is nothing to sequence this
	 * member's boot against.
	 *
	 * Note that nothing refcounts members across unbind, so a root freed
	 * under a concurrent sibling boot remains unhandled.
	 */
	mutex_lock(&cluster->lock);
	root = cluster->root ? cluster->root->rproc : NULL;
	mutex_unlock(&cluster->lock);

	if (!root) {
		dev_err(pas->dev, "cluster root not bound\n");
		return -ENODEV;
	}

	if (root->state == RPROC_RUNNING || root->state == RPROC_ATTACHED)
		return 0;

	if (!wait_for_completion_timeout(&cluster->root_booted,
					 QCOM_PAS_CLUSTER_ROOT_BOOT_TIMEOUT)) {
		dev_err(pas->dev, "cluster root not started\n");
		return -ENODEV;
	}

	return 0;
}

/*
 * A member takes part in a coordinated stop if its hardware is still powered:
 * either it is running or attached, or it is the crashed member that triggered
 * the round, whose rproc->state is RPROC_CRASHED and only becomes
 * RPROC_OFFLINE once its ops->stop() has returned.
 *
 * A sibling that crashes concurrently is deliberately not a participant: it is
 * already being torn down by its own recovery, and pulling it into this round
 * would leave the two rounds fighting over the same counters.
 */
static bool qcom_pas_cluster_member_stops(struct qcom_pas *member,
					  struct qcom_pas *origin)
{
	if (member == origin)
		return true;

	return member->rproc->state == RPROC_RUNNING ||
	       member->rproc->state == RPROC_ATTACHED;
}

/**
 * qcom_pas_cluster_trigger_stop() - begin a coordinated cluster stop
 * @pas:	the member that is being stopped or has crashed
 * @crashed:	true if @pas crashed, rather than being stopped explicitly
 *
 * Marks every member whose hardware is still powered as a participant of this
 * round and fires off each *other* participant's own full stop concurrently
 * via its stop_work, instead of one after another. This lets every
 * participant's phase-1 graceful-ack attempt (see qcom_pas_stop()) run while
 * all of them are still fully powered, so nobody is asking firmware to ack a
 * shutdown after a sibling's hardware is already gone.
 *
 * A no-op if a coordinated stop is already in flight, e.g. when @pas is a
 * sibling whose own stop was itself triggered by this same round: @pas is
 * already marked as a participant and just goes on to take part in it.
 *
 * Must not call rproc_shutdown()/rproc_boot() directly from here: this runs
 * from inside qcom_pas_stop(), which the remoteproc core calls with @pas's own
 * rproc->lock held, and taking a sibling's rproc->lock synchronously from
 * within that critical section would risk an ABBA deadlock against a
 * concurrent operation on the sibling.
 */
static void qcom_pas_cluster_trigger_stop(struct qcom_pas *pas, bool crashed)
{
	struct qcom_pas_cluster *cluster = pas->cluster;
	struct qcom_pas *member;
	int active = 0;

	mutex_lock(&cluster->lock);
	if (cluster->stop_in_progress) {
		mutex_unlock(&cluster->lock);
		return;
	}

	cluster->stop_in_progress = true;
	cluster->cascade_origin = pas;
	cluster->cascade_crashed = crashed;

	list_for_each_entry(member, &cluster->members, cluster_node) {
		member->in_cluster_stop = qcom_pas_cluster_member_stops(member, pas);
		if (member->in_cluster_stop)
			active++;
	}

	cluster->stop_pending = active;
	cluster->stop_done_pending = active;
	reinit_completion(&cluster->stop_barrier);

	/*
	 * Fan out while still holding the lock, so that membership cannot
	 * change between counting the participants and scheduling them, and so
	 * that a stop_work running immediately blocks in
	 * qcom_pas_cluster_stop_barrier() until the counters above are in
	 * place. schedule_work() does not sleep, so it is safe from here.
	 */
	list_for_each_entry(member, &cluster->members, cluster_node) {
		if (member == pas || !member->in_cluster_stop)
			continue;

		schedule_work(&member->stop_work);
	}
	mutex_unlock(&cluster->lock);
}

/**
 * qcom_pas_cluster_stop_barrier() - wait for the whole cluster's phase-1 ack
 * @pas:	the member calling this from inside its own qcom_pas_stop()
 *
 * Blocks this member's own hardware power-off until every other participant
 * has also finished its phase-1 graceful-ack attempt (see qcom_pas_stop()).
 * Bounded by QCOM_PAS_CLUSTER_STOP_TIMEOUT, proceeding to phase 2 anyway
 * rather than hanging forever.
 *
 * A member that is not a participant of the current round, having already been
 * powered off before it started, has no ack to contribute and must not touch
 * the counters.
 */
static void qcom_pas_cluster_stop_barrier(struct qcom_pas *pas)
{
	struct qcom_pas_cluster *cluster = pas->cluster;

	mutex_lock(&cluster->lock);
	if (!pas->in_cluster_stop) {
		mutex_unlock(&cluster->lock);
		return;
	}
	if (--cluster->stop_pending == 0)
		complete_all(&cluster->stop_barrier);
	mutex_unlock(&cluster->lock);

	if (!wait_for_completion_timeout(&cluster->stop_barrier,
					 QCOM_PAS_CLUSTER_STOP_TIMEOUT))
		dev_warn(pas->dev, "timed out waiting for cluster stop barrier\n");
}

/**
 * qcom_pas_cluster_stop_complete() - record this member's phase-2 completion
 * @pas:	the member calling this from inside its own qcom_pas_stop()
 *
 * The last participant to call this, i.e. the last to finish powering off its
 * own hardware, ends the round and, if it was triggered by a crash, schedules
 * the root-first restart cascade.
 */
static void qcom_pas_cluster_stop_complete(struct qcom_pas *pas)
{
	struct qcom_pas_cluster *cluster = pas->cluster;
	bool crashed;

	mutex_lock(&cluster->lock);
	if (!pas->in_cluster_stop) {
		mutex_unlock(&cluster->lock);
		return;
	}
	pas->in_cluster_stop = false;

	if (--cluster->stop_done_pending != 0) {
		mutex_unlock(&cluster->lock);
		return;
	}
	cluster->stop_in_progress = false;
	crashed = cluster->cascade_crashed;
	mutex_unlock(&cluster->lock);

	if (crashed)
		schedule_work(&cluster->cascade_work);
}

static void qcom_pas_segment_dump(struct rproc *rproc,
				  struct rproc_dump_segment *segment,
				  void *dest, size_t offset, size_t size)
{
	struct qcom_pas *pas = rproc->priv;
	int total_offset;

	total_offset = segment->da + segment->offset + offset - pas->mem_phys;
	if (total_offset < 0 || total_offset + size > pas->mem_size) {
		dev_err(pas->dev,
			"invalid copy request for segment %pad with offset %zu and size %zu)\n",
			&segment->da, offset, size);
		memset(dest, 0xff, size);
		return;
	}

	memcpy_fromio(dest, pas->mem_region + total_offset, size);
}

static void qcom_pas_minidump(struct rproc *rproc)
{
	struct qcom_pas *pas = rproc->priv;

	if (rproc->dump_conf == RPROC_COREDUMP_DISABLED)
		return;

	pas->mem_region = ioremap_wc(pas->mem_phys, pas->mem_size);
	if (!pas->mem_region) {
		dev_err(pas->dev, "unable to map memory region: %pa+%zx\n",
			&pas->mem_phys, pas->mem_size);
		return;
	}

	qcom_minidump(rproc, pas->minidump_id, qcom_pas_segment_dump);
	iounmap(pas->mem_region);
	pas->mem_region = NULL;
}

static int qcom_pas_pds_enable(struct qcom_pas *pas, struct device **pds,
			       size_t pd_count)
{
	int ret;
	int i;

	for (i = 0; i < pd_count; i++) {
		dev_pm_genpd_set_performance_state(pds[i], INT_MAX);
		ret = pm_runtime_get_sync(pds[i]);
		if (ret < 0) {
			pm_runtime_put_noidle(pds[i]);
			dev_pm_genpd_set_performance_state(pds[i], 0);
			goto unroll_pd_votes;
		}
	}

	return 0;

unroll_pd_votes:
	for (i--; i >= 0; i--) {
		dev_pm_genpd_set_performance_state(pds[i], 0);
		pm_runtime_put(pds[i]);
	}

	return ret;
};

static void qcom_pas_pds_disable(struct qcom_pas *pas, struct device **pds,
				 size_t pd_count)
{
	int i;

	for (i = 0; i < pd_count; i++) {
		/*
		 * There is a race condition which occurs sometimes for RB8 platform when APPS
		 * removes it's vote on handover INT from fw - ADSP F/W side vote is not yet
		 * applied on the lcx and lmx rails because of which PMIC shutdowns shut and device
		 * goes into hung state. Carry this WA until a proper fix is finalized.
		 */
		if (of_device_is_compatible(dev_of_node(pas->dev), "qcom,sa8775p-adsp-pas")) {
			/* Apply SVS_L1 vote to keep lcx and lmx rails ON */
			dev_pm_genpd_set_performance_state(pds[i], 192);
			return;
		}

		dev_pm_genpd_set_performance_state(pds[i], 0);
		pm_runtime_put(pds[i]);
	}
}

static int qcom_pas_shutdown_poll_decrypt(struct qcom_pas *pas)
{
	unsigned int retry_num = 50;
	int ret;

	do {
		msleep(QCOM_PAS_DECRYPT_SHUTDOWN_DELAY_MS);
		ret = qcom_scm_pas_shutdown(pas->pas_id);
	} while (ret == -EINVAL && --retry_num);

	return ret;
}

static int qcom_pas_unprepare(struct rproc *rproc)
{
	struct qcom_pas *pas = rproc->priv;

	/*
	 * qcom_pas_load() did pass pas_metadata to the SCM driver for storing
	 * metadata context. It might have been released already if
	 * auth_and_reset() was successful, but in other cases clean it up
	 * here.
	 */
	qcom_scm_pas_metadata_release(pas->pas_ctx);
	if (pas->dtb_pas_id)
		qcom_scm_pas_metadata_release(pas->dtb_pas_ctx);

	return 0;
}

static int qcom_pas_load(struct rproc *rproc, const struct firmware *fw)
{
	struct qcom_pas *pas = rproc->priv;
	int ret;

	/* Store firmware handle to be used in qcom_pas_start() */
	pas->firmware = fw;

	if (pas->lite_pas_id)
		qcom_scm_pas_shutdown(pas->lite_pas_id);
	if (pas->lite_dtb_pas_id)
		qcom_scm_pas_shutdown(pas->lite_dtb_pas_id);

	if (pas->dtb_pas_id) {
		ret = request_firmware(&pas->dtb_firmware, pas->dtb_firmware_name, pas->dev);
		if (ret) {
			dev_err(pas->dev, "request_firmware failed for %s: %d\n",
				pas->dtb_firmware_name, ret);
			return ret;
		}

		ret = qcom_mdt_pas_load(pas->dtb_pas_ctx, pas->dtb_firmware,
					pas->dtb_firmware_name,
					&pas->dtb_mem_reloc);
		if (ret)
			goto release_dtb_metadata;
	}

	return 0;

release_dtb_metadata:
	if (pas->dtb_pas_id)
		qcom_scm_pas_metadata_release(pas->dtb_pas_ctx);

	release_firmware(pas->dtb_firmware);

	return ret;
}

static void qcom_pas_unmap_carveout(struct rproc *rproc, phys_addr_t mem_phys, size_t size)
{
	if (rproc->has_iommu)
		iommu_unmap(rproc->domain, mem_phys, size);
}

static int qcom_pas_map_carveout(struct rproc *rproc, phys_addr_t mem_phys, size_t size)
{
	int ret = 0;

	if (rproc->has_iommu)
		ret = iommu_map(rproc->domain, mem_phys, mem_phys, size,
				IOMMU_READ | IOMMU_WRITE, GFP_KERNEL);
	return ret;
}

static int qcom_pas_start(struct rproc *rproc)
{
	struct qcom_pas *pas = rproc->priv;
	int ret;

	if (pas->cluster && !pas->is_cluster_root) {
		ret = qcom_pas_cluster_wait_for_root(pas);
		if (ret)
			return ret;
	}

	ret = qcom_q6v5_prepare(&pas->q6v5);
	if (ret)
		return ret;

	ret = qcom_pas_pds_enable(pas, pas->proxy_pds, pas->proxy_pd_count);
	if (ret < 0)
		goto disable_irqs;

	ret = clk_prepare_enable(pas->xo);
	if (ret)
		goto disable_proxy_pds;

	ret = clk_prepare_enable(pas->aggre2_clk);
	if (ret)
		goto disable_xo_clk;

	if (pas->cx_supply) {
		ret = regulator_enable(pas->cx_supply);
		if (ret)
			goto disable_aggre2_clk;
	}

	if (pas->px_supply) {
		ret = regulator_enable(pas->px_supply);
		if (ret)
			goto disable_cx_supply;
	}

	if (pas->dtb_pas_id) {
		ret = qcom_pas_map_carveout(rproc, pas->dtb_mem_phys, pas->dtb_mem_size);
		if (ret)
			goto disable_px_supply;

		ret = qcom_scm_pas_prepare_and_auth_reset(pas->dtb_pas_ctx);
		if (ret) {
			dev_err(pas->dev,
				"failed to authenticate dtb image and release reset\n");
			goto unmap_dtb_carveout;
		}
	}

	ret = qcom_mdt_pas_load(pas->pas_ctx, pas->firmware, rproc->firmware,
				&pas->mem_reloc);
	if (ret)
		goto release_pas_metadata;

	qcom_pil_info_store(pas->info_name, pas->mem_phys, pas->mem_size);

	ret = qcom_pas_map_carveout(rproc, pas->mem_phys, pas->mem_size);
	if (ret)
		goto release_pas_metadata;

	ret = qcom_scm_pas_prepare_and_auth_reset(pas->pas_ctx);
	if (ret) {
		dev_err(pas->dev,
			"failed to authenticate image and release reset\n");
		goto unmap_carveout;
	}

	ret = qcom_q6v5_wait_for_start(&pas->q6v5, msecs_to_jiffies(5000));
	if (ret == -ETIMEDOUT) {
		dev_err(pas->dev, "start timed out\n");
		qcom_scm_pas_shutdown(pas->pas_id);
		goto unmap_carveout;
	}

	qcom_scm_pas_metadata_release(pas->pas_ctx);
	if (pas->dtb_pas_id)
		qcom_scm_pas_metadata_release(pas->dtb_pas_ctx);

	if (pas->cluster && pas->is_cluster_root)
		complete_all(&pas->cluster->root_booted);

	/* firmware is used to pass reference from qcom_pas_start(), drop it now */
	pas->firmware = NULL;

	return 0;

unmap_carveout:
	qcom_pas_unmap_carveout(rproc, pas->mem_phys, pas->mem_size);
release_pas_metadata:
	qcom_scm_pas_metadata_release(pas->pas_ctx);
	if (pas->dtb_pas_id)
		qcom_scm_pas_metadata_release(pas->dtb_pas_ctx);

unmap_dtb_carveout:
	if (pas->dtb_pas_id)
		qcom_pas_unmap_carveout(rproc, pas->dtb_mem_phys, pas->dtb_mem_size);
disable_px_supply:
	if (pas->px_supply)
		regulator_disable(pas->px_supply);
disable_cx_supply:
	if (pas->cx_supply)
		regulator_disable(pas->cx_supply);
disable_aggre2_clk:
	clk_disable_unprepare(pas->aggre2_clk);
disable_xo_clk:
	clk_disable_unprepare(pas->xo);
disable_proxy_pds:
	qcom_pas_pds_disable(pas, pas->proxy_pds, pas->proxy_pd_count);
disable_irqs:
	qcom_q6v5_unprepare(&pas->q6v5);

	/* firmware is used to pass reference from qcom_pas_start(), drop it now */
	pas->firmware = NULL;

	return ret;
}

static void qcom_pas_handover(struct qcom_q6v5 *q6v5)
{
	struct qcom_pas *pas = container_of(q6v5, struct qcom_pas, q6v5);

	if (pas->px_supply)
		regulator_disable(pas->px_supply);
	if (pas->cx_supply)
		regulator_disable(pas->cx_supply);
	clk_disable_unprepare(pas->aggre2_clk);
	clk_disable_unprepare(pas->xo);
	qcom_pas_pds_disable(pas, pas->proxy_pds, pas->proxy_pd_count);
}

static int qcom_pas_stop(struct rproc *rproc)
{
	struct qcom_pas *pas = rproc->priv;
	int handover;
	int ret;

	if (pas->cluster && pas->is_cluster_root) {
		mutex_lock(&pas->cluster->lock);
		reinit_completion(&pas->cluster->root_booted);
		mutex_unlock(&pas->cluster->lock);
	}

	if (pas->cluster)
		qcom_pas_cluster_trigger_stop(pas, rproc->state == RPROC_CRASHED);

	/* Phase 1: request and await this member's own graceful ack */
	ret = qcom_q6v5_request_stop(&pas->q6v5, pas->sysmon);
	if (ret == -ETIMEDOUT)
		dev_err(pas->dev, "timed out on wait\n");

	if (pas->cluster)
		qcom_pas_cluster_stop_barrier(pas);

	/* Phase 2: the whole cluster has acked, power the hardware off */
	ret = qcom_scm_pas_shutdown(pas->pas_id);
	if (ret && pas->decrypt_shutdown)
		ret = qcom_pas_shutdown_poll_decrypt(pas);

	if (ret)
		dev_err(pas->dev, "failed to shutdown: %d\n", ret);

	if (pas->dtb_pas_id) {
		ret = qcom_scm_pas_shutdown(pas->dtb_pas_id);
		if (ret)
			dev_err(pas->dev, "failed to shutdown dtb: %d\n", ret);

		qcom_pas_unmap_carveout(rproc, pas->dtb_mem_phys, pas->dtb_mem_size);
	}

	qcom_pas_unmap_carveout(rproc, pas->mem_phys, pas->mem_size);

	/*
	 * qcom_q6v5_prepare is not called in qcom_pas_attach, skip unprepare to
	 * avoid mismatch.
	 */
	if (pas->rproc->state != RPROC_ATTACHED) {
		handover = qcom_q6v5_unprepare(&pas->q6v5);
		if (handover)
			qcom_pas_handover(&pas->q6v5);
	}

	if (pas->smem_host_id)
		ret = qcom_smem_bust_hwspin_lock_by_host(pas->smem_host_id);

	if (pas->cluster)
		qcom_pas_cluster_stop_complete(pas);

	return ret;
}

static void *qcom_pas_da_to_va(struct rproc *rproc, u64 da, size_t len, bool *is_iomem)
{
	struct qcom_pas *pas = rproc->priv;
	int offset;

	offset = da - pas->mem_reloc;
	if (offset < 0 || offset + len > pas->mem_size)
		return NULL;

	if (is_iomem)
		*is_iomem = true;

	return pas->mem_region + offset;
}

static int qcom_pas_parse_firmware(struct rproc *rproc, const struct firmware *fw)
{
	struct qcom_pas *pas = rproc->priv;
	struct resource_table *table = NULL;
	size_t output_rt_size;
	void *output_rt;
	size_t table_sz;
	int ret;

	ret = qcom_register_dump_segments(rproc, fw);
	if (ret) {
		dev_err(pas->dev, "Error in registering dump segments\n");
		return ret;
	}

	if (!rproc->has_iommu)
		return 0;

	ret = rproc_elf_load_rsc_table(rproc, fw);
	if (ret)
		dev_dbg(&rproc->dev, "Failed to load resource table from firmware\n");

	table = rproc->table_ptr;
	table_sz = rproc->table_sz;

	/*
	 * The resources consumed by Qualcomm remote processors fall into two categories:
	 * static (such as the memory carveouts for the rproc firmware) and dynamic (like
	 * shared memory pools). Both are managed by a Qualcomm hypervisor (such as QHEE
	 * or Gunyah), if one is present. Otherwise, a resource table must be retrieved
	 * via an SCM call. That table will list all dynamic resources (if any) and possibly
	 * the static ones. The static resources may also come from a resource table embedded
	 * in the rproc firmware instead.
	 *
	 * Here, we call rproc_elf_load_rsc_table() to check firmware binary has resources
	 * or not and if it is not having then we pass NULL and zero as input resource
	 * table pointer and size respectively to the argument of qcom_scm_pas_get_rsc_table()
	 * and this is even true for Qualcomm remote processor who does follow remoteproc
	 * framework.
	 */
	output_rt = qcom_scm_pas_get_rsc_table(pas->pas_ctx, table, table_sz, &output_rt_size);
	ret = IS_ERR(output_rt) ? PTR_ERR(output_rt) : 0;
	if (ret) {
		dev_err(pas->dev, "Error in getting resource table: %d\n", ret);
		return ret;
	}

	kfree(rproc->cached_table);
	rproc->cached_table = output_rt;
	rproc->table_ptr = rproc->cached_table;
	rproc->table_sz = output_rt_size;

	return ret;
}

static unsigned long qcom_pas_panic(struct rproc *rproc)
{
	struct qcom_pas *pas = rproc->priv;

	return qcom_q6v5_panic(&pas->q6v5);
}

static void qcom_pas_coredump(struct rproc *rproc)
{
	struct qcom_pas *pas = rproc->priv;

	pas->mem_region = ioremap_wc(pas->mem_phys, pas->mem_size);
	if (!pas->mem_region) {
		dev_err(pas->dev, "unable to map memory region: %pa+%zx\n",
			&pas->mem_phys, pas->mem_size);
		return;
	}

	rproc_coredump(rproc);
	iounmap(pas->mem_region);
	pas->mem_region = NULL;
}

static int qcom_pas_attach(struct rproc *rproc)
{
	struct qcom_pas *pas = rproc->priv;
	bool ready_state;
	bool crash_state;
	bool stop_state;
	int ret;

	pas->q6v5.handover_issued = true;

	pas->q6v5.running = true;
	ret = irq_get_irqchip_state(pas->q6v5.fatal_irq,
				    IRQCHIP_STATE_LINE_LEVEL, &crash_state);
	if (ret)
		goto disable_running;

	if (crash_state) {
		dev_err(pas->dev, "Subsystem has crashed before driver probe\n");
		rproc_report_crash(rproc, RPROC_FATAL_ERROR);
		ret = -EINVAL;
		goto disable_running;
	}

	ret = irq_get_irqchip_state(pas->q6v5.stop_irq,
				    IRQCHIP_STATE_LINE_LEVEL, &stop_state);
	if (ret)
		goto disable_running;

	if (stop_state || qcom_sysmon_shutdown_irq_state(pas->sysmon)) {
		dev_info(pas->dev, "Subsystem found stop state set. Falling back to start.\n");
		goto unroll_attach;
	}

	ret = irq_get_irqchip_state(pas->q6v5.ready_irq,
				    IRQCHIP_STATE_LINE_LEVEL, &ready_state);
	if (ret)
		goto disable_running;

	if (unlikely(!ready_state)) {
		/*
		 * The bootloader may not support early boot, mark the state as
		 * RPROC_OFFLINE so that the PAS driver can load the firmware and
		 * start the remoteproc.
		 */
		dev_err(pas->dev, "Failed to get subsystem ready interrupt\n");
		goto unroll_attach;
	}

	return 0;

unroll_attach:
	pas->rproc->state = RPROC_OFFLINE;
	ret = -EINVAL;
disable_running:
	pas->q6v5.running = false;

	return ret;
}

static const struct rproc_ops qcom_pas_ops = {
	.unprepare = qcom_pas_unprepare,
	.start = qcom_pas_start,
	.stop = qcom_pas_stop,
	.da_to_va = qcom_pas_da_to_va,
	.parse_fw = qcom_pas_parse_firmware,
	.load = qcom_pas_load,
	.panic = qcom_pas_panic,
	.coredump = qcom_pas_coredump,
	.attach = qcom_pas_attach,
};

static const struct rproc_ops qcom_pas_minidump_ops = {
	.unprepare = qcom_pas_unprepare,
	.start = qcom_pas_start,
	.stop = qcom_pas_stop,
	.da_to_va = qcom_pas_da_to_va,
	.parse_fw = qcom_pas_parse_firmware,
	.load = qcom_pas_load,
	.panic = qcom_pas_panic,
	.coredump = qcom_pas_minidump,
	.attach = qcom_pas_attach,
};

static int qcom_pas_init_clock(struct qcom_pas *pas)
{
	pas->xo = devm_clk_get(pas->dev, "xo");
	if (IS_ERR(pas->xo))
		return dev_err_probe(pas->dev, PTR_ERR(pas->xo),
				     "failed to get xo clock");

	pas->aggre2_clk = devm_clk_get_optional(pas->dev, "aggre2");
	if (IS_ERR(pas->aggre2_clk))
		return dev_err_probe(pas->dev, PTR_ERR(pas->aggre2_clk),
				     "failed to get aggre2 clock");

	return 0;
}

static int qcom_pas_init_regulator(struct qcom_pas *pas)
{
	pas->cx_supply = devm_regulator_get_optional(pas->dev, "cx");
	if (IS_ERR(pas->cx_supply)) {
		if (PTR_ERR(pas->cx_supply) == -ENODEV)
			pas->cx_supply = NULL;
		else
			return PTR_ERR(pas->cx_supply);
	}

	if (pas->cx_supply)
		regulator_set_load(pas->cx_supply, 100000);

	pas->px_supply = devm_regulator_get_optional(pas->dev, "px");
	if (IS_ERR(pas->px_supply)) {
		if (PTR_ERR(pas->px_supply) == -ENODEV)
			pas->px_supply = NULL;
		else
			return PTR_ERR(pas->px_supply);
	}

	return 0;
}

static int qcom_pas_pds_attach(struct device *dev, struct device **devs, char **pd_names)
{
	size_t num_pds = 0;
	int ret;
	int i;

	if (!pd_names)
		return 0;

	while (pd_names[num_pds])
		num_pds++;

	/* Handle single power domain */
	if (num_pds == 1 && dev->pm_domain) {
		devs[0] = dev;
		pm_runtime_enable(dev);
		return 1;
	}

	for (i = 0; i < num_pds; i++) {
		devs[i] = dev_pm_domain_attach_by_name(dev, pd_names[i]);
		if (IS_ERR_OR_NULL(devs[i])) {
			ret = PTR_ERR(devs[i]) ? : -ENODATA;
			goto unroll_attach;
		}
	}

	return num_pds;

unroll_attach:
	for (i--; i >= 0; i--)
		dev_pm_domain_detach(devs[i], false);

	return ret;
};

static void qcom_pas_pds_detach(struct qcom_pas *pas, struct device **pds, size_t pd_count)
{
	struct device *dev = pas->dev;
	int i;

	/* Handle single power domain */
	if (pd_count == 1 && dev->pm_domain) {
		pm_runtime_disable(dev);
		return;
	}

	for (i = 0; i < pd_count; i++)
		dev_pm_domain_detach(pds[i], false);
}

static int qcom_pas_alloc_memory_region(struct qcom_pas *pas)
{
	struct rproc *rproc = pas->rproc;
	struct resource res;
	int ret;

	ret = of_reserved_mem_region_to_resource(pas->dev->of_node, 0, &res);
	if (ret) {
		dev_err(pas->dev, "unable to resolve memory-region\n");
		return ret;
	}

	pas->mem_phys = pas->mem_reloc = res.start;
	pas->mem_size = resource_size(&res);

	pas->pas_ctx = devm_qcom_scm_pas_context_alloc(pas->dev, pas->pas_id,
						       pas->mem_phys, pas->mem_size);
	if (IS_ERR(pas->pas_ctx))
		return PTR_ERR(pas->pas_ctx);

	pas->pas_ctx->use_tzmem = rproc->has_iommu;
	if (!pas->dtb_pas_id)
		return 0;

	ret = of_reserved_mem_region_to_resource(pas->dev->of_node, 1, &res);
	if (ret) {
		dev_err(pas->dev, "unable to resolve dtb memory-region\n");
		return ret;
	}

	pas->dtb_mem_phys = pas->dtb_mem_reloc = res.start;
	pas->dtb_mem_size = resource_size(&res);

	pas->dtb_pas_ctx = devm_qcom_scm_pas_context_alloc(pas->dev, pas->dtb_pas_id,
							   pas->dtb_mem_phys,
							   pas->dtb_mem_size);
	if (IS_ERR(pas->dtb_pas_ctx))
		return PTR_ERR(pas->dtb_pas_ctx);

	pas->dtb_pas_ctx->use_tzmem = rproc->has_iommu;

	return 0;
}

static int qcom_pas_assign_memory_region(struct qcom_pas *pas)
{
	struct qcom_scm_vmperm perm[MAX_ASSIGN_COUNT];
	unsigned int perm_size;
	int offset;
	int ret;

	if (!pas->region_assign_idx)
		return 0;

	for (offset = 0; offset < pas->region_assign_count; ++offset) {
		struct resource res;

		ret = of_reserved_mem_region_to_resource(pas->dev->of_node,
							 pas->region_assign_idx + offset,
							 &res);
		if (ret) {
			dev_err(pas->dev, "unable to resolve shareable memory-region index %d\n",
				offset);
			return ret;
		}

		if (pas->region_assign_shared)  {
			perm[0].vmid = QCOM_SCM_VMID_HLOS;
			perm[0].perm = QCOM_SCM_PERM_RW;
			perm[1].vmid = pas->region_assign_vmid;
			perm[1].perm = QCOM_SCM_PERM_RW;
			perm_size = 2;
		} else {
			perm[0].vmid = pas->region_assign_vmid;
			perm[0].perm = QCOM_SCM_PERM_RW;
			perm_size = 1;
		}

		pas->region_assign_phys[offset] = res.start;
		pas->region_assign_size[offset] = resource_size(&res);
		pas->region_assign_owners[offset] = BIT(QCOM_SCM_VMID_HLOS);

		ret = qcom_scm_assign_mem(pas->region_assign_phys[offset],
					  pas->region_assign_size[offset],
					  &pas->region_assign_owners[offset],
					  perm, perm_size);
		if (ret < 0) {
			dev_err(pas->dev, "assign memory %d failed\n", offset);
			return ret;
		}
	}

	return 0;
}

static void qcom_pas_unassign_memory_region(struct qcom_pas *pas)
{
	struct qcom_scm_vmperm perm;
	int offset;
	int ret;

	if (!pas->region_assign_idx || pas->region_assign_shared)
		return;

	for (offset = 0; offset < pas->region_assign_count; ++offset) {
		perm.vmid = QCOM_SCM_VMID_HLOS;
		perm.perm = QCOM_SCM_PERM_RW;

		ret = qcom_scm_assign_mem(pas->region_assign_phys[offset],
					  pas->region_assign_size[offset],
					  &pas->region_assign_owners[offset],
					  &perm, 1);
		if (ret < 0)
			dev_err(pas->dev, "unassign memory %d failed\n", offset);
	}
}

static int qcom_pas_setup_tmd(struct qcom_pas *pas)
{
	struct device *dev = pas->dev;
	struct device_node *np = dev->of_node;
	const char **tmd_names;
	int num_tmds, ret, i;

	if (!of_find_property(np, "tmd-names", NULL))
		return 0;

	/* Get the TMD names array */
	num_tmds = of_property_count_strings(np, "tmd-names");
	if (num_tmds <= 0)
		return 0;

	tmd_names = devm_kcalloc(dev, num_tmds, sizeof(*tmd_names), GFP_KERNEL);
	if (!tmd_names)
		return -ENOMEM;

	for (i = 0; i < num_tmds; i++) {
		ret = of_property_read_string_index(np, "tmd-names", i,
						    &tmd_names[i]);
		if (ret) {
			dev_err(dev, "Failed to read tmd-names[%d]: %d\n", i, ret);
			return ret;
		}
	}

	pas->tmd_inst = qmi_tmd_init(dev, pas->info_name, tmd_names, num_tmds);
	if (IS_ERR(pas->tmd_inst)) {
		dev_err(dev, "Failed to register '%s'\n", pas->info_name);

		ret = PTR_ERR(pas->tmd_inst);
		if (ret == -ENODEV) {
			pas->tmd_inst = NULL;
			return 0;
		}
		return ret;
	}

	return 0;
}

static int qcom_pas_probe(struct platform_device *pdev)
{
	const struct qcom_pas_data *desc;
	struct qcom_pas *pas;
	struct rproc *rproc;
	const char *fw_name, *dtb_fw_name = NULL;
	const struct rproc_ops *ops = &qcom_pas_ops;
	int ret;

	desc = of_device_get_match_data(&pdev->dev);
	if (!desc)
		return -EINVAL;

	if (!qcom_scm_is_available())
		return -EPROBE_DEFER;

	fw_name = desc->firmware_name;
	ret = of_property_read_string(pdev->dev.of_node, "firmware-name",
				      &fw_name);
	if (ret < 0 && ret != -EINVAL)
		return ret;

	if (desc->dtb_firmware_name) {
		dtb_fw_name = desc->dtb_firmware_name;
		ret = of_property_read_string_index(pdev->dev.of_node, "firmware-name", 1,
						    &dtb_fw_name);
		if (ret < 0 && ret != -EINVAL)
			return ret;
	}

	if (desc->minidump_id)
		ops = &qcom_pas_minidump_ops;

	rproc = devm_rproc_alloc(&pdev->dev, desc->sysmon_name, ops, fw_name, sizeof(*pas));

	if (!rproc) {
		dev_err(&pdev->dev, "unable to allocate remoteproc\n");
		return -ENOMEM;
	}

	rproc->has_iommu = of_property_present(pdev->dev.of_node, "iommus");
	rproc->auto_boot = desc->auto_boot;
	rproc_coredump_set_elf_info(rproc, ELFCLASS32, EM_NONE);

	pas = rproc->priv;
	pas->dev = &pdev->dev;
	pas->rproc = rproc;

	ret = qcom_pas_cluster_init(pas, pdev->dev.of_node);
	if (ret)
		return ret;
	rproc->cluster = pas->cluster;

	pas->minidump_id = desc->minidump_id;
	pas->pas_id = desc->pas_id;
	pas->lite_pas_id = desc->lite_pas_id;
	pas->lite_dtb_pas_id = desc->lite_dtb_pas_id;
	pas->info_name = desc->sysmon_name;
	pas->smem_host_id = desc->smem_host_id;
	pas->decrypt_shutdown = desc->decrypt_shutdown;
	pas->region_assign_idx = desc->region_assign_idx;
	pas->region_assign_count = min_t(int, MAX_ASSIGN_COUNT, desc->region_assign_count);
	pas->region_assign_vmid = desc->region_assign_vmid;
	pas->region_assign_shared = desc->region_assign_shared;
	if (dtb_fw_name) {
		pas->dtb_firmware_name = dtb_fw_name;
		pas->dtb_pas_id = desc->dtb_pas_id;
	}
	platform_set_drvdata(pdev, pas);

	ret = device_init_wakeup(pas->dev, true);
	if (ret)
		goto free_rproc;

	ret = qcom_pas_alloc_memory_region(pas);
	if (ret)
		goto free_rproc;

	ret = qcom_pas_assign_memory_region(pas);
	if (ret)
		goto free_rproc;

	ret = qcom_pas_init_clock(pas);
	if (ret)
		goto unassign_mem;

	ret = qcom_pas_init_regulator(pas);
	if (ret)
		goto unassign_mem;

	ret = qcom_pas_pds_attach(&pdev->dev, pas->proxy_pds, desc->proxy_pd_names);
	if (ret < 0)
		goto unassign_mem;
	pas->proxy_pd_count = ret;

	ret = qcom_q6v5_init(&pas->q6v5, pdev, rproc, desc->crash_reason_smem,
			     desc->load_state, qcom_pas_handover);
	if (ret)
		goto detach_proxy_pds;

	qcom_add_glink_subdev(rproc, &pas->glink_subdev, desc->ssr_name);
	qcom_add_smd_subdev(rproc, &pas->smd_subdev);
	qcom_add_pdm_subdev(rproc, &pas->pdm_subdev);
	pas->sysmon = qcom_add_sysmon_subdev(rproc, desc->sysmon_name, desc->ssctl_id);
	if (IS_ERR(pas->sysmon)) {
		ret = PTR_ERR(pas->sysmon);
		goto deinit_remove_pdm_smd_glink;
	}

	qcom_add_ssr_subdev(rproc, &pas->ssr_subdev, desc->ssr_name);

	pas->pas_ctx = devm_qcom_scm_pas_context_alloc(pas->dev, pas->pas_id,
						       pas->mem_phys, pas->mem_size);
	if (IS_ERR(pas->pas_ctx)) {
		ret = PTR_ERR(pas->pas_ctx);
		goto remove_ssr_sysmon;
	}

	pas->dtb_pas_ctx = devm_qcom_scm_pas_context_alloc(pas->dev, pas->dtb_pas_id,
							   pas->dtb_mem_phys,
							   pas->dtb_mem_size);
	if (IS_ERR(pas->dtb_pas_ctx)) {
		ret = PTR_ERR(pas->dtb_pas_ctx);
		goto remove_ssr_sysmon;
	}

	pas->pas_ctx->use_tzmem = desc->needs_tzmem || rproc->has_iommu;
	pas->dtb_pas_ctx->use_tzmem = desc->needs_tzmem || rproc->has_iommu;

	if (desc->early_boot)
		pas->rproc->state = RPROC_DETACHED;

	ret = qcom_pas_setup_tmd(pas);
	if (ret)
		goto remove_ssr_sysmon;

	ret = rproc_add(rproc);
	if (ret)
		goto remove_setup_tmd;

	return 0;

remove_setup_tmd:
	if (pas->tmd_inst)
		qmi_tmd_exit(pas->tmd_inst);

remove_ssr_sysmon:
	qcom_remove_ssr_subdev(rproc, &pas->ssr_subdev);
	qcom_remove_sysmon_subdev(pas->sysmon);
deinit_remove_pdm_smd_glink:
	qcom_remove_pdm_subdev(rproc, &pas->pdm_subdev);
	qcom_remove_smd_subdev(rproc, &pas->smd_subdev);
	qcom_remove_glink_subdev(rproc, &pas->glink_subdev);
	qcom_q6v5_deinit(&pas->q6v5);
detach_proxy_pds:
	qcom_pas_pds_detach(pas, pas->proxy_pds, pas->proxy_pd_count);
unassign_mem:
	qcom_pas_unassign_memory_region(pas);
free_rproc:
	device_init_wakeup(pas->dev, false);
	qcom_pas_cluster_exit(pas);

	return ret;
}

static void qcom_pas_remove(struct platform_device *pdev)
{
	struct qcom_pas *pas = platform_get_drvdata(pdev);

	if (pas->tmd_inst)
		qmi_tmd_exit(pas->tmd_inst);

	rproc_del(pas->rproc);

	pas->rproc->cluster = NULL;
	qcom_pas_cluster_exit(pas);

	qcom_q6v5_deinit(&pas->q6v5);
	qcom_pas_unassign_memory_region(pas);
	qcom_remove_glink_subdev(pas->rproc, &pas->glink_subdev);
	qcom_remove_sysmon_subdev(pas->sysmon);
	qcom_remove_smd_subdev(pas->rproc, &pas->smd_subdev);
	qcom_remove_pdm_subdev(pas->rproc, &pas->pdm_subdev);
	qcom_remove_ssr_subdev(pas->rproc, &pas->ssr_subdev);
	qcom_pas_pds_detach(pas, pas->proxy_pds, pas->proxy_pd_count);
	device_init_wakeup(pas->dev, false);
}

static const struct qcom_pas_data adsp_resource_init = {
	.crash_reason_smem = 423,
	.firmware_name = "adsp.mdt",
	.pas_id = 1,
	.auto_boot = true,
	.ssr_name = "lpass",
	.sysmon_name = "adsp",
	.ssctl_id = 0x14,
};

static const struct qcom_pas_data sa8775p_adsp_resource = {
	.crash_reason_smem = 423,
	.firmware_name = "adsp.mbn",
	.pas_id = 1,
	.minidump_id = 5,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"lcx",
		"lmx",
		NULL
	},
	.load_state = "adsp",
	.ssr_name = "lpass",
	.sysmon_name = "adsp",
	.ssctl_id = 0x14,
};

static const struct qcom_pas_data sdm845_adsp_resource_init = {
	.crash_reason_smem = 423,
	.firmware_name = "adsp.mdt",
	.pas_id = 1,
	.auto_boot = true,
	.load_state = "adsp",
	.ssr_name = "lpass",
	.sysmon_name = "adsp",
	.ssctl_id = 0x14,
};

static const struct qcom_pas_data sm6350_adsp_resource = {
	.crash_reason_smem = 423,
	.firmware_name = "adsp.mdt",
	.pas_id = 1,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"lcx",
		"lmx",
		NULL
	},
	.load_state = "adsp",
	.ssr_name = "lpass",
	.sysmon_name = "adsp",
	.ssctl_id = 0x14,
};

static const struct qcom_pas_data sm6375_mpss_resource = {
	.crash_reason_smem = 421,
	.firmware_name = "modem.mdt",
	.pas_id = 4,
	.minidump_id = 3,
	.auto_boot = false,
	.proxy_pd_names = (char*[]){
		"cx",
		NULL
	},
	.ssr_name = "mpss",
	.sysmon_name = "modem",
	.ssctl_id = 0x12,
};

static const struct qcom_pas_data sm8150_adsp_resource = {
	.crash_reason_smem = 423,
	.firmware_name = "adsp.mdt",
	.pas_id = 1,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		NULL
	},
	.load_state = "adsp",
	.ssr_name = "lpass",
	.sysmon_name = "adsp",
	.ssctl_id = 0x14,
};

static const struct qcom_pas_data sm8250_adsp_resource = {
	.crash_reason_smem = 423,
	.firmware_name = "adsp.mdt",
	.pas_id = 1,
	.minidump_id = 5,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"lcx",
		"lmx",
		NULL
	},
	.load_state = "adsp",
	.ssr_name = "lpass",
	.sysmon_name = "adsp",
	.ssctl_id = 0x14,
};

static const struct qcom_pas_data sm8350_adsp_resource = {
	.crash_reason_smem = 423,
	.firmware_name = "adsp.mdt",
	.pas_id = 1,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"lcx",
		"lmx",
		NULL
	},
	.load_state = "adsp",
	.ssr_name = "lpass",
	.sysmon_name = "adsp",
	.ssctl_id = 0x14,
};

static const struct qcom_pas_data msm8996_adsp_resource = {
	.crash_reason_smem = 423,
	.firmware_name = "adsp.mdt",
	.pas_id = 1,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		NULL
	},
	.ssr_name = "lpass",
	.sysmon_name = "adsp",
	.ssctl_id = 0x14,
};

static const struct qcom_pas_data cdsp_resource_init = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp.mdt",
	.pas_id = 18,
	.auto_boot = true,
	.ssr_name = "cdsp",
	.sysmon_name = "cdsp",
	.ssctl_id = 0x17,
};

static const struct qcom_pas_data sa8775p_cdsp0_resource = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp0.mbn",
	.pas_id = 18,
	.minidump_id = 7,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mxc",
		"nsp",
		NULL
	},
	.load_state = "cdsp",
	.ssr_name = "cdsp",
	.sysmon_name = "cdsp",
	.ssctl_id = 0x17,
};

static const struct qcom_pas_data sa8775p_cdsp1_resource = {
	.crash_reason_smem = 633,
	.firmware_name = "cdsp1.mbn",
	.pas_id = 30,
	.minidump_id = 20,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mxc",
		"nsp",
		NULL
	},
	.load_state = "nsp",
	.ssr_name = "cdsp1",
	.sysmon_name = "cdsp1",
	.ssctl_id = 0x20,
};

static const struct qcom_pas_data sdm845_cdsp_resource_init = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp.mdt",
	.pas_id = 18,
	.auto_boot = true,
	.load_state = "cdsp",
	.ssr_name = "cdsp",
	.sysmon_name = "cdsp",
	.ssctl_id = 0x17,
};

static const struct qcom_pas_data sm6350_cdsp_resource = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp.mdt",
	.pas_id = 18,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mx",
		NULL
	},
	.load_state = "cdsp",
	.ssr_name = "cdsp",
	.sysmon_name = "cdsp",
	.ssctl_id = 0x17,
};

static const struct qcom_pas_data sm8150_cdsp_resource = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp.mdt",
	.pas_id = 18,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		NULL
	},
	.load_state = "cdsp",
	.ssr_name = "cdsp",
	.sysmon_name = "cdsp",
	.ssctl_id = 0x17,
};

static const struct qcom_pas_data sm8250_cdsp_resource = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp.mdt",
	.pas_id = 18,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		NULL
	},
	.load_state = "cdsp",
	.ssr_name = "cdsp",
	.sysmon_name = "cdsp",
	.ssctl_id = 0x17,
};

static const struct qcom_pas_data sc8280xp_nsp0_resource = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp.mdt",
	.pas_id = 18,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"nsp",
		NULL
	},
	.ssr_name = "cdsp0",
	.sysmon_name = "cdsp",
	.ssctl_id = 0x17,
};

static const struct qcom_pas_data sc8280xp_nsp1_resource = {
	.crash_reason_smem = 633,
	.firmware_name = "cdsp.mdt",
	.pas_id = 30,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"nsp",
		NULL
	},
	.ssr_name = "cdsp1",
	.sysmon_name = "cdsp1",
	.ssctl_id = 0x20,
};

static const struct qcom_pas_data x1e80100_adsp_resource = {
	.crash_reason_smem = 423,
	.firmware_name = "adsp.mdt",
	.dtb_firmware_name = "adsp_dtb.mdt",
	.pas_id = 1,
	.dtb_pas_id = 0x24,
	.lite_pas_id = 0x1f,
	.lite_dtb_pas_id = 0x29,
	.minidump_id = 5,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"lcx",
		"lmx",
		NULL
	},
	.load_state = "adsp",
	.ssr_name = "lpass",
	.sysmon_name = "adsp",
	.ssctl_id = 0x14,
};

static const struct qcom_pas_data x1e80100_cdsp_resource = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp.mdt",
	.dtb_firmware_name = "cdsp_dtb.mdt",
	.pas_id = 18,
	.dtb_pas_id = 0x25,
	.minidump_id = 7,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mxc",
		"nsp",
		NULL
	},
	.load_state = "cdsp",
	.ssr_name = "cdsp",
	.sysmon_name = "cdsp",
	.ssctl_id = 0x17,
};

static const struct qcom_pas_data sm8350_cdsp_resource = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp.mdt",
	.pas_id = 18,
	.minidump_id = 7,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mxc",
		NULL
	},
	.load_state = "cdsp",
	.ssr_name = "cdsp",
	.sysmon_name = "cdsp",
	.ssctl_id = 0x17,
};

static const struct qcom_pas_data sa8775p_gpdsp0_resource = {
	.crash_reason_smem = 640,
	.firmware_name = "gpdsp0.mbn",
	.pas_id = 39,
	.minidump_id = 21,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mxc",
		NULL
	},
	.load_state = "gpdsp0",
	.ssr_name = "gpdsp0",
	.sysmon_name = "gpdsp0",
	.ssctl_id = 0x21,
};

static const struct qcom_pas_data sa8775p_gpdsp1_resource = {
	.crash_reason_smem = 641,
	.firmware_name = "gpdsp1.mbn",
	.pas_id = 40,
	.minidump_id = 22,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mxc",
		NULL
	},
	.load_state = "gpdsp1",
	.ssr_name = "gpdsp1",
	.sysmon_name = "gpdsp1",
	.ssctl_id = 0x22,
};

static const struct qcom_pas_data mpss_resource_init = {
	.crash_reason_smem = 421,
	.firmware_name = "modem.mdt",
	.pas_id = 4,
	.minidump_id = 3,
	.auto_boot = false,
	.proxy_pd_names = (char*[]){
		"cx",
		"mss",
		NULL
	},
	.load_state = "modem",
	.ssr_name = "mpss",
	.sysmon_name = "modem",
	.ssctl_id = 0x12,
};

static const struct qcom_pas_data sc8180x_mpss_resource = {
	.crash_reason_smem = 421,
	.firmware_name = "modem.mdt",
	.pas_id = 4,
	.auto_boot = false,
	.proxy_pd_names = (char*[]){
		"cx",
		NULL
	},
	.load_state = "modem",
	.ssr_name = "mpss",
	.sysmon_name = "modem",
	.ssctl_id = 0x12,
};

static const struct qcom_pas_data msm8996_slpi_resource_init = {
	.crash_reason_smem = 424,
	.firmware_name = "slpi.mdt",
	.pas_id = 12,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"ssc_cx",
		NULL
	},
	.ssr_name = "dsps",
	.sysmon_name = "slpi",
	.ssctl_id = 0x16,
};

static const struct qcom_pas_data sdm845_slpi_resource_init = {
	.crash_reason_smem = 424,
	.firmware_name = "slpi.mdt",
	.pas_id = 12,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"lcx",
		"lmx",
		NULL
	},
	.load_state = "slpi",
	.ssr_name = "dsps",
	.sysmon_name = "slpi",
	.ssctl_id = 0x16,
};

static const struct qcom_pas_data wcss_resource_init = {
	.crash_reason_smem = 421,
	.firmware_name = "wcnss.mdt",
	.pas_id = 6,
	.auto_boot = true,
	.ssr_name = "mpss",
	.sysmon_name = "wcnss",
	.ssctl_id = 0x12,
};

static const struct qcom_pas_data sdx55_mpss_resource = {
	.crash_reason_smem = 421,
	.firmware_name = "modem.mdt",
	.pas_id = 4,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mss",
		NULL
	},
	.ssr_name = "mpss",
	.sysmon_name = "modem",
	.ssctl_id = 0x22,
};

static const struct qcom_pas_data milos_cdsp_resource = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp.mbn",
	.dtb_firmware_name = "cdsp_dtb.mbn",
	.pas_id = 18,
	.dtb_pas_id = 0x25,
	.minidump_id = 7,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mx",
		NULL
	},
	.load_state = "cdsp",
	.ssr_name = "cdsp",
	.sysmon_name = "cdsp",
	.ssctl_id = 0x17,
	.smem_host_id = 5,
};

static const struct qcom_pas_data nord_adsp_resource = {
	.crash_reason_smem = 423,
	.firmware_name = "adsp.mdt",
	.dtb_firmware_name = "adsp_dtb.mbn",
	.pas_id = 1,
	.dtb_pas_id = 36,
	.minidump_id = 5,
	.auto_boot = true,
	.early_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mx",
		NULL
	},
	.load_state = "adsp",
	.ssr_name = "lpass",
	.sysmon_name = "adsp",
	.ssctl_id = 0x14,
	.smem_host_id = 2,
};

static const struct qcom_pas_data nord_adsp1_resource = {
	.crash_reason_smem = 663,
	.firmware_name = "adsp1.mbn",
	.dtb_firmware_name = "adsp1_dtb.mbn",
	.pas_id = 53,
	.dtb_pas_id = 55,
	.minidump_id = 21,
	.auto_boot = true,
	.early_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mx",
		NULL
	},
	.load_state = "adsp1",
	.ssr_name = "lpass1",
	.sysmon_name = "adsp1",
	.ssctl_id = 0x1d,
	.smem_host_id = 66,
};

static const struct qcom_pas_data nord_adsp2_resource = {
	.crash_reason_smem = 664,
	.firmware_name = "adsp2.mbn",
	.dtb_firmware_name = "adsp2_dtb.mbn",
	.pas_id = 54,
	.dtb_pas_id = 56,
	.minidump_id = 22,
	.auto_boot = true,
	.early_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mx",
		NULL
	},
	.load_state = "adsp2",
	.ssr_name = "lpass2",
	.sysmon_name = "adsp2",
	.ssctl_id = 0x1e,
	.smem_host_id = 130,
};

static const struct qcom_pas_data nord_cdsp0_resource = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp.mbn",
	.dtb_firmware_name = "cdsp_dtb.mbn",
	.pas_id = 18,
	.dtb_pas_id = 37,
	.minidump_id = 7,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mx",
		"nsp",
		NULL
	},
	.load_state = "cdsp",
	.ssr_name = "cdsp0",
	.sysmon_name = "cdsp0",
	.ssctl_id = 0x17,
	.smem_host_id = 5,
};

static const struct qcom_pas_data nord_cdsp1_resource = {
	.crash_reason_smem = 633,
	.firmware_name = "cdsp1.mbn",
	.dtb_firmware_name = "cdsp1_dtb.mbn",
	.pas_id = 30,
	.dtb_pas_id = 59,
	.minidump_id = 20,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mx",
		"nsp",
		NULL
	},
	.load_state = "cdsp1",
	.ssr_name = "cdsp1",
	.sysmon_name = "cdsp1",
	.ssctl_id = 0x20,
	.smem_host_id = 69,
};

static const struct qcom_pas_data nord_cdsp2_resource = {
	.crash_reason_smem = 665,
	.firmware_name = "cdsp2.mbn",
	.dtb_firmware_name = "cdsp2_dtb.mbn",
	.pas_id = 57,
	.dtb_pas_id = 60,
	.minidump_id = 29,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mx",
		"nsp",
		NULL
	},
	.load_state = "cdsp2",
	.ssr_name = "cdsp2",
	.sysmon_name = "cdsp2",
	.ssctl_id = 0x1f,
	.smem_host_id = 133,
};

static const struct qcom_pas_data nord_cdsp3_resource = {
	.crash_reason_smem = 666,
	.firmware_name = "cdsp3.mbn",
	.dtb_firmware_name = "cdsp3_dtb.mbn",
	.pas_id = 58,
	.dtb_pas_id = 61,
	.minidump_id = 30,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mx",
		"nsp",
		NULL
	},
	.load_state = "cdsp3",
	.ssr_name = "cdsp3",
	.sysmon_name = "cdsp3",
	.ssctl_id = 0x1a,
	.smem_host_id = 197,
};

static const struct qcom_pas_data sm8450_mpss_resource = {
	.crash_reason_smem = 421,
	.firmware_name = "modem.mdt",
	.pas_id = 4,
	.minidump_id = 3,
	.auto_boot = false,
	.decrypt_shutdown = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mss",
		NULL
	},
	.load_state = "modem",
	.ssr_name = "mpss",
	.sysmon_name = "modem",
	.ssctl_id = 0x12,
};

static const struct qcom_pas_data sm8550_adsp_resource = {
	.crash_reason_smem = 423,
	.firmware_name = "adsp.mdt",
	.dtb_firmware_name = "adsp_dtb.mdt",
	.pas_id = 1,
	.dtb_pas_id = 0x24,
	.minidump_id = 5,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"lcx",
		"lmx",
		NULL
	},
	.load_state = "adsp",
	.ssr_name = "lpass",
	.sysmon_name = "adsp",
	.ssctl_id = 0x14,
	.smem_host_id = 2,
};

static const struct qcom_pas_data sm8550_cdsp_resource = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp.mdt",
	.dtb_firmware_name = "cdsp_dtb.mdt",
	.pas_id = 18,
	.dtb_pas_id = 0x25,
	.minidump_id = 7,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mxc",
		"nsp",
		NULL
	},
	.load_state = "cdsp",
	.ssr_name = "cdsp",
	.sysmon_name = "cdsp",
	.ssctl_id = 0x17,
	.smem_host_id = 5,
};

static const struct qcom_pas_data sm8550_mpss_resource = {
	.crash_reason_smem = 421,
	.firmware_name = "modem.mdt",
	.dtb_firmware_name = "modem_dtb.mdt",
	.pas_id = 4,
	.dtb_pas_id = 0x26,
	.minidump_id = 3,
	.auto_boot = false,
	.decrypt_shutdown = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mss",
		NULL
	},
	.load_state = "modem",
	.ssr_name = "mpss",
	.sysmon_name = "modem",
	.ssctl_id = 0x12,
	.smem_host_id = 1,
	.region_assign_idx = 2,
	.region_assign_count = 1,
	.region_assign_vmid = QCOM_SCM_VMID_MSS_MSA,
};

static const struct qcom_pas_data sc7280_wpss_resource = {
	.crash_reason_smem = 626,
	.firmware_name = "wpss.mdt",
	.pas_id = 6,
	.minidump_id = 4,
	.auto_boot = false,
	.proxy_pd_names = (char*[]){
		"cx",
		"mx",
		NULL
	},
	.load_state = "wpss",
	.ssr_name = "wpss",
	.sysmon_name = "wpss",
	.ssctl_id = 0x19,
};

static const struct qcom_pas_data shikra_cdsp_resource = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp.mbn",
	.pas_id = 18,
	.minidump_id = 7,
	.auto_boot = true,
	.proxy_pd_names = (char *[]){
		"cx",
		NULL
	},
	.load_state = "cdsp",
	.ssr_name = "cdsp",
	.sysmon_name = "cdsp",
	.ssctl_id = 0x17,
	.smem_host_id = 5,
};

static const struct qcom_pas_data shikra_lpaicp_resource = {
	.crash_reason_smem = 682,
	.firmware_name = "lpaicp.mbn",
	.dtb_firmware_name = "lpaicp_dtb.mbn",
	.pas_id = 0x56,
	.dtb_pas_id = 0x57,
	.minidump_id = 0,
	.auto_boot = true,
	.ssr_name = "lpaicp",
	.sysmon_name = "lpaicp",
};

static const struct qcom_pas_data shikra_mpss_resource = {
	.crash_reason_smem = 421,
	.firmware_name = "qdsp6sw.mbn",
	.pas_id = 4,
	.minidump_id = 3,
	.auto_boot = false,
	.proxy_pd_names = (char *[]){
		"cx",
		NULL
	},
	.load_state = "modem",
	.ssr_name = "mpss",
	.sysmon_name = "modem",
	.ssctl_id = 0x12,
};

static const struct qcom_pas_data sm8650_cdsp_resource = {
	.crash_reason_smem = 601,
	.firmware_name = "cdsp.mdt",
	.dtb_firmware_name = "cdsp_dtb.mdt",
	.pas_id = 18,
	.dtb_pas_id = 0x25,
	.minidump_id = 7,
	.auto_boot = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mxc",
		"nsp",
		NULL
	},
	.load_state = "cdsp",
	.ssr_name = "cdsp",
	.sysmon_name = "cdsp",
	.ssctl_id = 0x17,
	.smem_host_id = 5,
	.region_assign_idx = 2,
	.region_assign_count = 1,
	.region_assign_shared = true,
	.region_assign_vmid = QCOM_SCM_VMID_CDSP,
};

static const struct qcom_pas_data sm8650_mpss_resource = {
	.crash_reason_smem = 421,
	.firmware_name = "modem.mdt",
	.dtb_firmware_name = "modem_dtb.mdt",
	.pas_id = 4,
	.dtb_pas_id = 0x26,
	.minidump_id = 3,
	.auto_boot = false,
	.decrypt_shutdown = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mss",
		NULL
	},
	.load_state = "modem",
	.ssr_name = "mpss",
	.sysmon_name = "modem",
	.ssctl_id = 0x12,
	.smem_host_id = 1,
	.region_assign_idx = 2,
	.region_assign_count = 3,
	.region_assign_vmid = QCOM_SCM_VMID_MSS_MSA,
};

static const struct qcom_pas_data sm8750_mpss_resource = {
	.crash_reason_smem = 421,
	.firmware_name = "modem.mdt",
	.dtb_firmware_name = "modem_dtb.mdt",
	.pas_id = 4,
	.dtb_pas_id = 0x26,
	.minidump_id = 3,
	.auto_boot = false,
	.decrypt_shutdown = true,
	.proxy_pd_names = (char*[]){
		"cx",
		"mss",
		NULL
	},
	.load_state = "modem",
	.ssr_name = "mpss",
	.sysmon_name = "modem",
	.ssctl_id = 0x12,
	.smem_host_id = 1,
	.region_assign_idx = 2,
	.region_assign_count = 2,
	.region_assign_vmid = QCOM_SCM_VMID_MSS_MSA,
};

static const struct qcom_pas_data kaanapali_soccp_resource = {
	.crash_reason_smem = 656,
	.firmware_name = "soccp.mbn",
	.dtb_firmware_name = "soccp_dtb.mbn",
	.pas_id = 51,
	.dtb_pas_id = 0x41,
	.proxy_pd_names = (char*[]){
		"cx",
		"mx",
		NULL
	},
	.ssr_name = "soccp",
	.sysmon_name = "soccp",
	.auto_boot = true,
	.early_boot = true,
};

static const struct qcom_pas_data glymur_soccp_resource = {
	.crash_reason_smem = 656,
	.firmware_name = "soccp.mbn",
	.dtb_firmware_name = "soccp_dtb.mbn",
	.pas_id = 51,
	.dtb_pas_id = 0x41,
	.proxy_pd_names = (char*[]){
		"cx",
		"mx",
		NULL
	},
	.ssr_name = "soccp",
	.sysmon_name = "soccp",
	.auto_boot = true,
	.early_boot = true,
	.needs_tzmem = true,
};

static const struct of_device_id qcom_pas_of_match[] = {
	{ .compatible = "qcom,eliza-adsp-pas", .data = &sm8550_adsp_resource },
	{ .compatible = "qcom,glymur-soccp-pas", .data = &glymur_soccp_resource },
	{ .compatible = "qcom,kaanapali-soccp-pas", .data = &kaanapali_soccp_resource },
	{ .compatible = "qcom,milos-adsp-pas", .data = &sm8550_adsp_resource },
	{ .compatible = "qcom,milos-cdsp-pas", .data = &milos_cdsp_resource },
	{ .compatible = "qcom,milos-mpss-pas", .data = &sm8450_mpss_resource },
	{ .compatible = "qcom,milos-wpss-pas", .data = &sc7280_wpss_resource },
	{ .compatible = "qcom,nord-adsp-pas", .data = &nord_adsp_resource },
	{ .compatible = "qcom,nord-adsp1-pas", .data = &nord_adsp1_resource },
	{ .compatible = "qcom,nord-adsp2-pas", .data = &nord_adsp2_resource },
	{ .compatible = "qcom,nord-cdsp0-pas", .data = &nord_cdsp0_resource },
	{ .compatible = "qcom,nord-cdsp1-pas", .data = &nord_cdsp1_resource },
	{ .compatible = "qcom,nord-cdsp2-pas", .data = &nord_cdsp2_resource },
	{ .compatible = "qcom,nord-cdsp3-pas", .data = &nord_cdsp3_resource },
	{ .compatible = "qcom,msm8226-adsp-pil", .data = &msm8996_adsp_resource },
	{ .compatible = "qcom,msm8953-adsp-pil", .data = &msm8996_adsp_resource },
	{ .compatible = "qcom,msm8974-adsp-pil", .data = &msm8996_adsp_resource },
	{ .compatible = "qcom,msm8996-adsp-pil", .data = &msm8996_adsp_resource },
	{ .compatible = "qcom,msm8996-slpi-pil", .data = &msm8996_slpi_resource_init },
	{ .compatible = "qcom,msm8998-adsp-pas", .data = &msm8996_adsp_resource },
	{ .compatible = "qcom,msm8998-slpi-pas", .data = &msm8996_slpi_resource_init },
	{ .compatible = "qcom,qcs404-adsp-pas", .data = &adsp_resource_init },
	{ .compatible = "qcom,qcs404-cdsp-pas", .data = &cdsp_resource_init },
	{ .compatible = "qcom,qcs404-wcss-pas", .data = &wcss_resource_init },
	{ .compatible = "qcom,sa8775p-adsp-pas", .data = &sa8775p_adsp_resource },
	{ .compatible = "qcom,sa8775p-cdsp0-pas", .data = &sa8775p_cdsp0_resource },
	{ .compatible = "qcom,sa8775p-cdsp1-pas", .data = &sa8775p_cdsp1_resource },
	{ .compatible = "qcom,sa8775p-gpdsp0-pas", .data = &sa8775p_gpdsp0_resource },
	{ .compatible = "qcom,sa8775p-gpdsp1-pas", .data = &sa8775p_gpdsp1_resource },
	{ .compatible = "qcom,sar2130p-adsp-pas", .data = &sm8350_adsp_resource },
	{ .compatible = "qcom,sc7180-adsp-pas", .data = &sm8250_adsp_resource },
	{ .compatible = "qcom,sc7180-mpss-pas", .data = &mpss_resource_init },
	{ .compatible = "qcom,sc7280-adsp-pas", .data = &sm8350_adsp_resource },
	{ .compatible = "qcom,sc7280-cdsp-pas", .data = &sm6350_cdsp_resource },
	{ .compatible = "qcom,sc7280-mpss-pas", .data = &mpss_resource_init },
	{ .compatible = "qcom,sc7280-wpss-pas", .data = &sc7280_wpss_resource },
	{ .compatible = "qcom,sc8180x-adsp-pas", .data = &sm8150_adsp_resource },
	{ .compatible = "qcom,sc8180x-cdsp-pas", .data = &sm8150_cdsp_resource },
	{ .compatible = "qcom,sc8180x-mpss-pas", .data = &sc8180x_mpss_resource },
	{ .compatible = "qcom,sc8280xp-adsp-pas", .data = &sm8250_adsp_resource },
	{ .compatible = "qcom,sc8280xp-nsp0-pas", .data = &sc8280xp_nsp0_resource },
	{ .compatible = "qcom,sc8280xp-nsp1-pas", .data = &sc8280xp_nsp1_resource },
	{ .compatible = "qcom,sdm660-adsp-pas", .data = &adsp_resource_init },
	{ .compatible = "qcom,sdm660-cdsp-pas", .data = &cdsp_resource_init },
	{ .compatible = "qcom,sdm845-adsp-pas", .data = &sdm845_adsp_resource_init },
	{ .compatible = "qcom,sdm845-cdsp-pas", .data = &sdm845_cdsp_resource_init },
	{ .compatible = "qcom,sdm845-slpi-pas", .data = &sdm845_slpi_resource_init },
	{ .compatible = "qcom,sdx55-mpss-pas", .data = &sdx55_mpss_resource },
	{ .compatible = "qcom,sdx75-mpss-pas", .data = &sm8650_mpss_resource },
	{ .compatible = "qcom,shikra-cdsp-pas", .data = &shikra_cdsp_resource },
	{ .compatible = "qcom,shikra-lpaicp-pas", .data = &shikra_lpaicp_resource },
	{ .compatible = "qcom,shikra-mpss-pas", .data = &shikra_mpss_resource },
	{ .compatible = "qcom,sm6115-adsp-pas", .data = &adsp_resource_init },
	{ .compatible = "qcom,sm6115-cdsp-pas", .data = &cdsp_resource_init },
	{ .compatible = "qcom,sm6115-mpss-pas", .data = &sc8180x_mpss_resource },
	{ .compatible = "qcom,sm6350-adsp-pas", .data = &sm6350_adsp_resource },
	{ .compatible = "qcom,sm6350-cdsp-pas", .data = &sm6350_cdsp_resource },
	{ .compatible = "qcom,sm6350-mpss-pas", .data = &mpss_resource_init },
	{ .compatible = "qcom,sm6375-adsp-pas", .data = &sm6350_adsp_resource },
	{ .compatible = "qcom,sm6375-cdsp-pas", .data = &sm8150_cdsp_resource },
	{ .compatible = "qcom,sm6375-mpss-pas", .data = &sm6375_mpss_resource },
	{ .compatible = "qcom,sm8150-adsp-pas", .data = &sm8150_adsp_resource },
	{ .compatible = "qcom,sm8150-cdsp-pas", .data = &sm8150_cdsp_resource },
	{ .compatible = "qcom,sm8150-mpss-pas", .data = &mpss_resource_init },
	{ .compatible = "qcom,sm8150-slpi-pas", .data = &sdm845_slpi_resource_init },
	{ .compatible = "qcom,sm8250-adsp-pas", .data = &sm8250_adsp_resource },
	{ .compatible = "qcom,sm8250-cdsp-pas", .data = &sm8250_cdsp_resource },
	{ .compatible = "qcom,sm8250-slpi-pas", .data = &sdm845_slpi_resource_init },
	{ .compatible = "qcom,sm8350-adsp-pas", .data = &sm8350_adsp_resource },
	{ .compatible = "qcom,sm8350-cdsp-pas", .data = &sm8350_cdsp_resource },
	{ .compatible = "qcom,sm8350-slpi-pas", .data = &sdm845_slpi_resource_init },
	{ .compatible = "qcom,sm8350-mpss-pas", .data = &mpss_resource_init },
	{ .compatible = "qcom,sm8450-adsp-pas", .data = &sm8350_adsp_resource },
	{ .compatible = "qcom,sm8450-cdsp-pas", .data = &sm8350_cdsp_resource },
	{ .compatible = "qcom,sm8450-slpi-pas", .data = &sdm845_slpi_resource_init },
	{ .compatible = "qcom,sm8450-mpss-pas", .data = &sm8450_mpss_resource },
	{ .compatible = "qcom,sm8550-adsp-pas", .data = &sm8550_adsp_resource },
	{ .compatible = "qcom,sm8550-cdsp-pas", .data = &sm8550_cdsp_resource },
	{ .compatible = "qcom,sm8550-mpss-pas", .data = &sm8550_mpss_resource },
	{ .compatible = "qcom,sm8650-adsp-pas", .data = &sm8550_adsp_resource },
	{ .compatible = "qcom,sm8650-cdsp-pas", .data = &sm8650_cdsp_resource },
	{ .compatible = "qcom,sm8650-mpss-pas", .data = &sm8650_mpss_resource },
	{ .compatible = "qcom,sm8750-mpss-pas", .data = &sm8750_mpss_resource },
	{ .compatible = "qcom,x1e80100-adsp-pas", .data = &x1e80100_adsp_resource },
	{ .compatible = "qcom,x1e80100-cdsp-pas", .data = &x1e80100_cdsp_resource },
	{ },
};
MODULE_DEVICE_TABLE(of, qcom_pas_of_match);

static struct platform_driver qcom_pas_driver = {
	.probe = qcom_pas_probe,
	.remove = qcom_pas_remove,
	.driver = {
		.name = "qcom_q6v5_pas",
		.of_match_table = qcom_pas_of_match,
	},
};

module_platform_driver(qcom_pas_driver);
MODULE_DESCRIPTION("Qualcomm Peripheral Authentication Service remoteproc driver");
MODULE_LICENSE("GPL v2");
