

================================================================
== Vitis HLS Report for 'merge_sort_ap_fixed_16_6_5_3_0_config5_s'
================================================================
* Date:           Tue Mar  4 14:23:41 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.214 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_167_6  |        ?|        ?|         2|          -|          -|     ?|        no|
        |- VITIS_LOOP_167_6  |        ?|        ?|         2|          -|          -|     ?|        no|
        |- VITIS_LOOP_167_6  |        ?|        ?|         2|          -|          -|     ?|        no|
        |- VITIS_LOOP_167_6  |        ?|        ?|         2|          -|          -|     ?|        no|
        |- VITIS_LOOP_167_6  |        ?|        ?|         2|          -|          -|     ?|        no|
        |- VITIS_LOOP_167_6  |        ?|        ?|         2|          -|          -|     ?|        no|
        |- VITIS_LOOP_167_6  |        ?|        ?|         1|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 11 
10 --> 11 
11 --> 12 13 
12 --> 13 
13 --> 14 
14 --> 16 15 
15 --> 14 
16 --> 17 
17 --> 18 19 
18 --> 19 
19 --> 20 21 
20 --> 21 
21 --> 22 
22 --> 24 23 
23 --> 22 
24 --> 25 
25 --> 26 27 
26 --> 27 
27 --> 28 29 
28 --> 29 
29 --> 30 
30 --> 32 31 
31 --> 30 
32 --> 33 
33 --> 34 35 
34 --> 35 
35 --> 36 37 
36 --> 37 
37 --> 38 
38 --> 40 39 
39 --> 38 
40 --> 41 
41 --> 42 43 
42 --> 43 
43 --> 44 45 
44 --> 45 
45 --> 46 
46 --> 48 47 
47 --> 46 
48 --> 49 
49 --> 50 51 
50 --> 51 
51 --> 52 53 
52 --> 53 
53 --> 54 
54 --> 54 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%idx1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %idx1"   --->   Operation 55 'read' 'idx1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arr_47_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_47_val"   --->   Operation 56 'read' 'arr_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arr_46_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_46_val"   --->   Operation 57 'read' 'arr_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arr_45_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_45_val"   --->   Operation 58 'read' 'arr_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arr_44_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_44_val"   --->   Operation 59 'read' 'arr_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arr_43_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_43_val"   --->   Operation 60 'read' 'arr_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arr_42_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_42_val"   --->   Operation 61 'read' 'arr_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arr_41_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_41_val"   --->   Operation 62 'read' 'arr_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arr_40_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_40_val"   --->   Operation 63 'read' 'arr_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arr_39_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_39_val"   --->   Operation 64 'read' 'arr_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arr_38_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_38_val"   --->   Operation 65 'read' 'arr_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arr_37_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_37_val"   --->   Operation 66 'read' 'arr_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arr_36_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_36_val"   --->   Operation 67 'read' 'arr_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arr_35_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_35_val"   --->   Operation 68 'read' 'arr_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arr_34_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_34_val"   --->   Operation 69 'read' 'arr_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arr_33_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_33_val"   --->   Operation 70 'read' 'arr_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arr_32_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_32_val"   --->   Operation 71 'read' 'arr_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arr_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_31_val"   --->   Operation 72 'read' 'arr_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arr_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_30_val"   --->   Operation 73 'read' 'arr_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arr_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_29_val"   --->   Operation 74 'read' 'arr_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arr_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_28_val"   --->   Operation 75 'read' 'arr_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arr_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_27_val"   --->   Operation 76 'read' 'arr_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arr_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_26_val"   --->   Operation 77 'read' 'arr_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arr_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_25_val"   --->   Operation 78 'read' 'arr_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arr_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_24_val"   --->   Operation 79 'read' 'arr_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arr_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_23_val"   --->   Operation 80 'read' 'arr_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arr_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_22_val"   --->   Operation 81 'read' 'arr_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arr_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_21_val"   --->   Operation 82 'read' 'arr_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arr_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_20_val"   --->   Operation 83 'read' 'arr_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arr_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_19_val"   --->   Operation 84 'read' 'arr_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arr_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_18_val"   --->   Operation 85 'read' 'arr_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arr_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_17_val"   --->   Operation 86 'read' 'arr_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arr_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_16_val"   --->   Operation 87 'read' 'arr_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arr_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_15_val"   --->   Operation 88 'read' 'arr_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%arr_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_14_val"   --->   Operation 89 'read' 'arr_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%arr_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_13_val"   --->   Operation 90 'read' 'arr_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%arr_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_12_val"   --->   Operation 91 'read' 'arr_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%arr_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_11_val"   --->   Operation 92 'read' 'arr_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%arr_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_10_val"   --->   Operation 93 'read' 'arr_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%arr_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_9_val"   --->   Operation 94 'read' 'arr_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%arr_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_8_val"   --->   Operation 95 'read' 'arr_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%arr_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_7_val"   --->   Operation 96 'read' 'arr_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%arr_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_6_val"   --->   Operation 97 'read' 'arr_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%arr_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_5_val"   --->   Operation 98 'read' 'arr_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%arr_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_4_val"   --->   Operation 99 'read' 'arr_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%arr_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_3_val"   --->   Operation 100 'read' 'arr_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%arr_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_2_val"   --->   Operation 101 'read' 'arr_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%arr_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_1_val"   --->   Operation 102 'read' 'arr_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%arr_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_0_val"   --->   Operation 103 'read' 'arr_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%temp_435_loc = alloca i64 1"   --->   Operation 104 'alloca' 'temp_435_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%temp_436_loc = alloca i64 1"   --->   Operation 105 'alloca' 'temp_436_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%temp_437_loc = alloca i64 1"   --->   Operation 106 'alloca' 'temp_437_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%temp_438_loc = alloca i64 1"   --->   Operation 107 'alloca' 'temp_438_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%temp_439_loc = alloca i64 1"   --->   Operation 108 'alloca' 'temp_439_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%temp_440_loc = alloca i64 1"   --->   Operation 109 'alloca' 'temp_440_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%temp_441_loc = alloca i64 1"   --->   Operation 110 'alloca' 'temp_441_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%temp_442_loc = alloca i64 1"   --->   Operation 111 'alloca' 'temp_442_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%temp_410_loc = alloca i64 1"   --->   Operation 112 'alloca' 'temp_410_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%temp_411_loc = alloca i64 1"   --->   Operation 113 'alloca' 'temp_411_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%temp_412_loc = alloca i64 1"   --->   Operation 114 'alloca' 'temp_412_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%temp_413_loc = alloca i64 1"   --->   Operation 115 'alloca' 'temp_413_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%temp_414_loc = alloca i64 1"   --->   Operation 116 'alloca' 'temp_414_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%temp_415_loc = alloca i64 1"   --->   Operation 117 'alloca' 'temp_415_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%temp_416_loc = alloca i64 1"   --->   Operation 118 'alloca' 'temp_416_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%temp_417_loc = alloca i64 1"   --->   Operation 119 'alloca' 'temp_417_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%icmp23_loc = alloca i64 1"   --->   Operation 120 'alloca' 'icmp23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%icmp20_loc = alloca i64 1"   --->   Operation 121 'alloca' 'icmp20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%j_27_loc = alloca i64 1"   --->   Operation 122 'alloca' 'j_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%i_32_loc = alloca i64 1"   --->   Operation 123 'alloca' 'i_32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%temp_402_loc = alloca i64 1"   --->   Operation 124 'alloca' 'temp_402_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%temp_403_loc = alloca i64 1"   --->   Operation 125 'alloca' 'temp_403_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%temp_404_loc = alloca i64 1"   --->   Operation 126 'alloca' 'temp_404_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%temp_405_loc = alloca i64 1"   --->   Operation 127 'alloca' 'temp_405_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%temp_406_loc = alloca i64 1"   --->   Operation 128 'alloca' 'temp_406_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%temp_407_loc = alloca i64 1"   --->   Operation 129 'alloca' 'temp_407_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%temp_408_loc = alloca i64 1"   --->   Operation 130 'alloca' 'temp_408_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%temp_409_loc = alloca i64 1"   --->   Operation 131 'alloca' 'temp_409_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%k_50_loc = alloca i64 1"   --->   Operation 132 'alloca' 'k_50_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%indvars_iv2_loc = alloca i64 1"   --->   Operation 133 'alloca' 'indvars_iv2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%temp_367_loc = alloca i64 1"   --->   Operation 134 'alloca' 'temp_367_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%temp_368_loc = alloca i64 1"   --->   Operation 135 'alloca' 'temp_368_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%temp_369_loc = alloca i64 1"   --->   Operation 136 'alloca' 'temp_369_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%temp_370_loc = alloca i64 1"   --->   Operation 137 'alloca' 'temp_370_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%temp_371_loc = alloca i64 1"   --->   Operation 138 'alloca' 'temp_371_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%temp_372_loc = alloca i64 1"   --->   Operation 139 'alloca' 'temp_372_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%temp_373_loc = alloca i64 1"   --->   Operation 140 'alloca' 'temp_373_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%temp_374_loc = alloca i64 1"   --->   Operation 141 'alloca' 'temp_374_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%temp_342_loc = alloca i64 1"   --->   Operation 142 'alloca' 'temp_342_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%temp_343_loc = alloca i64 1"   --->   Operation 143 'alloca' 'temp_343_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%temp_344_loc = alloca i64 1"   --->   Operation 144 'alloca' 'temp_344_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%temp_345_loc = alloca i64 1"   --->   Operation 145 'alloca' 'temp_345_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%temp_346_loc = alloca i64 1"   --->   Operation 146 'alloca' 'temp_346_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%temp_347_loc = alloca i64 1"   --->   Operation 147 'alloca' 'temp_347_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%temp_348_loc = alloca i64 1"   --->   Operation 148 'alloca' 'temp_348_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%temp_349_loc = alloca i64 1"   --->   Operation 149 'alloca' 'temp_349_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%icmp28_loc = alloca i64 1"   --->   Operation 150 'alloca' 'icmp28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%icmp_ln149_10_loc = alloca i64 1"   --->   Operation 151 'alloca' 'icmp_ln149_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%j_23_loc = alloca i64 1"   --->   Operation 152 'alloca' 'j_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%i_27_loc = alloca i64 1"   --->   Operation 153 'alloca' 'i_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%temp_334_loc = alloca i64 1"   --->   Operation 154 'alloca' 'temp_334_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%temp_335_loc = alloca i64 1"   --->   Operation 155 'alloca' 'temp_335_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%temp_336_loc = alloca i64 1"   --->   Operation 156 'alloca' 'temp_336_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%temp_337_loc = alloca i64 1"   --->   Operation 157 'alloca' 'temp_337_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%temp_338_loc = alloca i64 1"   --->   Operation 158 'alloca' 'temp_338_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%temp_339_loc = alloca i64 1"   --->   Operation 159 'alloca' 'temp_339_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%temp_340_loc = alloca i64 1"   --->   Operation 160 'alloca' 'temp_340_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%temp_341_loc = alloca i64 1"   --->   Operation 161 'alloca' 'temp_341_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%k_41_loc = alloca i64 1"   --->   Operation 162 'alloca' 'k_41_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%indvars_iv16_loc = alloca i64 1"   --->   Operation 163 'alloca' 'indvars_iv16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%temp_299_loc = alloca i64 1"   --->   Operation 164 'alloca' 'temp_299_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%temp_300_loc = alloca i64 1"   --->   Operation 165 'alloca' 'temp_300_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%temp_301_loc = alloca i64 1"   --->   Operation 166 'alloca' 'temp_301_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%temp_302_loc = alloca i64 1"   --->   Operation 167 'alloca' 'temp_302_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%temp_303_loc = alloca i64 1"   --->   Operation 168 'alloca' 'temp_303_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%temp_304_loc = alloca i64 1"   --->   Operation 169 'alloca' 'temp_304_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%temp_305_loc = alloca i64 1"   --->   Operation 170 'alloca' 'temp_305_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%temp_306_loc = alloca i64 1"   --->   Operation 171 'alloca' 'temp_306_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%temp_332_loc = alloca i64 1"   --->   Operation 172 'alloca' 'temp_332_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%temp_315_loc = alloca i64 1"   --->   Operation 173 'alloca' 'temp_315_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%temp_290_loc = alloca i64 1"   --->   Operation 174 'alloca' 'temp_290_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%temp_289_loc = alloca i64 1"   --->   Operation 175 'alloca' 'temp_289_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%temp_288_loc = alloca i64 1"   --->   Operation 176 'alloca' 'temp_288_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%temp_287_loc = alloca i64 1"   --->   Operation 177 'alloca' 'temp_287_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%temp_286_loc = alloca i64 1"   --->   Operation 178 'alloca' 'temp_286_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%temp_285_loc = alloca i64 1"   --->   Operation 179 'alloca' 'temp_285_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%k_35_loc = alloca i64 1"   --->   Operation 180 'alloca' 'k_35_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%icmp13_loc = alloca i64 1"   --->   Operation 181 'alloca' 'icmp13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%icmp10_loc = alloca i64 1"   --->   Operation 182 'alloca' 'icmp10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%j_19_loc = alloca i64 1"   --->   Operation 183 'alloca' 'j_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%i_21_loc = alloca i64 1"   --->   Operation 184 'alloca' 'i_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%temp_266_loc = alloca i64 1"   --->   Operation 185 'alloca' 'temp_266_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%temp_267_loc = alloca i64 1"   --->   Operation 186 'alloca' 'temp_267_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%temp_268_loc = alloca i64 1"   --->   Operation 187 'alloca' 'temp_268_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%temp_269_loc = alloca i64 1"   --->   Operation 188 'alloca' 'temp_269_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%temp_270_loc = alloca i64 1"   --->   Operation 189 'alloca' 'temp_270_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%temp_271_loc = alloca i64 1"   --->   Operation 190 'alloca' 'temp_271_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%temp_272_loc = alloca i64 1"   --->   Operation 191 'alloca' 'temp_272_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%temp_273_loc = alloca i64 1"   --->   Operation 192 'alloca' 'temp_273_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%k_33_loc = alloca i64 1"   --->   Operation 193 'alloca' 'k_33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%temp_231_loc = alloca i64 1"   --->   Operation 194 'alloca' 'temp_231_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%temp_232_loc = alloca i64 1"   --->   Operation 195 'alloca' 'temp_232_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%temp_233_loc = alloca i64 1"   --->   Operation 196 'alloca' 'temp_233_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%temp_234_loc = alloca i64 1"   --->   Operation 197 'alloca' 'temp_234_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%temp_235_loc = alloca i64 1"   --->   Operation 198 'alloca' 'temp_235_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%temp_236_loc = alloca i64 1"   --->   Operation 199 'alloca' 'temp_236_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%temp_237_loc = alloca i64 1"   --->   Operation 200 'alloca' 'temp_237_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%temp_238_loc = alloca i64 1"   --->   Operation 201 'alloca' 'temp_238_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%temp_206_loc = alloca i64 1"   --->   Operation 202 'alloca' 'temp_206_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%temp_207_loc = alloca i64 1"   --->   Operation 203 'alloca' 'temp_207_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%temp_208_loc = alloca i64 1"   --->   Operation 204 'alloca' 'temp_208_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%temp_209_loc = alloca i64 1"   --->   Operation 205 'alloca' 'temp_209_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%temp_210_loc = alloca i64 1"   --->   Operation 206 'alloca' 'temp_210_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%temp_211_loc = alloca i64 1"   --->   Operation 207 'alloca' 'temp_211_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%temp_212_loc = alloca i64 1"   --->   Operation 208 'alloca' 'temp_212_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%temp_213_loc = alloca i64 1"   --->   Operation 209 'alloca' 'temp_213_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%icmp38_loc = alloca i64 1"   --->   Operation 210 'alloca' 'icmp38_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%icmp_ln149_6_loc = alloca i64 1"   --->   Operation 211 'alloca' 'icmp_ln149_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%j_15_loc = alloca i64 1"   --->   Operation 212 'alloca' 'j_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%i_16_loc = alloca i64 1"   --->   Operation 213 'alloca' 'i_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%temp_198_loc = alloca i64 1"   --->   Operation 214 'alloca' 'temp_198_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%temp_199_loc = alloca i64 1"   --->   Operation 215 'alloca' 'temp_199_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%temp_200_loc = alloca i64 1"   --->   Operation 216 'alloca' 'temp_200_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%temp_201_loc = alloca i64 1"   --->   Operation 217 'alloca' 'temp_201_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%temp_202_loc = alloca i64 1"   --->   Operation 218 'alloca' 'temp_202_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%temp_203_loc = alloca i64 1"   --->   Operation 219 'alloca' 'temp_203_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%temp_204_loc = alloca i64 1"   --->   Operation 220 'alloca' 'temp_204_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%temp_205_loc = alloca i64 1"   --->   Operation 221 'alloca' 'temp_205_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%k_24_loc = alloca i64 1"   --->   Operation 222 'alloca' 'k_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%indvars_iv40_loc = alloca i64 1"   --->   Operation 223 'alloca' 'indvars_iv40_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%temp_163_loc = alloca i64 1"   --->   Operation 224 'alloca' 'temp_163_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%temp_164_loc = alloca i64 1"   --->   Operation 225 'alloca' 'temp_164_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%temp_165_loc = alloca i64 1"   --->   Operation 226 'alloca' 'temp_165_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%temp_166_loc = alloca i64 1"   --->   Operation 227 'alloca' 'temp_166_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%temp_167_loc = alloca i64 1"   --->   Operation 228 'alloca' 'temp_167_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%temp_168_loc = alloca i64 1"   --->   Operation 229 'alloca' 'temp_168_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%temp_169_loc = alloca i64 1"   --->   Operation 230 'alloca' 'temp_169_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%temp_170_loc = alloca i64 1"   --->   Operation 231 'alloca' 'temp_170_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%temp_138_loc = alloca i64 1"   --->   Operation 232 'alloca' 'temp_138_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%temp_139_loc = alloca i64 1"   --->   Operation 233 'alloca' 'temp_139_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%temp_140_loc = alloca i64 1"   --->   Operation 234 'alloca' 'temp_140_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%temp_141_loc = alloca i64 1"   --->   Operation 235 'alloca' 'temp_141_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%temp_142_loc = alloca i64 1"   --->   Operation 236 'alloca' 'temp_142_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%temp_143_loc = alloca i64 1"   --->   Operation 237 'alloca' 'temp_143_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%temp_144_loc = alloca i64 1"   --->   Operation 238 'alloca' 'temp_144_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%temp_145_loc = alloca i64 1"   --->   Operation 239 'alloca' 'temp_145_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%icmp_ln149_5_loc = alloca i64 1"   --->   Operation 240 'alloca' 'icmp_ln149_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%icmp_ln149_4_loc = alloca i64 1"   --->   Operation 241 'alloca' 'icmp_ln149_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%j_11_loc = alloca i64 1"   --->   Operation 242 'alloca' 'j_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%i_11_loc = alloca i64 1"   --->   Operation 243 'alloca' 'i_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%temp_130_loc = alloca i64 1"   --->   Operation 244 'alloca' 'temp_130_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%temp_131_loc = alloca i64 1"   --->   Operation 245 'alloca' 'temp_131_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%temp_132_loc = alloca i64 1"   --->   Operation 246 'alloca' 'temp_132_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%temp_133_loc = alloca i64 1"   --->   Operation 247 'alloca' 'temp_133_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%temp_134_loc = alloca i64 1"   --->   Operation 248 'alloca' 'temp_134_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%temp_135_loc = alloca i64 1"   --->   Operation 249 'alloca' 'temp_135_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%temp_136_loc = alloca i64 1"   --->   Operation 250 'alloca' 'temp_136_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%temp_137_loc = alloca i64 1"   --->   Operation 251 'alloca' 'temp_137_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%k_15_loc = alloca i64 1"   --->   Operation 252 'alloca' 'k_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%indvars_iv46_loc = alloca i64 1"   --->   Operation 253 'alloca' 'indvars_iv46_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%temp_95_loc = alloca i64 1"   --->   Operation 254 'alloca' 'temp_95_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%temp_96_loc = alloca i64 1"   --->   Operation 255 'alloca' 'temp_96_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%temp_97_loc = alloca i64 1"   --->   Operation 256 'alloca' 'temp_97_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%temp_98_loc = alloca i64 1"   --->   Operation 257 'alloca' 'temp_98_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%temp_99_loc = alloca i64 1"   --->   Operation 258 'alloca' 'temp_99_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%temp_100_loc = alloca i64 1"   --->   Operation 259 'alloca' 'temp_100_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%temp_101_loc = alloca i64 1"   --->   Operation 260 'alloca' 'temp_101_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%temp_102_loc = alloca i64 1"   --->   Operation 261 'alloca' 'temp_102_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%temp_70_loc = alloca i64 1"   --->   Operation 262 'alloca' 'temp_70_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%temp_71_loc = alloca i64 1"   --->   Operation 263 'alloca' 'temp_71_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%temp_72_loc = alloca i64 1"   --->   Operation 264 'alloca' 'temp_72_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%temp_73_loc = alloca i64 1"   --->   Operation 265 'alloca' 'temp_73_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%temp_74_loc = alloca i64 1"   --->   Operation 266 'alloca' 'temp_74_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%temp_75_loc = alloca i64 1"   --->   Operation 267 'alloca' 'temp_75_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%temp_76_loc = alloca i64 1"   --->   Operation 268 'alloca' 'temp_76_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%temp_77_loc = alloca i64 1"   --->   Operation 269 'alloca' 'temp_77_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%icmp33_loc = alloca i64 1"   --->   Operation 270 'alloca' 'icmp33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%icmp_ln149_2_loc = alloca i64 1"   --->   Operation 271 'alloca' 'icmp_ln149_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%j_7_loc = alloca i64 1"   --->   Operation 272 'alloca' 'j_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%i_6_loc = alloca i64 1"   --->   Operation 273 'alloca' 'i_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%temp_62_loc = alloca i64 1"   --->   Operation 274 'alloca' 'temp_62_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%temp_63_loc = alloca i64 1"   --->   Operation 275 'alloca' 'temp_63_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%temp_64_loc = alloca i64 1"   --->   Operation 276 'alloca' 'temp_64_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%temp_65_loc = alloca i64 1"   --->   Operation 277 'alloca' 'temp_65_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%temp_66_loc = alloca i64 1"   --->   Operation 278 'alloca' 'temp_66_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%temp_67_loc = alloca i64 1"   --->   Operation 279 'alloca' 'temp_67_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%temp_68_loc = alloca i64 1"   --->   Operation 280 'alloca' 'temp_68_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%temp_69_loc = alloca i64 1"   --->   Operation 281 'alloca' 'temp_69_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%k_6_loc = alloca i64 1"   --->   Operation 282 'alloca' 'k_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%indvars_iv52_loc = alloca i64 1"   --->   Operation 283 'alloca' 'indvars_iv52_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%temp_129_loc = alloca i64 1"   --->   Operation 284 'alloca' 'temp_129_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%temp_128_loc = alloca i64 1"   --->   Operation 285 'alloca' 'temp_128_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%temp_111_loc = alloca i64 1"   --->   Operation 286 'alloca' 'temp_111_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%temp_86_loc = alloca i64 1"   --->   Operation 287 'alloca' 'temp_86_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%temp_61_loc = alloca i64 1"   --->   Operation 288 'alloca' 'temp_61_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%temp_60_loc = alloca i64 1"   --->   Operation 289 'alloca' 'temp_60_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%temp_43_loc = alloca i64 1"   --->   Operation 290 'alloca' 'temp_43_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%temp_42_loc = alloca i64 1"   --->   Operation 291 'alloca' 'temp_42_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%k_4_loc = alloca i64 1"   --->   Operation 292 'alloca' 'k_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%icmp_loc = alloca i64 1"   --->   Operation 293 'alloca' 'icmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%icmp_ln149_loc = alloca i64 1"   --->   Operation 294 'alloca' 'icmp_ln149_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%j_1_loc = alloca i64 1"   --->   Operation 295 'alloca' 'j_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%temp_10_loc = alloca i64 1"   --->   Operation 296 'alloca' 'temp_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%temp_11_loc = alloca i64 1"   --->   Operation 297 'alloca' 'temp_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%temp_12_loc = alloca i64 1"   --->   Operation 298 'alloca' 'temp_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%temp_13_loc = alloca i64 1"   --->   Operation 299 'alloca' 'temp_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%temp_14_loc = alloca i64 1"   --->   Operation 300 'alloca' 'temp_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%temp_15_loc = alloca i64 1"   --->   Operation 301 'alloca' 'temp_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%temp_16_loc = alloca i64 1"   --->   Operation 302 'alloca' 'temp_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%temp_17_loc = alloca i64 1"   --->   Operation 303 'alloca' 'temp_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%k_1_loc = alloca i64 1"   --->   Operation 304 'alloca' 'k_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%k_loc = alloca i64 1"   --->   Operation 305 'alloca' 'k_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%temp = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %indices_0"   --->   Operation 306 'read' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%indices_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %indices_1"   --->   Operation 307 'read' 'indices_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%indices_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %indices_2"   --->   Operation 308 'read' 'indices_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%indices_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %indices_3"   --->   Operation 309 'read' 'indices_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%indices_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %indices_4"   --->   Operation 310 'read' 'indices_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%indices_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %indices_5"   --->   Operation 311 'read' 'indices_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%indices_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %indices_6"   --->   Operation 312 'read' 'indices_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%indices_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %indices_7"   --->   Operation 313 'read' 'indices_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [2/2] (0.00ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_3, i32 %temp, i32 %indices_1_read, i32 %indices_2_read, i32 %indices_3_read, i32 %indices_4_read, i32 %indices_5_read, i32 %indices_6_read, i32 %indices_7_read, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %k_loc, i32 %k_1_loc, i32 %temp_17_loc, i32 %temp_16_loc, i32 %temp_15_loc, i32 %temp_14_loc, i32 %temp_13_loc, i32 %temp_12_loc, i32 %temp_11_loc, i32 %temp_10_loc, i32 %j_1_loc, i1 %icmp_ln149_loc, i1 %icmp_loc"   --->   Operation 314 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.21>
ST_2 : Operation 315 [1/2] (4.21ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_3, i32 %temp, i32 %indices_1_read, i32 %indices_2_read, i32 %indices_3_read, i32 %indices_4_read, i32 %indices_5_read, i32 %indices_6_read, i32 %indices_7_read, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %k_loc, i32 %k_1_loc, i32 %temp_17_loc, i32 %temp_16_loc, i32 %temp_15_loc, i32 %temp_14_loc, i32 %temp_13_loc, i32 %temp_12_loc, i32 %temp_11_loc, i32 %temp_10_loc, i32 %j_1_loc, i1 %icmp_ln149_loc, i1 %icmp_loc"   --->   Operation 315 'call' 'call_ln0' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.49>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%k_loc_load = load i32 %k_loc"   --->   Operation 316 'load' 'k_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%k_1_loc_load = load i32 %k_1_loc"   --->   Operation 317 'load' 'k_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%temp_17_loc_load = load i32 %temp_17_loc"   --->   Operation 318 'load' 'temp_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%temp_16_loc_load = load i32 %temp_16_loc"   --->   Operation 319 'load' 'temp_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%temp_15_loc_load = load i32 %temp_15_loc"   --->   Operation 320 'load' 'temp_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%temp_14_loc_load = load i32 %temp_14_loc"   --->   Operation 321 'load' 'temp_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%temp_13_loc_load = load i32 %temp_13_loc"   --->   Operation 322 'load' 'temp_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%temp_12_loc_load = load i32 %temp_12_loc"   --->   Operation 323 'load' 'temp_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%temp_11_loc_load = load i32 %temp_11_loc"   --->   Operation 324 'load' 'temp_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%temp_10_loc_load = load i32 %temp_10_loc"   --->   Operation 325 'load' 'temp_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%j_1_loc_load = load i32 %j_1_loc"   --->   Operation 326 'load' 'j_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%icmp_ln149_loc_load = load i1 %icmp_ln149_loc"   --->   Operation 327 'load' 'icmp_ln149_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%icmp_loc_load = load i1 %icmp_loc"   --->   Operation 328 'load' 'icmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i32 %k_loc_load" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 329 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.88ns)   --->   "%add_ln159 = add i32 %k_loc_load, i32 2" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 330 'add' 'add_ln159' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.57ns)   --->   "%icmp_ln159 = icmp_eq  i3 %trunc_ln147, i3 6" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 331 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node temp_159)   --->   "%and_ln159 = and i1 %icmp_ln149_loc_load, i1 %icmp_ln159" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 332 'and' 'and_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.22ns) (out node of the LUT)   --->   "%temp_159 = select i1 %and_ln159, i32 %temp, i32 %temp_17_loc_load" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 333 'select' 'temp_159' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.57ns)   --->   "%icmp_ln159_1 = icmp_eq  i3 %trunc_ln147, i3 5" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 334 'icmp' 'icmp_ln159_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node temp_160)   --->   "%and_ln159_1 = and i1 %icmp_ln149_loc_load, i1 %icmp_ln159_1" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 335 'and' 'and_ln159_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.22ns) (out node of the LUT)   --->   "%temp_160 = select i1 %and_ln159_1, i32 %temp, i32 %temp_16_loc_load" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 336 'select' 'temp_160' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.57ns)   --->   "%icmp_ln159_2 = icmp_eq  i3 %trunc_ln147, i3 4" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 337 'icmp' 'icmp_ln159_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node temp_161)   --->   "%and_ln159_2 = and i1 %icmp_ln149_loc_load, i1 %icmp_ln159_2" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 338 'and' 'and_ln159_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.22ns) (out node of the LUT)   --->   "%temp_161 = select i1 %and_ln159_2, i32 %temp, i32 %temp_15_loc_load" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 339 'select' 'temp_161' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.57ns)   --->   "%icmp_ln159_3 = icmp_eq  i3 %trunc_ln147, i3 3" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 340 'icmp' 'icmp_ln159_3' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node temp_162)   --->   "%and_ln159_3 = and i1 %icmp_ln149_loc_load, i1 %icmp_ln159_3" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 341 'and' 'and_ln159_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.22ns) (out node of the LUT)   --->   "%temp_162 = select i1 %and_ln159_3, i32 %temp, i32 %temp_14_loc_load" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 342 'select' 'temp_162' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.57ns)   --->   "%icmp_ln159_4 = icmp_eq  i3 %trunc_ln147, i3 2" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 343 'icmp' 'icmp_ln159_4' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node temp_163)   --->   "%and_ln159_4 = and i1 %icmp_ln149_loc_load, i1 %icmp_ln159_4" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 344 'and' 'and_ln159_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.22ns) (out node of the LUT)   --->   "%temp_163 = select i1 %and_ln159_4, i32 %temp, i32 %temp_13_loc_load" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 345 'select' 'temp_163' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.57ns)   --->   "%icmp_ln159_5 = icmp_eq  i3 %trunc_ln147, i3 1" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 346 'icmp' 'icmp_ln159_5' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node temp_164)   --->   "%and_ln159_5 = and i1 %icmp_ln149_loc_load, i1 %icmp_ln159_5" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 347 'and' 'and_ln159_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.22ns) (out node of the LUT)   --->   "%temp_164 = select i1 %and_ln159_5, i32 %temp, i32 %temp_12_loc_load" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 348 'select' 'temp_164' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.57ns)   --->   "%icmp_ln159_6 = icmp_eq  i3 %trunc_ln147, i3 0" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 349 'icmp' 'icmp_ln159_6' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node temp_165)   --->   "%and_ln159_6 = and i1 %icmp_ln149_loc_load, i1 %icmp_ln159_6" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 350 'and' 'and_ln159_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.22ns) (out node of the LUT)   --->   "%temp_165 = select i1 %and_ln159_6, i32 %temp, i32 %temp_11_loc_load" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 351 'select' 'temp_165' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln159_2)   --->   "%xor_ln149 = xor i1 %icmp_ln149_loc_load, i1 1" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 352 'xor' 'xor_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln159_2)   --->   "%or_ln159 = or i1 %icmp_ln159, i1 %xor_ln149" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 353 'or' 'or_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln159_2)   --->   "%or_ln159_1 = or i1 %icmp_ln159_6, i1 %icmp_ln159_5" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 354 'or' 'or_ln159_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln159_2 = or i1 %or_ln159_1, i1 %or_ln159" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 355 'or' 'or_ln159_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node or_ln159_6)   --->   "%or_ln159_3 = or i1 %icmp_ln159_4, i1 %icmp_ln159_3" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 356 'or' 'or_ln159_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln159_6)   --->   "%or_ln159_4 = or i1 %icmp_ln159_2, i1 %icmp_ln159_1" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 357 'or' 'or_ln159_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln159_6)   --->   "%or_ln159_5 = or i1 %or_ln159_4, i1 %or_ln159_3" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 358 'or' 'or_ln159_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln159_6 = or i1 %or_ln159_5, i1 %or_ln159_2" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 359 'or' 'or_ln159_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.22ns) (out node of the LUT)   --->   "%temp_166 = select i1 %or_ln159_6, i32 %temp_10_loc_load, i32 %temp" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 360 'select' 'temp_166' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.22ns)   --->   "%k = select i1 %icmp_ln149_loc_load, i32 %add_ln159, i32 %k_1_loc_load" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 361 'select' 'k' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.38ns)   --->   "%br_ln161 = br i1 %icmp_loc_load, void %VITIS_LOOP_167_6, void %while.body55_ifconv.preheader" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 362 'br' 'br_ln161' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 363 [2/2] (0.38ns)   --->   "%call_ln159 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_5, i32 %temp_159, i32 %temp_160, i32 %temp_161, i32 %temp_162, i32 %temp_163, i32 %temp_164, i32 %temp_165, i32 %temp_166, i32 %k, i32 %j_1_loc_load, i32 %temp, i32 %indices_1_read, i32 %indices_2_read, i32 %indices_3_read, i32 %indices_4_read, i32 %indices_5_read, i32 %indices_6_read, i32 %indices_7_read, i32 %k_4_loc, i32 %temp_42_loc, i32 %temp_43_loc, i32 %temp_60_loc, i32 %temp_61_loc, i32 %temp_86_loc, i32 %temp_111_loc, i32 %temp_128_loc, i32 %temp_129_loc" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 363 'call' 'call_ln159' <Predicate = (icmp_loc_load)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 364 [1/2] (1.75ns)   --->   "%call_ln159 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_5, i32 %temp_159, i32 %temp_160, i32 %temp_161, i32 %temp_162, i32 %temp_163, i32 %temp_164, i32 %temp_165, i32 %temp_166, i32 %k, i32 %j_1_loc_load, i32 %temp, i32 %indices_1_read, i32 %indices_2_read, i32 %indices_3_read, i32 %indices_4_read, i32 %indices_5_read, i32 %indices_6_read, i32 %indices_7_read, i32 %k_4_loc, i32 %temp_42_loc, i32 %temp_43_loc, i32 %temp_60_loc, i32 %temp_61_loc, i32 %temp_86_loc, i32 %temp_111_loc, i32 %temp_128_loc, i32 %temp_129_loc" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 364 'call' 'call_ln159' <Predicate = true> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.38>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%k_4_loc_load = load i32 %k_4_loc"   --->   Operation 365 'load' 'k_4_loc_load' <Predicate = (icmp_loc_load)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%temp_42_loc_load = load i32 %temp_42_loc"   --->   Operation 366 'load' 'temp_42_loc_load' <Predicate = (icmp_loc_load)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%temp_43_loc_load = load i32 %temp_43_loc"   --->   Operation 367 'load' 'temp_43_loc_load' <Predicate = (icmp_loc_load)> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%temp_60_loc_load = load i32 %temp_60_loc"   --->   Operation 368 'load' 'temp_60_loc_load' <Predicate = (icmp_loc_load)> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%temp_61_loc_load = load i32 %temp_61_loc"   --->   Operation 369 'load' 'temp_61_loc_load' <Predicate = (icmp_loc_load)> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%temp_86_loc_load = load i32 %temp_86_loc"   --->   Operation 370 'load' 'temp_86_loc_load' <Predicate = (icmp_loc_load)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%temp_111_loc_load = load i32 %temp_111_loc"   --->   Operation 371 'load' 'temp_111_loc_load' <Predicate = (icmp_loc_load)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%temp_128_loc_load = load i32 %temp_128_loc"   --->   Operation 372 'load' 'temp_128_loc_load' <Predicate = (icmp_loc_load)> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%temp_129_loc_load = load i32 %temp_129_loc"   --->   Operation 373 'load' 'temp_129_loc_load' <Predicate = (icmp_loc_load)> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_167_6"   --->   Operation 374 'br' 'br_ln0' <Predicate = (icmp_loc_load)> <Delay = 0.38>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%temp_51 = phi i32 %temp_42_loc_load, void %while.body55_ifconv.preheader, i32 %temp_159, void %entry"   --->   Operation 375 'phi' 'temp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%temp_50 = phi i32 %temp_43_loc_load, void %while.body55_ifconv.preheader, i32 %temp_160, void %entry"   --->   Operation 376 'phi' 'temp_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%temp_49 = phi i32 %temp_60_loc_load, void %while.body55_ifconv.preheader, i32 %temp_161, void %entry"   --->   Operation 377 'phi' 'temp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%temp_48 = phi i32 %temp_61_loc_load, void %while.body55_ifconv.preheader, i32 %temp_162, void %entry"   --->   Operation 378 'phi' 'temp_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%temp_47 = phi i32 %temp_86_loc_load, void %while.body55_ifconv.preheader, i32 %temp_163, void %entry"   --->   Operation 379 'phi' 'temp_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%temp_46 = phi i32 %temp_111_loc_load, void %while.body55_ifconv.preheader, i32 %temp_164, void %entry"   --->   Operation 380 'phi' 'temp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%temp_45 = phi i32 %temp_128_loc_load, void %while.body55_ifconv.preheader, i32 %temp_165, void %entry"   --->   Operation 381 'phi' 'temp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%temp_44 = phi i32 %temp_129_loc_load, void %while.body55_ifconv.preheader, i32 %temp_166, void %entry"   --->   Operation 382 'phi' 'temp_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%k_3_lcssa = phi i32 %k_4_loc_load, void %while.body55_ifconv.preheader, i32 %k, void %entry"   --->   Operation 383 'phi' 'k_3_lcssa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 384 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%mux_case_07711 = alloca i32 1"   --->   Operation 385 'alloca' 'mux_case_07711' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%mux_case_17815 = alloca i32 1"   --->   Operation 386 'alloca' 'mux_case_17815' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%mux_case_27919 = alloca i32 1"   --->   Operation 387 'alloca' 'mux_case_27919' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%mux_case_38023 = alloca i32 1"   --->   Operation 388 'alloca' 'mux_case_38023' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%mux_case_48127 = alloca i32 1"   --->   Operation 389 'alloca' 'mux_case_48127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%mux_case_58231 = alloca i32 1"   --->   Operation 390 'alloca' 'mux_case_58231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%mux_case_68335 = alloca i32 1"   --->   Operation 391 'alloca' 'mux_case_68335' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%mux_case_78439 = alloca i32 1"   --->   Operation 392 'alloca' 'mux_case_78439' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %indices_7_read, i32 %mux_case_78439"   --->   Operation 393 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 394 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %indices_6_read, i32 %mux_case_68335"   --->   Operation 394 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 395 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %indices_5_read, i32 %mux_case_58231"   --->   Operation 395 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 396 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %indices_4_read, i32 %mux_case_48127"   --->   Operation 396 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 397 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %indices_3_read, i32 %mux_case_38023"   --->   Operation 397 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 398 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %indices_2_read, i32 %mux_case_27919"   --->   Operation 398 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 399 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %indices_1_read, i32 %mux_case_17815"   --->   Operation 399 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 400 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %temp, i32 %mux_case_07711"   --->   Operation 400 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 401 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 0, i32 %i_3" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 401 'store' 'store_ln167' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 402 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%i = load i32 %i_3" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 403 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%mux_case_07711_load = load i32 %mux_case_07711"   --->   Operation 404 'load' 'mux_case_07711_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%mux_case_17815_load = load i32 %mux_case_17815"   --->   Operation 405 'load' 'mux_case_17815_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%mux_case_27919_load = load i32 %mux_case_27919"   --->   Operation 406 'load' 'mux_case_27919_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%mux_case_38023_load = load i32 %mux_case_38023"   --->   Operation 407 'load' 'mux_case_38023_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%mux_case_48127_load = load i32 %mux_case_48127"   --->   Operation 408 'load' 'mux_case_48127_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%mux_case_58231_load = load i32 %mux_case_58231"   --->   Operation 409 'load' 'mux_case_58231_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%mux_case_68335_load = load i32 %mux_case_68335"   --->   Operation 410 'load' 'mux_case_68335_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%mux_case_78439_load = load i32 %mux_case_78439"   --->   Operation 411 'load' 'mux_case_78439_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (0.88ns)   --->   "%icmp_ln167 = icmp_eq  i32 %i, i32 %k_3_lcssa" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 412 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 413 [1/1] (0.88ns)   --->   "%add_ln167 = add i32 %i, i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 413 'add' 'add_ln167' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %for.inc.split, void %while.body.187.preheader" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 414 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 415 'specloopname' 'specloopname_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i32 %i" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 416 'trunc' 'trunc_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_6 : Operation 417 [1/1] (0.58ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %temp_44, i3 1, i32 %temp_45, i3 2, i32 %temp_46, i3 3, i32 %temp_47, i3 4, i32 %temp_48, i3 5, i32 %temp_49, i3 6, i32 %temp_50, i3 7, i32 %temp_51, i32 0, i3 %trunc_ln167" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 417 'sparsemux' 'tmp' <Predicate = (!icmp_ln167)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 418 [1/1] (0.67ns)   --->   "%switch_ln169 = switch i3 %trunc_ln167, void %arrayidx7294.case.7, i3 0, void %arrayidx7294.case.0, i3 1, void %arrayidx7294.case.1, i3 2, void %arrayidx7294.case.2, i3 3, void %arrayidx7294.case.3, i3 4, void %arrayidx7294.case.4, i3 5, void %arrayidx7294.case.5, i3 6, void %arrayidx7294.case.6" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 418 'switch' 'switch_ln169' <Predicate = (!icmp_ln167)> <Delay = 0.67>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_6, i32 %tmp" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 419 'write' 'write_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 6)> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp, i32 %mux_case_68335" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 420 'store' 'store_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 6)> <Delay = 0.38>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx7294.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 421 'br' 'br_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 6)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_5, i32 %tmp" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 422 'write' 'write_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 5)> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp, i32 %mux_case_58231" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 423 'store' 'store_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 5)> <Delay = 0.38>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx7294.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 424 'br' 'br_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 5)> <Delay = 0.00>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_4, i32 %tmp" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 425 'write' 'write_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 4)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp, i32 %mux_case_48127" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 426 'store' 'store_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 4)> <Delay = 0.38>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx7294.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 427 'br' 'br_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 4)> <Delay = 0.00>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_3, i32 %tmp" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 428 'write' 'write_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 3)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp, i32 %mux_case_38023" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 429 'store' 'store_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 3)> <Delay = 0.38>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx7294.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 430 'br' 'br_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 3)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_2, i32 %tmp" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 431 'write' 'write_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 2)> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp, i32 %mux_case_27919" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 432 'store' 'store_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 2)> <Delay = 0.38>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx7294.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 433 'br' 'br_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 2)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_1, i32 %tmp" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 434 'write' 'write_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 1)> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp, i32 %mux_case_17815" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 435 'store' 'store_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 1)> <Delay = 0.38>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx7294.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 436 'br' 'br_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 1)> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_0, i32 %tmp" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 437 'write' 'write_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 0)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp, i32 %mux_case_07711" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 438 'store' 'store_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 0)> <Delay = 0.38>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx7294.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 439 'br' 'br_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 0)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_7, i32 %tmp" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 440 'write' 'write_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 7)> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp, i32 %mux_case_78439" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 441 'store' 'store_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 7)> <Delay = 0.38>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx7294.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 442 'br' 'br_ln169' <Predicate = (!icmp_ln167 & trunc_ln167 == 7)> <Delay = 0.00>
ST_6 : Operation 443 [2/2] (0.41ns)   --->   "%call_ln159 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_31, i32 %temp_51, i32 %temp_50, i32 %temp_49, i32 %temp_48, i32 %temp_47, i32 %temp_46, i32 %temp_45, i32 %temp_44, i32 %mux_case_07711_load, i32 %mux_case_17815_load, i32 %mux_case_27919_load, i32 %mux_case_38023_load, i32 %mux_case_48127_load, i32 %mux_case_58231_load, i32 %mux_case_68335_load, i32 %mux_case_78439_load, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %indvars_iv52_loc, i32 %k_6_loc, i32 %temp_69_loc, i32 %temp_68_loc, i32 %temp_67_loc, i32 %temp_66_loc, i32 %temp_65_loc, i32 %temp_64_loc, i32 %temp_63_loc, i32 %temp_62_loc, i32 %i_6_loc, i32 %j_7_loc, i1 %icmp_ln149_2_loc, i1 %icmp33_loc" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 443 'call' 'call_ln159' <Predicate = (icmp_ln167)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.38>
ST_7 : Operation 444 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 %add_ln167, i32 %i_3" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 444 'store' 'store_ln167' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 445 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.21>
ST_8 : Operation 446 [1/2] (4.21ns)   --->   "%call_ln159 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_31, i32 %temp_51, i32 %temp_50, i32 %temp_49, i32 %temp_48, i32 %temp_47, i32 %temp_46, i32 %temp_45, i32 %temp_44, i32 %mux_case_07711_load, i32 %mux_case_17815_load, i32 %mux_case_27919_load, i32 %mux_case_38023_load, i32 %mux_case_48127_load, i32 %mux_case_58231_load, i32 %mux_case_68335_load, i32 %mux_case_78439_load, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %indvars_iv52_loc, i32 %k_6_loc, i32 %temp_69_loc, i32 %temp_68_loc, i32 %temp_67_loc, i32 %temp_66_loc, i32 %temp_65_loc, i32 %temp_64_loc, i32 %temp_63_loc, i32 %temp_62_loc, i32 %i_6_loc, i32 %j_7_loc, i1 %icmp_ln149_2_loc, i1 %icmp33_loc" [firmware/nnet_utils/nnet_hept.h:159]   --->   Operation 446 'call' 'call_ln159' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.73>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%indvars_iv52_loc_load = load i32 %indvars_iv52_loc"   --->   Operation 447 'load' 'indvars_iv52_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 448 [1/1] (0.00ns)   --->   "%k_6_loc_load = load i32 %k_6_loc"   --->   Operation 448 'load' 'k_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "%temp_69_loc_load = load i32 %temp_69_loc"   --->   Operation 449 'load' 'temp_69_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "%temp_68_loc_load = load i32 %temp_68_loc"   --->   Operation 450 'load' 'temp_68_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "%temp_67_loc_load = load i32 %temp_67_loc"   --->   Operation 451 'load' 'temp_67_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%temp_66_loc_load = load i32 %temp_66_loc"   --->   Operation 452 'load' 'temp_66_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%temp_65_loc_load = load i32 %temp_65_loc"   --->   Operation 453 'load' 'temp_65_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%temp_64_loc_load = load i32 %temp_64_loc"   --->   Operation 454 'load' 'temp_64_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "%temp_63_loc_load = load i32 %temp_63_loc"   --->   Operation 455 'load' 'temp_63_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%temp_62_loc_load = load i32 %temp_62_loc"   --->   Operation 456 'load' 'temp_62_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%i_6_loc_load = load i32 %i_6_loc"   --->   Operation 457 'load' 'i_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%j_7_loc_load = load i32 %j_7_loc"   --->   Operation 458 'load' 'j_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 459 [1/1] (0.00ns)   --->   "%icmp_ln149_2_loc_load = load i1 %icmp_ln149_2_loc"   --->   Operation 459 'load' 'icmp_ln149_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 460 [1/1] (0.00ns)   --->   "%icmp33_loc_load = load i1 %icmp33_loc"   --->   Operation 460 'load' 'icmp33_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 461 [1/1] (0.38ns)   --->   "%br_ln157 = br i1 %icmp_ln149_2_loc_load, void %VITIS_LOOP_161_51, void %while.body45.lr.ph.135" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 461 'br' 'br_ln157' <Predicate = true> <Delay = 0.38>
ST_9 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i32 %i_6_loc_load" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 462 'trunc' 'trunc_ln157' <Predicate = (icmp_ln149_2_loc_load)> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln149 = sub i32 3, i32 %i_6_loc_load" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 463 'sub' 'sub_ln149' <Predicate = (icmp_ln149_2_loc_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 464 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%k_26 = add i32 %sub_ln149, i32 %indvars_iv52_loc_load" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 464 'add' 'k_26' <Predicate = (icmp_ln149_2_loc_load)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 465 [2/2] (0.38ns)   --->   "%call_ln157 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_4, i32 %temp_69_loc_load, i32 %temp_68_loc_load, i32 %temp_67_loc_load, i32 %temp_66_loc_load, i32 %temp_65_loc_load, i32 %temp_64_loc_load, i32 %temp_63_loc_load, i32 %temp_62_loc_load, i2 %trunc_ln157, i32 %k_6_loc_load, i32 %mux_case_07711_load, i32 %mux_case_17815_load, i32 %mux_case_27919_load, i32 %temp_77_loc, i32 %temp_76_loc, i32 %temp_75_loc, i32 %temp_74_loc, i32 %temp_73_loc, i32 %temp_72_loc, i32 %temp_71_loc, i32 %temp_70_loc" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 465 'call' 'call_ln157' <Predicate = (icmp_ln149_2_loc_load)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.43>
ST_10 : Operation 466 [1/2] (0.43ns)   --->   "%call_ln157 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_4, i32 %temp_69_loc_load, i32 %temp_68_loc_load, i32 %temp_67_loc_load, i32 %temp_66_loc_load, i32 %temp_65_loc_load, i32 %temp_64_loc_load, i32 %temp_63_loc_load, i32 %temp_62_loc_load, i2 %trunc_ln157, i32 %k_6_loc_load, i32 %mux_case_07711_load, i32 %mux_case_17815_load, i32 %mux_case_27919_load, i32 %temp_77_loc, i32 %temp_76_loc, i32 %temp_75_loc, i32 %temp_74_loc, i32 %temp_73_loc, i32 %temp_72_loc, i32 %temp_71_loc, i32 %temp_70_loc" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 466 'call' 'call_ln157' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 0.77>
ST_11 : Operation 467 [1/1] (0.00ns)   --->   "%temp_77_loc_load = load i32 %temp_77_loc"   --->   Operation 467 'load' 'temp_77_loc_load' <Predicate = (icmp_ln149_2_loc_load)> <Delay = 0.00>
ST_11 : Operation 468 [1/1] (0.00ns)   --->   "%temp_76_loc_load = load i32 %temp_76_loc"   --->   Operation 468 'load' 'temp_76_loc_load' <Predicate = (icmp_ln149_2_loc_load)> <Delay = 0.00>
ST_11 : Operation 469 [1/1] (0.00ns)   --->   "%temp_75_loc_load = load i32 %temp_75_loc"   --->   Operation 469 'load' 'temp_75_loc_load' <Predicate = (icmp_ln149_2_loc_load)> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (0.00ns)   --->   "%temp_74_loc_load = load i32 %temp_74_loc"   --->   Operation 470 'load' 'temp_74_loc_load' <Predicate = (icmp_ln149_2_loc_load)> <Delay = 0.00>
ST_11 : Operation 471 [1/1] (0.00ns)   --->   "%temp_73_loc_load = load i32 %temp_73_loc"   --->   Operation 471 'load' 'temp_73_loc_load' <Predicate = (icmp_ln149_2_loc_load)> <Delay = 0.00>
ST_11 : Operation 472 [1/1] (0.00ns)   --->   "%temp_72_loc_load = load i32 %temp_72_loc"   --->   Operation 472 'load' 'temp_72_loc_load' <Predicate = (icmp_ln149_2_loc_load)> <Delay = 0.00>
ST_11 : Operation 473 [1/1] (0.00ns)   --->   "%temp_71_loc_load = load i32 %temp_71_loc"   --->   Operation 473 'load' 'temp_71_loc_load' <Predicate = (icmp_ln149_2_loc_load)> <Delay = 0.00>
ST_11 : Operation 474 [1/1] (0.00ns)   --->   "%temp_70_loc_load = load i32 %temp_70_loc"   --->   Operation 474 'load' 'temp_70_loc_load' <Predicate = (icmp_ln149_2_loc_load)> <Delay = 0.00>
ST_11 : Operation 475 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_161_51"   --->   Operation 475 'br' 'br_ln0' <Predicate = (icmp_ln149_2_loc_load)> <Delay = 0.38>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%temp_85 = phi i32 %temp_77_loc_load, void %while.body45.lr.ph.135, i32 %temp_69_loc_load, void %while.body.187.preheader"   --->   Operation 476 'phi' 'temp_85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 477 [1/1] (0.00ns)   --->   "%temp_84 = phi i32 %temp_76_loc_load, void %while.body45.lr.ph.135, i32 %temp_68_loc_load, void %while.body.187.preheader"   --->   Operation 477 'phi' 'temp_84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 478 [1/1] (0.00ns)   --->   "%temp_83 = phi i32 %temp_75_loc_load, void %while.body45.lr.ph.135, i32 %temp_67_loc_load, void %while.body.187.preheader"   --->   Operation 478 'phi' 'temp_83' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%temp_82 = phi i32 %temp_74_loc_load, void %while.body45.lr.ph.135, i32 %temp_66_loc_load, void %while.body.187.preheader"   --->   Operation 479 'phi' 'temp_82' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 480 [1/1] (0.00ns)   --->   "%temp_81 = phi i32 %temp_73_loc_load, void %while.body45.lr.ph.135, i32 %temp_65_loc_load, void %while.body.187.preheader"   --->   Operation 480 'phi' 'temp_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 481 [1/1] (0.00ns)   --->   "%temp_80 = phi i32 %temp_72_loc_load, void %while.body45.lr.ph.135, i32 %temp_64_loc_load, void %while.body.187.preheader"   --->   Operation 481 'phi' 'temp_80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 482 [1/1] (0.00ns)   --->   "%temp_79 = phi i32 %temp_71_loc_load, void %while.body45.lr.ph.135, i32 %temp_63_loc_load, void %while.body.187.preheader"   --->   Operation 482 'phi' 'temp_79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 483 [1/1] (0.00ns)   --->   "%temp_78 = phi i32 %temp_70_loc_load, void %while.body45.lr.ph.135, i32 %temp_62_loc_load, void %while.body.187.preheader"   --->   Operation 483 'phi' 'temp_78' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 484 [1/1] (0.00ns)   --->   "%k_9 = phi i32 %k_26, void %while.body45.lr.ph.135, i32 %k_6_loc_load, void %while.body.187.preheader"   --->   Operation 484 'phi' 'k_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 485 [1/1] (0.38ns)   --->   "%br_ln161 = br i1 %icmp33_loc_load, void %VITIS_LOOP_167_61, void %while.body55.lr.ph.151" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 485 'br' 'br_ln161' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i32 %j_7_loc_load" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 486 'trunc' 'trunc_ln161' <Predicate = (icmp33_loc_load)> <Delay = 0.00>
ST_11 : Operation 487 [2/2] (0.38ns)   --->   "%call_ln161 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52, i32 %temp_85, i32 %temp_84, i32 %temp_83, i32 %temp_82, i32 %temp_81, i32 %temp_80, i32 %temp_79, i32 %temp_78, i2 %trunc_ln161, i32 %k_9, i32 %mux_case_07711_load, i32 %mux_case_17815_load, i32 %mux_case_27919_load, i32 %mux_case_38023_load, i32 %temp_102_loc, i32 %temp_101_loc, i32 %temp_100_loc, i32 %temp_99_loc, i32 %temp_98_loc, i32 %temp_97_loc, i32 %temp_96_loc, i32 %temp_95_loc" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 487 'call' 'call_ln161' <Predicate = (icmp33_loc_load)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 488 [1/2] (0.00ns)   --->   "%call_ln161 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52, i32 %temp_85, i32 %temp_84, i32 %temp_83, i32 %temp_82, i32 %temp_81, i32 %temp_80, i32 %temp_79, i32 %temp_78, i2 %trunc_ln161, i32 %k_9, i32 %mux_case_07711_load, i32 %mux_case_17815_load, i32 %mux_case_27919_load, i32 %mux_case_38023_load, i32 %temp_102_loc, i32 %temp_101_loc, i32 %temp_100_loc, i32 %temp_99_loc, i32 %temp_98_loc, i32 %temp_97_loc, i32 %temp_96_loc, i32 %temp_95_loc" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 488 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 1.11>
ST_13 : Operation 489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln161 = sub i32 4, i32 %j_7_loc_load" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 489 'sub' 'sub_ln161' <Predicate = (icmp33_loc_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 490 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%k_28 = add i32 %sub_ln161, i32 %k_9" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 490 'add' 'k_28' <Predicate = (icmp33_loc_load)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 491 [1/1] (0.00ns)   --->   "%temp_102_loc_load = load i32 %temp_102_loc"   --->   Operation 491 'load' 'temp_102_loc_load' <Predicate = (icmp33_loc_load)> <Delay = 0.00>
ST_13 : Operation 492 [1/1] (0.00ns)   --->   "%temp_101_loc_load = load i32 %temp_101_loc"   --->   Operation 492 'load' 'temp_101_loc_load' <Predicate = (icmp33_loc_load)> <Delay = 0.00>
ST_13 : Operation 493 [1/1] (0.00ns)   --->   "%temp_100_loc_load = load i32 %temp_100_loc"   --->   Operation 493 'load' 'temp_100_loc_load' <Predicate = (icmp33_loc_load)> <Delay = 0.00>
ST_13 : Operation 494 [1/1] (0.00ns)   --->   "%temp_99_loc_load = load i32 %temp_99_loc"   --->   Operation 494 'load' 'temp_99_loc_load' <Predicate = (icmp33_loc_load)> <Delay = 0.00>
ST_13 : Operation 495 [1/1] (0.00ns)   --->   "%temp_98_loc_load = load i32 %temp_98_loc"   --->   Operation 495 'load' 'temp_98_loc_load' <Predicate = (icmp33_loc_load)> <Delay = 0.00>
ST_13 : Operation 496 [1/1] (0.00ns)   --->   "%temp_97_loc_load = load i32 %temp_97_loc"   --->   Operation 496 'load' 'temp_97_loc_load' <Predicate = (icmp33_loc_load)> <Delay = 0.00>
ST_13 : Operation 497 [1/1] (0.00ns)   --->   "%temp_96_loc_load = load i32 %temp_96_loc"   --->   Operation 497 'load' 'temp_96_loc_load' <Predicate = (icmp33_loc_load)> <Delay = 0.00>
ST_13 : Operation 498 [1/1] (0.00ns)   --->   "%temp_95_loc_load = load i32 %temp_95_loc"   --->   Operation 498 'load' 'temp_95_loc_load' <Predicate = (icmp33_loc_load)> <Delay = 0.00>
ST_13 : Operation 499 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_167_61"   --->   Operation 499 'br' 'br_ln0' <Predicate = (icmp33_loc_load)> <Delay = 0.38>
ST_13 : Operation 500 [1/1] (0.00ns)   --->   "%temp_110 = phi i32 %temp_102_loc_load, void %while.body55.lr.ph.151, i32 %temp_85, void %VITIS_LOOP_161_51"   --->   Operation 500 'phi' 'temp_110' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 501 [1/1] (0.00ns)   --->   "%temp_109 = phi i32 %temp_101_loc_load, void %while.body55.lr.ph.151, i32 %temp_84, void %VITIS_LOOP_161_51"   --->   Operation 501 'phi' 'temp_109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 502 [1/1] (0.00ns)   --->   "%temp_108 = phi i32 %temp_100_loc_load, void %while.body55.lr.ph.151, i32 %temp_83, void %VITIS_LOOP_161_51"   --->   Operation 502 'phi' 'temp_108' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 503 [1/1] (0.00ns)   --->   "%temp_107 = phi i32 %temp_99_loc_load, void %while.body55.lr.ph.151, i32 %temp_82, void %VITIS_LOOP_161_51"   --->   Operation 503 'phi' 'temp_107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 504 [1/1] (0.00ns)   --->   "%temp_106 = phi i32 %temp_98_loc_load, void %while.body55.lr.ph.151, i32 %temp_81, void %VITIS_LOOP_161_51"   --->   Operation 504 'phi' 'temp_106' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 505 [1/1] (0.00ns)   --->   "%temp_105 = phi i32 %temp_97_loc_load, void %while.body55.lr.ph.151, i32 %temp_80, void %VITIS_LOOP_161_51"   --->   Operation 505 'phi' 'temp_105' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 506 [1/1] (0.00ns)   --->   "%temp_104 = phi i32 %temp_96_loc_load, void %while.body55.lr.ph.151, i32 %temp_79, void %VITIS_LOOP_161_51"   --->   Operation 506 'phi' 'temp_104' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 507 [1/1] (0.00ns)   --->   "%temp_103 = phi i32 %temp_95_loc_load, void %while.body55.lr.ph.151, i32 %temp_78, void %VITIS_LOOP_161_51"   --->   Operation 507 'phi' 'temp_103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 508 [1/1] (0.00ns)   --->   "%k_3_lcssa_164 = phi i32 %k_28, void %while.body55.lr.ph.151, i32 %k_9, void %VITIS_LOOP_161_51"   --->   Operation 508 'phi' 'k_3_lcssa_164' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 509 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 509 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 510 [1/1] (0.00ns)   --->   "%mux_case_0189107 = alloca i32 1"   --->   Operation 510 'alloca' 'mux_case_0189107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 511 [1/1] (0.00ns)   --->   "%mux_case_1190111 = alloca i32 1"   --->   Operation 511 'alloca' 'mux_case_1190111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 512 [1/1] (0.00ns)   --->   "%mux_case_2191115 = alloca i32 1"   --->   Operation 512 'alloca' 'mux_case_2191115' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 513 [1/1] (0.00ns)   --->   "%mux_case_3192119 = alloca i32 1"   --->   Operation 513 'alloca' 'mux_case_3192119' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 514 [1/1] (0.00ns)   --->   "%mux_case_4193123 = alloca i32 1"   --->   Operation 514 'alloca' 'mux_case_4193123' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "%mux_case_5194127 = alloca i32 1"   --->   Operation 515 'alloca' 'mux_case_5194127' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 516 [1/1] (0.00ns)   --->   "%mux_case_6195131 = alloca i32 1"   --->   Operation 516 'alloca' 'mux_case_6195131' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 517 [1/1] (0.00ns)   --->   "%mux_case_7196135 = alloca i32 1"   --->   Operation 517 'alloca' 'mux_case_7196135' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 518 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_78439_load, i32 %mux_case_7196135"   --->   Operation 518 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 519 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_68335_load, i32 %mux_case_6195131"   --->   Operation 519 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 520 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_58231_load, i32 %mux_case_5194127"   --->   Operation 520 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 521 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_48127_load, i32 %mux_case_4193123"   --->   Operation 521 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 522 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_38023_load, i32 %mux_case_3192119"   --->   Operation 522 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 523 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_27919_load, i32 %mux_case_2191115"   --->   Operation 523 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 524 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_17815_load, i32 %mux_case_1190111"   --->   Operation 524 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 525 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_07711_load, i32 %mux_case_0189107"   --->   Operation 525 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 526 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 0, i32 %i_8" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 526 'store' 'store_ln167' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.175" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 527 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 14 <SV = 12> <Delay = 1.29>
ST_14 : Operation 528 [1/1] (0.00ns)   --->   "%i_27 = load i32 %i_8" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 528 'load' 'i_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 529 [1/1] (0.00ns)   --->   "%mux_case_0189107_load = load i32 %mux_case_0189107"   --->   Operation 529 'load' 'mux_case_0189107_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 530 [1/1] (0.00ns)   --->   "%mux_case_1190111_load = load i32 %mux_case_1190111"   --->   Operation 530 'load' 'mux_case_1190111_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 531 [1/1] (0.00ns)   --->   "%mux_case_2191115_load = load i32 %mux_case_2191115"   --->   Operation 531 'load' 'mux_case_2191115_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 532 [1/1] (0.00ns)   --->   "%mux_case_3192119_load = load i32 %mux_case_3192119"   --->   Operation 532 'load' 'mux_case_3192119_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 533 [1/1] (0.00ns)   --->   "%mux_case_4193123_load = load i32 %mux_case_4193123"   --->   Operation 533 'load' 'mux_case_4193123_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 534 [1/1] (0.00ns)   --->   "%mux_case_5194127_load = load i32 %mux_case_5194127"   --->   Operation 534 'load' 'mux_case_5194127_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 535 [1/1] (0.00ns)   --->   "%mux_case_6195131_load = load i32 %mux_case_6195131"   --->   Operation 535 'load' 'mux_case_6195131_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 536 [1/1] (0.00ns)   --->   "%mux_case_7196135_load = load i32 %mux_case_7196135"   --->   Operation 536 'load' 'mux_case_7196135_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 537 [1/1] (0.88ns)   --->   "%icmp_ln167_1 = icmp_eq  i32 %i_27, i32 %k_3_lcssa_164" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 537 'icmp' 'icmp_ln167_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 538 [1/1] (0.88ns)   --->   "%add_ln167_1 = add i32 %i_27, i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 538 'add' 'add_ln167_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167_1, void %for.inc.175.split, void %while.body.2180.preheader" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 539 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 540 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 540 'specloopname' 'specloopname_ln167' <Predicate = (!icmp_ln167_1)> <Delay = 0.00>
ST_14 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln167_1 = trunc i32 %i_27" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 541 'trunc' 'trunc_ln167_1' <Predicate = (!icmp_ln167_1)> <Delay = 0.00>
ST_14 : Operation 542 [1/1] (0.58ns)   --->   "%tmp_580 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %temp_103, i3 1, i32 %temp_104, i3 2, i32 %temp_105, i3 3, i32 %temp_106, i3 4, i32 %temp_107, i3 5, i32 %temp_108, i3 6, i32 %temp_109, i3 7, i32 %temp_110, i32 0, i3 %trunc_ln167_1" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 542 'sparsemux' 'tmp_580' <Predicate = (!icmp_ln167_1)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 543 [1/1] (0.67ns)   --->   "%switch_ln169 = switch i3 %trunc_ln167_1, void %arrayidx72.17288.case.1, i3 6, void %arrayidx72.17288.case.0, i3 5, void %arrayidx72.17288.case.7, i3 0, void %arrayidx72.17288.case.2, i3 1, void %arrayidx72.17288.case.3, i3 2, void %arrayidx72.17288.case.4, i3 3, void %arrayidx72.17288.case.5, i3 4, void %arrayidx72.17288.case.6" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 543 'switch' 'switch_ln169' <Predicate = (!icmp_ln167_1)> <Delay = 0.67>
ST_14 : Operation 544 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_6, i32 %tmp_580" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 544 'write' 'write_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 4)> <Delay = 0.00>
ST_14 : Operation 545 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_580, i32 %mux_case_6195131" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 545 'store' 'store_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 4)> <Delay = 0.38>
ST_14 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.17288.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 546 'br' 'br_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 4)> <Delay = 0.00>
ST_14 : Operation 547 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_5, i32 %tmp_580" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 547 'write' 'write_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 3)> <Delay = 0.00>
ST_14 : Operation 548 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_580, i32 %mux_case_5194127" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 548 'store' 'store_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 3)> <Delay = 0.38>
ST_14 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.17288.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 549 'br' 'br_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 3)> <Delay = 0.00>
ST_14 : Operation 550 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_4, i32 %tmp_580" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 550 'write' 'write_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 2)> <Delay = 0.00>
ST_14 : Operation 551 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_580, i32 %mux_case_4193123" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 551 'store' 'store_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 2)> <Delay = 0.38>
ST_14 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.17288.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 552 'br' 'br_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 2)> <Delay = 0.00>
ST_14 : Operation 553 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_3, i32 %tmp_580" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 553 'write' 'write_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 1)> <Delay = 0.00>
ST_14 : Operation 554 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_580, i32 %mux_case_3192119" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 554 'store' 'store_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 1)> <Delay = 0.38>
ST_14 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.17288.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 555 'br' 'br_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 1)> <Delay = 0.00>
ST_14 : Operation 556 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_2, i32 %tmp_580" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 556 'write' 'write_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 0)> <Delay = 0.00>
ST_14 : Operation 557 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_580, i32 %mux_case_2191115" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 557 'store' 'store_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 0)> <Delay = 0.38>
ST_14 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.17288.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 558 'br' 'br_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 0)> <Delay = 0.00>
ST_14 : Operation 559 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_7, i32 %tmp_580" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 559 'write' 'write_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 5)> <Delay = 0.00>
ST_14 : Operation 560 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_580, i32 %mux_case_7196135" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 560 'store' 'store_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 5)> <Delay = 0.38>
ST_14 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.17288.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 561 'br' 'br_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 5)> <Delay = 0.00>
ST_14 : Operation 562 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_0, i32 %tmp_580" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 562 'write' 'write_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 6)> <Delay = 0.00>
ST_14 : Operation 563 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_580, i32 %mux_case_0189107" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 563 'store' 'store_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 6)> <Delay = 0.38>
ST_14 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.17288.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 564 'br' 'br_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 6)> <Delay = 0.00>
ST_14 : Operation 565 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_1, i32 %tmp_580" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 565 'write' 'write_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 7)> <Delay = 0.00>
ST_14 : Operation 566 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_580, i32 %mux_case_1190111" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 566 'store' 'store_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 7)> <Delay = 0.38>
ST_14 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.17288.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 567 'br' 'br_ln169' <Predicate = (!icmp_ln167_1 & trunc_ln167_1 == 7)> <Delay = 0.00>
ST_14 : Operation 568 [2/2] (0.41ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_33, i32 %temp_110, i32 %temp_109, i32 %temp_108, i32 %temp_107, i32 %temp_106, i32 %temp_105, i32 %temp_104, i32 %temp_103, i32 %mux_case_0189107_load, i32 %mux_case_1190111_load, i32 %mux_case_2191115_load, i32 %mux_case_3192119_load, i32 %mux_case_4193123_load, i32 %mux_case_5194127_load, i32 %mux_case_6195131_load, i32 %mux_case_7196135_load, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %indvars_iv46_loc, i32 %k_15_loc, i32 %temp_137_loc, i32 %temp_136_loc, i32 %temp_135_loc, i32 %temp_134_loc, i32 %temp_133_loc, i32 %temp_132_loc, i32 %temp_131_loc, i32 %temp_130_loc, i32 %i_11_loc, i32 %j_11_loc, i1 %icmp_ln149_4_loc, i1 %icmp_ln149_5_loc"   --->   Operation 568 'call' 'call_ln0' <Predicate = (icmp_ln167_1)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 0.38>
ST_15 : Operation 569 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 %add_ln167_1, i32 %i_8" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 569 'store' 'store_ln167' <Predicate = true> <Delay = 0.38>
ST_15 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.175" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 570 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 4.21>
ST_16 : Operation 571 [1/2] (4.21ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_33, i32 %temp_110, i32 %temp_109, i32 %temp_108, i32 %temp_107, i32 %temp_106, i32 %temp_105, i32 %temp_104, i32 %temp_103, i32 %mux_case_0189107_load, i32 %mux_case_1190111_load, i32 %mux_case_2191115_load, i32 %mux_case_3192119_load, i32 %mux_case_4193123_load, i32 %mux_case_5194127_load, i32 %mux_case_6195131_load, i32 %mux_case_7196135_load, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %indvars_iv46_loc, i32 %k_15_loc, i32 %temp_137_loc, i32 %temp_136_loc, i32 %temp_135_loc, i32 %temp_134_loc, i32 %temp_133_loc, i32 %temp_132_loc, i32 %temp_131_loc, i32 %temp_130_loc, i32 %i_11_loc, i32 %j_11_loc, i1 %icmp_ln149_4_loc, i1 %icmp_ln149_5_loc"   --->   Operation 571 'call' 'call_ln0' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 0.73>
ST_17 : Operation 572 [1/1] (0.00ns)   --->   "%indvars_iv46_loc_load = load i32 %indvars_iv46_loc"   --->   Operation 572 'load' 'indvars_iv46_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 573 [1/1] (0.00ns)   --->   "%k_15_loc_load = load i32 %k_15_loc"   --->   Operation 573 'load' 'k_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 574 [1/1] (0.00ns)   --->   "%temp_137_loc_load = load i32 %temp_137_loc"   --->   Operation 574 'load' 'temp_137_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 575 [1/1] (0.00ns)   --->   "%temp_136_loc_load = load i32 %temp_136_loc"   --->   Operation 575 'load' 'temp_136_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 576 [1/1] (0.00ns)   --->   "%temp_135_loc_load = load i32 %temp_135_loc"   --->   Operation 576 'load' 'temp_135_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 577 [1/1] (0.00ns)   --->   "%temp_134_loc_load = load i32 %temp_134_loc"   --->   Operation 577 'load' 'temp_134_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 578 [1/1] (0.00ns)   --->   "%temp_133_loc_load = load i32 %temp_133_loc"   --->   Operation 578 'load' 'temp_133_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 579 [1/1] (0.00ns)   --->   "%temp_132_loc_load = load i32 %temp_132_loc"   --->   Operation 579 'load' 'temp_132_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 580 [1/1] (0.00ns)   --->   "%temp_131_loc_load = load i32 %temp_131_loc"   --->   Operation 580 'load' 'temp_131_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 581 [1/1] (0.00ns)   --->   "%temp_130_loc_load = load i32 %temp_130_loc"   --->   Operation 581 'load' 'temp_130_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 582 [1/1] (0.00ns)   --->   "%i_11_loc_load = load i32 %i_11_loc"   --->   Operation 582 'load' 'i_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 583 [1/1] (0.00ns)   --->   "%j_11_loc_load = load i32 %j_11_loc"   --->   Operation 583 'load' 'j_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 584 [1/1] (0.00ns)   --->   "%icmp_ln149_4_loc_load = load i1 %icmp_ln149_4_loc"   --->   Operation 584 'load' 'icmp_ln149_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 585 [1/1] (0.00ns)   --->   "%icmp_ln149_5_loc_load = load i1 %icmp_ln149_5_loc"   --->   Operation 585 'load' 'icmp_ln149_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i32 %i_11_loc_load" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 586 'trunc' 'trunc_ln136' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 587 [1/1] (0.38ns)   --->   "%br_ln157 = br i1 %icmp_ln149_4_loc_load, void %VITIS_LOOP_161_52, void %while.body45.lr.ph.2128" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 587 'br' 'br_ln157' <Predicate = true> <Delay = 0.38>
ST_17 : Operation 588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln149_1 = sub i32 5, i32 %i_11_loc_load" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 588 'sub' 'sub_ln149_1' <Predicate = (icmp_ln149_4_loc_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 589 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%k_30 = add i32 %sub_ln149_1, i32 %indvars_iv46_loc_load" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 589 'add' 'k_30' <Predicate = (icmp_ln149_4_loc_load)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 590 [2/2] (0.38ns)   --->   "%call_ln136 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_44, i32 %temp_137_loc_load, i32 %temp_136_loc_load, i32 %temp_135_loc_load, i32 %temp_134_loc_load, i32 %temp_133_loc_load, i32 %temp_132_loc_load, i32 %temp_131_loc_load, i32 %temp_130_loc_load, i3 %trunc_ln136, i32 %k_15_loc_load, i32 %mux_case_0189107_load, i32 %mux_case_1190111_load, i32 %mux_case_2191115_load, i32 %mux_case_3192119_load, i32 %mux_case_4193123_load, i32 %temp_145_loc, i32 %temp_144_loc, i32 %temp_143_loc, i32 %temp_142_loc, i32 %temp_141_loc, i32 %temp_140_loc, i32 %temp_139_loc, i32 %temp_138_loc" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 590 'call' 'call_ln136' <Predicate = (icmp_ln149_4_loc_load)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 15> <Delay = 0.57>
ST_18 : Operation 591 [1/2] (0.57ns)   --->   "%call_ln136 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_44, i32 %temp_137_loc_load, i32 %temp_136_loc_load, i32 %temp_135_loc_load, i32 %temp_134_loc_load, i32 %temp_133_loc_load, i32 %temp_132_loc_load, i32 %temp_131_loc_load, i32 %temp_130_loc_load, i3 %trunc_ln136, i32 %k_15_loc_load, i32 %mux_case_0189107_load, i32 %mux_case_1190111_load, i32 %mux_case_2191115_load, i32 %mux_case_3192119_load, i32 %mux_case_4193123_load, i32 %temp_145_loc, i32 %temp_144_loc, i32 %temp_143_loc, i32 %temp_142_loc, i32 %temp_141_loc, i32 %temp_140_loc, i32 %temp_139_loc, i32 %temp_138_loc" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 591 'call' 'call_ln136' <Predicate = true> <Delay = 0.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 16> <Delay = 0.77>
ST_19 : Operation 592 [1/1] (0.00ns)   --->   "%temp_145_loc_load = load i32 %temp_145_loc"   --->   Operation 592 'load' 'temp_145_loc_load' <Predicate = (icmp_ln149_4_loc_load)> <Delay = 0.00>
ST_19 : Operation 593 [1/1] (0.00ns)   --->   "%temp_144_loc_load = load i32 %temp_144_loc"   --->   Operation 593 'load' 'temp_144_loc_load' <Predicate = (icmp_ln149_4_loc_load)> <Delay = 0.00>
ST_19 : Operation 594 [1/1] (0.00ns)   --->   "%temp_143_loc_load = load i32 %temp_143_loc"   --->   Operation 594 'load' 'temp_143_loc_load' <Predicate = (icmp_ln149_4_loc_load)> <Delay = 0.00>
ST_19 : Operation 595 [1/1] (0.00ns)   --->   "%temp_142_loc_load = load i32 %temp_142_loc"   --->   Operation 595 'load' 'temp_142_loc_load' <Predicate = (icmp_ln149_4_loc_load)> <Delay = 0.00>
ST_19 : Operation 596 [1/1] (0.00ns)   --->   "%temp_141_loc_load = load i32 %temp_141_loc"   --->   Operation 596 'load' 'temp_141_loc_load' <Predicate = (icmp_ln149_4_loc_load)> <Delay = 0.00>
ST_19 : Operation 597 [1/1] (0.00ns)   --->   "%temp_140_loc_load = load i32 %temp_140_loc"   --->   Operation 597 'load' 'temp_140_loc_load' <Predicate = (icmp_ln149_4_loc_load)> <Delay = 0.00>
ST_19 : Operation 598 [1/1] (0.00ns)   --->   "%temp_139_loc_load = load i32 %temp_139_loc"   --->   Operation 598 'load' 'temp_139_loc_load' <Predicate = (icmp_ln149_4_loc_load)> <Delay = 0.00>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "%temp_138_loc_load = load i32 %temp_138_loc"   --->   Operation 599 'load' 'temp_138_loc_load' <Predicate = (icmp_ln149_4_loc_load)> <Delay = 0.00>
ST_19 : Operation 600 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_161_52"   --->   Operation 600 'br' 'br_ln0' <Predicate = (icmp_ln149_4_loc_load)> <Delay = 0.38>
ST_19 : Operation 601 [1/1] (0.00ns)   --->   "%temp_153 = phi i32 %temp_145_loc_load, void %while.body45.lr.ph.2128, i32 %temp_137_loc_load, void %while.body.2180.preheader"   --->   Operation 601 'phi' 'temp_153' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 602 [1/1] (0.00ns)   --->   "%temp_152 = phi i32 %temp_144_loc_load, void %while.body45.lr.ph.2128, i32 %temp_136_loc_load, void %while.body.2180.preheader"   --->   Operation 602 'phi' 'temp_152' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 603 [1/1] (0.00ns)   --->   "%temp_151 = phi i32 %temp_143_loc_load, void %while.body45.lr.ph.2128, i32 %temp_135_loc_load, void %while.body.2180.preheader"   --->   Operation 603 'phi' 'temp_151' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 604 [1/1] (0.00ns)   --->   "%temp_150 = phi i32 %temp_142_loc_load, void %while.body45.lr.ph.2128, i32 %temp_134_loc_load, void %while.body.2180.preheader"   --->   Operation 604 'phi' 'temp_150' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 605 [1/1] (0.00ns)   --->   "%temp_149 = phi i32 %temp_141_loc_load, void %while.body45.lr.ph.2128, i32 %temp_133_loc_load, void %while.body.2180.preheader"   --->   Operation 605 'phi' 'temp_149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 606 [1/1] (0.00ns)   --->   "%temp_148 = phi i32 %temp_140_loc_load, void %while.body45.lr.ph.2128, i32 %temp_132_loc_load, void %while.body.2180.preheader"   --->   Operation 606 'phi' 'temp_148' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 607 [1/1] (0.00ns)   --->   "%temp_147 = phi i32 %temp_139_loc_load, void %while.body45.lr.ph.2128, i32 %temp_131_loc_load, void %while.body.2180.preheader"   --->   Operation 607 'phi' 'temp_147' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 608 [1/1] (0.00ns)   --->   "%temp_146 = phi i32 %temp_138_loc_load, void %while.body45.lr.ph.2128, i32 %temp_130_loc_load, void %while.body.2180.preheader"   --->   Operation 608 'phi' 'temp_146' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 609 [1/1] (0.00ns)   --->   "%k_18 = phi i32 %k_30, void %while.body45.lr.ph.2128, i32 %k_15_loc_load, void %while.body.2180.preheader"   --->   Operation 609 'phi' 'k_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 610 [1/1] (0.38ns)   --->   "%br_ln161 = br i1 %icmp_ln149_5_loc_load, void %VITIS_LOOP_167_62, void %while.body55.lr.ph.2144" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 610 'br' 'br_ln161' <Predicate = true> <Delay = 0.38>
ST_19 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln161_1 = trunc i32 %j_11_loc_load" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 611 'trunc' 'trunc_ln161_1' <Predicate = (icmp_ln149_5_loc_load)> <Delay = 0.00>
ST_19 : Operation 612 [2/2] (0.38ns)   --->   "%call_ln161 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_55, i32 %temp_153, i32 %temp_152, i32 %temp_151, i32 %temp_150, i32 %temp_149, i32 %temp_148, i32 %temp_147, i32 %temp_146, i3 %trunc_ln161_1, i32 %k_18, i32 %mux_case_0189107_load, i32 %mux_case_1190111_load, i32 %mux_case_2191115_load, i32 %mux_case_3192119_load, i32 %mux_case_4193123_load, i32 %mux_case_5194127_load, i32 %temp_170_loc, i32 %temp_169_loc, i32 %temp_168_loc, i32 %temp_167_loc, i32 %temp_166_loc, i32 %temp_165_loc, i32 %temp_164_loc, i32 %temp_163_loc" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 612 'call' 'call_ln161' <Predicate = (icmp_ln149_5_loc_load)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 17> <Delay = 0.57>
ST_20 : Operation 613 [1/2] (0.57ns)   --->   "%call_ln161 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_55, i32 %temp_153, i32 %temp_152, i32 %temp_151, i32 %temp_150, i32 %temp_149, i32 %temp_148, i32 %temp_147, i32 %temp_146, i3 %trunc_ln161_1, i32 %k_18, i32 %mux_case_0189107_load, i32 %mux_case_1190111_load, i32 %mux_case_2191115_load, i32 %mux_case_3192119_load, i32 %mux_case_4193123_load, i32 %mux_case_5194127_load, i32 %temp_170_loc, i32 %temp_169_loc, i32 %temp_168_loc, i32 %temp_167_loc, i32 %temp_166_loc, i32 %temp_165_loc, i32 %temp_164_loc, i32 %temp_163_loc" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 613 'call' 'call_ln161' <Predicate = true> <Delay = 0.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 1.11>
ST_21 : Operation 614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln161_1 = sub i32 6, i32 %j_11_loc_load" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 614 'sub' 'sub_ln161_1' <Predicate = (icmp_ln149_5_loc_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 615 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%k_31 = add i32 %sub_ln161_1, i32 %k_18" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 615 'add' 'k_31' <Predicate = (icmp_ln149_5_loc_load)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 616 [1/1] (0.00ns)   --->   "%temp_170_loc_load = load i32 %temp_170_loc"   --->   Operation 616 'load' 'temp_170_loc_load' <Predicate = (icmp_ln149_5_loc_load)> <Delay = 0.00>
ST_21 : Operation 617 [1/1] (0.00ns)   --->   "%temp_169_loc_load = load i32 %temp_169_loc"   --->   Operation 617 'load' 'temp_169_loc_load' <Predicate = (icmp_ln149_5_loc_load)> <Delay = 0.00>
ST_21 : Operation 618 [1/1] (0.00ns)   --->   "%temp_168_loc_load = load i32 %temp_168_loc"   --->   Operation 618 'load' 'temp_168_loc_load' <Predicate = (icmp_ln149_5_loc_load)> <Delay = 0.00>
ST_21 : Operation 619 [1/1] (0.00ns)   --->   "%temp_167_loc_load = load i32 %temp_167_loc"   --->   Operation 619 'load' 'temp_167_loc_load' <Predicate = (icmp_ln149_5_loc_load)> <Delay = 0.00>
ST_21 : Operation 620 [1/1] (0.00ns)   --->   "%temp_166_loc_load = load i32 %temp_166_loc"   --->   Operation 620 'load' 'temp_166_loc_load' <Predicate = (icmp_ln149_5_loc_load)> <Delay = 0.00>
ST_21 : Operation 621 [1/1] (0.00ns)   --->   "%temp_165_loc_load = load i32 %temp_165_loc"   --->   Operation 621 'load' 'temp_165_loc_load' <Predicate = (icmp_ln149_5_loc_load)> <Delay = 0.00>
ST_21 : Operation 622 [1/1] (0.00ns)   --->   "%temp_164_loc_load = load i32 %temp_164_loc"   --->   Operation 622 'load' 'temp_164_loc_load' <Predicate = (icmp_ln149_5_loc_load)> <Delay = 0.00>
ST_21 : Operation 623 [1/1] (0.00ns)   --->   "%temp_163_loc_load = load i32 %temp_163_loc"   --->   Operation 623 'load' 'temp_163_loc_load' <Predicate = (icmp_ln149_5_loc_load)> <Delay = 0.00>
ST_21 : Operation 624 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_167_62"   --->   Operation 624 'br' 'br_ln0' <Predicate = (icmp_ln149_5_loc_load)> <Delay = 0.38>
ST_21 : Operation 625 [1/1] (0.00ns)   --->   "%temp_174 = phi i32 %temp_170_loc_load, void %while.body55.lr.ph.2144, i32 %temp_153, void %VITIS_LOOP_161_52"   --->   Operation 625 'phi' 'temp_174' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 626 [1/1] (0.00ns)   --->   "%temp_173 = phi i32 %temp_169_loc_load, void %while.body55.lr.ph.2144, i32 %temp_152, void %VITIS_LOOP_161_52"   --->   Operation 626 'phi' 'temp_173' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 627 [1/1] (0.00ns)   --->   "%temp_172 = phi i32 %temp_168_loc_load, void %while.body55.lr.ph.2144, i32 %temp_151, void %VITIS_LOOP_161_52"   --->   Operation 627 'phi' 'temp_172' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 628 [1/1] (0.00ns)   --->   "%temp_171 = phi i32 %temp_167_loc_load, void %while.body55.lr.ph.2144, i32 %temp_150, void %VITIS_LOOP_161_52"   --->   Operation 628 'phi' 'temp_171' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 629 [1/1] (0.00ns)   --->   "%temp_170 = phi i32 %temp_166_loc_load, void %while.body55.lr.ph.2144, i32 %temp_149, void %VITIS_LOOP_161_52"   --->   Operation 629 'phi' 'temp_170' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 630 [1/1] (0.00ns)   --->   "%temp_169 = phi i32 %temp_165_loc_load, void %while.body55.lr.ph.2144, i32 %temp_148, void %VITIS_LOOP_161_52"   --->   Operation 630 'phi' 'temp_169' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 631 [1/1] (0.00ns)   --->   "%temp_168 = phi i32 %temp_164_loc_load, void %while.body55.lr.ph.2144, i32 %temp_147, void %VITIS_LOOP_161_52"   --->   Operation 631 'phi' 'temp_168' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 632 [1/1] (0.00ns)   --->   "%temp_167 = phi i32 %temp_163_loc_load, void %while.body55.lr.ph.2144, i32 %temp_146, void %VITIS_LOOP_161_52"   --->   Operation 632 'phi' 'temp_167' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 633 [1/1] (0.00ns)   --->   "%k_3_lcssa_2157 = phi i32 %k_31, void %while.body55.lr.ph.2144, i32 %k_18, void %VITIS_LOOP_161_52"   --->   Operation 633 'phi' 'k_3_lcssa_2157' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 634 [1/1] (0.00ns)   --->   "%i_13 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 634 'alloca' 'i_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 635 [1/1] (0.00ns)   --->   "%mux_case_0301203 = alloca i32 1"   --->   Operation 635 'alloca' 'mux_case_0301203' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 636 [1/1] (0.00ns)   --->   "%mux_case_1302207 = alloca i32 1"   --->   Operation 636 'alloca' 'mux_case_1302207' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 637 [1/1] (0.00ns)   --->   "%mux_case_2303211 = alloca i32 1"   --->   Operation 637 'alloca' 'mux_case_2303211' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 638 [1/1] (0.00ns)   --->   "%mux_case_3304215 = alloca i32 1"   --->   Operation 638 'alloca' 'mux_case_3304215' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 639 [1/1] (0.00ns)   --->   "%mux_case_4305219 = alloca i32 1"   --->   Operation 639 'alloca' 'mux_case_4305219' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 640 [1/1] (0.00ns)   --->   "%mux_case_5306223 = alloca i32 1"   --->   Operation 640 'alloca' 'mux_case_5306223' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 641 [1/1] (0.00ns)   --->   "%mux_case_6307227 = alloca i32 1"   --->   Operation 641 'alloca' 'mux_case_6307227' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 642 [1/1] (0.00ns)   --->   "%mux_case_7308231 = alloca i32 1"   --->   Operation 642 'alloca' 'mux_case_7308231' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 643 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_7196135_load, i32 %mux_case_7308231"   --->   Operation 643 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 644 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_6195131_load, i32 %mux_case_6307227"   --->   Operation 644 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 645 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_5194127_load, i32 %mux_case_5306223"   --->   Operation 645 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 646 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_4193123_load, i32 %mux_case_4305219"   --->   Operation 646 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 647 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_3192119_load, i32 %mux_case_3304215"   --->   Operation 647 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 648 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_2191115_load, i32 %mux_case_2303211"   --->   Operation 648 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 649 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_1190111_load, i32 %mux_case_1302207"   --->   Operation 649 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 650 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_0189107_load, i32 %mux_case_0301203"   --->   Operation 650 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 651 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 0, i32 %i_13" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 651 'store' 'store_ln167' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.2168" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 652 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 22 <SV = 19> <Delay = 1.29>
ST_22 : Operation 653 [1/1] (0.00ns)   --->   "%i_28 = load i32 %i_13" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 653 'load' 'i_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 654 [1/1] (0.00ns)   --->   "%mux_case_0301203_load = load i32 %mux_case_0301203"   --->   Operation 654 'load' 'mux_case_0301203_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 655 [1/1] (0.00ns)   --->   "%mux_case_1302207_load = load i32 %mux_case_1302207"   --->   Operation 655 'load' 'mux_case_1302207_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 656 [1/1] (0.00ns)   --->   "%mux_case_2303211_load = load i32 %mux_case_2303211"   --->   Operation 656 'load' 'mux_case_2303211_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 657 [1/1] (0.00ns)   --->   "%mux_case_3304215_load = load i32 %mux_case_3304215"   --->   Operation 657 'load' 'mux_case_3304215_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 658 [1/1] (0.00ns)   --->   "%mux_case_4305219_load = load i32 %mux_case_4305219"   --->   Operation 658 'load' 'mux_case_4305219_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 659 [1/1] (0.00ns)   --->   "%mux_case_5306223_load = load i32 %mux_case_5306223"   --->   Operation 659 'load' 'mux_case_5306223_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 660 [1/1] (0.00ns)   --->   "%mux_case_6307227_load = load i32 %mux_case_6307227"   --->   Operation 660 'load' 'mux_case_6307227_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 661 [1/1] (0.00ns)   --->   "%mux_case_7308231_load = load i32 %mux_case_7308231"   --->   Operation 661 'load' 'mux_case_7308231_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 662 [1/1] (0.88ns)   --->   "%icmp_ln167_2 = icmp_eq  i32 %i_28, i32 %k_3_lcssa_2157" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 662 'icmp' 'icmp_ln167_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 663 [1/1] (0.88ns)   --->   "%add_ln167_2 = add i32 %i_28, i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 663 'add' 'add_ln167_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167_2, void %for.inc.2168.split, void %while.body.3.preheader" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 664 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 665 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 665 'specloopname' 'specloopname_ln167' <Predicate = (!icmp_ln167_2)> <Delay = 0.00>
ST_22 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln167_2 = trunc i32 %i_28" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 666 'trunc' 'trunc_ln167_2' <Predicate = (!icmp_ln167_2)> <Delay = 0.00>
ST_22 : Operation 667 [1/1] (0.58ns)   --->   "%tmp_583 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %temp_167, i3 1, i32 %temp_168, i3 2, i32 %temp_169, i3 3, i32 %temp_170, i3 4, i32 %temp_171, i3 5, i32 %temp_172, i3 6, i32 %temp_173, i3 7, i32 %temp_174, i32 0, i3 %trunc_ln167_2" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 667 'sparsemux' 'tmp_583' <Predicate = (!icmp_ln167_2)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 668 [1/1] (0.67ns)   --->   "%switch_ln169 = switch i3 %trunc_ln167_2, void %arrayidx72.216582.case.3, i3 4, void %arrayidx72.216582.case.0, i3 5, void %arrayidx72.216582.case.1, i3 6, void %arrayidx72.216582.case.2, i3 3, void %arrayidx72.216582.case.7, i3 0, void %arrayidx72.216582.case.4, i3 1, void %arrayidx72.216582.case.5, i3 2, void %arrayidx72.216582.case.6" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 668 'switch' 'switch_ln169' <Predicate = (!icmp_ln167_2)> <Delay = 0.67>
ST_22 : Operation 669 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_6, i32 %tmp_583" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 669 'write' 'write_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 2)> <Delay = 0.00>
ST_22 : Operation 670 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_583, i32 %mux_case_6307227" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 670 'store' 'store_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 2)> <Delay = 0.38>
ST_22 : Operation 671 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.216582.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 671 'br' 'br_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 2)> <Delay = 0.00>
ST_22 : Operation 672 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_5, i32 %tmp_583" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 672 'write' 'write_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 1)> <Delay = 0.00>
ST_22 : Operation 673 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_583, i32 %mux_case_5306223" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 673 'store' 'store_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 1)> <Delay = 0.38>
ST_22 : Operation 674 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.216582.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 674 'br' 'br_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 1)> <Delay = 0.00>
ST_22 : Operation 675 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_4, i32 %tmp_583" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 675 'write' 'write_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 0)> <Delay = 0.00>
ST_22 : Operation 676 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_583, i32 %mux_case_4305219" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 676 'store' 'store_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 0)> <Delay = 0.38>
ST_22 : Operation 677 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.216582.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 677 'br' 'br_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 0)> <Delay = 0.00>
ST_22 : Operation 678 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_7, i32 %tmp_583" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 678 'write' 'write_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 3)> <Delay = 0.00>
ST_22 : Operation 679 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_583, i32 %mux_case_7308231" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 679 'store' 'store_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 3)> <Delay = 0.38>
ST_22 : Operation 680 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.216582.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 680 'br' 'br_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 3)> <Delay = 0.00>
ST_22 : Operation 681 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_2, i32 %tmp_583" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 681 'write' 'write_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 6)> <Delay = 0.00>
ST_22 : Operation 682 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_583, i32 %mux_case_2303211" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 682 'store' 'store_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 6)> <Delay = 0.38>
ST_22 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.216582.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 683 'br' 'br_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 6)> <Delay = 0.00>
ST_22 : Operation 684 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_1, i32 %tmp_583" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 684 'write' 'write_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 5)> <Delay = 0.00>
ST_22 : Operation 685 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_583, i32 %mux_case_1302207" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 685 'store' 'store_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 5)> <Delay = 0.38>
ST_22 : Operation 686 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.216582.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 686 'br' 'br_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 5)> <Delay = 0.00>
ST_22 : Operation 687 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_0, i32 %tmp_583" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 687 'write' 'write_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 4)> <Delay = 0.00>
ST_22 : Operation 688 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_583, i32 %mux_case_0301203" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 688 'store' 'store_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 4)> <Delay = 0.38>
ST_22 : Operation 689 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.216582.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 689 'br' 'br_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 4)> <Delay = 0.00>
ST_22 : Operation 690 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_3, i32 %tmp_583" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 690 'write' 'write_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 7)> <Delay = 0.00>
ST_22 : Operation 691 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_583, i32 %mux_case_3304215" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 691 'store' 'store_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 7)> <Delay = 0.38>
ST_22 : Operation 692 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.216582.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 692 'br' 'br_ln169' <Predicate = (!icmp_ln167_2 & trunc_ln167_2 == 7)> <Delay = 0.00>
ST_22 : Operation 693 [2/2] (0.41ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_36, i32 %temp_174, i32 %temp_173, i32 %temp_172, i32 %temp_171, i32 %temp_170, i32 %temp_169, i32 %temp_168, i32 %temp_167, i32 %mux_case_0301203_load, i32 %mux_case_1302207_load, i32 %mux_case_2303211_load, i32 %mux_case_3304215_load, i32 %mux_case_4305219_load, i32 %mux_case_5306223_load, i32 %mux_case_6307227_load, i32 %mux_case_7308231_load, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %indvars_iv40_loc, i32 %k_24_loc, i32 %temp_205_loc, i32 %temp_204_loc, i32 %temp_203_loc, i32 %temp_202_loc, i32 %temp_201_loc, i32 %temp_200_loc, i32 %temp_199_loc, i32 %temp_198_loc, i32 %i_16_loc, i32 %j_15_loc, i1 %icmp_ln149_6_loc, i1 %icmp38_loc"   --->   Operation 693 'call' 'call_ln0' <Predicate = (icmp_ln167_2)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 20> <Delay = 0.38>
ST_23 : Operation 694 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 %add_ln167_2, i32 %i_13" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 694 'store' 'store_ln167' <Predicate = true> <Delay = 0.38>
ST_23 : Operation 695 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.2168" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 695 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 24 <SV = 20> <Delay = 4.21>
ST_24 : Operation 696 [1/2] (4.21ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_36, i32 %temp_174, i32 %temp_173, i32 %temp_172, i32 %temp_171, i32 %temp_170, i32 %temp_169, i32 %temp_168, i32 %temp_167, i32 %mux_case_0301203_load, i32 %mux_case_1302207_load, i32 %mux_case_2303211_load, i32 %mux_case_3304215_load, i32 %mux_case_4305219_load, i32 %mux_case_5306223_load, i32 %mux_case_6307227_load, i32 %mux_case_7308231_load, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %indvars_iv40_loc, i32 %k_24_loc, i32 %temp_205_loc, i32 %temp_204_loc, i32 %temp_203_loc, i32 %temp_202_loc, i32 %temp_201_loc, i32 %temp_200_loc, i32 %temp_199_loc, i32 %temp_198_loc, i32 %i_16_loc, i32 %j_15_loc, i1 %icmp_ln149_6_loc, i1 %icmp38_loc"   --->   Operation 696 'call' 'call_ln0' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 21> <Delay = 0.73>
ST_25 : Operation 697 [1/1] (0.00ns)   --->   "%indvars_iv40_loc_load = load i32 %indvars_iv40_loc"   --->   Operation 697 'load' 'indvars_iv40_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 698 [1/1] (0.00ns)   --->   "%k_24_loc_load = load i32 %k_24_loc"   --->   Operation 698 'load' 'k_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 699 [1/1] (0.00ns)   --->   "%temp_205_loc_load = load i32 %temp_205_loc"   --->   Operation 699 'load' 'temp_205_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 700 [1/1] (0.00ns)   --->   "%temp_204_loc_load = load i32 %temp_204_loc"   --->   Operation 700 'load' 'temp_204_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 701 [1/1] (0.00ns)   --->   "%temp_203_loc_load = load i32 %temp_203_loc"   --->   Operation 701 'load' 'temp_203_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 702 [1/1] (0.00ns)   --->   "%temp_202_loc_load = load i32 %temp_202_loc"   --->   Operation 702 'load' 'temp_202_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 703 [1/1] (0.00ns)   --->   "%temp_201_loc_load = load i32 %temp_201_loc"   --->   Operation 703 'load' 'temp_201_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 704 [1/1] (0.00ns)   --->   "%temp_200_loc_load = load i32 %temp_200_loc"   --->   Operation 704 'load' 'temp_200_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 705 [1/1] (0.00ns)   --->   "%temp_199_loc_load = load i32 %temp_199_loc"   --->   Operation 705 'load' 'temp_199_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 706 [1/1] (0.00ns)   --->   "%temp_198_loc_load = load i32 %temp_198_loc"   --->   Operation 706 'load' 'temp_198_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 707 [1/1] (0.00ns)   --->   "%i_16_loc_load = load i32 %i_16_loc"   --->   Operation 707 'load' 'i_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 708 [1/1] (0.00ns)   --->   "%j_15_loc_load = load i32 %j_15_loc"   --->   Operation 708 'load' 'j_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 709 [1/1] (0.00ns)   --->   "%icmp_ln149_6_loc_load = load i1 %icmp_ln149_6_loc"   --->   Operation 709 'load' 'icmp_ln149_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 710 [1/1] (0.00ns)   --->   "%icmp38_loc_load = load i1 %icmp38_loc"   --->   Operation 710 'load' 'icmp38_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 711 [1/1] (0.38ns)   --->   "%br_ln157 = br i1 %icmp_ln149_6_loc_load, void %VITIS_LOOP_161_5.3, void %while.body45.lr.ph.3" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 711 'br' 'br_ln157' <Predicate = true> <Delay = 0.38>
ST_25 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln157_1 = trunc i32 %i_16_loc_load" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 712 'trunc' 'trunc_ln157_1' <Predicate = (icmp_ln149_6_loc_load)> <Delay = 0.00>
ST_25 : Operation 713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln149_2 = sub i32 7, i32 %i_16_loc_load" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 713 'sub' 'sub_ln149_2' <Predicate = (icmp_ln149_6_loc_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 714 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%k_32 = add i32 %sub_ln149_2, i32 %indvars_iv40_loc_load" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 714 'add' 'k_32' <Predicate = (icmp_ln149_6_loc_load)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 715 [2/2] (0.38ns)   --->   "%call_ln157 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_47, i32 %temp_205_loc_load, i32 %temp_204_loc_load, i32 %temp_203_loc_load, i32 %temp_202_loc_load, i32 %temp_201_loc_load, i32 %temp_200_loc_load, i32 %temp_199_loc_load, i32 %temp_198_loc_load, i3 %trunc_ln157_1, i32 %k_24_loc_load, i32 %mux_case_0301203_load, i32 %mux_case_1302207_load, i32 %mux_case_2303211_load, i32 %mux_case_3304215_load, i32 %mux_case_4305219_load, i32 %mux_case_5306223_load, i32 %mux_case_6307227_load, i32 %temp_213_loc, i32 %temp_212_loc, i32 %temp_211_loc, i32 %temp_210_loc, i32 %temp_209_loc, i32 %temp_208_loc, i32 %temp_207_loc, i32 %temp_206_loc" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 715 'call' 'call_ln157' <Predicate = (icmp_ln149_6_loc_load)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 22> <Delay = 0.57>
ST_26 : Operation 716 [1/2] (0.57ns)   --->   "%call_ln157 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_47, i32 %temp_205_loc_load, i32 %temp_204_loc_load, i32 %temp_203_loc_load, i32 %temp_202_loc_load, i32 %temp_201_loc_load, i32 %temp_200_loc_load, i32 %temp_199_loc_load, i32 %temp_198_loc_load, i3 %trunc_ln157_1, i32 %k_24_loc_load, i32 %mux_case_0301203_load, i32 %mux_case_1302207_load, i32 %mux_case_2303211_load, i32 %mux_case_3304215_load, i32 %mux_case_4305219_load, i32 %mux_case_5306223_load, i32 %mux_case_6307227_load, i32 %temp_213_loc, i32 %temp_212_loc, i32 %temp_211_loc, i32 %temp_210_loc, i32 %temp_209_loc, i32 %temp_208_loc, i32 %temp_207_loc, i32 %temp_206_loc" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 716 'call' 'call_ln157' <Predicate = true> <Delay = 0.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 23> <Delay = 1.11>
ST_27 : Operation 717 [1/1] (0.00ns)   --->   "%temp_213_loc_load = load i32 %temp_213_loc"   --->   Operation 717 'load' 'temp_213_loc_load' <Predicate = (icmp_ln149_6_loc_load)> <Delay = 0.00>
ST_27 : Operation 718 [1/1] (0.00ns)   --->   "%temp_212_loc_load = load i32 %temp_212_loc"   --->   Operation 718 'load' 'temp_212_loc_load' <Predicate = (icmp_ln149_6_loc_load)> <Delay = 0.00>
ST_27 : Operation 719 [1/1] (0.00ns)   --->   "%temp_211_loc_load = load i32 %temp_211_loc"   --->   Operation 719 'load' 'temp_211_loc_load' <Predicate = (icmp_ln149_6_loc_load)> <Delay = 0.00>
ST_27 : Operation 720 [1/1] (0.00ns)   --->   "%temp_210_loc_load = load i32 %temp_210_loc"   --->   Operation 720 'load' 'temp_210_loc_load' <Predicate = (icmp_ln149_6_loc_load)> <Delay = 0.00>
ST_27 : Operation 721 [1/1] (0.00ns)   --->   "%temp_209_loc_load = load i32 %temp_209_loc"   --->   Operation 721 'load' 'temp_209_loc_load' <Predicate = (icmp_ln149_6_loc_load)> <Delay = 0.00>
ST_27 : Operation 722 [1/1] (0.00ns)   --->   "%temp_208_loc_load = load i32 %temp_208_loc"   --->   Operation 722 'load' 'temp_208_loc_load' <Predicate = (icmp_ln149_6_loc_load)> <Delay = 0.00>
ST_27 : Operation 723 [1/1] (0.00ns)   --->   "%temp_207_loc_load = load i32 %temp_207_loc"   --->   Operation 723 'load' 'temp_207_loc_load' <Predicate = (icmp_ln149_6_loc_load)> <Delay = 0.00>
ST_27 : Operation 724 [1/1] (0.00ns)   --->   "%temp_206_loc_load = load i32 %temp_206_loc"   --->   Operation 724 'load' 'temp_206_loc_load' <Predicate = (icmp_ln149_6_loc_load)> <Delay = 0.00>
ST_27 : Operation 725 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_161_5.3"   --->   Operation 725 'br' 'br_ln0' <Predicate = (icmp_ln149_6_loc_load)> <Delay = 0.38>
ST_27 : Operation 726 [1/1] (0.00ns)   --->   "%temp_182 = phi i32 %temp_213_loc_load, void %while.body45.lr.ph.3, i32 %temp_205_loc_load, void %while.body.3.preheader"   --->   Operation 726 'phi' 'temp_182' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 727 [1/1] (0.00ns)   --->   "%temp_181 = phi i32 %temp_212_loc_load, void %while.body45.lr.ph.3, i32 %temp_204_loc_load, void %while.body.3.preheader"   --->   Operation 727 'phi' 'temp_181' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 728 [1/1] (0.00ns)   --->   "%temp_180 = phi i32 %temp_211_loc_load, void %while.body45.lr.ph.3, i32 %temp_203_loc_load, void %while.body.3.preheader"   --->   Operation 728 'phi' 'temp_180' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 729 [1/1] (0.00ns)   --->   "%temp_179 = phi i32 %temp_210_loc_load, void %while.body45.lr.ph.3, i32 %temp_202_loc_load, void %while.body.3.preheader"   --->   Operation 729 'phi' 'temp_179' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 730 [1/1] (0.00ns)   --->   "%temp_178 = phi i32 %temp_209_loc_load, void %while.body45.lr.ph.3, i32 %temp_201_loc_load, void %while.body.3.preheader"   --->   Operation 730 'phi' 'temp_178' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 731 [1/1] (0.00ns)   --->   "%temp_177 = phi i32 %temp_208_loc_load, void %while.body45.lr.ph.3, i32 %temp_200_loc_load, void %while.body.3.preheader"   --->   Operation 731 'phi' 'temp_177' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 732 [1/1] (0.00ns)   --->   "%temp_176 = phi i32 %temp_207_loc_load, void %while.body45.lr.ph.3, i32 %temp_199_loc_load, void %while.body.3.preheader"   --->   Operation 732 'phi' 'temp_176' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 733 [1/1] (0.00ns)   --->   "%temp_175 = phi i32 %temp_206_loc_load, void %while.body45.lr.ph.3, i32 %temp_198_loc_load, void %while.body.3.preheader"   --->   Operation 733 'phi' 'temp_175' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 734 [1/1] (0.00ns)   --->   "%k_27 = phi i32 %k_32, void %while.body45.lr.ph.3, i32 %k_24_loc_load, void %while.body.3.preheader"   --->   Operation 734 'phi' 'k_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 735 [1/1] (0.38ns)   --->   "%br_ln161 = br i1 %icmp38_loc_load, void %VITIS_LOOP_167_6.3, void %while.body55.lr.ph.3" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 735 'br' 'br_ln161' <Predicate = true> <Delay = 0.38>
ST_27 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln161_2 = trunc i32 %j_15_loc_load" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 736 'trunc' 'trunc_ln161_2' <Predicate = (icmp38_loc_load)> <Delay = 0.00>
ST_27 : Operation 737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln161_2 = sub i32 8, i32 %j_15_loc_load" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 737 'sub' 'sub_ln161_2' <Predicate = (icmp38_loc_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 738 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%k_33 = add i32 %sub_ln161_2, i32 %k_27" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 738 'add' 'k_33' <Predicate = (icmp38_loc_load)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 739 [2/2] (0.38ns)   --->   "%call_ln161 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_58, i32 %temp_182, i32 %temp_181, i32 %temp_180, i32 %temp_179, i32 %temp_178, i32 %temp_177, i32 %temp_176, i32 %temp_175, i3 %trunc_ln161_2, i32 %k_27, i32 %mux_case_0301203_load, i32 %mux_case_1302207_load, i32 %mux_case_2303211_load, i32 %mux_case_3304215_load, i32 %mux_case_4305219_load, i32 %mux_case_5306223_load, i32 %mux_case_6307227_load, i32 %mux_case_7308231_load, i32 %temp_238_loc, i32 %temp_237_loc, i32 %temp_236_loc, i32 %temp_235_loc, i32 %temp_234_loc, i32 %temp_233_loc, i32 %temp_232_loc, i32 %temp_231_loc" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 739 'call' 'call_ln161' <Predicate = (icmp38_loc_load)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 24> <Delay = 0.00>
ST_28 : Operation 740 [1/2] (0.00ns)   --->   "%call_ln161 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_58, i32 %temp_182, i32 %temp_181, i32 %temp_180, i32 %temp_179, i32 %temp_178, i32 %temp_177, i32 %temp_176, i32 %temp_175, i3 %trunc_ln161_2, i32 %k_27, i32 %mux_case_0301203_load, i32 %mux_case_1302207_load, i32 %mux_case_2303211_load, i32 %mux_case_3304215_load, i32 %mux_case_4305219_load, i32 %mux_case_5306223_load, i32 %mux_case_6307227_load, i32 %mux_case_7308231_load, i32 %temp_238_loc, i32 %temp_237_loc, i32 %temp_236_loc, i32 %temp_235_loc, i32 %temp_234_loc, i32 %temp_233_loc, i32 %temp_232_loc, i32 %temp_231_loc" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 740 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 25> <Delay = 0.38>
ST_29 : Operation 741 [1/1] (0.00ns)   --->   "%temp_238_loc_load = load i32 %temp_238_loc"   --->   Operation 741 'load' 'temp_238_loc_load' <Predicate = (icmp38_loc_load)> <Delay = 0.00>
ST_29 : Operation 742 [1/1] (0.00ns)   --->   "%temp_237_loc_load = load i32 %temp_237_loc"   --->   Operation 742 'load' 'temp_237_loc_load' <Predicate = (icmp38_loc_load)> <Delay = 0.00>
ST_29 : Operation 743 [1/1] (0.00ns)   --->   "%temp_236_loc_load = load i32 %temp_236_loc"   --->   Operation 743 'load' 'temp_236_loc_load' <Predicate = (icmp38_loc_load)> <Delay = 0.00>
ST_29 : Operation 744 [1/1] (0.00ns)   --->   "%temp_235_loc_load = load i32 %temp_235_loc"   --->   Operation 744 'load' 'temp_235_loc_load' <Predicate = (icmp38_loc_load)> <Delay = 0.00>
ST_29 : Operation 745 [1/1] (0.00ns)   --->   "%temp_234_loc_load = load i32 %temp_234_loc"   --->   Operation 745 'load' 'temp_234_loc_load' <Predicate = (icmp38_loc_load)> <Delay = 0.00>
ST_29 : Operation 746 [1/1] (0.00ns)   --->   "%temp_233_loc_load = load i32 %temp_233_loc"   --->   Operation 746 'load' 'temp_233_loc_load' <Predicate = (icmp38_loc_load)> <Delay = 0.00>
ST_29 : Operation 747 [1/1] (0.00ns)   --->   "%temp_232_loc_load = load i32 %temp_232_loc"   --->   Operation 747 'load' 'temp_232_loc_load' <Predicate = (icmp38_loc_load)> <Delay = 0.00>
ST_29 : Operation 748 [1/1] (0.00ns)   --->   "%temp_231_loc_load = load i32 %temp_231_loc"   --->   Operation 748 'load' 'temp_231_loc_load' <Predicate = (icmp38_loc_load)> <Delay = 0.00>
ST_29 : Operation 749 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_167_6.3"   --->   Operation 749 'br' 'br_ln0' <Predicate = (icmp38_loc_load)> <Delay = 0.38>
ST_29 : Operation 750 [1/1] (0.00ns)   --->   "%temp_190 = phi i32 %temp_238_loc_load, void %while.body55.lr.ph.3, i32 %temp_182, void %VITIS_LOOP_161_5.3"   --->   Operation 750 'phi' 'temp_190' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 751 [1/1] (0.00ns)   --->   "%temp_189 = phi i32 %temp_237_loc_load, void %while.body55.lr.ph.3, i32 %temp_181, void %VITIS_LOOP_161_5.3"   --->   Operation 751 'phi' 'temp_189' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 752 [1/1] (0.00ns)   --->   "%temp_188 = phi i32 %temp_236_loc_load, void %while.body55.lr.ph.3, i32 %temp_180, void %VITIS_LOOP_161_5.3"   --->   Operation 752 'phi' 'temp_188' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 753 [1/1] (0.00ns)   --->   "%temp_187 = phi i32 %temp_235_loc_load, void %while.body55.lr.ph.3, i32 %temp_179, void %VITIS_LOOP_161_5.3"   --->   Operation 753 'phi' 'temp_187' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 754 [1/1] (0.00ns)   --->   "%temp_186 = phi i32 %temp_234_loc_load, void %while.body55.lr.ph.3, i32 %temp_178, void %VITIS_LOOP_161_5.3"   --->   Operation 754 'phi' 'temp_186' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 755 [1/1] (0.00ns)   --->   "%temp_185 = phi i32 %temp_233_loc_load, void %while.body55.lr.ph.3, i32 %temp_177, void %VITIS_LOOP_161_5.3"   --->   Operation 755 'phi' 'temp_185' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 756 [1/1] (0.00ns)   --->   "%temp_184 = phi i32 %temp_232_loc_load, void %while.body55.lr.ph.3, i32 %temp_176, void %VITIS_LOOP_161_5.3"   --->   Operation 756 'phi' 'temp_184' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 757 [1/1] (0.00ns)   --->   "%temp_183 = phi i32 %temp_231_loc_load, void %while.body55.lr.ph.3, i32 %temp_175, void %VITIS_LOOP_161_5.3"   --->   Operation 757 'phi' 'temp_183' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 758 [1/1] (0.00ns)   --->   "%k_3_lcssa_3 = phi i32 %k_33, void %while.body55.lr.ph.3, i32 %k_27, void %VITIS_LOOP_161_5.3"   --->   Operation 758 'phi' 'k_3_lcssa_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 759 [1/1] (0.00ns)   --->   "%i_18 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 759 'alloca' 'i_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 760 [1/1] (0.00ns)   --->   "%mux_case_0413299 = alloca i32 1"   --->   Operation 760 'alloca' 'mux_case_0413299' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 761 [1/1] (0.00ns)   --->   "%mux_case_1414303 = alloca i32 1"   --->   Operation 761 'alloca' 'mux_case_1414303' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 762 [1/1] (0.00ns)   --->   "%mux_case_2415307 = alloca i32 1"   --->   Operation 762 'alloca' 'mux_case_2415307' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 763 [1/1] (0.00ns)   --->   "%mux_case_3416311 = alloca i32 1"   --->   Operation 763 'alloca' 'mux_case_3416311' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 764 [1/1] (0.00ns)   --->   "%mux_case_4417315 = alloca i32 1"   --->   Operation 764 'alloca' 'mux_case_4417315' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 765 [1/1] (0.00ns)   --->   "%mux_case_5418319 = alloca i32 1"   --->   Operation 765 'alloca' 'mux_case_5418319' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 766 [1/1] (0.00ns)   --->   "%mux_case_6419323 = alloca i32 1"   --->   Operation 766 'alloca' 'mux_case_6419323' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 767 [1/1] (0.00ns)   --->   "%mux_case_7420327 = alloca i32 1"   --->   Operation 767 'alloca' 'mux_case_7420327' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 768 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_7308231_load, i32 %mux_case_7420327"   --->   Operation 768 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_29 : Operation 769 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_6307227_load, i32 %mux_case_6419323"   --->   Operation 769 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_29 : Operation 770 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_5306223_load, i32 %mux_case_5418319"   --->   Operation 770 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_29 : Operation 771 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_4305219_load, i32 %mux_case_4417315"   --->   Operation 771 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_29 : Operation 772 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_3304215_load, i32 %mux_case_3416311"   --->   Operation 772 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_29 : Operation 773 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_2303211_load, i32 %mux_case_2415307"   --->   Operation 773 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_29 : Operation 774 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_1302207_load, i32 %mux_case_1414303"   --->   Operation 774 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_29 : Operation 775 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_0301203_load, i32 %mux_case_0413299"   --->   Operation 775 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_29 : Operation 776 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 0, i32 %i_18" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 776 'store' 'store_ln167' <Predicate = true> <Delay = 0.38>
ST_29 : Operation 777 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.3" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 777 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 30 <SV = 26> <Delay = 1.29>
ST_30 : Operation 778 [1/1] (0.00ns)   --->   "%i_30 = load i32 %i_18" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 778 'load' 'i_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 779 [1/1] (0.00ns)   --->   "%mux_case_0413299_load = load i32 %mux_case_0413299"   --->   Operation 779 'load' 'mux_case_0413299_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 780 [1/1] (0.00ns)   --->   "%mux_case_1414303_load = load i32 %mux_case_1414303"   --->   Operation 780 'load' 'mux_case_1414303_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 781 [1/1] (0.00ns)   --->   "%mux_case_2415307_load = load i32 %mux_case_2415307"   --->   Operation 781 'load' 'mux_case_2415307_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 782 [1/1] (0.00ns)   --->   "%mux_case_3416311_load = load i32 %mux_case_3416311"   --->   Operation 782 'load' 'mux_case_3416311_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 783 [1/1] (0.00ns)   --->   "%mux_case_4417315_load = load i32 %mux_case_4417315"   --->   Operation 783 'load' 'mux_case_4417315_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 784 [1/1] (0.00ns)   --->   "%mux_case_5418319_load = load i32 %mux_case_5418319"   --->   Operation 784 'load' 'mux_case_5418319_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 785 [1/1] (0.00ns)   --->   "%mux_case_6419323_load = load i32 %mux_case_6419323"   --->   Operation 785 'load' 'mux_case_6419323_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 786 [1/1] (0.00ns)   --->   "%mux_case_7420327_load = load i32 %mux_case_7420327"   --->   Operation 786 'load' 'mux_case_7420327_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 787 [1/1] (0.88ns)   --->   "%icmp_ln167_3 = icmp_eq  i32 %i_30, i32 %k_3_lcssa_3" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 787 'icmp' 'icmp_ln167_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 788 [1/1] (0.88ns)   --->   "%add_ln167_3 = add i32 %i_30, i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 788 'add' 'add_ln167_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 789 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167_3, void %for.inc.3.split, void %while.body.1.preheader" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 789 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 790 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 790 'specloopname' 'specloopname_ln167' <Predicate = (!icmp_ln167_3)> <Delay = 0.00>
ST_30 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln167_3 = trunc i32 %i_30" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 791 'trunc' 'trunc_ln167_3' <Predicate = (!icmp_ln167_3)> <Delay = 0.00>
ST_30 : Operation 792 [1/1] (0.58ns)   --->   "%tmp_586 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %temp_183, i3 1, i32 %temp_184, i3 2, i32 %temp_185, i3 3, i32 %temp_186, i3 4, i32 %temp_187, i3 5, i32 %temp_188, i3 6, i32 %temp_189, i3 7, i32 %temp_190, i32 0, i3 %trunc_ln167_3" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 792 'sparsemux' 'tmp_586' <Predicate = (!icmp_ln167_3)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 793 [1/1] (0.67ns)   --->   "%switch_ln169 = switch i3 %trunc_ln167_3, void %arrayidx72.376.case.5, i3 2, void %arrayidx72.376.case.0, i3 3, void %arrayidx72.376.case.1, i3 4, void %arrayidx72.376.case.2, i3 5, void %arrayidx72.376.case.3, i3 6, void %arrayidx72.376.case.4, i3 1, void %arrayidx72.376.case.7, i3 0, void %arrayidx72.376.case.6" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 793 'switch' 'switch_ln169' <Predicate = (!icmp_ln167_3)> <Delay = 0.67>
ST_30 : Operation 794 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_6, i32 %tmp_586" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 794 'write' 'write_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 0)> <Delay = 0.00>
ST_30 : Operation 795 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_586, i32 %mux_case_6419323" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 795 'store' 'store_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 0)> <Delay = 0.38>
ST_30 : Operation 796 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.376.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 796 'br' 'br_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 0)> <Delay = 0.00>
ST_30 : Operation 797 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_7, i32 %tmp_586" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 797 'write' 'write_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 1)> <Delay = 0.00>
ST_30 : Operation 798 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_586, i32 %mux_case_7420327" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 798 'store' 'store_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 1)> <Delay = 0.38>
ST_30 : Operation 799 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.376.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 799 'br' 'br_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 1)> <Delay = 0.00>
ST_30 : Operation 800 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_4, i32 %tmp_586" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 800 'write' 'write_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 6)> <Delay = 0.00>
ST_30 : Operation 801 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_586, i32 %mux_case_4417315" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 801 'store' 'store_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 6)> <Delay = 0.38>
ST_30 : Operation 802 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.376.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 802 'br' 'br_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 6)> <Delay = 0.00>
ST_30 : Operation 803 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_3, i32 %tmp_586" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 803 'write' 'write_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 5)> <Delay = 0.00>
ST_30 : Operation 804 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_586, i32 %mux_case_3416311" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 804 'store' 'store_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 5)> <Delay = 0.38>
ST_30 : Operation 805 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.376.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 805 'br' 'br_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 5)> <Delay = 0.00>
ST_30 : Operation 806 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_2, i32 %tmp_586" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 806 'write' 'write_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 4)> <Delay = 0.00>
ST_30 : Operation 807 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_586, i32 %mux_case_2415307" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 807 'store' 'store_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 4)> <Delay = 0.38>
ST_30 : Operation 808 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.376.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 808 'br' 'br_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 4)> <Delay = 0.00>
ST_30 : Operation 809 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_1, i32 %tmp_586" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 809 'write' 'write_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 3)> <Delay = 0.00>
ST_30 : Operation 810 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_586, i32 %mux_case_1414303" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 810 'store' 'store_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 3)> <Delay = 0.38>
ST_30 : Operation 811 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.376.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 811 'br' 'br_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 3)> <Delay = 0.00>
ST_30 : Operation 812 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_0, i32 %tmp_586" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 812 'write' 'write_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 2)> <Delay = 0.00>
ST_30 : Operation 813 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_586, i32 %mux_case_0413299" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 813 'store' 'store_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 2)> <Delay = 0.38>
ST_30 : Operation 814 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.376.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 814 'br' 'br_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 2)> <Delay = 0.00>
ST_30 : Operation 815 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_5, i32 %tmp_586" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 815 'write' 'write_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 7)> <Delay = 0.00>
ST_30 : Operation 816 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_586, i32 %mux_case_5418319" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 816 'store' 'store_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 7)> <Delay = 0.38>
ST_30 : Operation 817 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.376.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 817 'br' 'br_ln169' <Predicate = (!icmp_ln167_3 & trunc_ln167_3 == 7)> <Delay = 0.00>
ST_30 : Operation 818 [2/2] (0.41ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_39, i32 %temp_190, i32 %temp_189, i32 %temp_188, i32 %temp_187, i32 %temp_186, i32 %temp_185, i32 %temp_184, i32 %temp_183, i32 %mux_case_0413299_load, i32 %mux_case_1414303_load, i32 %mux_case_2415307_load, i32 %mux_case_3416311_load, i32 %mux_case_4417315_load, i32 %mux_case_5418319_load, i32 %mux_case_6419323_load, i32 %mux_case_7420327_load, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %k_33_loc, i32 %temp_273_loc, i32 %temp_272_loc, i32 %temp_271_loc, i32 %temp_270_loc, i32 %temp_269_loc, i32 %temp_268_loc, i32 %temp_267_loc, i32 %temp_266_loc, i32 %i_21_loc, i32 %j_19_loc, i1 %icmp10_loc, i1 %icmp13_loc"   --->   Operation 818 'call' 'call_ln0' <Predicate = (icmp_ln167_3)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 27> <Delay = 0.38>
ST_31 : Operation 819 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 %add_ln167_3, i32 %i_18" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 819 'store' 'store_ln167' <Predicate = true> <Delay = 0.38>
ST_31 : Operation 820 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.3" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 820 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 32 <SV = 27> <Delay = 4.20>
ST_32 : Operation 821 [1/2] (4.20ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_39, i32 %temp_190, i32 %temp_189, i32 %temp_188, i32 %temp_187, i32 %temp_186, i32 %temp_185, i32 %temp_184, i32 %temp_183, i32 %mux_case_0413299_load, i32 %mux_case_1414303_load, i32 %mux_case_2415307_load, i32 %mux_case_3416311_load, i32 %mux_case_4417315_load, i32 %mux_case_5418319_load, i32 %mux_case_6419323_load, i32 %mux_case_7420327_load, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %k_33_loc, i32 %temp_273_loc, i32 %temp_272_loc, i32 %temp_271_loc, i32 %temp_270_loc, i32 %temp_269_loc, i32 %temp_268_loc, i32 %temp_267_loc, i32 %temp_266_loc, i32 %i_21_loc, i32 %j_19_loc, i1 %icmp10_loc, i1 %icmp13_loc"   --->   Operation 821 'call' 'call_ln0' <Predicate = true> <Delay = 4.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 28> <Delay = 0.38>
ST_33 : Operation 822 [1/1] (0.00ns)   --->   "%k_33_loc_load = load i32 %k_33_loc"   --->   Operation 822 'load' 'k_33_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 823 [1/1] (0.00ns)   --->   "%temp_273_loc_load = load i32 %temp_273_loc"   --->   Operation 823 'load' 'temp_273_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 824 [1/1] (0.00ns)   --->   "%temp_272_loc_load = load i32 %temp_272_loc"   --->   Operation 824 'load' 'temp_272_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 825 [1/1] (0.00ns)   --->   "%temp_271_loc_load = load i32 %temp_271_loc"   --->   Operation 825 'load' 'temp_271_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 826 [1/1] (0.00ns)   --->   "%temp_270_loc_load = load i32 %temp_270_loc"   --->   Operation 826 'load' 'temp_270_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 827 [1/1] (0.00ns)   --->   "%temp_269_loc_load = load i32 %temp_269_loc"   --->   Operation 827 'load' 'temp_269_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 828 [1/1] (0.00ns)   --->   "%temp_268_loc_load = load i32 %temp_268_loc"   --->   Operation 828 'load' 'temp_268_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 829 [1/1] (0.00ns)   --->   "%temp_267_loc_load = load i32 %temp_267_loc"   --->   Operation 829 'load' 'temp_267_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 830 [1/1] (0.00ns)   --->   "%temp_266_loc_load = load i32 %temp_266_loc"   --->   Operation 830 'load' 'temp_266_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 831 [1/1] (0.00ns)   --->   "%i_21_loc_load = load i32 %i_21_loc"   --->   Operation 831 'load' 'i_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 832 [1/1] (0.00ns)   --->   "%j_19_loc_load = load i32 %j_19_loc"   --->   Operation 832 'load' 'j_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 833 [1/1] (0.00ns)   --->   "%icmp10_loc_load = load i1 %icmp10_loc"   --->   Operation 833 'load' 'icmp10_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 834 [1/1] (0.00ns)   --->   "%icmp13_loc_load = load i1 %icmp13_loc"   --->   Operation 834 'load' 'icmp13_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 835 [1/1] (0.38ns)   --->   "%br_ln157 = br i1 %icmp10_loc_load, void %VITIS_LOOP_161_5.1, void %while.body45.1_ifconv.preheader" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 835 'br' 'br_ln157' <Predicate = true> <Delay = 0.38>
ST_33 : Operation 836 [2/2] (0.38ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_410, i32 %temp_273_loc_load, i32 %temp_272_loc_load, i32 %temp_271_loc_load, i32 %temp_270_loc_load, i32 %temp_269_loc_load, i32 %temp_268_loc_load, i32 %temp_267_loc_load, i32 %temp_266_loc_load, i32 %k_33_loc_load, i32 %i_21_loc_load, i32 %mux_case_0413299_load, i32 %mux_case_1414303_load, i32 %mux_case_2415307_load, i32 %mux_case_3416311_load, i32 %mux_case_4417315_load, i32 %mux_case_5418319_load, i32 %mux_case_6419323_load, i32 %mux_case_7420327_load, i32 %k_35_loc, i32 %temp_285_loc, i32 %temp_286_loc, i32 %temp_287_loc, i32 %temp_288_loc, i32 %temp_289_loc, i32 %temp_290_loc, i32 %temp_315_loc, i32 %temp_332_loc"   --->   Operation 836 'call' 'call_ln0' <Predicate = (icmp10_loc_load)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 29> <Delay = 1.75>
ST_34 : Operation 837 [1/2] (1.75ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_410, i32 %temp_273_loc_load, i32 %temp_272_loc_load, i32 %temp_271_loc_load, i32 %temp_270_loc_load, i32 %temp_269_loc_load, i32 %temp_268_loc_load, i32 %temp_267_loc_load, i32 %temp_266_loc_load, i32 %k_33_loc_load, i32 %i_21_loc_load, i32 %mux_case_0413299_load, i32 %mux_case_1414303_load, i32 %mux_case_2415307_load, i32 %mux_case_3416311_load, i32 %mux_case_4417315_load, i32 %mux_case_5418319_load, i32 %mux_case_6419323_load, i32 %mux_case_7420327_load, i32 %k_35_loc, i32 %temp_285_loc, i32 %temp_286_loc, i32 %temp_287_loc, i32 %temp_288_loc, i32 %temp_289_loc, i32 %temp_290_loc, i32 %temp_315_loc, i32 %temp_332_loc"   --->   Operation 837 'call' 'call_ln0' <Predicate = true> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 30> <Delay = 0.77>
ST_35 : Operation 838 [1/1] (0.00ns)   --->   "%k_35_loc_load = load i32 %k_35_loc"   --->   Operation 838 'load' 'k_35_loc_load' <Predicate = (icmp10_loc_load)> <Delay = 0.00>
ST_35 : Operation 839 [1/1] (0.00ns)   --->   "%temp_285_loc_load = load i32 %temp_285_loc"   --->   Operation 839 'load' 'temp_285_loc_load' <Predicate = (icmp10_loc_load)> <Delay = 0.00>
ST_35 : Operation 840 [1/1] (0.00ns)   --->   "%temp_286_loc_load = load i32 %temp_286_loc"   --->   Operation 840 'load' 'temp_286_loc_load' <Predicate = (icmp10_loc_load)> <Delay = 0.00>
ST_35 : Operation 841 [1/1] (0.00ns)   --->   "%temp_287_loc_load = load i32 %temp_287_loc"   --->   Operation 841 'load' 'temp_287_loc_load' <Predicate = (icmp10_loc_load)> <Delay = 0.00>
ST_35 : Operation 842 [1/1] (0.00ns)   --->   "%temp_288_loc_load = load i32 %temp_288_loc"   --->   Operation 842 'load' 'temp_288_loc_load' <Predicate = (icmp10_loc_load)> <Delay = 0.00>
ST_35 : Operation 843 [1/1] (0.00ns)   --->   "%temp_289_loc_load = load i32 %temp_289_loc"   --->   Operation 843 'load' 'temp_289_loc_load' <Predicate = (icmp10_loc_load)> <Delay = 0.00>
ST_35 : Operation 844 [1/1] (0.00ns)   --->   "%temp_290_loc_load = load i32 %temp_290_loc"   --->   Operation 844 'load' 'temp_290_loc_load' <Predicate = (icmp10_loc_load)> <Delay = 0.00>
ST_35 : Operation 845 [1/1] (0.00ns)   --->   "%temp_315_loc_load = load i32 %temp_315_loc"   --->   Operation 845 'load' 'temp_315_loc_load' <Predicate = (icmp10_loc_load)> <Delay = 0.00>
ST_35 : Operation 846 [1/1] (0.00ns)   --->   "%temp_332_loc_load = load i32 %temp_332_loc"   --->   Operation 846 'load' 'temp_332_loc_load' <Predicate = (icmp10_loc_load)> <Delay = 0.00>
ST_35 : Operation 847 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_161_5.1"   --->   Operation 847 'br' 'br_ln0' <Predicate = (icmp10_loc_load)> <Delay = 0.38>
ST_35 : Operation 848 [1/1] (0.00ns)   --->   "%temp_198 = phi i32 %temp_285_loc_load, void %while.body45.1_ifconv.preheader, i32 %temp_273_loc_load, void %while.body.1.preheader"   --->   Operation 848 'phi' 'temp_198' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 849 [1/1] (0.00ns)   --->   "%temp_197 = phi i32 %temp_286_loc_load, void %while.body45.1_ifconv.preheader, i32 %temp_272_loc_load, void %while.body.1.preheader"   --->   Operation 849 'phi' 'temp_197' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 850 [1/1] (0.00ns)   --->   "%temp_196 = phi i32 %temp_287_loc_load, void %while.body45.1_ifconv.preheader, i32 %temp_271_loc_load, void %while.body.1.preheader"   --->   Operation 850 'phi' 'temp_196' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 851 [1/1] (0.00ns)   --->   "%temp_195 = phi i32 %temp_288_loc_load, void %while.body45.1_ifconv.preheader, i32 %temp_270_loc_load, void %while.body.1.preheader"   --->   Operation 851 'phi' 'temp_195' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 852 [1/1] (0.00ns)   --->   "%temp_194 = phi i32 %temp_289_loc_load, void %while.body45.1_ifconv.preheader, i32 %temp_269_loc_load, void %while.body.1.preheader"   --->   Operation 852 'phi' 'temp_194' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 853 [1/1] (0.00ns)   --->   "%temp_193 = phi i32 %temp_290_loc_load, void %while.body45.1_ifconv.preheader, i32 %temp_268_loc_load, void %while.body.1.preheader"   --->   Operation 853 'phi' 'temp_193' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 854 [1/1] (0.00ns)   --->   "%temp_192 = phi i32 %temp_315_loc_load, void %while.body45.1_ifconv.preheader, i32 %temp_267_loc_load, void %while.body.1.preheader"   --->   Operation 854 'phi' 'temp_192' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 855 [1/1] (0.00ns)   --->   "%temp_191 = phi i32 %temp_332_loc_load, void %while.body45.1_ifconv.preheader, i32 %temp_266_loc_load, void %while.body.1.preheader"   --->   Operation 855 'phi' 'temp_191' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 856 [1/1] (0.00ns)   --->   "%k_34 = phi i32 %k_35_loc_load, void %while.body45.1_ifconv.preheader, i32 %k_33_loc_load, void %while.body.1.preheader"   --->   Operation 856 'phi' 'k_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 857 [1/1] (0.38ns)   --->   "%br_ln161 = br i1 %icmp13_loc_load, void %VITIS_LOOP_167_6.1, void %while.body55.lr.ph.1" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 857 'br' 'br_ln161' <Predicate = true> <Delay = 0.38>
ST_35 : Operation 858 [1/1] (0.00ns)   --->   "%trunc_ln161_3 = trunc i32 %j_19_loc_load" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 858 'trunc' 'trunc_ln161_3' <Predicate = (icmp13_loc_load)> <Delay = 0.00>
ST_35 : Operation 859 [2/2] (0.38ns)   --->   "%call_ln161 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_511, i32 %temp_198, i32 %temp_197, i32 %temp_196, i32 %temp_195, i32 %temp_194, i32 %temp_193, i32 %temp_192, i32 %temp_191, i2 %trunc_ln161_3, i32 %k_34, i32 %mux_case_0413299_load, i32 %mux_case_1414303_load, i32 %mux_case_2415307_load, i32 %mux_case_3416311_load, i32 %temp_306_loc, i32 %temp_305_loc, i32 %temp_304_loc, i32 %temp_303_loc, i32 %temp_302_loc, i32 %temp_301_loc, i32 %temp_300_loc, i32 %temp_299_loc" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 859 'call' 'call_ln161' <Predicate = (icmp13_loc_load)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 31> <Delay = 0.00>
ST_36 : Operation 860 [1/2] (0.00ns)   --->   "%call_ln161 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_511, i32 %temp_198, i32 %temp_197, i32 %temp_196, i32 %temp_195, i32 %temp_194, i32 %temp_193, i32 %temp_192, i32 %temp_191, i2 %trunc_ln161_3, i32 %k_34, i32 %mux_case_0413299_load, i32 %mux_case_1414303_load, i32 %mux_case_2415307_load, i32 %mux_case_3416311_load, i32 %temp_306_loc, i32 %temp_305_loc, i32 %temp_304_loc, i32 %temp_303_loc, i32 %temp_302_loc, i32 %temp_301_loc, i32 %temp_300_loc, i32 %temp_299_loc" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 860 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 32> <Delay = 1.11>
ST_37 : Operation 861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln161_3 = sub i32 4, i32 %j_19_loc_load" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 861 'sub' 'sub_ln161_3' <Predicate = (icmp13_loc_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 862 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%k_35 = add i32 %sub_ln161_3, i32 %k_34" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 862 'add' 'k_35' <Predicate = (icmp13_loc_load)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 863 [1/1] (0.00ns)   --->   "%temp_306_loc_load = load i32 %temp_306_loc"   --->   Operation 863 'load' 'temp_306_loc_load' <Predicate = (icmp13_loc_load)> <Delay = 0.00>
ST_37 : Operation 864 [1/1] (0.00ns)   --->   "%temp_305_loc_load = load i32 %temp_305_loc"   --->   Operation 864 'load' 'temp_305_loc_load' <Predicate = (icmp13_loc_load)> <Delay = 0.00>
ST_37 : Operation 865 [1/1] (0.00ns)   --->   "%temp_304_loc_load = load i32 %temp_304_loc"   --->   Operation 865 'load' 'temp_304_loc_load' <Predicate = (icmp13_loc_load)> <Delay = 0.00>
ST_37 : Operation 866 [1/1] (0.00ns)   --->   "%temp_303_loc_load = load i32 %temp_303_loc"   --->   Operation 866 'load' 'temp_303_loc_load' <Predicate = (icmp13_loc_load)> <Delay = 0.00>
ST_37 : Operation 867 [1/1] (0.00ns)   --->   "%temp_302_loc_load = load i32 %temp_302_loc"   --->   Operation 867 'load' 'temp_302_loc_load' <Predicate = (icmp13_loc_load)> <Delay = 0.00>
ST_37 : Operation 868 [1/1] (0.00ns)   --->   "%temp_301_loc_load = load i32 %temp_301_loc"   --->   Operation 868 'load' 'temp_301_loc_load' <Predicate = (icmp13_loc_load)> <Delay = 0.00>
ST_37 : Operation 869 [1/1] (0.00ns)   --->   "%temp_300_loc_load = load i32 %temp_300_loc"   --->   Operation 869 'load' 'temp_300_loc_load' <Predicate = (icmp13_loc_load)> <Delay = 0.00>
ST_37 : Operation 870 [1/1] (0.00ns)   --->   "%temp_299_loc_load = load i32 %temp_299_loc"   --->   Operation 870 'load' 'temp_299_loc_load' <Predicate = (icmp13_loc_load)> <Delay = 0.00>
ST_37 : Operation 871 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_167_6.1"   --->   Operation 871 'br' 'br_ln0' <Predicate = (icmp13_loc_load)> <Delay = 0.38>
ST_37 : Operation 872 [1/1] (0.00ns)   --->   "%temp_206 = phi i32 %temp_306_loc_load, void %while.body55.lr.ph.1, i32 %temp_198, void %VITIS_LOOP_161_5.1"   --->   Operation 872 'phi' 'temp_206' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 873 [1/1] (0.00ns)   --->   "%temp_205 = phi i32 %temp_305_loc_load, void %while.body55.lr.ph.1, i32 %temp_197, void %VITIS_LOOP_161_5.1"   --->   Operation 873 'phi' 'temp_205' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 874 [1/1] (0.00ns)   --->   "%temp_204 = phi i32 %temp_304_loc_load, void %while.body55.lr.ph.1, i32 %temp_196, void %VITIS_LOOP_161_5.1"   --->   Operation 874 'phi' 'temp_204' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 875 [1/1] (0.00ns)   --->   "%temp_203 = phi i32 %temp_303_loc_load, void %while.body55.lr.ph.1, i32 %temp_195, void %VITIS_LOOP_161_5.1"   --->   Operation 875 'phi' 'temp_203' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 876 [1/1] (0.00ns)   --->   "%temp_202 = phi i32 %temp_302_loc_load, void %while.body55.lr.ph.1, i32 %temp_194, void %VITIS_LOOP_161_5.1"   --->   Operation 876 'phi' 'temp_202' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 877 [1/1] (0.00ns)   --->   "%temp_201 = phi i32 %temp_301_loc_load, void %while.body55.lr.ph.1, i32 %temp_193, void %VITIS_LOOP_161_5.1"   --->   Operation 877 'phi' 'temp_201' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 878 [1/1] (0.00ns)   --->   "%temp_200 = phi i32 %temp_300_loc_load, void %while.body55.lr.ph.1, i32 %temp_192, void %VITIS_LOOP_161_5.1"   --->   Operation 878 'phi' 'temp_200' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 879 [1/1] (0.00ns)   --->   "%temp_199 = phi i32 %temp_299_loc_load, void %while.body55.lr.ph.1, i32 %temp_191, void %VITIS_LOOP_161_5.1"   --->   Operation 879 'phi' 'temp_199' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 880 [1/1] (0.00ns)   --->   "%k_3_lcssa_1 = phi i32 %k_35, void %while.body55.lr.ph.1, i32 %k_34, void %VITIS_LOOP_161_5.1"   --->   Operation 880 'phi' 'k_3_lcssa_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 881 [1/1] (0.00ns)   --->   "%i_24 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 881 'alloca' 'i_24' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 882 [1/1] (0.00ns)   --->   "%mux_case_0525395 = alloca i32 1"   --->   Operation 882 'alloca' 'mux_case_0525395' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 883 [1/1] (0.00ns)   --->   "%mux_case_1526399 = alloca i32 1"   --->   Operation 883 'alloca' 'mux_case_1526399' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 884 [1/1] (0.00ns)   --->   "%mux_case_2527403 = alloca i32 1"   --->   Operation 884 'alloca' 'mux_case_2527403' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 885 [1/1] (0.00ns)   --->   "%mux_case_3528407 = alloca i32 1"   --->   Operation 885 'alloca' 'mux_case_3528407' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 886 [1/1] (0.00ns)   --->   "%mux_case_4529411 = alloca i32 1"   --->   Operation 886 'alloca' 'mux_case_4529411' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 887 [1/1] (0.00ns)   --->   "%mux_case_5530415 = alloca i32 1"   --->   Operation 887 'alloca' 'mux_case_5530415' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 888 [1/1] (0.00ns)   --->   "%mux_case_6531419 = alloca i32 1"   --->   Operation 888 'alloca' 'mux_case_6531419' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 889 [1/1] (0.00ns)   --->   "%mux_case_7532423 = alloca i32 1"   --->   Operation 889 'alloca' 'mux_case_7532423' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 890 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_7420327_load, i32 %mux_case_7532423"   --->   Operation 890 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_37 : Operation 891 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_6419323_load, i32 %mux_case_6531419"   --->   Operation 891 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_37 : Operation 892 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_5418319_load, i32 %mux_case_5530415"   --->   Operation 892 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_37 : Operation 893 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_4417315_load, i32 %mux_case_4529411"   --->   Operation 893 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_37 : Operation 894 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_3416311_load, i32 %mux_case_3528407"   --->   Operation 894 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_37 : Operation 895 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_2415307_load, i32 %mux_case_2527403"   --->   Operation 895 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_37 : Operation 896 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_1414303_load, i32 %mux_case_1526399"   --->   Operation 896 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_37 : Operation 897 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_0413299_load, i32 %mux_case_0525395"   --->   Operation 897 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_37 : Operation 898 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 0, i32 %i_24" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 898 'store' 'store_ln167' <Predicate = true> <Delay = 0.38>
ST_37 : Operation 899 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 899 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 38 <SV = 33> <Delay = 1.29>
ST_38 : Operation 900 [1/1] (0.00ns)   --->   "%i_31 = load i32 %i_24" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 900 'load' 'i_31' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 901 [1/1] (0.00ns)   --->   "%mux_case_0525395_load = load i32 %mux_case_0525395"   --->   Operation 901 'load' 'mux_case_0525395_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 902 [1/1] (0.00ns)   --->   "%mux_case_1526399_load = load i32 %mux_case_1526399"   --->   Operation 902 'load' 'mux_case_1526399_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 903 [1/1] (0.00ns)   --->   "%mux_case_2527403_load = load i32 %mux_case_2527403"   --->   Operation 903 'load' 'mux_case_2527403_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 904 [1/1] (0.00ns)   --->   "%mux_case_3528407_load = load i32 %mux_case_3528407"   --->   Operation 904 'load' 'mux_case_3528407_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 905 [1/1] (0.00ns)   --->   "%mux_case_4529411_load = load i32 %mux_case_4529411"   --->   Operation 905 'load' 'mux_case_4529411_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 906 [1/1] (0.00ns)   --->   "%mux_case_5530415_load = load i32 %mux_case_5530415"   --->   Operation 906 'load' 'mux_case_5530415_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 907 [1/1] (0.00ns)   --->   "%mux_case_6531419_load = load i32 %mux_case_6531419"   --->   Operation 907 'load' 'mux_case_6531419_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 908 [1/1] (0.00ns)   --->   "%mux_case_7532423_load = load i32 %mux_case_7532423"   --->   Operation 908 'load' 'mux_case_7532423_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 909 [1/1] (0.88ns)   --->   "%icmp_ln167_4 = icmp_eq  i32 %i_31, i32 %k_3_lcssa_1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 909 'icmp' 'icmp_ln167_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 910 [1/1] (0.88ns)   --->   "%add_ln167_4 = add i32 %i_31, i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 910 'add' 'add_ln167_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 911 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167_4, void %for.inc.1.split, void %while.body.1.1.preheader" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 911 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 912 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 912 'specloopname' 'specloopname_ln167' <Predicate = (!icmp_ln167_4)> <Delay = 0.00>
ST_38 : Operation 913 [1/1] (0.00ns)   --->   "%trunc_ln167_4 = trunc i32 %i_31" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 913 'trunc' 'trunc_ln167_4' <Predicate = (!icmp_ln167_4)> <Delay = 0.00>
ST_38 : Operation 914 [1/1] (0.58ns)   --->   "%tmp_589 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %temp_199, i3 1, i32 %temp_200, i3 2, i32 %temp_201, i3 3, i32 %temp_202, i3 4, i32 %temp_203, i3 5, i32 %temp_204, i3 6, i32 %temp_205, i3 7, i32 %temp_206, i32 0, i3 %trunc_ln167_4" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 914 'sparsemux' 'tmp_589' <Predicate = (!icmp_ln167_4)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 915 [1/1] (0.67ns)   --->   "%switch_ln169 = switch i3 %trunc_ln167_4, void %arrayidx72.170.case.7, i3 0, void %arrayidx72.170.case.0, i3 1, void %arrayidx72.170.case.1, i3 2, void %arrayidx72.170.case.2, i3 3, void %arrayidx72.170.case.3, i3 4, void %arrayidx72.170.case.4, i3 5, void %arrayidx72.170.case.5, i3 6, void %arrayidx72.170.case.6" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 915 'switch' 'switch_ln169' <Predicate = (!icmp_ln167_4)> <Delay = 0.67>
ST_38 : Operation 916 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_6, i32 %tmp_589" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 916 'write' 'write_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 6)> <Delay = 0.00>
ST_38 : Operation 917 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_589, i32 %mux_case_6531419" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 917 'store' 'store_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 6)> <Delay = 0.38>
ST_38 : Operation 918 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.170.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 918 'br' 'br_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 6)> <Delay = 0.00>
ST_38 : Operation 919 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_5, i32 %tmp_589" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 919 'write' 'write_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 5)> <Delay = 0.00>
ST_38 : Operation 920 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_589, i32 %mux_case_5530415" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 920 'store' 'store_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 5)> <Delay = 0.38>
ST_38 : Operation 921 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.170.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 921 'br' 'br_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 5)> <Delay = 0.00>
ST_38 : Operation 922 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_4, i32 %tmp_589" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 922 'write' 'write_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 4)> <Delay = 0.00>
ST_38 : Operation 923 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_589, i32 %mux_case_4529411" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 923 'store' 'store_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 4)> <Delay = 0.38>
ST_38 : Operation 924 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.170.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 924 'br' 'br_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 4)> <Delay = 0.00>
ST_38 : Operation 925 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_3, i32 %tmp_589" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 925 'write' 'write_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 3)> <Delay = 0.00>
ST_38 : Operation 926 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_589, i32 %mux_case_3528407" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 926 'store' 'store_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 3)> <Delay = 0.38>
ST_38 : Operation 927 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.170.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 927 'br' 'br_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 3)> <Delay = 0.00>
ST_38 : Operation 928 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_2, i32 %tmp_589" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 928 'write' 'write_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 2)> <Delay = 0.00>
ST_38 : Operation 929 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_589, i32 %mux_case_2527403" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 929 'store' 'store_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 2)> <Delay = 0.38>
ST_38 : Operation 930 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.170.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 930 'br' 'br_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 2)> <Delay = 0.00>
ST_38 : Operation 931 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_1, i32 %tmp_589" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 931 'write' 'write_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 1)> <Delay = 0.00>
ST_38 : Operation 932 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_589, i32 %mux_case_1526399" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 932 'store' 'store_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 1)> <Delay = 0.38>
ST_38 : Operation 933 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.170.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 933 'br' 'br_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 1)> <Delay = 0.00>
ST_38 : Operation 934 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_0, i32 %tmp_589" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 934 'write' 'write_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 0)> <Delay = 0.00>
ST_38 : Operation 935 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_589, i32 %mux_case_0525395" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 935 'store' 'store_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 0)> <Delay = 0.38>
ST_38 : Operation 936 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.170.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 936 'br' 'br_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 0)> <Delay = 0.00>
ST_38 : Operation 937 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_7, i32 %tmp_589" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 937 'write' 'write_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 7)> <Delay = 0.00>
ST_38 : Operation 938 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_589, i32 %mux_case_7532423" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 938 'store' 'store_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 7)> <Delay = 0.38>
ST_38 : Operation 939 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.170.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 939 'br' 'br_ln169' <Predicate = (!icmp_ln167_4 & trunc_ln167_4 == 7)> <Delay = 0.00>
ST_38 : Operation 940 [2/2] (0.41ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_312, i32 %temp_206, i32 %temp_205, i32 %temp_204, i32 %temp_203, i32 %temp_202, i32 %temp_201, i32 %temp_200, i32 %temp_199, i32 %mux_case_0525395_load, i32 %mux_case_1526399_load, i32 %mux_case_2527403_load, i32 %mux_case_3528407_load, i32 %mux_case_4529411_load, i32 %mux_case_5530415_load, i32 %mux_case_6531419_load, i32 %mux_case_7532423_load, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %indvars_iv16_loc, i32 %k_41_loc, i32 %temp_341_loc, i32 %temp_340_loc, i32 %temp_339_loc, i32 %temp_338_loc, i32 %temp_337_loc, i32 %temp_336_loc, i32 %temp_335_loc, i32 %temp_334_loc, i32 %i_27_loc, i32 %j_23_loc, i1 %icmp_ln149_10_loc, i1 %icmp28_loc"   --->   Operation 940 'call' 'call_ln0' <Predicate = (icmp_ln167_4)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 34> <Delay = 0.38>
ST_39 : Operation 941 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 %add_ln167_4, i32 %i_24" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 941 'store' 'store_ln167' <Predicate = true> <Delay = 0.38>
ST_39 : Operation 942 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 942 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 40 <SV = 34> <Delay = 4.21>
ST_40 : Operation 943 [1/2] (4.21ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_312, i32 %temp_206, i32 %temp_205, i32 %temp_204, i32 %temp_203, i32 %temp_202, i32 %temp_201, i32 %temp_200, i32 %temp_199, i32 %mux_case_0525395_load, i32 %mux_case_1526399_load, i32 %mux_case_2527403_load, i32 %mux_case_3528407_load, i32 %mux_case_4529411_load, i32 %mux_case_5530415_load, i32 %mux_case_6531419_load, i32 %mux_case_7532423_load, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %indvars_iv16_loc, i32 %k_41_loc, i32 %temp_341_loc, i32 %temp_340_loc, i32 %temp_339_loc, i32 %temp_338_loc, i32 %temp_337_loc, i32 %temp_336_loc, i32 %temp_335_loc, i32 %temp_334_loc, i32 %i_27_loc, i32 %j_23_loc, i1 %icmp_ln149_10_loc, i1 %icmp28_loc"   --->   Operation 943 'call' 'call_ln0' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 35> <Delay = 0.73>
ST_41 : Operation 944 [1/1] (0.00ns)   --->   "%indvars_iv16_loc_load = load i32 %indvars_iv16_loc"   --->   Operation 944 'load' 'indvars_iv16_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 945 [1/1] (0.00ns)   --->   "%k_41_loc_load = load i32 %k_41_loc"   --->   Operation 945 'load' 'k_41_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 946 [1/1] (0.00ns)   --->   "%temp_341_loc_load = load i32 %temp_341_loc"   --->   Operation 946 'load' 'temp_341_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 947 [1/1] (0.00ns)   --->   "%temp_340_loc_load = load i32 %temp_340_loc"   --->   Operation 947 'load' 'temp_340_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 948 [1/1] (0.00ns)   --->   "%temp_339_loc_load = load i32 %temp_339_loc"   --->   Operation 948 'load' 'temp_339_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 949 [1/1] (0.00ns)   --->   "%temp_338_loc_load = load i32 %temp_338_loc"   --->   Operation 949 'load' 'temp_338_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 950 [1/1] (0.00ns)   --->   "%temp_337_loc_load = load i32 %temp_337_loc"   --->   Operation 950 'load' 'temp_337_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 951 [1/1] (0.00ns)   --->   "%temp_336_loc_load = load i32 %temp_336_loc"   --->   Operation 951 'load' 'temp_336_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 952 [1/1] (0.00ns)   --->   "%temp_335_loc_load = load i32 %temp_335_loc"   --->   Operation 952 'load' 'temp_335_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 953 [1/1] (0.00ns)   --->   "%temp_334_loc_load = load i32 %temp_334_loc"   --->   Operation 953 'load' 'temp_334_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 954 [1/1] (0.00ns)   --->   "%i_27_loc_load = load i32 %i_27_loc"   --->   Operation 954 'load' 'i_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 955 [1/1] (0.00ns)   --->   "%j_23_loc_load = load i32 %j_23_loc"   --->   Operation 955 'load' 'j_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 956 [1/1] (0.00ns)   --->   "%icmp_ln149_10_loc_load = load i1 %icmp_ln149_10_loc"   --->   Operation 956 'load' 'icmp_ln149_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 957 [1/1] (0.00ns)   --->   "%icmp28_loc_load = load i1 %icmp28_loc"   --->   Operation 957 'load' 'icmp28_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 958 [1/1] (0.38ns)   --->   "%br_ln157 = br i1 %icmp_ln149_10_loc_load, void %VITIS_LOOP_161_5.1.1, void %while.body45.lr.ph.1.1" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 958 'br' 'br_ln157' <Predicate = true> <Delay = 0.38>
ST_41 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln157_2 = trunc i32 %i_27_loc_load" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 959 'trunc' 'trunc_ln157_2' <Predicate = (icmp_ln149_10_loc_load)> <Delay = 0.00>
ST_41 : Operation 960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln149_3 = sub i32 6, i32 %i_27_loc_load" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 960 'sub' 'sub_ln149_3' <Predicate = (icmp_ln149_10_loc_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 961 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%k_36 = add i32 %sub_ln149_3, i32 %indvars_iv16_loc_load" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 961 'add' 'k_36' <Predicate = (icmp_ln149_10_loc_load)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 962 [2/2] (0.38ns)   --->   "%call_ln157 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_413, i32 %temp_341_loc_load, i32 %temp_340_loc_load, i32 %temp_339_loc_load, i32 %temp_338_loc_load, i32 %temp_337_loc_load, i32 %temp_336_loc_load, i32 %temp_335_loc_load, i32 %temp_334_loc_load, i3 %trunc_ln157_2, i32 %k_41_loc_load, i32 %mux_case_0525395_load, i32 %mux_case_1526399_load, i32 %mux_case_2527403_load, i32 %mux_case_3528407_load, i32 %mux_case_4529411_load, i32 %mux_case_5530415_load, i32 %temp_349_loc, i32 %temp_348_loc, i32 %temp_347_loc, i32 %temp_346_loc, i32 %temp_345_loc, i32 %temp_344_loc, i32 %temp_343_loc, i32 %temp_342_loc" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 962 'call' 'call_ln157' <Predicate = (icmp_ln149_10_loc_load)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 36> <Delay = 0.57>
ST_42 : Operation 963 [1/2] (0.57ns)   --->   "%call_ln157 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_413, i32 %temp_341_loc_load, i32 %temp_340_loc_load, i32 %temp_339_loc_load, i32 %temp_338_loc_load, i32 %temp_337_loc_load, i32 %temp_336_loc_load, i32 %temp_335_loc_load, i32 %temp_334_loc_load, i3 %trunc_ln157_2, i32 %k_41_loc_load, i32 %mux_case_0525395_load, i32 %mux_case_1526399_load, i32 %mux_case_2527403_load, i32 %mux_case_3528407_load, i32 %mux_case_4529411_load, i32 %mux_case_5530415_load, i32 %temp_349_loc, i32 %temp_348_loc, i32 %temp_347_loc, i32 %temp_346_loc, i32 %temp_345_loc, i32 %temp_344_loc, i32 %temp_343_loc, i32 %temp_342_loc" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 963 'call' 'call_ln157' <Predicate = true> <Delay = 0.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 37> <Delay = 1.11>
ST_43 : Operation 964 [1/1] (0.00ns)   --->   "%temp_349_loc_load = load i32 %temp_349_loc"   --->   Operation 964 'load' 'temp_349_loc_load' <Predicate = (icmp_ln149_10_loc_load)> <Delay = 0.00>
ST_43 : Operation 965 [1/1] (0.00ns)   --->   "%temp_348_loc_load = load i32 %temp_348_loc"   --->   Operation 965 'load' 'temp_348_loc_load' <Predicate = (icmp_ln149_10_loc_load)> <Delay = 0.00>
ST_43 : Operation 966 [1/1] (0.00ns)   --->   "%temp_347_loc_load = load i32 %temp_347_loc"   --->   Operation 966 'load' 'temp_347_loc_load' <Predicate = (icmp_ln149_10_loc_load)> <Delay = 0.00>
ST_43 : Operation 967 [1/1] (0.00ns)   --->   "%temp_346_loc_load = load i32 %temp_346_loc"   --->   Operation 967 'load' 'temp_346_loc_load' <Predicate = (icmp_ln149_10_loc_load)> <Delay = 0.00>
ST_43 : Operation 968 [1/1] (0.00ns)   --->   "%temp_345_loc_load = load i32 %temp_345_loc"   --->   Operation 968 'load' 'temp_345_loc_load' <Predicate = (icmp_ln149_10_loc_load)> <Delay = 0.00>
ST_43 : Operation 969 [1/1] (0.00ns)   --->   "%temp_344_loc_load = load i32 %temp_344_loc"   --->   Operation 969 'load' 'temp_344_loc_load' <Predicate = (icmp_ln149_10_loc_load)> <Delay = 0.00>
ST_43 : Operation 970 [1/1] (0.00ns)   --->   "%temp_343_loc_load = load i32 %temp_343_loc"   --->   Operation 970 'load' 'temp_343_loc_load' <Predicate = (icmp_ln149_10_loc_load)> <Delay = 0.00>
ST_43 : Operation 971 [1/1] (0.00ns)   --->   "%temp_342_loc_load = load i32 %temp_342_loc"   --->   Operation 971 'load' 'temp_342_loc_load' <Predicate = (icmp_ln149_10_loc_load)> <Delay = 0.00>
ST_43 : Operation 972 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_161_5.1.1"   --->   Operation 972 'br' 'br_ln0' <Predicate = (icmp_ln149_10_loc_load)> <Delay = 0.38>
ST_43 : Operation 973 [1/1] (0.00ns)   --->   "%temp_214 = phi i32 %temp_349_loc_load, void %while.body45.lr.ph.1.1, i32 %temp_341_loc_load, void %while.body.1.1.preheader"   --->   Operation 973 'phi' 'temp_214' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 974 [1/1] (0.00ns)   --->   "%temp_213 = phi i32 %temp_348_loc_load, void %while.body45.lr.ph.1.1, i32 %temp_340_loc_load, void %while.body.1.1.preheader"   --->   Operation 974 'phi' 'temp_213' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 975 [1/1] (0.00ns)   --->   "%temp_212 = phi i32 %temp_347_loc_load, void %while.body45.lr.ph.1.1, i32 %temp_339_loc_load, void %while.body.1.1.preheader"   --->   Operation 975 'phi' 'temp_212' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 976 [1/1] (0.00ns)   --->   "%temp_211 = phi i32 %temp_346_loc_load, void %while.body45.lr.ph.1.1, i32 %temp_338_loc_load, void %while.body.1.1.preheader"   --->   Operation 976 'phi' 'temp_211' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 977 [1/1] (0.00ns)   --->   "%temp_210 = phi i32 %temp_345_loc_load, void %while.body45.lr.ph.1.1, i32 %temp_337_loc_load, void %while.body.1.1.preheader"   --->   Operation 977 'phi' 'temp_210' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 978 [1/1] (0.00ns)   --->   "%temp_209 = phi i32 %temp_344_loc_load, void %while.body45.lr.ph.1.1, i32 %temp_336_loc_load, void %while.body.1.1.preheader"   --->   Operation 978 'phi' 'temp_209' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 979 [1/1] (0.00ns)   --->   "%temp_208 = phi i32 %temp_343_loc_load, void %while.body45.lr.ph.1.1, i32 %temp_335_loc_load, void %while.body.1.1.preheader"   --->   Operation 979 'phi' 'temp_208' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 980 [1/1] (0.00ns)   --->   "%temp_207 = phi i32 %temp_342_loc_load, void %while.body45.lr.ph.1.1, i32 %temp_334_loc_load, void %while.body.1.1.preheader"   --->   Operation 980 'phi' 'temp_207' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 981 [1/1] (0.00ns)   --->   "%k_37 = phi i32 %k_36, void %while.body45.lr.ph.1.1, i32 %k_41_loc_load, void %while.body.1.1.preheader"   --->   Operation 981 'phi' 'k_37' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 982 [1/1] (0.38ns)   --->   "%br_ln161 = br i1 %icmp28_loc_load, void %VITIS_LOOP_167_6.1.1, void %while.body55.lr.ph.1.1" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 982 'br' 'br_ln161' <Predicate = true> <Delay = 0.38>
ST_43 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln161_4 = trunc i32 %j_23_loc_load" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 983 'trunc' 'trunc_ln161_4' <Predicate = (icmp28_loc_load)> <Delay = 0.00>
ST_43 : Operation 984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln161_4 = sub i32 8, i32 %j_23_loc_load" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 984 'sub' 'sub_ln161_4' <Predicate = (icmp28_loc_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 985 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%k_38 = add i32 %sub_ln161_4, i32 %k_37" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 985 'add' 'k_38' <Predicate = (icmp28_loc_load)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 986 [2/2] (0.38ns)   --->   "%call_ln161 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_514, i32 %temp_214, i32 %temp_213, i32 %temp_212, i32 %temp_211, i32 %temp_210, i32 %temp_209, i32 %temp_208, i32 %temp_207, i3 %trunc_ln161_4, i32 %k_37, i32 %mux_case_0525395_load, i32 %mux_case_1526399_load, i32 %mux_case_2527403_load, i32 %mux_case_3528407_load, i32 %mux_case_4529411_load, i32 %mux_case_5530415_load, i32 %mux_case_6531419_load, i32 %mux_case_7532423_load, i32 %temp_374_loc, i32 %temp_373_loc, i32 %temp_372_loc, i32 %temp_371_loc, i32 %temp_370_loc, i32 %temp_369_loc, i32 %temp_368_loc, i32 %temp_367_loc" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 986 'call' 'call_ln161' <Predicate = (icmp28_loc_load)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 38> <Delay = 0.00>
ST_44 : Operation 987 [1/2] (0.00ns)   --->   "%call_ln161 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_514, i32 %temp_214, i32 %temp_213, i32 %temp_212, i32 %temp_211, i32 %temp_210, i32 %temp_209, i32 %temp_208, i32 %temp_207, i3 %trunc_ln161_4, i32 %k_37, i32 %mux_case_0525395_load, i32 %mux_case_1526399_load, i32 %mux_case_2527403_load, i32 %mux_case_3528407_load, i32 %mux_case_4529411_load, i32 %mux_case_5530415_load, i32 %mux_case_6531419_load, i32 %mux_case_7532423_load, i32 %temp_374_loc, i32 %temp_373_loc, i32 %temp_372_loc, i32 %temp_371_loc, i32 %temp_370_loc, i32 %temp_369_loc, i32 %temp_368_loc, i32 %temp_367_loc" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 987 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 39> <Delay = 0.38>
ST_45 : Operation 988 [1/1] (0.00ns)   --->   "%temp_374_loc_load = load i32 %temp_374_loc"   --->   Operation 988 'load' 'temp_374_loc_load' <Predicate = (icmp28_loc_load)> <Delay = 0.00>
ST_45 : Operation 989 [1/1] (0.00ns)   --->   "%temp_373_loc_load = load i32 %temp_373_loc"   --->   Operation 989 'load' 'temp_373_loc_load' <Predicate = (icmp28_loc_load)> <Delay = 0.00>
ST_45 : Operation 990 [1/1] (0.00ns)   --->   "%temp_372_loc_load = load i32 %temp_372_loc"   --->   Operation 990 'load' 'temp_372_loc_load' <Predicate = (icmp28_loc_load)> <Delay = 0.00>
ST_45 : Operation 991 [1/1] (0.00ns)   --->   "%temp_371_loc_load = load i32 %temp_371_loc"   --->   Operation 991 'load' 'temp_371_loc_load' <Predicate = (icmp28_loc_load)> <Delay = 0.00>
ST_45 : Operation 992 [1/1] (0.00ns)   --->   "%temp_370_loc_load = load i32 %temp_370_loc"   --->   Operation 992 'load' 'temp_370_loc_load' <Predicate = (icmp28_loc_load)> <Delay = 0.00>
ST_45 : Operation 993 [1/1] (0.00ns)   --->   "%temp_369_loc_load = load i32 %temp_369_loc"   --->   Operation 993 'load' 'temp_369_loc_load' <Predicate = (icmp28_loc_load)> <Delay = 0.00>
ST_45 : Operation 994 [1/1] (0.00ns)   --->   "%temp_368_loc_load = load i32 %temp_368_loc"   --->   Operation 994 'load' 'temp_368_loc_load' <Predicate = (icmp28_loc_load)> <Delay = 0.00>
ST_45 : Operation 995 [1/1] (0.00ns)   --->   "%temp_367_loc_load = load i32 %temp_367_loc"   --->   Operation 995 'load' 'temp_367_loc_load' <Predicate = (icmp28_loc_load)> <Delay = 0.00>
ST_45 : Operation 996 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_167_6.1.1"   --->   Operation 996 'br' 'br_ln0' <Predicate = (icmp28_loc_load)> <Delay = 0.38>
ST_45 : Operation 997 [1/1] (0.00ns)   --->   "%temp_222 = phi i32 %temp_374_loc_load, void %while.body55.lr.ph.1.1, i32 %temp_214, void %VITIS_LOOP_161_5.1.1"   --->   Operation 997 'phi' 'temp_222' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 998 [1/1] (0.00ns)   --->   "%temp_221 = phi i32 %temp_373_loc_load, void %while.body55.lr.ph.1.1, i32 %temp_213, void %VITIS_LOOP_161_5.1.1"   --->   Operation 998 'phi' 'temp_221' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 999 [1/1] (0.00ns)   --->   "%temp_220 = phi i32 %temp_372_loc_load, void %while.body55.lr.ph.1.1, i32 %temp_212, void %VITIS_LOOP_161_5.1.1"   --->   Operation 999 'phi' 'temp_220' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1000 [1/1] (0.00ns)   --->   "%temp_219 = phi i32 %temp_371_loc_load, void %while.body55.lr.ph.1.1, i32 %temp_211, void %VITIS_LOOP_161_5.1.1"   --->   Operation 1000 'phi' 'temp_219' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1001 [1/1] (0.00ns)   --->   "%temp_218 = phi i32 %temp_370_loc_load, void %while.body55.lr.ph.1.1, i32 %temp_210, void %VITIS_LOOP_161_5.1.1"   --->   Operation 1001 'phi' 'temp_218' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1002 [1/1] (0.00ns)   --->   "%temp_217 = phi i32 %temp_369_loc_load, void %while.body55.lr.ph.1.1, i32 %temp_209, void %VITIS_LOOP_161_5.1.1"   --->   Operation 1002 'phi' 'temp_217' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1003 [1/1] (0.00ns)   --->   "%temp_216 = phi i32 %temp_368_loc_load, void %while.body55.lr.ph.1.1, i32 %temp_208, void %VITIS_LOOP_161_5.1.1"   --->   Operation 1003 'phi' 'temp_216' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1004 [1/1] (0.00ns)   --->   "%temp_215 = phi i32 %temp_367_loc_load, void %while.body55.lr.ph.1.1, i32 %temp_207, void %VITIS_LOOP_161_5.1.1"   --->   Operation 1004 'phi' 'temp_215' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1005 [1/1] (0.00ns)   --->   "%k_3_lcssa_1_1 = phi i32 %k_38, void %while.body55.lr.ph.1.1, i32 %k_37, void %VITIS_LOOP_161_5.1.1"   --->   Operation 1005 'phi' 'k_3_lcssa_1_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1006 [1/1] (0.00ns)   --->   "%i_29 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1006 'alloca' 'i_29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1007 [1/1] (0.00ns)   --->   "%mux_case_0637491 = alloca i32 1"   --->   Operation 1007 'alloca' 'mux_case_0637491' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1008 [1/1] (0.00ns)   --->   "%mux_case_1638495 = alloca i32 1"   --->   Operation 1008 'alloca' 'mux_case_1638495' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1009 [1/1] (0.00ns)   --->   "%mux_case_2639499 = alloca i32 1"   --->   Operation 1009 'alloca' 'mux_case_2639499' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1010 [1/1] (0.00ns)   --->   "%mux_case_3640503 = alloca i32 1"   --->   Operation 1010 'alloca' 'mux_case_3640503' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1011 [1/1] (0.00ns)   --->   "%mux_case_4641507 = alloca i32 1"   --->   Operation 1011 'alloca' 'mux_case_4641507' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1012 [1/1] (0.00ns)   --->   "%mux_case_5642511 = alloca i32 1"   --->   Operation 1012 'alloca' 'mux_case_5642511' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1013 [1/1] (0.00ns)   --->   "%mux_case_6643515 = alloca i32 1"   --->   Operation 1013 'alloca' 'mux_case_6643515' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1014 [1/1] (0.00ns)   --->   "%mux_case_7644519 = alloca i32 1"   --->   Operation 1014 'alloca' 'mux_case_7644519' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1015 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_7532423_load, i32 %mux_case_7644519"   --->   Operation 1015 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_45 : Operation 1016 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_6531419_load, i32 %mux_case_6643515"   --->   Operation 1016 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_45 : Operation 1017 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_5530415_load, i32 %mux_case_5642511"   --->   Operation 1017 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_45 : Operation 1018 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_4529411_load, i32 %mux_case_4641507"   --->   Operation 1018 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_45 : Operation 1019 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_3528407_load, i32 %mux_case_3640503"   --->   Operation 1019 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_45 : Operation 1020 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_2527403_load, i32 %mux_case_2639499"   --->   Operation 1020 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_45 : Operation 1021 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_1526399_load, i32 %mux_case_1638495"   --->   Operation 1021 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_45 : Operation 1022 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %mux_case_0525395_load, i32 %mux_case_0637491"   --->   Operation 1022 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_45 : Operation 1023 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 0, i32 %i_29" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1023 'store' 'store_ln167' <Predicate = true> <Delay = 0.38>
ST_45 : Operation 1024 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.1.1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1024 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 46 <SV = 40> <Delay = 1.29>
ST_46 : Operation 1025 [1/1] (0.00ns)   --->   "%i_32 = load i32 %i_29" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1025 'load' 'i_32' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1026 [1/1] (0.88ns)   --->   "%icmp_ln167_5 = icmp_eq  i32 %i_32, i32 %k_3_lcssa_1_1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1026 'icmp' 'icmp_ln167_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1027 [1/1] (0.88ns)   --->   "%add_ln167_5 = add i32 %i_32, i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1027 'add' 'add_ln167_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1028 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167_5, void %for.inc.1.1.split, void %while.body.2.preheader" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1028 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1029 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1029 'specloopname' 'specloopname_ln167' <Predicate = (!icmp_ln167_5)> <Delay = 0.00>
ST_46 : Operation 1030 [1/1] (0.00ns)   --->   "%trunc_ln167_5 = trunc i32 %i_32" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1030 'trunc' 'trunc_ln167_5' <Predicate = (!icmp_ln167_5)> <Delay = 0.00>
ST_46 : Operation 1031 [1/1] (0.58ns)   --->   "%tmp_592 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %temp_215, i3 1, i32 %temp_216, i3 2, i32 %temp_217, i3 3, i32 %temp_218, i3 4, i32 %temp_219, i3 5, i32 %temp_220, i3 6, i32 %temp_221, i3 7, i32 %temp_222, i32 0, i3 %trunc_ln167_5" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1031 'sparsemux' 'tmp_592' <Predicate = (!icmp_ln167_5)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1032 [1/1] (0.67ns)   --->   "%switch_ln169 = switch i3 %trunc_ln167_5, void %arrayidx72.1.164.case.3, i3 4, void %arrayidx72.1.164.case.0, i3 5, void %arrayidx72.1.164.case.1, i3 6, void %arrayidx72.1.164.case.2, i3 3, void %arrayidx72.1.164.case.7, i3 0, void %arrayidx72.1.164.case.4, i3 1, void %arrayidx72.1.164.case.5, i3 2, void %arrayidx72.1.164.case.6" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1032 'switch' 'switch_ln169' <Predicate = (!icmp_ln167_5)> <Delay = 0.67>
ST_46 : Operation 1033 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_6, i32 %tmp_592" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1033 'write' 'write_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 2)> <Delay = 0.00>
ST_46 : Operation 1034 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_592, i32 %mux_case_6643515" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1034 'store' 'store_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 2)> <Delay = 0.38>
ST_46 : Operation 1035 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.1.164.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1035 'br' 'br_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 2)> <Delay = 0.00>
ST_46 : Operation 1036 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_5, i32 %tmp_592" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1036 'write' 'write_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 1)> <Delay = 0.00>
ST_46 : Operation 1037 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_592, i32 %mux_case_5642511" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1037 'store' 'store_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 1)> <Delay = 0.38>
ST_46 : Operation 1038 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.1.164.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1038 'br' 'br_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 1)> <Delay = 0.00>
ST_46 : Operation 1039 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_4, i32 %tmp_592" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1039 'write' 'write_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 0)> <Delay = 0.00>
ST_46 : Operation 1040 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_592, i32 %mux_case_4641507" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1040 'store' 'store_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 0)> <Delay = 0.38>
ST_46 : Operation 1041 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.1.164.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1041 'br' 'br_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 0)> <Delay = 0.00>
ST_46 : Operation 1042 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_7, i32 %tmp_592" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1042 'write' 'write_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 3)> <Delay = 0.00>
ST_46 : Operation 1043 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_592, i32 %mux_case_7644519" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1043 'store' 'store_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 3)> <Delay = 0.38>
ST_46 : Operation 1044 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.1.164.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1044 'br' 'br_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 3)> <Delay = 0.00>
ST_46 : Operation 1045 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_2, i32 %tmp_592" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1045 'write' 'write_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 6)> <Delay = 0.00>
ST_46 : Operation 1046 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_592, i32 %mux_case_2639499" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1046 'store' 'store_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 6)> <Delay = 0.38>
ST_46 : Operation 1047 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.1.164.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1047 'br' 'br_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 6)> <Delay = 0.00>
ST_46 : Operation 1048 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_1, i32 %tmp_592" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1048 'write' 'write_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 5)> <Delay = 0.00>
ST_46 : Operation 1049 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_592, i32 %mux_case_1638495" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1049 'store' 'store_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 5)> <Delay = 0.38>
ST_46 : Operation 1050 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.1.164.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1050 'br' 'br_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 5)> <Delay = 0.00>
ST_46 : Operation 1051 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_0, i32 %tmp_592" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1051 'write' 'write_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 4)> <Delay = 0.00>
ST_46 : Operation 1052 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_592, i32 %mux_case_0637491" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1052 'store' 'store_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 4)> <Delay = 0.38>
ST_46 : Operation 1053 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.1.164.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1053 'br' 'br_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 4)> <Delay = 0.00>
ST_46 : Operation 1054 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_3, i32 %tmp_592" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1054 'write' 'write_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 7)> <Delay = 0.00>
ST_46 : Operation 1055 [1/1] (0.38ns)   --->   "%store_ln169 = store i32 %tmp_592, i32 %mux_case_3640503" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1055 'store' 'store_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 7)> <Delay = 0.38>
ST_46 : Operation 1056 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.1.164.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1056 'br' 'br_ln169' <Predicate = (!icmp_ln167_5 & trunc_ln167_5 == 7)> <Delay = 0.00>
ST_46 : Operation 1057 [1/1] (0.00ns)   --->   "%mux_case_0637491_load_1 = load i32 %mux_case_0637491"   --->   Operation 1057 'load' 'mux_case_0637491_load_1' <Predicate = (icmp_ln167_5)> <Delay = 0.00>
ST_46 : Operation 1058 [1/1] (0.00ns)   --->   "%mux_case_1638495_load_1 = load i32 %mux_case_1638495"   --->   Operation 1058 'load' 'mux_case_1638495_load_1' <Predicate = (icmp_ln167_5)> <Delay = 0.00>
ST_46 : Operation 1059 [1/1] (0.00ns)   --->   "%mux_case_2639499_load_1 = load i32 %mux_case_2639499"   --->   Operation 1059 'load' 'mux_case_2639499_load_1' <Predicate = (icmp_ln167_5)> <Delay = 0.00>
ST_46 : Operation 1060 [1/1] (0.00ns)   --->   "%mux_case_3640503_load_1 = load i32 %mux_case_3640503"   --->   Operation 1060 'load' 'mux_case_3640503_load_1' <Predicate = (icmp_ln167_5)> <Delay = 0.00>
ST_46 : Operation 1061 [1/1] (0.00ns)   --->   "%mux_case_4641507_load_1 = load i32 %mux_case_4641507"   --->   Operation 1061 'load' 'mux_case_4641507_load_1' <Predicate = (icmp_ln167_5)> <Delay = 0.00>
ST_46 : Operation 1062 [1/1] (0.00ns)   --->   "%mux_case_5642511_load_1 = load i32 %mux_case_5642511"   --->   Operation 1062 'load' 'mux_case_5642511_load_1' <Predicate = (icmp_ln167_5)> <Delay = 0.00>
ST_46 : Operation 1063 [1/1] (0.00ns)   --->   "%mux_case_6643515_load_1 = load i32 %mux_case_6643515"   --->   Operation 1063 'load' 'mux_case_6643515_load_1' <Predicate = (icmp_ln167_5)> <Delay = 0.00>
ST_46 : Operation 1064 [1/1] (0.00ns)   --->   "%mux_case_7644519_load_1 = load i32 %mux_case_7644519"   --->   Operation 1064 'load' 'mux_case_7644519_load_1' <Predicate = (icmp_ln167_5)> <Delay = 0.00>
ST_46 : Operation 1065 [2/2] (0.41ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_315, i32 %temp_222, i32 %temp_221, i32 %temp_220, i32 %temp_219, i32 %temp_218, i32 %temp_217, i32 %temp_216, i32 %temp_215, i32 %mux_case_0637491_load_1, i32 %mux_case_1638495_load_1, i32 %mux_case_2639499_load_1, i32 %mux_case_3640503_load_1, i32 %mux_case_4641507_load_1, i32 %mux_case_5642511_load_1, i32 %mux_case_6643515_load_1, i32 %mux_case_7644519_load_1, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %indvars_iv2_loc, i32 %k_50_loc, i32 %temp_409_loc, i32 %temp_408_loc, i32 %temp_407_loc, i32 %temp_406_loc, i32 %temp_405_loc, i32 %temp_404_loc, i32 %temp_403_loc, i32 %temp_402_loc, i32 %i_32_loc, i32 %j_27_loc, i1 %icmp20_loc, i1 %icmp23_loc"   --->   Operation 1065 'call' 'call_ln0' <Predicate = (icmp_ln167_5)> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 41> <Delay = 0.38>
ST_47 : Operation 1066 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 %add_ln167_5, i32 %i_29" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1066 'store' 'store_ln167' <Predicate = true> <Delay = 0.38>
ST_47 : Operation 1067 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.1.1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1067 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 48 <SV = 41> <Delay = 4.20>
ST_48 : Operation 1068 [1/2] (4.20ns)   --->   "%call_ln0 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_315, i32 %temp_222, i32 %temp_221, i32 %temp_220, i32 %temp_219, i32 %temp_218, i32 %temp_217, i32 %temp_216, i32 %temp_215, i32 %mux_case_0637491_load_1, i32 %mux_case_1638495_load_1, i32 %mux_case_2639499_load_1, i32 %mux_case_3640503_load_1, i32 %mux_case_4641507_load_1, i32 %mux_case_5642511_load_1, i32 %mux_case_6643515_load_1, i32 %mux_case_7644519_load_1, i6 %idx1_read, i16 %arr_0_val_read, i16 %arr_1_val_read, i16 %arr_2_val_read, i16 %arr_3_val_read, i16 %arr_4_val_read, i16 %arr_5_val_read, i16 %arr_6_val_read, i16 %arr_7_val_read, i16 %arr_8_val_read, i16 %arr_9_val_read, i16 %arr_10_val_read, i16 %arr_11_val_read, i16 %arr_12_val_read, i16 %arr_13_val_read, i16 %arr_14_val_read, i16 %arr_15_val_read, i16 %arr_16_val_read, i16 %arr_17_val_read, i16 %arr_18_val_read, i16 %arr_19_val_read, i16 %arr_20_val_read, i16 %arr_21_val_read, i16 %arr_22_val_read, i16 %arr_23_val_read, i16 %arr_24_val_read, i16 %arr_25_val_read, i16 %arr_26_val_read, i16 %arr_27_val_read, i16 %arr_28_val_read, i16 %arr_29_val_read, i16 %arr_30_val_read, i16 %arr_31_val_read, i16 %arr_32_val_read, i16 %arr_33_val_read, i16 %arr_34_val_read, i16 %arr_35_val_read, i16 %arr_36_val_read, i16 %arr_37_val_read, i16 %arr_38_val_read, i16 %arr_39_val_read, i16 %arr_40_val_read, i16 %arr_41_val_read, i16 %arr_42_val_read, i16 %arr_43_val_read, i16 %arr_44_val_read, i16 %arr_45_val_read, i16 %arr_46_val_read, i16 %arr_47_val_read, i32 %indvars_iv2_loc, i32 %k_50_loc, i32 %temp_409_loc, i32 %temp_408_loc, i32 %temp_407_loc, i32 %temp_406_loc, i32 %temp_405_loc, i32 %temp_404_loc, i32 %temp_403_loc, i32 %temp_402_loc, i32 %i_32_loc, i32 %j_27_loc, i1 %icmp20_loc, i1 %icmp23_loc"   --->   Operation 1068 'call' 'call_ln0' <Predicate = true> <Delay = 4.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 42> <Delay = 0.73>
ST_49 : Operation 1069 [1/1] (0.00ns)   --->   "%indvars_iv2_loc_load = load i32 %indvars_iv2_loc"   --->   Operation 1069 'load' 'indvars_iv2_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1070 [1/1] (0.00ns)   --->   "%k_50_loc_load = load i32 %k_50_loc"   --->   Operation 1070 'load' 'k_50_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1071 [1/1] (0.00ns)   --->   "%temp_409_loc_load = load i32 %temp_409_loc"   --->   Operation 1071 'load' 'temp_409_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1072 [1/1] (0.00ns)   --->   "%temp_408_loc_load = load i32 %temp_408_loc"   --->   Operation 1072 'load' 'temp_408_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1073 [1/1] (0.00ns)   --->   "%temp_407_loc_load = load i32 %temp_407_loc"   --->   Operation 1073 'load' 'temp_407_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1074 [1/1] (0.00ns)   --->   "%temp_406_loc_load = load i32 %temp_406_loc"   --->   Operation 1074 'load' 'temp_406_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1075 [1/1] (0.00ns)   --->   "%temp_405_loc_load = load i32 %temp_405_loc"   --->   Operation 1075 'load' 'temp_405_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1076 [1/1] (0.00ns)   --->   "%temp_404_loc_load = load i32 %temp_404_loc"   --->   Operation 1076 'load' 'temp_404_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1077 [1/1] (0.00ns)   --->   "%temp_403_loc_load = load i32 %temp_403_loc"   --->   Operation 1077 'load' 'temp_403_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1078 [1/1] (0.00ns)   --->   "%temp_402_loc_load = load i32 %temp_402_loc"   --->   Operation 1078 'load' 'temp_402_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1079 [1/1] (0.00ns)   --->   "%i_32_loc_load = load i32 %i_32_loc"   --->   Operation 1079 'load' 'i_32_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1080 [1/1] (0.00ns)   --->   "%j_27_loc_load = load i32 %j_27_loc"   --->   Operation 1080 'load' 'j_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1081 [1/1] (0.00ns)   --->   "%icmp20_loc_load = load i1 %icmp20_loc"   --->   Operation 1081 'load' 'icmp20_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1082 [1/1] (0.00ns)   --->   "%icmp23_loc_load = load i1 %icmp23_loc"   --->   Operation 1082 'load' 'icmp23_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1083 [1/1] (0.38ns)   --->   "%br_ln157 = br i1 %icmp20_loc_load, void %VITIS_LOOP_161_5.2, void %while.body45.lr.ph.2" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 1083 'br' 'br_ln157' <Predicate = true> <Delay = 0.38>
ST_49 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln157_3 = trunc i32 %i_32_loc_load" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 1084 'trunc' 'trunc_ln157_3' <Predicate = (icmp20_loc_load)> <Delay = 0.00>
ST_49 : Operation 1085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln149_4 = sub i32 4, i32 %i_32_loc_load" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 1085 'sub' 'sub_ln149_4' <Predicate = (icmp20_loc_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1086 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%k_39 = add i32 %sub_ln149_4, i32 %indvars_iv2_loc_load" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 1086 'add' 'k_39' <Predicate = (icmp20_loc_load)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1087 [2/2] (0.38ns)   --->   "%call_ln157 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_416, i32 %temp_409_loc_load, i32 %temp_408_loc_load, i32 %temp_407_loc_load, i32 %temp_406_loc_load, i32 %temp_405_loc_load, i32 %temp_404_loc_load, i32 %temp_403_loc_load, i32 %temp_402_loc_load, i2 %trunc_ln157_3, i32 %k_50_loc_load, i32 %mux_case_0637491_load_1, i32 %mux_case_1638495_load_1, i32 %mux_case_2639499_load_1, i32 %mux_case_3640503_load_1, i32 %temp_417_loc, i32 %temp_416_loc, i32 %temp_415_loc, i32 %temp_414_loc, i32 %temp_413_loc, i32 %temp_412_loc, i32 %temp_411_loc, i32 %temp_410_loc" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 1087 'call' 'call_ln157' <Predicate = (icmp20_loc_load)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 43> <Delay = 0.00>
ST_50 : Operation 1088 [1/2] (0.00ns)   --->   "%call_ln157 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_416, i32 %temp_409_loc_load, i32 %temp_408_loc_load, i32 %temp_407_loc_load, i32 %temp_406_loc_load, i32 %temp_405_loc_load, i32 %temp_404_loc_load, i32 %temp_403_loc_load, i32 %temp_402_loc_load, i2 %trunc_ln157_3, i32 %k_50_loc_load, i32 %mux_case_0637491_load_1, i32 %mux_case_1638495_load_1, i32 %mux_case_2639499_load_1, i32 %mux_case_3640503_load_1, i32 %temp_417_loc, i32 %temp_416_loc, i32 %temp_415_loc, i32 %temp_414_loc, i32 %temp_413_loc, i32 %temp_412_loc, i32 %temp_411_loc, i32 %temp_410_loc" [firmware/nnet_utils/nnet_hept.h:157]   --->   Operation 1088 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 44> <Delay = 0.77>
ST_51 : Operation 1089 [1/1] (0.00ns)   --->   "%temp_417_loc_load = load i32 %temp_417_loc"   --->   Operation 1089 'load' 'temp_417_loc_load' <Predicate = (icmp20_loc_load)> <Delay = 0.00>
ST_51 : Operation 1090 [1/1] (0.00ns)   --->   "%temp_416_loc_load = load i32 %temp_416_loc"   --->   Operation 1090 'load' 'temp_416_loc_load' <Predicate = (icmp20_loc_load)> <Delay = 0.00>
ST_51 : Operation 1091 [1/1] (0.00ns)   --->   "%temp_415_loc_load = load i32 %temp_415_loc"   --->   Operation 1091 'load' 'temp_415_loc_load' <Predicate = (icmp20_loc_load)> <Delay = 0.00>
ST_51 : Operation 1092 [1/1] (0.00ns)   --->   "%temp_414_loc_load = load i32 %temp_414_loc"   --->   Operation 1092 'load' 'temp_414_loc_load' <Predicate = (icmp20_loc_load)> <Delay = 0.00>
ST_51 : Operation 1093 [1/1] (0.00ns)   --->   "%temp_413_loc_load = load i32 %temp_413_loc"   --->   Operation 1093 'load' 'temp_413_loc_load' <Predicate = (icmp20_loc_load)> <Delay = 0.00>
ST_51 : Operation 1094 [1/1] (0.00ns)   --->   "%temp_412_loc_load = load i32 %temp_412_loc"   --->   Operation 1094 'load' 'temp_412_loc_load' <Predicate = (icmp20_loc_load)> <Delay = 0.00>
ST_51 : Operation 1095 [1/1] (0.00ns)   --->   "%temp_411_loc_load = load i32 %temp_411_loc"   --->   Operation 1095 'load' 'temp_411_loc_load' <Predicate = (icmp20_loc_load)> <Delay = 0.00>
ST_51 : Operation 1096 [1/1] (0.00ns)   --->   "%temp_410_loc_load = load i32 %temp_410_loc"   --->   Operation 1096 'load' 'temp_410_loc_load' <Predicate = (icmp20_loc_load)> <Delay = 0.00>
ST_51 : Operation 1097 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_161_5.2"   --->   Operation 1097 'br' 'br_ln0' <Predicate = (icmp20_loc_load)> <Delay = 0.38>
ST_51 : Operation 1098 [1/1] (0.00ns)   --->   "%temp_230 = phi i32 %temp_417_loc_load, void %while.body45.lr.ph.2, i32 %temp_409_loc_load, void %while.body.2.preheader"   --->   Operation 1098 'phi' 'temp_230' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1099 [1/1] (0.00ns)   --->   "%temp_229 = phi i32 %temp_416_loc_load, void %while.body45.lr.ph.2, i32 %temp_408_loc_load, void %while.body.2.preheader"   --->   Operation 1099 'phi' 'temp_229' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1100 [1/1] (0.00ns)   --->   "%temp_228 = phi i32 %temp_415_loc_load, void %while.body45.lr.ph.2, i32 %temp_407_loc_load, void %while.body.2.preheader"   --->   Operation 1100 'phi' 'temp_228' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1101 [1/1] (0.00ns)   --->   "%temp_227 = phi i32 %temp_414_loc_load, void %while.body45.lr.ph.2, i32 %temp_406_loc_load, void %while.body.2.preheader"   --->   Operation 1101 'phi' 'temp_227' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1102 [1/1] (0.00ns)   --->   "%temp_226 = phi i32 %temp_413_loc_load, void %while.body45.lr.ph.2, i32 %temp_405_loc_load, void %while.body.2.preheader"   --->   Operation 1102 'phi' 'temp_226' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1103 [1/1] (0.00ns)   --->   "%temp_225 = phi i32 %temp_412_loc_load, void %while.body45.lr.ph.2, i32 %temp_404_loc_load, void %while.body.2.preheader"   --->   Operation 1103 'phi' 'temp_225' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1104 [1/1] (0.00ns)   --->   "%temp_224 = phi i32 %temp_411_loc_load, void %while.body45.lr.ph.2, i32 %temp_403_loc_load, void %while.body.2.preheader"   --->   Operation 1104 'phi' 'temp_224' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1105 [1/1] (0.00ns)   --->   "%temp_223 = phi i32 %temp_410_loc_load, void %while.body45.lr.ph.2, i32 %temp_402_loc_load, void %while.body.2.preheader"   --->   Operation 1105 'phi' 'temp_223' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1106 [1/1] (0.00ns)   --->   "%k_40 = phi i32 %k_39, void %while.body45.lr.ph.2, i32 %k_50_loc_load, void %while.body.2.preheader"   --->   Operation 1106 'phi' 'k_40' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1107 [1/1] (0.38ns)   --->   "%br_ln161 = br i1 %icmp23_loc_load, void %VITIS_LOOP_167_6.2, void %while.body55.lr.ph.2" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 1107 'br' 'br_ln161' <Predicate = true> <Delay = 0.38>
ST_51 : Operation 1108 [1/1] (0.00ns)   --->   "%mux_case_0637491_load = load i32 %mux_case_0637491"   --->   Operation 1108 'load' 'mux_case_0637491_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_51 : Operation 1109 [1/1] (0.00ns)   --->   "%mux_case_1638495_load = load i32 %mux_case_1638495"   --->   Operation 1109 'load' 'mux_case_1638495_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_51 : Operation 1110 [1/1] (0.00ns)   --->   "%mux_case_2639499_load = load i32 %mux_case_2639499"   --->   Operation 1110 'load' 'mux_case_2639499_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_51 : Operation 1111 [1/1] (0.00ns)   --->   "%mux_case_3640503_load = load i32 %mux_case_3640503"   --->   Operation 1111 'load' 'mux_case_3640503_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_51 : Operation 1112 [1/1] (0.00ns)   --->   "%mux_case_4641507_load = load i32 %mux_case_4641507"   --->   Operation 1112 'load' 'mux_case_4641507_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_51 : Operation 1113 [1/1] (0.00ns)   --->   "%mux_case_5642511_load = load i32 %mux_case_5642511"   --->   Operation 1113 'load' 'mux_case_5642511_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_51 : Operation 1114 [1/1] (0.00ns)   --->   "%mux_case_6643515_load = load i32 %mux_case_6643515"   --->   Operation 1114 'load' 'mux_case_6643515_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_51 : Operation 1115 [1/1] (0.00ns)   --->   "%mux_case_7644519_load = load i32 %mux_case_7644519"   --->   Operation 1115 'load' 'mux_case_7644519_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_51 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln161_5 = trunc i32 %j_27_loc_load" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 1116 'trunc' 'trunc_ln161_5' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_51 : Operation 1117 [2/2] (0.38ns)   --->   "%call_ln161 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517, i32 %temp_230, i32 %temp_229, i32 %temp_228, i32 %temp_227, i32 %temp_226, i32 %temp_225, i32 %temp_224, i32 %temp_223, i3 %trunc_ln161_5, i32 %k_40, i32 %mux_case_0637491_load, i32 %mux_case_1638495_load, i32 %mux_case_2639499_load, i32 %mux_case_3640503_load, i32 %mux_case_4641507_load, i32 %mux_case_5642511_load, i32 %mux_case_6643515_load, i32 %mux_case_7644519_load, i32 %temp_442_loc, i32 %temp_441_loc, i32 %temp_440_loc, i32 %temp_439_loc, i32 %temp_438_loc, i32 %temp_437_loc, i32 %temp_436_loc, i32 %temp_435_loc" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 1117 'call' 'call_ln161' <Predicate = (icmp23_loc_load)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 45> <Delay = 0.00>
ST_52 : Operation 1118 [1/2] (0.00ns)   --->   "%call_ln161 = call void @merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517, i32 %temp_230, i32 %temp_229, i32 %temp_228, i32 %temp_227, i32 %temp_226, i32 %temp_225, i32 %temp_224, i32 %temp_223, i3 %trunc_ln161_5, i32 %k_40, i32 %mux_case_0637491_load, i32 %mux_case_1638495_load, i32 %mux_case_2639499_load, i32 %mux_case_3640503_load, i32 %mux_case_4641507_load, i32 %mux_case_5642511_load, i32 %mux_case_6643515_load, i32 %mux_case_7644519_load, i32 %temp_442_loc, i32 %temp_441_loc, i32 %temp_440_loc, i32 %temp_439_loc, i32 %temp_438_loc, i32 %temp_437_loc, i32 %temp_436_loc, i32 %temp_435_loc" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 1118 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 46> <Delay = 1.11>
ST_53 : Operation 1119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln161_5 = sub i32 8, i32 %j_27_loc_load" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 1119 'sub' 'sub_ln161_5' <Predicate = (icmp23_loc_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1120 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%k_41 = add i32 %sub_ln161_5, i32 %k_40" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 1120 'add' 'k_41' <Predicate = (icmp23_loc_load)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1121 [1/1] (0.00ns)   --->   "%temp_442_loc_load = load i32 %temp_442_loc"   --->   Operation 1121 'load' 'temp_442_loc_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_53 : Operation 1122 [1/1] (0.00ns)   --->   "%temp_441_loc_load = load i32 %temp_441_loc"   --->   Operation 1122 'load' 'temp_441_loc_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_53 : Operation 1123 [1/1] (0.00ns)   --->   "%temp_440_loc_load = load i32 %temp_440_loc"   --->   Operation 1123 'load' 'temp_440_loc_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_53 : Operation 1124 [1/1] (0.00ns)   --->   "%temp_439_loc_load = load i32 %temp_439_loc"   --->   Operation 1124 'load' 'temp_439_loc_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_53 : Operation 1125 [1/1] (0.00ns)   --->   "%temp_438_loc_load = load i32 %temp_438_loc"   --->   Operation 1125 'load' 'temp_438_loc_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_53 : Operation 1126 [1/1] (0.00ns)   --->   "%temp_437_loc_load = load i32 %temp_437_loc"   --->   Operation 1126 'load' 'temp_437_loc_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_53 : Operation 1127 [1/1] (0.00ns)   --->   "%temp_436_loc_load = load i32 %temp_436_loc"   --->   Operation 1127 'load' 'temp_436_loc_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_53 : Operation 1128 [1/1] (0.00ns)   --->   "%temp_435_loc_load = load i32 %temp_435_loc"   --->   Operation 1128 'load' 'temp_435_loc_load' <Predicate = (icmp23_loc_load)> <Delay = 0.00>
ST_53 : Operation 1129 [1/1] (0.38ns)   --->   "%br_ln0 = br void %VITIS_LOOP_167_6.2"   --->   Operation 1129 'br' 'br_ln0' <Predicate = (icmp23_loc_load)> <Delay = 0.38>
ST_53 : Operation 1130 [1/1] (0.00ns)   --->   "%temp_238 = phi i32 %temp_442_loc_load, void %while.body55.lr.ph.2, i32 %temp_230, void %VITIS_LOOP_161_5.2"   --->   Operation 1130 'phi' 'temp_238' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1131 [1/1] (0.00ns)   --->   "%temp_237 = phi i32 %temp_441_loc_load, void %while.body55.lr.ph.2, i32 %temp_229, void %VITIS_LOOP_161_5.2"   --->   Operation 1131 'phi' 'temp_237' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1132 [1/1] (0.00ns)   --->   "%temp_236 = phi i32 %temp_440_loc_load, void %while.body55.lr.ph.2, i32 %temp_228, void %VITIS_LOOP_161_5.2"   --->   Operation 1132 'phi' 'temp_236' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1133 [1/1] (0.00ns)   --->   "%temp_235 = phi i32 %temp_439_loc_load, void %while.body55.lr.ph.2, i32 %temp_227, void %VITIS_LOOP_161_5.2"   --->   Operation 1133 'phi' 'temp_235' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1134 [1/1] (0.00ns)   --->   "%temp_234 = phi i32 %temp_438_loc_load, void %while.body55.lr.ph.2, i32 %temp_226, void %VITIS_LOOP_161_5.2"   --->   Operation 1134 'phi' 'temp_234' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1135 [1/1] (0.00ns)   --->   "%temp_233 = phi i32 %temp_437_loc_load, void %while.body55.lr.ph.2, i32 %temp_225, void %VITIS_LOOP_161_5.2"   --->   Operation 1135 'phi' 'temp_233' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1136 [1/1] (0.00ns)   --->   "%temp_232 = phi i32 %temp_436_loc_load, void %while.body55.lr.ph.2, i32 %temp_224, void %VITIS_LOOP_161_5.2"   --->   Operation 1136 'phi' 'temp_232' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1137 [1/1] (0.00ns)   --->   "%temp_231 = phi i32 %temp_435_loc_load, void %while.body55.lr.ph.2, i32 %temp_223, void %VITIS_LOOP_161_5.2"   --->   Operation 1137 'phi' 'temp_231' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1138 [1/1] (0.00ns)   --->   "%k_3_lcssa_2 = phi i32 %k_41, void %while.body55.lr.ph.2, i32 %k_40, void %VITIS_LOOP_161_5.2"   --->   Operation 1138 'phi' 'k_3_lcssa_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1139 [1/1] (0.00ns)   --->   "%i_33 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1139 'alloca' 'i_33' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1140 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 0, i32 %i_33" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1140 'store' 'store_ln167' <Predicate = true> <Delay = 0.38>
ST_53 : Operation 1141 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.2" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1141 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 54 <SV = 47> <Delay = 1.26>
ST_54 : Operation 1142 [1/1] (0.00ns)   --->   "%i_34 = load i32 %i_33" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1142 'load' 'i_34' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1143 [1/1] (0.88ns)   --->   "%icmp_ln167_6 = icmp_eq  i32 %i_34, i32 %k_3_lcssa_2" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1143 'icmp' 'icmp_ln167_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1144 [1/1] (0.88ns)   --->   "%add_ln167_6 = add i32 %i_34, i32 1" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1144 'add' 'add_ln167_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1145 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167_6, void %for.inc.2.split, void %for.end80.loopexit" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1145 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1146 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1146 'specloopname' 'specloopname_ln167' <Predicate = (!icmp_ln167_6)> <Delay = 0.00>
ST_54 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln167_6 = trunc i32 %i_34" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1147 'trunc' 'trunc_ln167_6' <Predicate = (!icmp_ln167_6)> <Delay = 0.00>
ST_54 : Operation 1148 [1/1] (0.58ns)   --->   "%tmp_593 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %temp_231, i3 1, i32 %temp_232, i3 2, i32 %temp_233, i3 3, i32 %temp_234, i3 4, i32 %temp_235, i3 5, i32 %temp_236, i3 6, i32 %temp_237, i3 7, i32 %temp_238, i32 0, i3 %trunc_ln167_6" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1148 'sparsemux' 'tmp_593' <Predicate = (!icmp_ln167_6)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1149 [1/1] (0.67ns)   --->   "%switch_ln169 = switch i3 %trunc_ln167_6, void %arrayidx72.258.case.7, i3 0, void %arrayidx72.258.case.0, i3 1, void %arrayidx72.258.case.1, i3 2, void %arrayidx72.258.case.2, i3 3, void %arrayidx72.258.case.3, i3 4, void %arrayidx72.258.case.4, i3 5, void %arrayidx72.258.case.5, i3 6, void %arrayidx72.258.case.6" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1149 'switch' 'switch_ln169' <Predicate = (!icmp_ln167_6)> <Delay = 0.67>
ST_54 : Operation 1150 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_6, i32 %tmp_593" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1150 'write' 'write_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 6)> <Delay = 0.00>
ST_54 : Operation 1151 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.258.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1151 'br' 'br_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 6)> <Delay = 0.00>
ST_54 : Operation 1152 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_5, i32 %tmp_593" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1152 'write' 'write_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 5)> <Delay = 0.00>
ST_54 : Operation 1153 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.258.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1153 'br' 'br_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 5)> <Delay = 0.00>
ST_54 : Operation 1154 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_4, i32 %tmp_593" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1154 'write' 'write_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 4)> <Delay = 0.00>
ST_54 : Operation 1155 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.258.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1155 'br' 'br_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 4)> <Delay = 0.00>
ST_54 : Operation 1156 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_3, i32 %tmp_593" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1156 'write' 'write_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 3)> <Delay = 0.00>
ST_54 : Operation 1157 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.258.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1157 'br' 'br_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 3)> <Delay = 0.00>
ST_54 : Operation 1158 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_2, i32 %tmp_593" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1158 'write' 'write_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 2)> <Delay = 0.00>
ST_54 : Operation 1159 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.258.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1159 'br' 'br_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 2)> <Delay = 0.00>
ST_54 : Operation 1160 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_1, i32 %tmp_593" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1160 'write' 'write_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 1)> <Delay = 0.00>
ST_54 : Operation 1161 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.258.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1161 'br' 'br_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 1)> <Delay = 0.00>
ST_54 : Operation 1162 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_0, i32 %tmp_593" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1162 'write' 'write_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 0)> <Delay = 0.00>
ST_54 : Operation 1163 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.258.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1163 'br' 'br_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 0)> <Delay = 0.00>
ST_54 : Operation 1164 [1/1] (0.00ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %indices_7, i32 %tmp_593" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1164 'write' 'write_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 7)> <Delay = 0.00>
ST_54 : Operation 1165 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx72.258.exit" [firmware/nnet_utils/nnet_hept.h:169]   --->   Operation 1165 'br' 'br_ln169' <Predicate = (!icmp_ln167_6 & trunc_ln167_6 == 7)> <Delay = 0.00>
ST_54 : Operation 1166 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 %add_ln167_6, i32 %i_33" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1166 'store' 'store_ln167' <Predicate = (!icmp_ln167_6)> <Delay = 0.38>
ST_54 : Operation 1167 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.2" [firmware/nnet_utils/nnet_hept.h:167]   --->   Operation 1167 'br' 'br_ln167' <Predicate = (!icmp_ln167_6)> <Delay = 0.00>
ST_54 : Operation 1168 [1/1] (0.00ns)   --->   "%ret_ln173 = ret" [firmware/nnet_utils/nnet_hept.h:173]   --->   Operation 1168 'ret' 'ret_ln173' <Predicate = (icmp_ln167_6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 4.214ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_3' [317]  (4.214 ns)

 <State 3>: 1.494ns
The critical path consists of the following:
	'load' operation 32 bit ('k_loc_load') on local variable 'k_loc' [318]  (0.000 ns)
	'add' operation 32 bit ('add_ln159', firmware/nnet_utils/nnet_hept.h:159) [332]  (0.880 ns)
	'select' operation 32 bit ('k', firmware/nnet_utils/nnet_hept.h:149) [363]  (0.227 ns)
	'call' operation 0 bit ('call_ln159', firmware/nnet_utils/nnet_hept.h:159) to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_5' [366]  (0.387 ns)

 <State 4>: 1.754ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln159', firmware/nnet_utils/nnet_hept.h:159) to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_5' [366]  (1.754 ns)

 <State 5>: 0.387ns
The critical path consists of the following:
	'load' operation 32 bit ('k_4_loc_load') on local variable 'k_4_loc' [367]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('temp') with incoming values : ('temp', firmware/nnet_utils/nnet_hept.h:159) ('temp_42_loc_load') [378]  (0.387 ns)
	'phi' operation 32 bit ('temp') with incoming values : ('temp', firmware/nnet_utils/nnet_hept.h:159) ('temp_42_loc_load') [378]  (0.000 ns)

 <State 6>: 1.300ns
The critical path consists of the following:
	'load' operation 32 bit ('i', firmware/nnet_utils/nnet_hept.h:167) on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [407]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln167', firmware/nnet_utils/nnet_hept.h:167) [416]  (0.880 ns)
	'call' operation 0 bit ('call_ln159', firmware/nnet_utils/nnet_hept.h:159) to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_31' [460]  (0.420 ns)

 <State 7>: 0.387ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln167', firmware/nnet_utils/nnet_hept.h:167) of variable 'add_ln167', firmware/nnet_utils/nnet_hept.h:167 on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [457]  (0.387 ns)

 <State 8>: 4.214ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln159', firmware/nnet_utils/nnet_hept.h:159) to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_31' [460]  (4.214 ns)

 <State 9>: 0.731ns
The critical path consists of the following:
	'load' operation 32 bit ('indvars_iv52_loc_load') on local variable 'indvars_iv52_loc' [461]  (0.000 ns)
	'add' operation 32 bit ('k', firmware/nnet_utils/nnet_hept.h:147) [479]  (0.731 ns)

 <State 10>: 0.436ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln157', firmware/nnet_utils/nnet_hept.h:157) to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_4' [480]  (0.436 ns)

 <State 11>: 0.774ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_77_loc_load') on local variable 'temp_77_loc' [481]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('temp') with incoming values : ('temp_69_loc_load') ('temp_77_loc_load') [491]  (0.387 ns)
	'phi' operation 32 bit ('temp') with incoming values : ('temp_69_loc_load') ('temp_77_loc_load') [491]  (0.000 ns)
	'call' operation 0 bit ('call_ln161', firmware/nnet_utils/nnet_hept.h:161) to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_52' [505]  (0.387 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 1.118ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln161', firmware/nnet_utils/nnet_hept.h:161) [503]  (0.000 ns)
	'add' operation 32 bit ('k', firmware/nnet_utils/nnet_hept.h:147) [504]  (0.731 ns)
	multiplexor before 'phi' operation 32 bit ('temp') with incoming values : ('temp_69_loc_load') ('temp_77_loc_load') ('temp_102_loc_load') [516]  (0.387 ns)
	'phi' operation 32 bit ('temp') with incoming values : ('temp_69_loc_load') ('temp_77_loc_load') ('temp_102_loc_load') [516]  (0.000 ns)

 <State 14>: 1.300ns
The critical path consists of the following:
	'load' operation 32 bit ('i', firmware/nnet_utils/nnet_hept.h:167) on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [545]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln167_1', firmware/nnet_utils/nnet_hept.h:167) [554]  (0.880 ns)
	'call' operation 0 bit ('call_ln0') to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_33' [598]  (0.420 ns)

 <State 15>: 0.387ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln167', firmware/nnet_utils/nnet_hept.h:167) of variable 'add_ln167_1', firmware/nnet_utils/nnet_hept.h:167 on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [595]  (0.387 ns)

 <State 16>: 4.214ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_33' [598]  (4.214 ns)

 <State 17>: 0.731ns
The critical path consists of the following:
	'load' operation 32 bit ('indvars_iv46_loc_load') on local variable 'indvars_iv46_loc' [599]  (0.000 ns)
	'add' operation 32 bit ('k', firmware/nnet_utils/nnet_hept.h:147) [617]  (0.731 ns)

 <State 18>: 0.572ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln136', firmware/nnet_utils/nnet_hept.h:136) to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_44' [618]  (0.572 ns)

 <State 19>: 0.774ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_145_loc_load') on local variable 'temp_145_loc' [619]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('temp') with incoming values : ('temp_137_loc_load') ('temp_145_loc_load') [629]  (0.387 ns)
	'phi' operation 32 bit ('temp') with incoming values : ('temp_137_loc_load') ('temp_145_loc_load') [629]  (0.000 ns)
	'call' operation 0 bit ('call_ln161', firmware/nnet_utils/nnet_hept.h:161) to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_55' [643]  (0.387 ns)

 <State 20>: 0.572ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln161', firmware/nnet_utils/nnet_hept.h:161) to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_55' [643]  (0.572 ns)

 <State 21>: 1.118ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln161_1', firmware/nnet_utils/nnet_hept.h:161) [641]  (0.000 ns)
	'add' operation 32 bit ('k', firmware/nnet_utils/nnet_hept.h:147) [642]  (0.731 ns)
	multiplexor before 'phi' operation 32 bit ('temp') with incoming values : ('temp_137_loc_load') ('temp_145_loc_load') ('temp_170_loc_load') [654]  (0.387 ns)
	'phi' operation 32 bit ('temp') with incoming values : ('temp_137_loc_load') ('temp_145_loc_load') ('temp_170_loc_load') [654]  (0.000 ns)

 <State 22>: 1.300ns
The critical path consists of the following:
	'load' operation 32 bit ('i', firmware/nnet_utils/nnet_hept.h:167) on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [683]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln167_2', firmware/nnet_utils/nnet_hept.h:167) [692]  (0.880 ns)
	'call' operation 0 bit ('call_ln0') to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_36' [736]  (0.420 ns)

 <State 23>: 0.387ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln167', firmware/nnet_utils/nnet_hept.h:167) of variable 'add_ln167_2', firmware/nnet_utils/nnet_hept.h:167 on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [733]  (0.387 ns)

 <State 24>: 4.214ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_36' [736]  (4.214 ns)

 <State 25>: 0.731ns
The critical path consists of the following:
	'load' operation 32 bit ('indvars_iv40_loc_load') on local variable 'indvars_iv40_loc' [737]  (0.000 ns)
	'add' operation 32 bit ('k', firmware/nnet_utils/nnet_hept.h:147) [755]  (0.731 ns)

 <State 26>: 0.572ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln157', firmware/nnet_utils/nnet_hept.h:157) to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_47' [756]  (0.572 ns)

 <State 27>: 1.118ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_213_loc_load') on local variable 'temp_213_loc' [757]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('k') with incoming values : ('k_24_loc_load') ('k', firmware/nnet_utils/nnet_hept.h:147) [775]  (0.387 ns)
	'phi' operation 32 bit ('k') with incoming values : ('k_24_loc_load') ('k', firmware/nnet_utils/nnet_hept.h:147) [775]  (0.000 ns)
	'add' operation 32 bit ('k', firmware/nnet_utils/nnet_hept.h:147) [780]  (0.731 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.387ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_238_loc_load') on local variable 'temp_238_loc' [782]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('temp') with incoming values : ('temp_205_loc_load') ('temp_213_loc_load') ('temp_238_loc_load') [792]  (0.387 ns)
	'phi' operation 32 bit ('temp') with incoming values : ('temp_205_loc_load') ('temp_213_loc_load') ('temp_238_loc_load') [792]  (0.000 ns)

 <State 30>: 1.300ns
The critical path consists of the following:
	'load' operation 32 bit ('i', firmware/nnet_utils/nnet_hept.h:167) on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [821]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln167_3', firmware/nnet_utils/nnet_hept.h:167) [830]  (0.880 ns)
	'call' operation 0 bit ('call_ln0') to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_39' [874]  (0.420 ns)

 <State 31>: 0.387ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln167', firmware/nnet_utils/nnet_hept.h:167) of variable 'add_ln167_3', firmware/nnet_utils/nnet_hept.h:167 on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [871]  (0.387 ns)

 <State 32>: 4.208ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_39' [874]  (4.208 ns)

 <State 33>: 0.387ns
The critical path consists of the following:
	'load' operation 32 bit ('k_33_loc_load') on local variable 'k_33_loc' [875]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_410' [890]  (0.387 ns)

 <State 34>: 1.754ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_410' [890]  (1.754 ns)

 <State 35>: 0.774ns
The critical path consists of the following:
	'load' operation 32 bit ('k_35_loc_load') on local variable 'k_35_loc' [891]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('temp') with incoming values : ('temp_273_loc_load') ('temp_285_loc_load') [902]  (0.387 ns)
	'phi' operation 32 bit ('temp') with incoming values : ('temp_273_loc_load') ('temp_285_loc_load') [902]  (0.000 ns)
	'call' operation 0 bit ('call_ln161', firmware/nnet_utils/nnet_hept.h:161) to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_511' [916]  (0.387 ns)

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 1.118ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln161_3', firmware/nnet_utils/nnet_hept.h:161) [914]  (0.000 ns)
	'add' operation 32 bit ('k', firmware/nnet_utils/nnet_hept.h:147) [915]  (0.731 ns)
	multiplexor before 'phi' operation 32 bit ('temp') with incoming values : ('temp_273_loc_load') ('temp_285_loc_load') ('temp_306_loc_load') [927]  (0.387 ns)
	'phi' operation 32 bit ('temp') with incoming values : ('temp_273_loc_load') ('temp_285_loc_load') ('temp_306_loc_load') [927]  (0.000 ns)

 <State 38>: 1.300ns
The critical path consists of the following:
	'load' operation 32 bit ('i', firmware/nnet_utils/nnet_hept.h:167) on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [956]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln167_4', firmware/nnet_utils/nnet_hept.h:167) [965]  (0.880 ns)
	'call' operation 0 bit ('call_ln0') to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_312' [1009]  (0.420 ns)

 <State 39>: 0.387ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln167', firmware/nnet_utils/nnet_hept.h:167) of variable 'add_ln167_4', firmware/nnet_utils/nnet_hept.h:167 on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [1006]  (0.387 ns)

 <State 40>: 4.214ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_312' [1009]  (4.214 ns)

 <State 41>: 0.731ns
The critical path consists of the following:
	'load' operation 32 bit ('indvars_iv16_loc_load') on local variable 'indvars_iv16_loc' [1010]  (0.000 ns)
	'add' operation 32 bit ('k', firmware/nnet_utils/nnet_hept.h:147) [1028]  (0.731 ns)

 <State 42>: 0.572ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln157', firmware/nnet_utils/nnet_hept.h:157) to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_413' [1029]  (0.572 ns)

 <State 43>: 1.118ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_349_loc_load') on local variable 'temp_349_loc' [1030]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('k') with incoming values : ('k_41_loc_load') ('k', firmware/nnet_utils/nnet_hept.h:147) [1048]  (0.387 ns)
	'phi' operation 32 bit ('k') with incoming values : ('k_41_loc_load') ('k', firmware/nnet_utils/nnet_hept.h:147) [1048]  (0.000 ns)
	'add' operation 32 bit ('k', firmware/nnet_utils/nnet_hept.h:147) [1053]  (0.731 ns)

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 0.387ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_374_loc_load') on local variable 'temp_374_loc' [1055]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('temp') with incoming values : ('temp_341_loc_load') ('temp_349_loc_load') ('temp_374_loc_load') [1065]  (0.387 ns)
	'phi' operation 32 bit ('temp') with incoming values : ('temp_341_loc_load') ('temp_349_loc_load') ('temp_374_loc_load') [1065]  (0.000 ns)

 <State 46>: 1.300ns
The critical path consists of the following:
	'load' operation 32 bit ('i', firmware/nnet_utils/nnet_hept.h:167) on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [1094]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln167_5', firmware/nnet_utils/nnet_hept.h:167) [1095]  (0.880 ns)
	'call' operation 0 bit ('call_ln0') to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_315' [1147]  (0.420 ns)

 <State 47>: 0.387ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln167', firmware/nnet_utils/nnet_hept.h:167) of variable 'add_ln167_5', firmware/nnet_utils/nnet_hept.h:167 on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [1136]  (0.387 ns)

 <State 48>: 4.202ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_149_315' [1147]  (4.202 ns)

 <State 49>: 0.731ns
The critical path consists of the following:
	'load' operation 32 bit ('indvars_iv2_loc_load') on local variable 'indvars_iv2_loc' [1148]  (0.000 ns)
	'add' operation 32 bit ('k', firmware/nnet_utils/nnet_hept.h:147) [1166]  (0.731 ns)

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 0.774ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_417_loc_load') on local variable 'temp_417_loc' [1168]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('temp') with incoming values : ('temp_409_loc_load') ('temp_417_loc_load') [1178]  (0.387 ns)
	'phi' operation 32 bit ('temp') with incoming values : ('temp_409_loc_load') ('temp_417_loc_load') [1178]  (0.000 ns)
	'call' operation 0 bit ('call_ln161', firmware/nnet_utils/nnet_hept.h:161) to 'merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_517' [1200]  (0.387 ns)

 <State 52>: 0.000ns
The critical path consists of the following:

 <State 53>: 1.118ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln161_5', firmware/nnet_utils/nnet_hept.h:161) [1198]  (0.000 ns)
	'add' operation 32 bit ('k', firmware/nnet_utils/nnet_hept.h:147) [1199]  (0.731 ns)
	multiplexor before 'phi' operation 32 bit ('temp') with incoming values : ('temp_409_loc_load') ('temp_417_loc_load') ('temp_442_loc_load') [1211]  (0.387 ns)
	'phi' operation 32 bit ('temp') with incoming values : ('temp_409_loc_load') ('temp_417_loc_load') ('temp_442_loc_load') [1211]  (0.000 ns)

 <State 54>: 1.267ns
The critical path consists of the following:
	'load' operation 32 bit ('i', firmware/nnet_utils/nnet_hept.h:167) on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [1224]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln167_6', firmware/nnet_utils/nnet_hept.h:167) [1225]  (0.880 ns)
	'store' operation 0 bit ('store_ln167', firmware/nnet_utils/nnet_hept.h:167) of variable 'add_ln167_6', firmware/nnet_utils/nnet_hept.h:167 on local variable 'i', firmware/nnet_utils/nnet_hept.h:167 [1258]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
