
---------- Begin Simulation Statistics ----------
final_tick                               1774424789000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  14491                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886036                       # Number of bytes of host memory used
host_op_rate                                    27315                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   690.07                       # Real time elapsed on the host
host_tick_rate                               31593882                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021802                       # Number of seconds simulated
sim_ticks                                 21801930250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       250139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        503107                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3682644                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7351                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4032937                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155624                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3682644                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       527020                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026374                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493192                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1680                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14440983                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511549                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7402                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1544791                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33171535                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39269053                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.480001                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.690316                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35268393     89.81%     89.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       794508      2.02%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       374719      0.95%     92.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561738      1.43%     94.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       445255      1.13%     95.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201251      0.51%     95.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74353      0.19%     96.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4045      0.01%     96.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1544791      3.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39269053                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.360383                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.360383                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30239423                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64779240                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607301                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8519404                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389333                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820611                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377217                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2077                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10605395                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026374                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314886                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36615248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46593                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35719410                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778666                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.115274                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6570968                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648816                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.819180                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43576081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.772069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.046504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30897521     70.90%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           702027      1.61%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737845      1.69%     74.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987367      2.27%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260859      2.89%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779588      1.79%     81.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901483      2.07%     83.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745400      1.71%     84.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6563991     15.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43576081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16037179                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12337033                       # number of floating regfile writes
system.switch_cpus.idleCycles                   27759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9975                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500223                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.313567                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23365427                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10605395                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7458057                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12602036                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733228                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61090802                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12760032                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423598                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57276552                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30224                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1425201                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389333                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1342239                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24662                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       321997                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259683                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782927                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3458                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6517                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42221032                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52851748                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.719013                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30357476                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.212089                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56277387                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76789440                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26464508                       # number of integer regfile writes
system.switch_cpus.ipc                       0.229338                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.229338                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292520      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27629935     47.89%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216766      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2972      0.01%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269086      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3658173      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3730944      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259670     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6875315     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57700155                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22799775                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43415292                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19504162                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38364883                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3099304                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053714                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181842      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            437      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202697      6.54%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        472968     15.26%     27.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664469     53.70%     81.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       576569     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34707164                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118720566                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33347586                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64967793                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60804514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57700155                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286288                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42241542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60168                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262436                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16667979                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43576081                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.324124                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.374435                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     30920009     70.96%     70.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1205388      2.77%     73.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1660693      3.81%     77.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1272318      2.92%     80.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2014765      4.62%     85.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1817400      4.17%     89.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2172092      4.98%     94.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929513      2.13%     96.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1583903      3.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43576081                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.323282                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6314968                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14381                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3382406                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12602036                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733228                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31198103                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43603840                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8892835                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         140696                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024466                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         472858                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3154                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155525473                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62310764                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56532701                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8764569                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       20991129                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389333                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21504869                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36160421                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820713                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86157538                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5626340                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             84783777                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108348656                       # The number of ROB writes
system.switch_cpus.timesIdled                     418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       185541                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506149                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         185541                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             127029                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       124034                       # Transaction distribution
system.membus.trans_dist::CleanEvict           126105                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125938                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125938                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        127030                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       756074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       756074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 756074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24128064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24128064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24128064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252968                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1026081500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1318164000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21801930250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127824                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       249578                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          612                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          319932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           970                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126855                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24314944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          317739                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7938176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           571505                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.324655                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.468246                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 385963     67.53%     67.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 185542     32.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             571505                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379228500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379189500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1452000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          571                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          227                       # number of demand (read+write) hits
system.l2.demand_hits::total                      798                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          571                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          227                       # number of overall hits
system.l2.overall_hits::total                     798                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          397                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252567                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252968                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          397                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252567                       # number of overall misses
system.l2.overall_misses::total                252968                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     33852500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20488078000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20521930500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     33852500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20488078000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20521930500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252794                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253766                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252794                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253766                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.410124                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.999102                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996855                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.410124                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.999102                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996855                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85270.780856                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81119.378224                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81124.610623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85270.780856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81119.378224                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81124.610623                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              124034                       # number of writebacks
system.l2.writebacks::total                    124034                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252964                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252964                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     29882500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17962418000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17992300500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     29882500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17962418000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17992300500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.410124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.999102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.410124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.999102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996840                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75270.780856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71119.417818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71125.932939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75270.780856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71119.417818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71125.932939                       # average overall mshr miss latency
system.l2.replacements                         317739                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              612                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          612                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          612                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       117941                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        117941                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125938                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125938                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9871873000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9871873000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78386.769680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78386.769680                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125938                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125938                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8612493000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8612493000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68386.769680                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68386.769680                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     33852500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33852500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.410124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.411340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85270.780856                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84843.358396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     29882500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29882500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.410124                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.409278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75270.780856                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75270.780856                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126631                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10616205000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10616205000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83837.075236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83835.751119                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126629                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126629                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9349925000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9349925000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998234                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73837.154206                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73837.154206                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2034.963748                       # Cycle average of tags in use
system.l2.tags.total_refs                      384657                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    317739                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.210607                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     320.318082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.019514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.010006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.049501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1710.566645                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.156405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.835238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993635                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          558                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1332083                       # Number of tag accesses
system.l2.tags.data_accesses                  1332083                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16164288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16189952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7938176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7938176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       124034                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             124034                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1165401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    741415453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             742592597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1165401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1171272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      364104275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            364104275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      364104275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1165401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    741415453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1106696871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    124034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000216880500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7346                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7346                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              613251                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116885                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252964                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124034                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124034                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7603                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2880992750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7624067750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11388.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30138.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   228366                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  108268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124034                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    598.154212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   389.138620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.996589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7679     19.04%     19.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4552     11.29%     30.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4163     10.32%     40.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1323      3.28%     43.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1439      3.57%     47.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1799      4.46%     51.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1385      3.43%     55.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3129      7.76%     63.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14865     36.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40334                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.432616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.933242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.420680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7324     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12      0.16%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7346                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.880751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.837575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.239993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4485     61.05%     61.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              400      5.45%     66.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1687     22.96%     89.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              512      6.97%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              168      2.29%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               76      1.03%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7346                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16189696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7936384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16189696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7938176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       742.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       364.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    742.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    364.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21801807500                       # Total gap between requests
system.mem_ctrls.avgGap                      57830.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16164288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7936384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1165401.398346368922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 741415453.340421557426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 364022080.109168291092                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       124034                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     13553250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7610514500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 524266075500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34139.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30132.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4226793.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            143578260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             76313655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898183440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          321442380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1720992000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8771513400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        985378080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12917401215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        592.488879                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2441883750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    728000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18632036500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            144420780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             76753875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907979520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          325868940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1720992000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8849264250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        919903200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12945182565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.763140                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2269797000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    728000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18804123250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21801920250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313809                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313799                       # number of overall hits
system.cpu.icache.overall_hits::total         6313809                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1087                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1089                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1087                       # number of overall misses
system.cpu.icache.overall_misses::total          1089                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     47461500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47461500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     47461500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47461500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314898                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314898                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000172                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000172                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 43662.833487                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43582.644628                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 43662.833487                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43582.644628                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          612                       # number of writebacks
system.cpu.icache.writebacks::total               612                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          119                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41324000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41324000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41324000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41324000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 42690.082645                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42690.082645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 42690.082645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42690.082645                       # average overall mshr miss latency
system.cpu.icache.replacements                    612                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313809                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1087                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1089                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     47461500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47461500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314898                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 43662.833487                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43582.644628                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41324000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41324000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 42690.082645                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42690.082645                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.796962                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486676                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            795.222222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002262                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.794700                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007412                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630766                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630766                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11837506                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11837507                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13308227                       # number of overall hits
system.cpu.dcache.overall_hits::total        13308228                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       554183                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         554185                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       648306                       # number of overall misses
system.cpu.dcache.overall_misses::total        648308                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  42704359497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42704359497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  42704359497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42704359497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391689                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391692                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956536                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044722                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044722                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046452                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046452                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77058.227151                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77057.949055                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65870.683747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65870.480539                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3631850                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21969                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24374                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             300                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   149.005087                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.230000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       349152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       349152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       349152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       349152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205031                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205031                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252795                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252795                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16465082497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16465082497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  20881666497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20881666497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80305.331862                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80305.331862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82603.162630                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82603.162630                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251771                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10013158                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10013159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       428240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        428242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  32517543500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32517543500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10441398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10441401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.041014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75932.989679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75932.635052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       349151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       349151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6404258000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6404258000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80975.331588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80975.331588                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10186815997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10186815997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80884.336541                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80884.336541                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10060824497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10060824497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79884.585738                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79884.585738                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470721                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470721                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94123                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94123                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564844                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564844                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060148                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060148                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4416584000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4416584000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92466.795076                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92466.795076                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774424789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.546167                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12377298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251771                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.160936                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002283                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.543883                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012250                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012252                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          909                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28165867                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28165867                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1806811853500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  38363                       # Simulator instruction rate (inst/s)
host_mem_usage                                 910776                       # Number of bytes of host memory used
host_op_rate                                    81690                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1042.67                       # Real time elapsed on the host
host_tick_rate                               31061716                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      85175114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032387                       # Number of seconds simulated
sim_ticks                                 32387064500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       412209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        824615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1381602                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           49                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        19165                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1407650                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1136578                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1381602                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       245024                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1633713                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118427                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7759                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5406556                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5179413                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19402                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4612266                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8774636                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325903                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     63460087                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.045159                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.346801                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     49298372     77.68%     77.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2395927      3.78%     81.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2326522      3.67%     85.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1044282      1.65%     86.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1627398      2.56%     89.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       726338      1.14%     90.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       898198      1.42%     91.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       530784      0.84%     92.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4612266      7.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     63460087                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045069                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173194                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575716     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113156     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325903                       # Class of committed instruction
system.switch_cpus.commit.refs               28017701                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.159138                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.159138                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      51042561                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78421046                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2797256                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8648894                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         114507                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2005268                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23511362                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5680                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8997710                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2908                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1633713                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4237559                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              60071798                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8368                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37275511                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1640                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          229014                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.025222                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4420152                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1255005                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.575469                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     64608486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.267610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.758672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         51981895     80.46%     80.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           430075      0.67%     81.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           755078      1.17%     82.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           928429      1.44%     83.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           821421      1.27%     85.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           566896      0.88%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           787307      1.22%     87.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           370244      0.57%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7967141     12.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     64608486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99740600                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53989552                       # number of floating regfile writes
system.switch_cpus.idleCycles                  165643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        29649                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1213695                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.180831                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32960912                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8997705                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2570892                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23581123                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          106                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          828                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9805292                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77264802                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23963207                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       142888                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76487326                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          19675                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      14676139                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         114507                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      14686706                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        80256                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1518470                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          173                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          864                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2407923                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2960778                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          864                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        12463                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88344913                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75026102                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.621968                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54947682                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.158273                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75866651                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76221889                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10854559                       # number of integer regfile writes
system.switch_cpus.ipc                       0.463148                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.463148                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       818235      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16747116     21.85%     22.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14818      0.02%     22.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           416      0.00%     22.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       291506      0.38%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          979      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139798      0.18%     23.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6165      0.01%     23.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74451      0.10%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           96      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576348     19.02%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           24      0.00%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     43.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663341     13.92%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2917698      3.81%     60.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1009550      1.32%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21092356     27.52%     89.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7990912     10.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76630212                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65459767                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127966111                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61954136                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66678478                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3435439                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044831                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           64176      1.87%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            777      0.02%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             34      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           388      0.01%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       323601      9.42%     11.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       692148     20.15%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         272408      7.93%     39.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        134026      3.90%     43.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1674418     48.74%     92.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       273463      7.96%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13787649                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     93354538                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13071966                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21526079                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77193636                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76630212                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71166                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10938914                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16298                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65219                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4763070                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     64608486                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.186070                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.232468                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     46467568     71.92%     71.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2740340      4.24%     76.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2347466      3.63%     79.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1990506      3.08%     82.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2893608      4.48%     87.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2364899      3.66%     91.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2544578      3.94%     94.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1519141      2.35%     97.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1740380      2.69%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     64608486                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.183037                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4237831                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   389                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        74006                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       979320                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23581123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9805292                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36038823                       # number of misc regfile reads
system.switch_cpus.numCycles                 64774129                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        18977718                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         470059                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3719072                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7971533                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        118558                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221596941                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77748956                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71270415                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9659602                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       23418905                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         114507                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      32137362                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9822110                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100573093                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78400196                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          225                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           57                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12496072                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           58                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            132719496                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151350019                       # The number of ROB writes
system.switch_cpus.timesIdled                    1936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       331562                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887166                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         331565                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  32387064500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             256397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       159948                       # Transaction distribution
system.membus.trans_dist::CleanEvict           252256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq            156012                       # Transaction distribution
system.membus.trans_dist::ReadExResp           156012                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        256396                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1237024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1237024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1237024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36630848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36630848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36630848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            412411                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  412411    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              412411                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1528811000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2242306250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  32387064500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  32387064500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  32387064500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  32387064500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280794                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       335600                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3488                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          650629                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162866                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162866                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3645                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277148                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1320052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       456256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     39402688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39858944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          546218                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10236928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           989877                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.334972                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471987                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 658299     66.50%     66.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 331575     33.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             989877                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          622723000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         660024500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5467500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  32387064500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1515                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        29732                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31247                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1515                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        29732                       # number of overall hits
system.l2.overall_hits::total                   31247                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2126                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       410282                       # number of demand (read+write) misses
system.l2.demand_misses::total                 412408                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2126                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       410282                       # number of overall misses
system.l2.overall_misses::total                412408                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    177703500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  38897225000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39074928500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    177703500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  38897225000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39074928500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       440014                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443655                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       440014                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443655                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.583906                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.932429                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.929569                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.583906                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.932429                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.929569                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83585.841957                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94806.072409                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94748.231121                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83585.841957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94806.072409                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94748.231121                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              159948                       # number of writebacks
system.l2.writebacks::total                    159948                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       410282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            412408                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       410282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           412408                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    156443500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  34794395000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34950838500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    156443500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  34794395000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34950838500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.583906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.932429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.929569                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.583906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.932429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.929569                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73585.841957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84806.048035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84748.206873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73585.841957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84806.048035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84748.206873                       # average overall mshr miss latency
system.l2.replacements                         546214                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       175652                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           175652                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       175652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       175652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3482                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3482                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3482                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3482                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       197555                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        197555                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         6854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6854                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       156012                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              156012                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  13978282500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13978282500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.957916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89597.482886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89597.482886                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       156012                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         156012                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  12418162500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12418162500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.957916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79597.482886                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79597.482886                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    177703500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    177703500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.583906                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.583906                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83585.841957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83585.841957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2126                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2126                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    156443500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    156443500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.583906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.583906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73585.841957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73585.841957                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        22878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       254270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          254270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  24918942500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24918942500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.917452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.917452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 98001.897589                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98001.897589                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       254270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       254270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  22376232500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22376232500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.917452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.917452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 88001.858261                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88001.858261                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  32387064500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      693147                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    548262                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.264262                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     422.639027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    10.827882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1614.533091                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.206367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.788346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          649                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2320524                       # Number of tag accesses
system.l2.tags.data_accesses                  2320524                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  32387064500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       136064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     26258048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26394112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       136064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        136064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10236672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10236672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       410282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              412408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       159948                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             159948                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4201183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    810757270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             814958454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4201183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4201183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      316072857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316072857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      316072857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4201183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    810757270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1131031310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    159948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    410177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000525706500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9682                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9682                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              898420                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             150447                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      412408                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     159948                       # Number of write requests accepted
system.mem_ctrls.readBursts                    412408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   159948                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    105                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10027                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10196104500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2061515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17926785750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24729.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43479.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   160504                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  128828                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                412408                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               159948                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  251917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   83015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       282910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.452108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.921951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.858010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       223336     78.94%     78.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29624     10.47%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12075      4.27%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3632      1.28%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1770      0.63%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1056      0.37%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          899      0.32%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1935      0.68%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8583      3.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       282910                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.586243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.925834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     78.035321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9620     99.36%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           31      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.06%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.03%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.02%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9682                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.520657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.489807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.047590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7535     77.82%     77.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              175      1.81%     79.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1274     13.16%     92.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              528      5.45%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              125      1.29%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               37      0.38%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9682                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26387392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10236992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26394112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10236672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       814.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       316.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    814.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    316.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32387108000                       # Total gap between requests
system.mem_ctrls.avgGap                      56585.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       136064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     26251328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10236992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4201183.469406435266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 810549779.835711836815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 316082737.291612207890                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       410282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       159948                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     68843750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  17857942000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 789502048000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32381.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     43526.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4935992.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1036599480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            550935330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1511566560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          428515020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2556287760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13734388260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        870831840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20689124250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.808258                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2110058250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1081340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29195666250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            983477880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            522708120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1432276860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          406439640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2556287760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13733728200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        871387680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20506306140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.163470                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2116260750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1081340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29189463750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    54188984750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1806811853500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10547096                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10547106                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10547096                       # number of overall hits
system.cpu.icache.overall_hits::total        10547106                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5349                       # number of overall misses
system.cpu.icache.overall_misses::total          5351                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    281230500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    281230500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    281230500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    281230500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10552445                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10552457                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10552445                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10552457                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000507                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000507                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000507                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000507                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52576.275939                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52556.624930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52576.275939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52556.624930                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          546                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4100                       # number of writebacks
system.cpu.icache.writebacks::total              4100                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          736                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          736                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          736                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          736                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4613                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4613                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4613                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4613                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    240533000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    240533000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    240533000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    240533000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 52142.423586                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52142.423586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 52142.423586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52142.423586                       # average overall mshr miss latency
system.cpu.icache.replacements                   4100                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10547096                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10547106                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5351                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    281230500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    281230500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10552445                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10552457                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000507                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000507                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52576.275939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52556.624930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          736                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          736                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    240533000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    240533000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 52142.423586                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52142.423586                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1806811853500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            12.214583                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10551721                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4615                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2286.396750                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002221                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    12.212362                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.023857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21109529                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21109529                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1806811853500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806811853500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806811853500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1806811853500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806811853500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806811853500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1806811853500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39431275                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39431276                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41250971                       # number of overall hits
system.cpu.dcache.overall_hits::total        41250972                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1409750                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1409752                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1532198                       # number of overall misses
system.cpu.dcache.overall_misses::total       1532200                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 111638986607                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 111638986607                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 111638986607                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 111638986607                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40841025                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40841028                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42783169                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42783172                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034518                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034518                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035813                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035813                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79190.627137                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79190.514791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72861.984291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72861.889184                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9745581                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        22065                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            105948                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             302                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    91.984568                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.062914                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       301196                       # number of writebacks
system.cpu.dcache.writebacks::total            301196                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       778454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       778454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       778454                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       778454                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692812                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692812                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  55080753608                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55080753608                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  60768196108                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60768196108                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015457                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015457                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016194                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016194                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87250.281339                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87250.281339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87712.389664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87712.389664                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691786                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30925375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30925376                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1120855                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1120857                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  86989874000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86989874000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     32046230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32046233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034976                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034976                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77610.283221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77610.144737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       778369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       778369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30722347000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30722347000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89703.949942                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89703.949942                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  24649112607                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24649112607                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85322.046442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85322.046442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288810                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288810                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  24358406608                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24358406608                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032839                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032839                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84340.592805                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84340.592805                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1819696                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1819696                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       122448                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       122448                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942144                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942144                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.063048                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063048                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61516                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61516                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5687442500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5687442500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92454.686586                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92454.686586                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1806811853500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            30.676456                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41943786                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692810                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.541542                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002243                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.674213                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.029955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.029957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86259154                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86259154                       # Number of data accesses

---------- End Simulation Statistics   ----------
