/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2019.03 Build: release Linux 64-bit                         */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    /home/cad/tools/semifore/csrcompiler/2019_03/bin/x64_re6/csrCompile  */
/*    -v -x CSRSpec -t h -t sv -t docx -a fkb_dig_srb_csr -o               */
/*    fkb_dig_srb_csr srb_csr.csr                                          */
/*                                                                         */
/* Input files:                                                            */
/*    srb_csr.csr                                                          */
/*                                                                         */
/* Generated on: Thu Oct 31 13:34:23 2019                                  */
/*           by: dusouder                                                  */
/*                                                                         */

#ifndef _FKB_DIG_SRB_CSR_H_
#define _FKB_DIG_SRB_CSR_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: fkb_dig_srb_csr                           */
/* Source filename: srb_csr.csr, line: 5592                                */
/* Register: fkb_dig_srb_csr.rSrbscratch                                   */
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_ADDRESS 0x0u
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_BYTE_ADDRESS 0x0u
/* Register: fkb_dig_srb_csr.rPcm0                                         */
#define FKB_DIG_SRB_CSR_RPCM0_ADDRESS 0x4u
#define FKB_DIG_SRB_CSR_RPCM0_BYTE_ADDRESS 0x4u
/* Register: fkb_dig_srb_csr.rPcm1                                         */
#define FKB_DIG_SRB_CSR_RPCM1_ADDRESS 0x8u
#define FKB_DIG_SRB_CSR_RPCM1_BYTE_ADDRESS 0x8u
/* Register: fkb_dig_srb_csr.rPcm2                                         */
#define FKB_DIG_SRB_CSR_RPCM2_ADDRESS 0xcu
#define FKB_DIG_SRB_CSR_RPCM2_BYTE_ADDRESS 0xcu
/* Register: fkb_dig_srb_csr.rAtm1                                         */
#define FKB_DIG_SRB_CSR_RATM1_ADDRESS 0x10u
#define FKB_DIG_SRB_CSR_RATM1_BYTE_ADDRESS 0x10u
/* Register: fkb_dig_srb_csr.rAtm2                                         */
#define FKB_DIG_SRB_CSR_RATM2_ADDRESS 0x14u
#define FKB_DIG_SRB_CSR_RATM2_BYTE_ADDRESS 0x14u
/* Register: fkb_dig_srb_csr.rClkrx0                                       */
#define FKB_DIG_SRB_CSR_RCLKRX0_ADDRESS 0x18u
#define FKB_DIG_SRB_CSR_RCLKRX0_BYTE_ADDRESS 0x18u
/* Register: fkb_dig_srb_csr.rClkrx1                                       */
#define FKB_DIG_SRB_CSR_RCLKRX1_ADDRESS 0x1cu
#define FKB_DIG_SRB_CSR_RCLKRX1_BYTE_ADDRESS 0x1cu
/* Register: fkb_dig_srb_csr.rVref                                         */
#define FKB_DIG_SRB_CSR_RVREF_ADDRESS 0x20u
#define FKB_DIG_SRB_CSR_RVREF_BYTE_ADDRESS 0x20u
/* Register: fkb_dig_srb_csr.rIref                                         */
#define FKB_DIG_SRB_CSR_RIREF_ADDRESS 0x24u
#define FKB_DIG_SRB_CSR_RIREF_BYTE_ADDRESS 0x24u
/* Register: fkb_dig_srb_csr.rHtrctl0                                      */
#define FKB_DIG_SRB_CSR_RHTRCTL0_ADDRESS 0x28u
#define FKB_DIG_SRB_CSR_RHTRCTL0_BYTE_ADDRESS 0x28u
/* Register: fkb_dig_srb_csr.rHtrctl1                                      */
#define FKB_DIG_SRB_CSR_RHTRCTL1_ADDRESS 0x2cu
#define FKB_DIG_SRB_CSR_RHTRCTL1_BYTE_ADDRESS 0x2cu
/* Register: fkb_dig_srb_csr.rHtrctl2                                      */
#define FKB_DIG_SRB_CSR_RHTRCTL2_ADDRESS 0x30u
#define FKB_DIG_SRB_CSR_RHTRCTL2_BYTE_ADDRESS 0x30u
/* Register: fkb_dig_srb_csr.rHtrctl3                                      */
#define FKB_DIG_SRB_CSR_RHTRCTL3_ADDRESS 0x34u
#define FKB_DIG_SRB_CSR_RHTRCTL3_BYTE_ADDRESS 0x34u
/* Register: fkb_dig_srb_csr.rHtrstatus                                    */
#define FKB_DIG_SRB_CSR_RHTRSTATUS_ADDRESS 0x38u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_BYTE_ADDRESS 0x38u
/* Register: fkb_dig_srb_csr.rPllmux                                       */
#define FKB_DIG_SRB_CSR_RPLLMUX_ADDRESS 0x3cu
#define FKB_DIG_SRB_CSR_RPLLMUX_BYTE_ADDRESS 0x3cu
/* Register: fkb_dig_srb_csr.rPllactl0                                     */
#define FKB_DIG_SRB_CSR_RPLLACTL0_ADDRESS 0x40u
#define FKB_DIG_SRB_CSR_RPLLACTL0_BYTE_ADDRESS 0x40u
/* Register: fkb_dig_srb_csr.rPllactl1                                     */
#define FKB_DIG_SRB_CSR_RPLLACTL1_ADDRESS 0x44u
#define FKB_DIG_SRB_CSR_RPLLACTL1_BYTE_ADDRESS 0x44u
/* Register: fkb_dig_srb_csr.rPllbctl0                                     */
#define FKB_DIG_SRB_CSR_RPLLBCTL0_ADDRESS 0x48u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_BYTE_ADDRESS 0x48u
/* Register: fkb_dig_srb_csr.rPllbctl1                                     */
#define FKB_DIG_SRB_CSR_RPLLBCTL1_ADDRESS 0x4cu
#define FKB_DIG_SRB_CSR_RPLLBCTL1_BYTE_ADDRESS 0x4cu
/* Register: fkb_dig_srb_csr.rTsense                                       */
#define FKB_DIG_SRB_CSR_RTSENSE_ADDRESS 0x50u
#define FKB_DIG_SRB_CSR_RTSENSE_BYTE_ADDRESS 0x50u
/* Register: fkb_dig_srb_csr.rSrdsctlout                                   */
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_ADDRESS 0x54u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_BYTE_ADDRESS 0x54u
/* Register: fkb_dig_srb_csr.rSrdsdin                                      */
#define FKB_DIG_SRB_CSR_RSRDSDIN_ADDRESS 0x58u
#define FKB_DIG_SRB_CSR_RSRDSDIN_BYTE_ADDRESS 0x58u
/* Register: fkb_dig_srb_csr.rSrdsdout                                     */
#define FKB_DIG_SRB_CSR_RSRDSDOUT_ADDRESS 0x5cu
#define FKB_DIG_SRB_CSR_RSRDSDOUT_BYTE_ADDRESS 0x5cu
/* Register: fkb_dig_srb_csr.rSrdsclkrx                                    */
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_ADDRESS 0x60u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_BYTE_ADDRESS 0x60u
/* Register: fkb_dig_srb_csr.rSrdsctl0                                     */
#define FKB_DIG_SRB_CSR_RSRDSCTL0_ADDRESS 0x64u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_BYTE_ADDRESS 0x64u
/* Register: fkb_dig_srb_csr.rSrdsctl1                                     */
#define FKB_DIG_SRB_CSR_RSRDSCTL1_ADDRESS 0x68u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_BYTE_ADDRESS 0x68u
/* Register: fkb_dig_srb_csr.rSrdsctl2                                     */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ADDRESS 0x6cu
#define FKB_DIG_SRB_CSR_RSRDSCTL2_BYTE_ADDRESS 0x6cu
/* Register: fkb_dig_srb_csr.rClksrc                                       */
#define FKB_DIG_SRB_CSR_RCLKSRC_ADDRESS 0x70u
#define FKB_DIG_SRB_CSR_RCLKSRC_BYTE_ADDRESS 0x70u
/* Register: fkb_dig_srb_csr.rDcodac0                                      */
#define FKB_DIG_SRB_CSR_RDCODAC0_ADDRESS 0x74u
#define FKB_DIG_SRB_CSR_RDCODAC0_BYTE_ADDRESS 0x74u
/* Register: fkb_dig_srb_csr.rDcodac1                                      */
#define FKB_DIG_SRB_CSR_RDCODAC1_ADDRESS 0x78u
#define FKB_DIG_SRB_CSR_RDCODAC1_BYTE_ADDRESS 0x78u
/* Register: fkb_dig_srb_csr.rDco0                                         */
#define FKB_DIG_SRB_CSR_RDCO0_ADDRESS 0x7cu
#define FKB_DIG_SRB_CSR_RDCO0_BYTE_ADDRESS 0x7cu
/* Register: fkb_dig_srb_csr.rDco1                                         */
#define FKB_DIG_SRB_CSR_RDCO1_ADDRESS 0x80u
#define FKB_DIG_SRB_CSR_RDCO1_BYTE_ADDRESS 0x80u
/* Register: fkb_dig_srb_csr.rDbgctl                                       */
#define FKB_DIG_SRB_CSR_RDBGCTL_ADDRESS 0x84u
#define FKB_DIG_SRB_CSR_RDBGCTL_BYTE_ADDRESS 0x84u
/* Register: fkb_dig_srb_csr.rJtagIdCode                                   */
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_ADDRESS 0x88u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_BYTE_ADDRESS 0x88u
/* Register: fkb_dig_srb_csr.rIoctl                                        */
#define FKB_DIG_SRB_CSR_RIOCTL_ADDRESS 0x8cu
#define FKB_DIG_SRB_CSR_RIOCTL_BYTE_ADDRESS 0x8cu
/* Register: fkb_dig_srb_csr.rAnaSoftResetN                                */
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_ADDRESS 0x90u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_BYTE_ADDRESS 0x90u
/* Register: fkb_dig_srb_csr.rPllStat                                      */
#define FKB_DIG_SRB_CSR_RPLLSTAT_ADDRESS 0x94u
#define FKB_DIG_SRB_CSR_RPLLSTAT_BYTE_ADDRESS 0x94u
/* Register: fkb_dig_srb_csr.rSrbend                                       */
#define FKB_DIG_SRB_CSR_RSRBEND_ADDRESS 0x3fcu
#define FKB_DIG_SRB_CSR_RSRBEND_BYTE_ADDRESS 0x3fcu


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: fkb_dig_srb_csr                                        */
/* Addressmap template: fkb_dig_srb_csr                                    */
/* Source filename: srb_csr.csr, line: 2355                                */
#define FKB_DIG_SRB_CSR_SIZE 0x400u
#define FKB_DIG_SRB_CSR_BYTE_SIZE 0x400u
/* Register member: fkb_dig_srb_csr.rSrbscratch                            */
/* Register type referenced: fkb_dig_srb_csr::rSrbscratch                  */
/* Register template referenced: fkb_dig_srb_csr::rSrbscratch              */
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_OFFSET 0x0u
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_BYTE_OFFSET 0x0u
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_srb_csr.rPcm0                                  */
/* Register type referenced: fkb_dig_srb_csr::rPcm0                        */
/* Register template referenced: fkb_dig_srb_csr::rPcm0                    */
#define FKB_DIG_SRB_CSR_RPCM0_OFFSET 0x4u
#define FKB_DIG_SRB_CSR_RPCM0_BYTE_OFFSET 0x4u
#define FKB_DIG_SRB_CSR_RPCM0_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM0_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM0_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RPCM0_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPCM0_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPCM0_WRITE_MASK 0x00000003ul
/* Register member: fkb_dig_srb_csr.rPcm1                                  */
/* Register type referenced: fkb_dig_srb_csr::rPcm1                        */
/* Register template referenced: fkb_dig_srb_csr::rPcm1                    */
#define FKB_DIG_SRB_CSR_RPCM1_OFFSET 0x8u
#define FKB_DIG_SRB_CSR_RPCM1_BYTE_OFFSET 0x8u
#define FKB_DIG_SRB_CSR_RPCM1_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM1_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM1_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RPCM1_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPCM1_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPCM1_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_srb_csr.rPcm2                                  */
/* Register type referenced: fkb_dig_srb_csr::rPcm2                        */
/* Register template referenced: fkb_dig_srb_csr::rPcm2                    */
#define FKB_DIG_SRB_CSR_RPCM2_OFFSET 0xcu
#define FKB_DIG_SRB_CSR_RPCM2_BYTE_OFFSET 0xcu
#define FKB_DIG_SRB_CSR_RPCM2_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM2_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM2_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RPCM2_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPCM2_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPCM2_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_srb_csr.rAtm1                                  */
/* Register type referenced: fkb_dig_srb_csr::rAtm1                        */
/* Register template referenced: fkb_dig_srb_csr::rAtm1                    */
#define FKB_DIG_SRB_CSR_RATM1_OFFSET 0x10u
#define FKB_DIG_SRB_CSR_RATM1_BYTE_OFFSET 0x10u
#define FKB_DIG_SRB_CSR_RATM1_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM1_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM1_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RATM1_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RATM1_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RATM1_WRITE_MASK 0x00000ff3ul
/* Register member: fkb_dig_srb_csr.rAtm2                                  */
/* Register type referenced: fkb_dig_srb_csr::rAtm2                        */
/* Register template referenced: fkb_dig_srb_csr::rAtm2                    */
#define FKB_DIG_SRB_CSR_RATM2_OFFSET 0x14u
#define FKB_DIG_SRB_CSR_RATM2_BYTE_OFFSET 0x14u
#define FKB_DIG_SRB_CSR_RATM2_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM2_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM2_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RATM2_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RATM2_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RATM2_WRITE_MASK 0x00000ff3ul
/* Register member: fkb_dig_srb_csr.rClkrx0                                */
/* Register type referenced: fkb_dig_srb_csr::rClkrx0                      */
/* Register template referenced: fkb_dig_srb_csr::rClkrx0                  */
#define FKB_DIG_SRB_CSR_RCLKRX0_OFFSET 0x18u
#define FKB_DIG_SRB_CSR_RCLKRX0_BYTE_OFFSET 0x18u
#define FKB_DIG_SRB_CSR_RCLKRX0_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX0_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX0_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RCLKRX0_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RCLKRX0_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RCLKRX0_WRITE_MASK 0x001ffff1ul
/* Register member: fkb_dig_srb_csr.rClkrx1                                */
/* Register type referenced: fkb_dig_srb_csr::rClkrx1                      */
/* Register template referenced: fkb_dig_srb_csr::rClkrx1                  */
#define FKB_DIG_SRB_CSR_RCLKRX1_OFFSET 0x1cu
#define FKB_DIG_SRB_CSR_RCLKRX1_BYTE_OFFSET 0x1cu
#define FKB_DIG_SRB_CSR_RCLKRX1_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX1_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX1_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RCLKRX1_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RCLKRX1_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RCLKRX1_WRITE_MASK 0x001ffff1ul
/* Register member: fkb_dig_srb_csr.rVref                                  */
/* Register type referenced: fkb_dig_srb_csr::rVref                        */
/* Register template referenced: fkb_dig_srb_csr::rVref                    */
#define FKB_DIG_SRB_CSR_RVREF_OFFSET 0x20u
#define FKB_DIG_SRB_CSR_RVREF_BYTE_OFFSET 0x20u
#define FKB_DIG_SRB_CSR_RVREF_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RVREF_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RVREF_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RVREF_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RVREF_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RVREF_WRITE_MASK 0x0003f3f1ul
/* Register member: fkb_dig_srb_csr.rIref                                  */
/* Register type referenced: fkb_dig_srb_csr::rIref                        */
/* Register template referenced: fkb_dig_srb_csr::rIref                    */
#define FKB_DIG_SRB_CSR_RIREF_OFFSET 0x24u
#define FKB_DIG_SRB_CSR_RIREF_BYTE_OFFSET 0x24u
#define FKB_DIG_SRB_CSR_RIREF_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RIREF_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RIREF_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RIREF_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RIREF_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RIREF_WRITE_MASK 0x000003f3ul
/* Register member: fkb_dig_srb_csr.rHtrctl0                               */
/* Register type referenced: fkb_dig_srb_csr::rHtrctl0                     */
/* Register template referenced: fkb_dig_srb_csr::rHtrctl0                 */
#define FKB_DIG_SRB_CSR_RHTRCTL0_OFFSET 0x28u
#define FKB_DIG_SRB_CSR_RHTRCTL0_BYTE_OFFSET 0x28u
#define FKB_DIG_SRB_CSR_RHTRCTL0_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_RESET_VALUE 0x00010000ul
#define FKB_DIG_SRB_CSR_RHTRCTL0_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RHTRCTL0_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RHTRCTL0_WRITE_MASK 0x1f0700fful
/* Register member: fkb_dig_srb_csr.rHtrctl1                               */
/* Register type referenced: fkb_dig_srb_csr::rHtrctl1                     */
/* Register template referenced: fkb_dig_srb_csr::rHtrctl1                 */
#define FKB_DIG_SRB_CSR_RHTRCTL1_OFFSET 0x2cu
#define FKB_DIG_SRB_CSR_RHTRCTL1_BYTE_OFFSET 0x2cu
#define FKB_DIG_SRB_CSR_RHTRCTL1_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_RESET_VALUE 0x00010000ul
#define FKB_DIG_SRB_CSR_RHTRCTL1_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RHTRCTL1_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RHTRCTL1_WRITE_MASK 0x1f0700fful
/* Register member: fkb_dig_srb_csr.rHtrctl2                               */
/* Register type referenced: fkb_dig_srb_csr::rHtrctl2                     */
/* Register template referenced: fkb_dig_srb_csr::rHtrctl2                 */
#define FKB_DIG_SRB_CSR_RHTRCTL2_OFFSET 0x30u
#define FKB_DIG_SRB_CSR_RHTRCTL2_BYTE_OFFSET 0x30u
#define FKB_DIG_SRB_CSR_RHTRCTL2_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_RESET_VALUE 0x00010000ul
#define FKB_DIG_SRB_CSR_RHTRCTL2_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RHTRCTL2_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RHTRCTL2_WRITE_MASK 0x1f0700fful
/* Register member: fkb_dig_srb_csr.rHtrctl3                               */
/* Register type referenced: fkb_dig_srb_csr::rHtrctl3                     */
/* Register template referenced: fkb_dig_srb_csr::rHtrctl3                 */
#define FKB_DIG_SRB_CSR_RHTRCTL3_OFFSET 0x34u
#define FKB_DIG_SRB_CSR_RHTRCTL3_BYTE_OFFSET 0x34u
#define FKB_DIG_SRB_CSR_RHTRCTL3_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_RESET_VALUE 0x00010000ul
#define FKB_DIG_SRB_CSR_RHTRCTL3_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RHTRCTL3_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RHTRCTL3_WRITE_MASK 0x1f0700fful
/* Register member: fkb_dig_srb_csr.rHtrstatus                             */
/* Register type referenced: fkb_dig_srb_csr::rHtrstatus                   */
/* Register template referenced: fkb_dig_srb_csr::rHtrstatus               */
#define FKB_DIG_SRB_CSR_RHTRSTATUS_OFFSET 0x38u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_BYTE_OFFSET 0x38u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RHTRSTATUS_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RHTRSTATUS_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RHTRSTATUS_WRITE_MASK 0x00000000ul
/* Register member: fkb_dig_srb_csr.rPllmux                                */
/* Register type referenced: fkb_dig_srb_csr::rPllmux                      */
/* Register template referenced: fkb_dig_srb_csr::rPllmux                  */
#define FKB_DIG_SRB_CSR_RPLLMUX_OFFSET 0x3cu
#define FKB_DIG_SRB_CSR_RPLLMUX_BYTE_OFFSET 0x3cu
#define FKB_DIG_SRB_CSR_RPLLMUX_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLMUX_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLMUX_RESET_VALUE 0x00000006ul
#define FKB_DIG_SRB_CSR_RPLLMUX_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPLLMUX_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPLLMUX_WRITE_MASK 0x0003fffful
/* Register member: fkb_dig_srb_csr.rPllactl0                              */
/* Register type referenced: fkb_dig_srb_csr::rPllactl0                    */
/* Register template referenced: fkb_dig_srb_csr::rPllactl0                */
#define FKB_DIG_SRB_CSR_RPLLACTL0_OFFSET 0x40u
#define FKB_DIG_SRB_CSR_RPLLACTL0_BYTE_OFFSET 0x40u
#define FKB_DIG_SRB_CSR_RPLLACTL0_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_RESET_VALUE 0x00000002ul
#define FKB_DIG_SRB_CSR_RPLLACTL0_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPLLACTL0_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPLLACTL0_WRITE_MASK 0x07ffff07ul
/* Register member: fkb_dig_srb_csr.rPllactl1                              */
/* Register type referenced: fkb_dig_srb_csr::rPllactl1                    */
/* Register template referenced: fkb_dig_srb_csr::rPllactl1                */
#define FKB_DIG_SRB_CSR_RPLLACTL1_OFFSET 0x44u
#define FKB_DIG_SRB_CSR_RPLLACTL1_BYTE_OFFSET 0x44u
#define FKB_DIG_SRB_CSR_RPLLACTL1_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL1_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL1_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RPLLACTL1_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPLLACTL1_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPLLACTL1_WRITE_MASK 0x00fffffful
/* Register member: fkb_dig_srb_csr.rPllbctl0                              */
/* Register type referenced: fkb_dig_srb_csr::rPllbctl0                    */
/* Register template referenced: fkb_dig_srb_csr::rPllbctl0                */
#define FKB_DIG_SRB_CSR_RPLLBCTL0_OFFSET 0x48u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_BYTE_OFFSET 0x48u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_RESET_VALUE 0x00000002ul
#define FKB_DIG_SRB_CSR_RPLLBCTL0_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPLLBCTL0_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPLLBCTL0_WRITE_MASK 0x07ffff07ul
/* Register member: fkb_dig_srb_csr.rPllbctl1                              */
/* Register type referenced: fkb_dig_srb_csr::rPllbctl1                    */
/* Register template referenced: fkb_dig_srb_csr::rPllbctl1                */
#define FKB_DIG_SRB_CSR_RPLLBCTL1_OFFSET 0x4cu
#define FKB_DIG_SRB_CSR_RPLLBCTL1_BYTE_OFFSET 0x4cu
#define FKB_DIG_SRB_CSR_RPLLBCTL1_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL1_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL1_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RPLLBCTL1_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPLLBCTL1_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPLLBCTL1_WRITE_MASK 0x00fffffful
/* Register member: fkb_dig_srb_csr.rTsense                                */
/* Register type referenced: fkb_dig_srb_csr::rTsense                      */
/* Register template referenced: fkb_dig_srb_csr::rTsense                  */
#define FKB_DIG_SRB_CSR_RTSENSE_OFFSET 0x50u
#define FKB_DIG_SRB_CSR_RTSENSE_BYTE_OFFSET 0x50u
#define FKB_DIG_SRB_CSR_RTSENSE_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RTSENSE_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RTSENSE_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RTSENSE_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_srb_csr.rSrdsctlout                            */
/* Register type referenced: fkb_dig_srb_csr::rSrdsctlout                  */
/* Register template referenced: fkb_dig_srb_csr::rSrdsctlout              */
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_OFFSET 0x54u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_BYTE_OFFSET 0x54u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_WRITE_MASK 0x00000000ul
/* Register member: fkb_dig_srb_csr.rSrdsdin                               */
/* Register type referenced: fkb_dig_srb_csr::rSrdsdin                     */
/* Register template referenced: fkb_dig_srb_csr::rSrdsdin                 */
#define FKB_DIG_SRB_CSR_RSRDSDIN_OFFSET 0x58u
#define FKB_DIG_SRB_CSR_RSRDSDIN_BYTE_OFFSET 0x58u
#define FKB_DIG_SRB_CSR_RSRDSDIN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSDIN_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RSRDSDIN_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RSRDSDIN_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSDIN_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSDIN_WRITE_MASK 0x00000000ul
/* Register member: fkb_dig_srb_csr.rSrdsdout                              */
/* Register type referenced: fkb_dig_srb_csr::rSrdsdout                    */
/* Register template referenced: fkb_dig_srb_csr::rSrdsdout                */
#define FKB_DIG_SRB_CSR_RSRDSDOUT_OFFSET 0x5cu
#define FKB_DIG_SRB_CSR_RSRDSDOUT_BYTE_OFFSET 0x5cu
#define FKB_DIG_SRB_CSR_RSRDSDOUT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSDOUT_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSDOUT_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RSRDSDOUT_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSDOUT_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSDOUT_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_srb_csr.rSrdsclkrx                             */
/* Register type referenced: fkb_dig_srb_csr::rSrdsclkrx                   */
/* Register template referenced: fkb_dig_srb_csr::rSrdsclkrx               */
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_OFFSET 0x60u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_BYTE_OFFSET 0x60u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_srb_csr.rSrdsctl0                              */
/* Register type referenced: fkb_dig_srb_csr::rSrdsctl0                    */
/* Register template referenced: fkb_dig_srb_csr::rSrdsctl0                */
#define FKB_DIG_SRB_CSR_RSRDSCTL0_OFFSET 0x64u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_BYTE_OFFSET 0x64u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL0_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSCTL0_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSCTL0_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_srb_csr.rSrdsctl1                              */
/* Register type referenced: fkb_dig_srb_csr::rSrdsctl1                    */
/* Register template referenced: fkb_dig_srb_csr::rSrdsctl1                */
#define FKB_DIG_SRB_CSR_RSRDSCTL1_OFFSET 0x68u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_BYTE_OFFSET 0x68u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL1_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSCTL1_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSCTL1_WRITE_MASK 0x0000003ful
/* Register member: fkb_dig_srb_csr.rSrdsctl2                              */
/* Register type referenced: fkb_dig_srb_csr::rSrdsctl2                    */
/* Register template referenced: fkb_dig_srb_csr::rSrdsctl2                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_OFFSET 0x6cu
#define FKB_DIG_SRB_CSR_RSRDSCTL2_BYTE_OFFSET 0x6cu
#define FKB_DIG_SRB_CSR_RSRDSCTL2_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSCTL2_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSCTL2_WRITE_MASK 0x003ffffful
/* Register member: fkb_dig_srb_csr.rClksrc                                */
/* Register type referenced: fkb_dig_srb_csr::rClksrc                      */
/* Register template referenced: fkb_dig_srb_csr::rClksrc                  */
#define FKB_DIG_SRB_CSR_RCLKSRC_OFFSET 0x70u
#define FKB_DIG_SRB_CSR_RCLKSRC_BYTE_OFFSET 0x70u
#define FKB_DIG_SRB_CSR_RCLKSRC_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RCLKSRC_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RCLKSRC_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RCLKSRC_WRITE_MASK 0x00000377ul
/* Register member: fkb_dig_srb_csr.rDcodac0                               */
/* Register type referenced: fkb_dig_srb_csr::rDcodac0                     */
/* Register template referenced: fkb_dig_srb_csr::rDcodac0                 */
#define FKB_DIG_SRB_CSR_RDCODAC0_OFFSET 0x74u
#define FKB_DIG_SRB_CSR_RDCODAC0_BYTE_OFFSET 0x74u
#define FKB_DIG_SRB_CSR_RDCODAC0_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCODAC0_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCODAC0_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RDCODAC0_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RDCODAC0_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RDCODAC0_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_srb_csr.rDcodac1                               */
/* Register type referenced: fkb_dig_srb_csr::rDcodac1                     */
/* Register template referenced: fkb_dig_srb_csr::rDcodac1                 */
#define FKB_DIG_SRB_CSR_RDCODAC1_OFFSET 0x78u
#define FKB_DIG_SRB_CSR_RDCODAC1_BYTE_OFFSET 0x78u
#define FKB_DIG_SRB_CSR_RDCODAC1_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCODAC1_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCODAC1_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RDCODAC1_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RDCODAC1_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RDCODAC1_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_srb_csr.rDco0                                  */
/* Register type referenced: fkb_dig_srb_csr::rDco0                        */
/* Register template referenced: fkb_dig_srb_csr::rDco0                    */
#define FKB_DIG_SRB_CSR_RDCO0_OFFSET 0x7cu
#define FKB_DIG_SRB_CSR_RDCO0_BYTE_OFFSET 0x7cu
#define FKB_DIG_SRB_CSR_RDCO0_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RDCO0_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RDCO0_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RDCO0_WRITE_MASK 0x0003fffful
/* Register member: fkb_dig_srb_csr.rDco1                                  */
/* Register type referenced: fkb_dig_srb_csr::rDco1                        */
/* Register template referenced: fkb_dig_srb_csr::rDco1                    */
#define FKB_DIG_SRB_CSR_RDCO1_OFFSET 0x80u
#define FKB_DIG_SRB_CSR_RDCO1_BYTE_OFFSET 0x80u
#define FKB_DIG_SRB_CSR_RDCO1_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RDCO1_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RDCO1_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RDCO1_WRITE_MASK 0x0003fffful
/* Register member: fkb_dig_srb_csr.rDbgctl                                */
/* Register type referenced: fkb_dig_srb_csr::rDbgctl                      */
/* Register template referenced: fkb_dig_srb_csr::rDbgctl                  */
#define FKB_DIG_SRB_CSR_RDBGCTL_OFFSET 0x84u
#define FKB_DIG_SRB_CSR_RDBGCTL_BYTE_OFFSET 0x84u
#define FKB_DIG_SRB_CSR_RDBGCTL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDBGCTL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDBGCTL_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RDBGCTL_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RDBGCTL_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RDBGCTL_WRITE_MASK 0x00001f1ful
/* Register member: fkb_dig_srb_csr.rJtagIdCode                            */
/* Register type referenced: fkb_dig_srb_csr::rJtagIdCode                  */
/* Register template referenced: fkb_dig_srb_csr::rJtagIdCode              */
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_OFFSET 0x88u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_BYTE_OFFSET 0x88u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_RESET_VALUE 0x0e0004abul
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_WRITE_MASK 0x00000000ul
/* Register member: fkb_dig_srb_csr.rIoctl                                 */
/* Register type referenced: fkb_dig_srb_csr::rIoctl                       */
/* Register template referenced: fkb_dig_srb_csr::rIoctl                   */
#define FKB_DIG_SRB_CSR_RIOCTL_OFFSET 0x8cu
#define FKB_DIG_SRB_CSR_RIOCTL_BYTE_OFFSET 0x8cu
#define FKB_DIG_SRB_CSR_RIOCTL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RIOCTL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RIOCTL_RESET_VALUE 0x00000007ul
#define FKB_DIG_SRB_CSR_RIOCTL_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RIOCTL_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RIOCTL_WRITE_MASK 0x00000007ul
/* Register member: fkb_dig_srb_csr.rAnaSoftResetN                         */
/* Register type referenced: fkb_dig_srb_csr::rAnaSoftResetN               */
/* Register template referenced: fkb_dig_srb_csr::rAnaSoftResetN           */
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_OFFSET 0x90u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_BYTE_OFFSET 0x90u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_WRITE_MASK 0x00000007ul
/* Register member: fkb_dig_srb_csr.rPllStat                               */
/* Register type referenced: fkb_dig_srb_csr::rPllStat                     */
/* Register template referenced: fkb_dig_srb_csr::rPllStat                 */
#define FKB_DIG_SRB_CSR_RPLLSTAT_OFFSET 0x94u
#define FKB_DIG_SRB_CSR_RPLLSTAT_BYTE_OFFSET 0x94u
#define FKB_DIG_SRB_CSR_RPLLSTAT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLSTAT_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RPLLSTAT_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RPLLSTAT_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPLLSTAT_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPLLSTAT_WRITE_MASK 0x00000000ul
/* Register member: fkb_dig_srb_csr.rSrbend                                */
/* Register type referenced: fkb_dig_srb_csr::rSrbend                      */
/* Register template referenced: fkb_dig_srb_csr::rSrbend                  */
#define FKB_DIG_SRB_CSR_RSRBEND_OFFSET 0x3fcu
#define FKB_DIG_SRB_CSR_RSRBEND_BYTE_OFFSET 0x3fcu
#define FKB_DIG_SRB_CSR_RSRBEND_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRBEND_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RSRBEND_RESET_VALUE 0x00000000ul
#define FKB_DIG_SRB_CSR_RSRBEND_RESET_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRBEND_READ_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRBEND_WRITE_MASK 0x00000000ul

/* Register type: fkb_dig_srb_csr::rSrbscratch                             */
/* Register template: fkb_dig_srb_csr::rSrbscratch                         */
/* Source filename: srb_csr.csr, line: 2376                                */
/* Field member: fkb_dig_srb_csr::rSrbscratch.Value                        */
/* Source filename: srb_csr.csr, line: 2388                                */
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_VALUE_MSB 31u
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_VALUE_LSB 0u
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_VALUE_WIDTH 32u
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_VALUE_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_VALUE_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_VALUE_RESET 0x00000000ul
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_VALUE_FIELD_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_VALUE_GET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_VALUE_SET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RSRBSCRATCH_VALUE_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: fkb_dig_srb_csr::rPcm0                                   */
/* Register template: fkb_dig_srb_csr::rPcm0                               */
/* Source filename: srb_csr.csr, line: 2404                                */
/* Field member: fkb_dig_srb_csr::rPcm0.selB                               */
/* Source filename: srb_csr.csr, line: 2434                                */
#define FKB_DIG_SRB_CSR_RPCM0_SELB_MSB 1u
#define FKB_DIG_SRB_CSR_RPCM0_SELB_LSB 1u
#define FKB_DIG_SRB_CSR_RPCM0_SELB_WIDTH 1u
#define FKB_DIG_SRB_CSR_RPCM0_SELB_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM0_SELB_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM0_SELB_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPCM0_SELB_FIELD_MASK 0x00000002ul
#define FKB_DIG_SRB_CSR_RPCM0_SELB_GET(x) (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_SRB_CSR_RPCM0_SELB_SET(x) (((x) << 1) & 0x00000002ul)
#define FKB_DIG_SRB_CSR_RPCM0_SELB_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_srb_csr::rPcm0.selA                               */
/* Source filename: srb_csr.csr, line: 2416                                */
#define FKB_DIG_SRB_CSR_RPCM0_SELA_MSB 0u
#define FKB_DIG_SRB_CSR_RPCM0_SELA_LSB 0u
#define FKB_DIG_SRB_CSR_RPCM0_SELA_WIDTH 1u
#define FKB_DIG_SRB_CSR_RPCM0_SELA_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM0_SELA_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM0_SELA_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPCM0_SELA_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RPCM0_SELA_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RPCM0_SELA_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RPCM0_SELA_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rPcm1                                   */
/* Register template: fkb_dig_srb_csr::rPcm1                               */
/* Source filename: srb_csr.csr, line: 2454                                */
/* Field member: fkb_dig_srb_csr::rPcm1.rowSel                             */
/* Source filename: srb_csr.csr, line: 2466                                */
#define FKB_DIG_SRB_CSR_RPCM1_ROWSEL_MSB 31u
#define FKB_DIG_SRB_CSR_RPCM1_ROWSEL_LSB 0u
#define FKB_DIG_SRB_CSR_RPCM1_ROWSEL_WIDTH 32u
#define FKB_DIG_SRB_CSR_RPCM1_ROWSEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM1_ROWSEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM1_ROWSEL_RESET 0x00000000ul
#define FKB_DIG_SRB_CSR_RPCM1_ROWSEL_FIELD_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPCM1_ROWSEL_GET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RPCM1_ROWSEL_SET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RPCM1_ROWSEL_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: fkb_dig_srb_csr::rPcm2                                   */
/* Register template: fkb_dig_srb_csr::rPcm2                               */
/* Source filename: srb_csr.csr, line: 2484                                */
/* Field member: fkb_dig_srb_csr::rPcm2.colSel                             */
/* Source filename: srb_csr.csr, line: 2496                                */
#define FKB_DIG_SRB_CSR_RPCM2_COLSEL_MSB 31u
#define FKB_DIG_SRB_CSR_RPCM2_COLSEL_LSB 0u
#define FKB_DIG_SRB_CSR_RPCM2_COLSEL_WIDTH 32u
#define FKB_DIG_SRB_CSR_RPCM2_COLSEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM2_COLSEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPCM2_COLSEL_RESET 0x00000000ul
#define FKB_DIG_SRB_CSR_RPCM2_COLSEL_FIELD_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RPCM2_COLSEL_GET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RPCM2_COLSEL_SET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RPCM2_COLSEL_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: fkb_dig_srb_csr::rAtm1                                   */
/* Register template: fkb_dig_srb_csr::rAtm1                               */
/* Source filename: srb_csr.csr, line: 2514                                */
/* Field member: fkb_dig_srb_csr::rAtm1.sel                                */
/* Source filename: srb_csr.csr, line: 2558                                */
#define FKB_DIG_SRB_CSR_RATM1_SEL_MSB 11u
#define FKB_DIG_SRB_CSR_RATM1_SEL_LSB 4u
#define FKB_DIG_SRB_CSR_RATM1_SEL_WIDTH 8u
#define FKB_DIG_SRB_CSR_RATM1_SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM1_SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM1_SEL_RESET 0x00u
#define FKB_DIG_SRB_CSR_RATM1_SEL_FIELD_MASK 0x00000ff0ul
#define FKB_DIG_SRB_CSR_RATM1_SEL_GET(x) (((x) & 0x00000ff0ul) >> 4)
#define FKB_DIG_SRB_CSR_RATM1_SEL_SET(x) (((x) << 4) & 0x00000ff0ul)
#define FKB_DIG_SRB_CSR_RATM1_SEL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0ul) | ((r) & 0xfffff00ful))
/* Field member: fkb_dig_srb_csr::rAtm1.bypass                             */
/* Source filename: srb_csr.csr, line: 2542                                */
#define FKB_DIG_SRB_CSR_RATM1_BYPASS_MSB 1u
#define FKB_DIG_SRB_CSR_RATM1_BYPASS_LSB 1u
#define FKB_DIG_SRB_CSR_RATM1_BYPASS_WIDTH 1u
#define FKB_DIG_SRB_CSR_RATM1_BYPASS_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM1_BYPASS_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM1_BYPASS_RESET 0x0u
#define FKB_DIG_SRB_CSR_RATM1_BYPASS_FIELD_MASK 0x00000002ul
#define FKB_DIG_SRB_CSR_RATM1_BYPASS_GET(x) (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_SRB_CSR_RATM1_BYPASS_SET(x) (((x) << 1) & 0x00000002ul)
#define FKB_DIG_SRB_CSR_RATM1_BYPASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_srb_csr::rAtm1.en                                 */
/* Source filename: srb_csr.csr, line: 2526                                */
#define FKB_DIG_SRB_CSR_RATM1_EN_MSB 0u
#define FKB_DIG_SRB_CSR_RATM1_EN_LSB 0u
#define FKB_DIG_SRB_CSR_RATM1_EN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RATM1_EN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM1_EN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM1_EN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RATM1_EN_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RATM1_EN_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RATM1_EN_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RATM1_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rAtm2                                   */
/* Register template: fkb_dig_srb_csr::rAtm2                               */
/* Source filename: srb_csr.csr, line: 2576                                */
/* Field member: fkb_dig_srb_csr::rAtm2.sel                                */
/* Source filename: srb_csr.csr, line: 2620                                */
#define FKB_DIG_SRB_CSR_RATM2_SEL_MSB 11u
#define FKB_DIG_SRB_CSR_RATM2_SEL_LSB 4u
#define FKB_DIG_SRB_CSR_RATM2_SEL_WIDTH 8u
#define FKB_DIG_SRB_CSR_RATM2_SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM2_SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM2_SEL_RESET 0x00u
#define FKB_DIG_SRB_CSR_RATM2_SEL_FIELD_MASK 0x00000ff0ul
#define FKB_DIG_SRB_CSR_RATM2_SEL_GET(x) (((x) & 0x00000ff0ul) >> 4)
#define FKB_DIG_SRB_CSR_RATM2_SEL_SET(x) (((x) << 4) & 0x00000ff0ul)
#define FKB_DIG_SRB_CSR_RATM2_SEL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0ul) | ((r) & 0xfffff00ful))
/* Field member: fkb_dig_srb_csr::rAtm2.bypass                             */
/* Source filename: srb_csr.csr, line: 2604                                */
#define FKB_DIG_SRB_CSR_RATM2_BYPASS_MSB 1u
#define FKB_DIG_SRB_CSR_RATM2_BYPASS_LSB 1u
#define FKB_DIG_SRB_CSR_RATM2_BYPASS_WIDTH 1u
#define FKB_DIG_SRB_CSR_RATM2_BYPASS_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM2_BYPASS_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM2_BYPASS_RESET 0x0u
#define FKB_DIG_SRB_CSR_RATM2_BYPASS_FIELD_MASK 0x00000002ul
#define FKB_DIG_SRB_CSR_RATM2_BYPASS_GET(x) (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_SRB_CSR_RATM2_BYPASS_SET(x) (((x) << 1) & 0x00000002ul)
#define FKB_DIG_SRB_CSR_RATM2_BYPASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_srb_csr::rAtm2.en                                 */
/* Source filename: srb_csr.csr, line: 2588                                */
#define FKB_DIG_SRB_CSR_RATM2_EN_MSB 0u
#define FKB_DIG_SRB_CSR_RATM2_EN_LSB 0u
#define FKB_DIG_SRB_CSR_RATM2_EN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RATM2_EN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM2_EN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RATM2_EN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RATM2_EN_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RATM2_EN_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RATM2_EN_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RATM2_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rClkrx0                                 */
/* Register template: fkb_dig_srb_csr::rClkrx0                             */
/* Source filename: srb_csr.csr, line: 2638                                */
/* Field member: fkb_dig_srb_csr::rClkrx0.divEn                            */
/* Source filename: srb_csr.csr, line: 2682                                */
#define FKB_DIG_SRB_CSR_RCLKRX0_DIVEN_MSB 20u
#define FKB_DIG_SRB_CSR_RCLKRX0_DIVEN_LSB 20u
#define FKB_DIG_SRB_CSR_RCLKRX0_DIVEN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RCLKRX0_DIVEN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX0_DIVEN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX0_DIVEN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RCLKRX0_DIVEN_FIELD_MASK 0x00100000ul
#define FKB_DIG_SRB_CSR_RCLKRX0_DIVEN_GET(x) (((x) & 0x00100000ul) >> 20)
#define FKB_DIG_SRB_CSR_RCLKRX0_DIVEN_SET(x) (((x) << 20) & 0x00100000ul)
#define FKB_DIG_SRB_CSR_RCLKRX0_DIVEN_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: fkb_dig_srb_csr::rClkrx0.ictlIn                           */
/* Source filename: srb_csr.csr, line: 2666                                */
#define FKB_DIG_SRB_CSR_RCLKRX0_ICTLIN_MSB 19u
#define FKB_DIG_SRB_CSR_RCLKRX0_ICTLIN_LSB 4u
#define FKB_DIG_SRB_CSR_RCLKRX0_ICTLIN_WIDTH 16u
#define FKB_DIG_SRB_CSR_RCLKRX0_ICTLIN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX0_ICTLIN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX0_ICTLIN_RESET 0x0000u
#define FKB_DIG_SRB_CSR_RCLKRX0_ICTLIN_FIELD_MASK 0x000ffff0ul
#define FKB_DIG_SRB_CSR_RCLKRX0_ICTLIN_GET(x) (((x) & 0x000ffff0ul) >> 4)
#define FKB_DIG_SRB_CSR_RCLKRX0_ICTLIN_SET(x) (((x) << 4) & 0x000ffff0ul)
#define FKB_DIG_SRB_CSR_RCLKRX0_ICTLIN_MODIFY(r, x) \
   ((((x) << 4) & 0x000ffff0ul) | ((r) & 0xfff0000ful))
/* Field member: fkb_dig_srb_csr::rClkrx0.clkEn                            */
/* Source filename: srb_csr.csr, line: 2650                                */
#define FKB_DIG_SRB_CSR_RCLKRX0_CLKEN_MSB 0u
#define FKB_DIG_SRB_CSR_RCLKRX0_CLKEN_LSB 0u
#define FKB_DIG_SRB_CSR_RCLKRX0_CLKEN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RCLKRX0_CLKEN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX0_CLKEN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX0_CLKEN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RCLKRX0_CLKEN_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RCLKRX0_CLKEN_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RCLKRX0_CLKEN_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RCLKRX0_CLKEN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rClkrx1                                 */
/* Register template: fkb_dig_srb_csr::rClkrx1                             */
/* Source filename: srb_csr.csr, line: 2700                                */
/* Field member: fkb_dig_srb_csr::rClkrx1.divEn                            */
/* Source filename: srb_csr.csr, line: 2744                                */
#define FKB_DIG_SRB_CSR_RCLKRX1_DIVEN_MSB 20u
#define FKB_DIG_SRB_CSR_RCLKRX1_DIVEN_LSB 20u
#define FKB_DIG_SRB_CSR_RCLKRX1_DIVEN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RCLKRX1_DIVEN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX1_DIVEN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX1_DIVEN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RCLKRX1_DIVEN_FIELD_MASK 0x00100000ul
#define FKB_DIG_SRB_CSR_RCLKRX1_DIVEN_GET(x) (((x) & 0x00100000ul) >> 20)
#define FKB_DIG_SRB_CSR_RCLKRX1_DIVEN_SET(x) (((x) << 20) & 0x00100000ul)
#define FKB_DIG_SRB_CSR_RCLKRX1_DIVEN_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: fkb_dig_srb_csr::rClkrx1.ictlIn                           */
/* Source filename: srb_csr.csr, line: 2728                                */
#define FKB_DIG_SRB_CSR_RCLKRX1_ICTLIN_MSB 19u
#define FKB_DIG_SRB_CSR_RCLKRX1_ICTLIN_LSB 4u
#define FKB_DIG_SRB_CSR_RCLKRX1_ICTLIN_WIDTH 16u
#define FKB_DIG_SRB_CSR_RCLKRX1_ICTLIN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX1_ICTLIN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX1_ICTLIN_RESET 0x0000u
#define FKB_DIG_SRB_CSR_RCLKRX1_ICTLIN_FIELD_MASK 0x000ffff0ul
#define FKB_DIG_SRB_CSR_RCLKRX1_ICTLIN_GET(x) (((x) & 0x000ffff0ul) >> 4)
#define FKB_DIG_SRB_CSR_RCLKRX1_ICTLIN_SET(x) (((x) << 4) & 0x000ffff0ul)
#define FKB_DIG_SRB_CSR_RCLKRX1_ICTLIN_MODIFY(r, x) \
   ((((x) << 4) & 0x000ffff0ul) | ((r) & 0xfff0000ful))
/* Field member: fkb_dig_srb_csr::rClkrx1.clkEn                            */
/* Source filename: srb_csr.csr, line: 2712                                */
#define FKB_DIG_SRB_CSR_RCLKRX1_CLKEN_MSB 0u
#define FKB_DIG_SRB_CSR_RCLKRX1_CLKEN_LSB 0u
#define FKB_DIG_SRB_CSR_RCLKRX1_CLKEN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RCLKRX1_CLKEN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX1_CLKEN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKRX1_CLKEN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RCLKRX1_CLKEN_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RCLKRX1_CLKEN_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RCLKRX1_CLKEN_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RCLKRX1_CLKEN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rVref                                   */
/* Register template: fkb_dig_srb_csr::rVref                               */
/* Source filename: srb_csr.csr, line: 2762                                */
/* Field member: fkb_dig_srb_csr::rVref.trimBkg                            */
/* Source filename: srb_csr.csr, line: 2806                                */
#define FKB_DIG_SRB_CSR_RVREF_TRIMBKG_MSB 17u
#define FKB_DIG_SRB_CSR_RVREF_TRIMBKG_LSB 12u
#define FKB_DIG_SRB_CSR_RVREF_TRIMBKG_WIDTH 6u
#define FKB_DIG_SRB_CSR_RVREF_TRIMBKG_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RVREF_TRIMBKG_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RVREF_TRIMBKG_RESET 0x00u
#define FKB_DIG_SRB_CSR_RVREF_TRIMBKG_FIELD_MASK 0x0003f000ul
#define FKB_DIG_SRB_CSR_RVREF_TRIMBKG_GET(x) (((x) & 0x0003f000ul) >> 12)
#define FKB_DIG_SRB_CSR_RVREF_TRIMBKG_SET(x) (((x) << 12) & 0x0003f000ul)
#define FKB_DIG_SRB_CSR_RVREF_TRIMBKG_MODIFY(r, x) \
   ((((x) << 12) & 0x0003f000ul) | ((r) & 0xfffc0ffful))
/* Field member: fkb_dig_srb_csr::rVref.trimR                              */
/* Source filename: srb_csr.csr, line: 2790                                */
#define FKB_DIG_SRB_CSR_RVREF_TRIMR_MSB 9u
#define FKB_DIG_SRB_CSR_RVREF_TRIMR_LSB 4u
#define FKB_DIG_SRB_CSR_RVREF_TRIMR_WIDTH 6u
#define FKB_DIG_SRB_CSR_RVREF_TRIMR_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RVREF_TRIMR_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RVREF_TRIMR_RESET 0x00u
#define FKB_DIG_SRB_CSR_RVREF_TRIMR_FIELD_MASK 0x000003f0ul
#define FKB_DIG_SRB_CSR_RVREF_TRIMR_GET(x) (((x) & 0x000003f0ul) >> 4)
#define FKB_DIG_SRB_CSR_RVREF_TRIMR_SET(x) (((x) << 4) & 0x000003f0ul)
#define FKB_DIG_SRB_CSR_RVREF_TRIMR_MODIFY(r, x) \
   ((((x) << 4) & 0x000003f0ul) | ((r) & 0xfffffc0ful))
/* Field member: fkb_dig_srb_csr::rVref.en                                 */
/* Source filename: srb_csr.csr, line: 2774                                */
#define FKB_DIG_SRB_CSR_RVREF_EN_MSB 0u
#define FKB_DIG_SRB_CSR_RVREF_EN_LSB 0u
#define FKB_DIG_SRB_CSR_RVREF_EN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RVREF_EN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RVREF_EN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RVREF_EN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RVREF_EN_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RVREF_EN_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RVREF_EN_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RVREF_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rIref                                   */
/* Register template: fkb_dig_srb_csr::rIref                               */
/* Source filename: srb_csr.csr, line: 2824                                */
/* Field member: fkb_dig_srb_csr::rIref.trimR                              */
/* Source filename: srb_csr.csr, line: 2868                                */
#define FKB_DIG_SRB_CSR_RIREF_TRIMR_MSB 9u
#define FKB_DIG_SRB_CSR_RIREF_TRIMR_LSB 4u
#define FKB_DIG_SRB_CSR_RIREF_TRIMR_WIDTH 6u
#define FKB_DIG_SRB_CSR_RIREF_TRIMR_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RIREF_TRIMR_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RIREF_TRIMR_RESET 0x00u
#define FKB_DIG_SRB_CSR_RIREF_TRIMR_FIELD_MASK 0x000003f0ul
#define FKB_DIG_SRB_CSR_RIREF_TRIMR_GET(x) (((x) & 0x000003f0ul) >> 4)
#define FKB_DIG_SRB_CSR_RIREF_TRIMR_SET(x) (((x) << 4) & 0x000003f0ul)
#define FKB_DIG_SRB_CSR_RIREF_TRIMR_MODIFY(r, x) \
   ((((x) << 4) & 0x000003f0ul) | ((r) & 0xfffffc0ful))
/* Field member: fkb_dig_srb_csr::rIref.selExt                             */
/* Source filename: srb_csr.csr, line: 2852                                */
#define FKB_DIG_SRB_CSR_RIREF_SELEXT_MSB 1u
#define FKB_DIG_SRB_CSR_RIREF_SELEXT_LSB 1u
#define FKB_DIG_SRB_CSR_RIREF_SELEXT_WIDTH 1u
#define FKB_DIG_SRB_CSR_RIREF_SELEXT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RIREF_SELEXT_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RIREF_SELEXT_RESET 0x0u
#define FKB_DIG_SRB_CSR_RIREF_SELEXT_FIELD_MASK 0x00000002ul
#define FKB_DIG_SRB_CSR_RIREF_SELEXT_GET(x) (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_SRB_CSR_RIREF_SELEXT_SET(x) (((x) << 1) & 0x00000002ul)
#define FKB_DIG_SRB_CSR_RIREF_SELEXT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_srb_csr::rIref.en                                 */
/* Source filename: srb_csr.csr, line: 2836                                */
#define FKB_DIG_SRB_CSR_RIREF_EN_MSB 0u
#define FKB_DIG_SRB_CSR_RIREF_EN_LSB 0u
#define FKB_DIG_SRB_CSR_RIREF_EN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RIREF_EN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RIREF_EN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RIREF_EN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RIREF_EN_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RIREF_EN_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RIREF_EN_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RIREF_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rHtrctl0                                */
/* Register template: fkb_dig_srb_csr::rHtrctl0                            */
/* Source filename: srb_csr.csr, line: 2886                                */
/* Field member: fkb_dig_srb_csr::rHtrctl0.sel                             */
/* Source filename: srb_csr.csr, line: 2966                                */
#define FKB_DIG_SRB_CSR_RHTRCTL0_SEL_MSB 28u
#define FKB_DIG_SRB_CSR_RHTRCTL0_SEL_LSB 24u
#define FKB_DIG_SRB_CSR_RHTRCTL0_SEL_WIDTH 5u
#define FKB_DIG_SRB_CSR_RHTRCTL0_SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_SEL_RESET 0x00u
#define FKB_DIG_SRB_CSR_RHTRCTL0_SEL_FIELD_MASK 0x1f000000ul
#define FKB_DIG_SRB_CSR_RHTRCTL0_SEL_GET(x) (((x) & 0x1f000000ul) >> 24)
#define FKB_DIG_SRB_CSR_RHTRCTL0_SEL_SET(x) (((x) << 24) & 0x1f000000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL0_SEL_MODIFY(r, x) \
   ((((x) << 24) & 0x1f000000ul) | ((r) & 0xe0fffffful))
/* Field member: fkb_dig_srb_csr::rHtrctl0.start                           */
/* Source filename: srb_csr.csr, line: 2948                                */
#define FKB_DIG_SRB_CSR_RHTRCTL0_START_MSB 18u
#define FKB_DIG_SRB_CSR_RHTRCTL0_START_LSB 18u
#define FKB_DIG_SRB_CSR_RHTRCTL0_START_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_START_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_START_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_START_RESET 0x0u
#define FKB_DIG_SRB_CSR_RHTRCTL0_START_FIELD_MASK 0x00040000ul
#define FKB_DIG_SRB_CSR_RHTRCTL0_START_GET(x) (((x) & 0x00040000ul) >> 18)
#define FKB_DIG_SRB_CSR_RHTRCTL0_START_SET(x) (((x) << 18) & 0x00040000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL0_START_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: fkb_dig_srb_csr::rHtrctl0.singleShot                      */
/* Source filename: srb_csr.csr, line: 2932                                */
#define FKB_DIG_SRB_CSR_RHTRCTL0_SINGLESHOT_MSB 17u
#define FKB_DIG_SRB_CSR_RHTRCTL0_SINGLESHOT_LSB 17u
#define FKB_DIG_SRB_CSR_RHTRCTL0_SINGLESHOT_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_SINGLESHOT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_SINGLESHOT_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_SINGLESHOT_RESET 0x0u
#define FKB_DIG_SRB_CSR_RHTRCTL0_SINGLESHOT_FIELD_MASK 0x00020000ul
#define FKB_DIG_SRB_CSR_RHTRCTL0_SINGLESHOT_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define FKB_DIG_SRB_CSR_RHTRCTL0_SINGLESHOT_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL0_SINGLESHOT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: fkb_dig_srb_csr::rHtrctl0.directMode                      */
/* Source filename: srb_csr.csr, line: 2914                                */
#define FKB_DIG_SRB_CSR_RHTRCTL0_DIRECTMODE_MSB 16u
#define FKB_DIG_SRB_CSR_RHTRCTL0_DIRECTMODE_LSB 16u
#define FKB_DIG_SRB_CSR_RHTRCTL0_DIRECTMODE_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_DIRECTMODE_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_DIRECTMODE_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_DIRECTMODE_RESET 0x1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_DIRECTMODE_FIELD_MASK 0x00010000ul
#define FKB_DIG_SRB_CSR_RHTRCTL0_DIRECTMODE_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define FKB_DIG_SRB_CSR_RHTRCTL0_DIRECTMODE_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL0_DIRECTMODE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: fkb_dig_srb_csr::rHtrctl0.pulseWidth                      */
/* Source filename: srb_csr.csr, line: 2898                                */
#define FKB_DIG_SRB_CSR_RHTRCTL0_PULSEWIDTH_MSB 7u
#define FKB_DIG_SRB_CSR_RHTRCTL0_PULSEWIDTH_LSB 0u
#define FKB_DIG_SRB_CSR_RHTRCTL0_PULSEWIDTH_WIDTH 8u
#define FKB_DIG_SRB_CSR_RHTRCTL0_PULSEWIDTH_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_PULSEWIDTH_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL0_PULSEWIDTH_RESET 0x00u
#define FKB_DIG_SRB_CSR_RHTRCTL0_PULSEWIDTH_FIELD_MASK 0x000000fful
#define FKB_DIG_SRB_CSR_RHTRCTL0_PULSEWIDTH_GET(x) ((x) & 0x000000fful)
#define FKB_DIG_SRB_CSR_RHTRCTL0_PULSEWIDTH_SET(x) ((x) & 0x000000fful)
#define FKB_DIG_SRB_CSR_RHTRCTL0_PULSEWIDTH_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: fkb_dig_srb_csr::rHtrctl1                                */
/* Register template: fkb_dig_srb_csr::rHtrctl1                            */
/* Source filename: srb_csr.csr, line: 2984                                */
/* Field member: fkb_dig_srb_csr::rHtrctl1.sel                             */
/* Source filename: srb_csr.csr, line: 3064                                */
#define FKB_DIG_SRB_CSR_RHTRCTL1_SEL_MSB 28u
#define FKB_DIG_SRB_CSR_RHTRCTL1_SEL_LSB 24u
#define FKB_DIG_SRB_CSR_RHTRCTL1_SEL_WIDTH 5u
#define FKB_DIG_SRB_CSR_RHTRCTL1_SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_SEL_RESET 0x00u
#define FKB_DIG_SRB_CSR_RHTRCTL1_SEL_FIELD_MASK 0x1f000000ul
#define FKB_DIG_SRB_CSR_RHTRCTL1_SEL_GET(x) (((x) & 0x1f000000ul) >> 24)
#define FKB_DIG_SRB_CSR_RHTRCTL1_SEL_SET(x) (((x) << 24) & 0x1f000000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL1_SEL_MODIFY(r, x) \
   ((((x) << 24) & 0x1f000000ul) | ((r) & 0xe0fffffful))
/* Field member: fkb_dig_srb_csr::rHtrctl1.start                           */
/* Source filename: srb_csr.csr, line: 3046                                */
#define FKB_DIG_SRB_CSR_RHTRCTL1_START_MSB 18u
#define FKB_DIG_SRB_CSR_RHTRCTL1_START_LSB 18u
#define FKB_DIG_SRB_CSR_RHTRCTL1_START_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_START_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_START_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_START_RESET 0x0u
#define FKB_DIG_SRB_CSR_RHTRCTL1_START_FIELD_MASK 0x00040000ul
#define FKB_DIG_SRB_CSR_RHTRCTL1_START_GET(x) (((x) & 0x00040000ul) >> 18)
#define FKB_DIG_SRB_CSR_RHTRCTL1_START_SET(x) (((x) << 18) & 0x00040000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL1_START_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: fkb_dig_srb_csr::rHtrctl1.singleShot                      */
/* Source filename: srb_csr.csr, line: 3030                                */
#define FKB_DIG_SRB_CSR_RHTRCTL1_SINGLESHOT_MSB 17u
#define FKB_DIG_SRB_CSR_RHTRCTL1_SINGLESHOT_LSB 17u
#define FKB_DIG_SRB_CSR_RHTRCTL1_SINGLESHOT_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_SINGLESHOT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_SINGLESHOT_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_SINGLESHOT_RESET 0x0u
#define FKB_DIG_SRB_CSR_RHTRCTL1_SINGLESHOT_FIELD_MASK 0x00020000ul
#define FKB_DIG_SRB_CSR_RHTRCTL1_SINGLESHOT_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define FKB_DIG_SRB_CSR_RHTRCTL1_SINGLESHOT_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL1_SINGLESHOT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: fkb_dig_srb_csr::rHtrctl1.directMode                      */
/* Source filename: srb_csr.csr, line: 3012                                */
#define FKB_DIG_SRB_CSR_RHTRCTL1_DIRECTMODE_MSB 16u
#define FKB_DIG_SRB_CSR_RHTRCTL1_DIRECTMODE_LSB 16u
#define FKB_DIG_SRB_CSR_RHTRCTL1_DIRECTMODE_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_DIRECTMODE_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_DIRECTMODE_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_DIRECTMODE_RESET 0x1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_DIRECTMODE_FIELD_MASK 0x00010000ul
#define FKB_DIG_SRB_CSR_RHTRCTL1_DIRECTMODE_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define FKB_DIG_SRB_CSR_RHTRCTL1_DIRECTMODE_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL1_DIRECTMODE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: fkb_dig_srb_csr::rHtrctl1.pulseWidth                      */
/* Source filename: srb_csr.csr, line: 2996                                */
#define FKB_DIG_SRB_CSR_RHTRCTL1_PULSEWIDTH_MSB 7u
#define FKB_DIG_SRB_CSR_RHTRCTL1_PULSEWIDTH_LSB 0u
#define FKB_DIG_SRB_CSR_RHTRCTL1_PULSEWIDTH_WIDTH 8u
#define FKB_DIG_SRB_CSR_RHTRCTL1_PULSEWIDTH_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_PULSEWIDTH_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL1_PULSEWIDTH_RESET 0x00u
#define FKB_DIG_SRB_CSR_RHTRCTL1_PULSEWIDTH_FIELD_MASK 0x000000fful
#define FKB_DIG_SRB_CSR_RHTRCTL1_PULSEWIDTH_GET(x) ((x) & 0x000000fful)
#define FKB_DIG_SRB_CSR_RHTRCTL1_PULSEWIDTH_SET(x) ((x) & 0x000000fful)
#define FKB_DIG_SRB_CSR_RHTRCTL1_PULSEWIDTH_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: fkb_dig_srb_csr::rHtrctl2                                */
/* Register template: fkb_dig_srb_csr::rHtrctl2                            */
/* Source filename: srb_csr.csr, line: 3082                                */
/* Field member: fkb_dig_srb_csr::rHtrctl2.sel                             */
/* Source filename: srb_csr.csr, line: 3162                                */
#define FKB_DIG_SRB_CSR_RHTRCTL2_SEL_MSB 28u
#define FKB_DIG_SRB_CSR_RHTRCTL2_SEL_LSB 24u
#define FKB_DIG_SRB_CSR_RHTRCTL2_SEL_WIDTH 5u
#define FKB_DIG_SRB_CSR_RHTRCTL2_SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_SEL_RESET 0x00u
#define FKB_DIG_SRB_CSR_RHTRCTL2_SEL_FIELD_MASK 0x1f000000ul
#define FKB_DIG_SRB_CSR_RHTRCTL2_SEL_GET(x) (((x) & 0x1f000000ul) >> 24)
#define FKB_DIG_SRB_CSR_RHTRCTL2_SEL_SET(x) (((x) << 24) & 0x1f000000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL2_SEL_MODIFY(r, x) \
   ((((x) << 24) & 0x1f000000ul) | ((r) & 0xe0fffffful))
/* Field member: fkb_dig_srb_csr::rHtrctl2.start                           */
/* Source filename: srb_csr.csr, line: 3144                                */
#define FKB_DIG_SRB_CSR_RHTRCTL2_START_MSB 18u
#define FKB_DIG_SRB_CSR_RHTRCTL2_START_LSB 18u
#define FKB_DIG_SRB_CSR_RHTRCTL2_START_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_START_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_START_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_START_RESET 0x0u
#define FKB_DIG_SRB_CSR_RHTRCTL2_START_FIELD_MASK 0x00040000ul
#define FKB_DIG_SRB_CSR_RHTRCTL2_START_GET(x) (((x) & 0x00040000ul) >> 18)
#define FKB_DIG_SRB_CSR_RHTRCTL2_START_SET(x) (((x) << 18) & 0x00040000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL2_START_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: fkb_dig_srb_csr::rHtrctl2.singleShot                      */
/* Source filename: srb_csr.csr, line: 3128                                */
#define FKB_DIG_SRB_CSR_RHTRCTL2_SINGLESHOT_MSB 17u
#define FKB_DIG_SRB_CSR_RHTRCTL2_SINGLESHOT_LSB 17u
#define FKB_DIG_SRB_CSR_RHTRCTL2_SINGLESHOT_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_SINGLESHOT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_SINGLESHOT_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_SINGLESHOT_RESET 0x0u
#define FKB_DIG_SRB_CSR_RHTRCTL2_SINGLESHOT_FIELD_MASK 0x00020000ul
#define FKB_DIG_SRB_CSR_RHTRCTL2_SINGLESHOT_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define FKB_DIG_SRB_CSR_RHTRCTL2_SINGLESHOT_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL2_SINGLESHOT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: fkb_dig_srb_csr::rHtrctl2.directMode                      */
/* Source filename: srb_csr.csr, line: 3110                                */
#define FKB_DIG_SRB_CSR_RHTRCTL2_DIRECTMODE_MSB 16u
#define FKB_DIG_SRB_CSR_RHTRCTL2_DIRECTMODE_LSB 16u
#define FKB_DIG_SRB_CSR_RHTRCTL2_DIRECTMODE_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_DIRECTMODE_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_DIRECTMODE_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_DIRECTMODE_RESET 0x1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_DIRECTMODE_FIELD_MASK 0x00010000ul
#define FKB_DIG_SRB_CSR_RHTRCTL2_DIRECTMODE_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define FKB_DIG_SRB_CSR_RHTRCTL2_DIRECTMODE_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL2_DIRECTMODE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: fkb_dig_srb_csr::rHtrctl2.pulseWidth                      */
/* Source filename: srb_csr.csr, line: 3094                                */
#define FKB_DIG_SRB_CSR_RHTRCTL2_PULSEWIDTH_MSB 7u
#define FKB_DIG_SRB_CSR_RHTRCTL2_PULSEWIDTH_LSB 0u
#define FKB_DIG_SRB_CSR_RHTRCTL2_PULSEWIDTH_WIDTH 8u
#define FKB_DIG_SRB_CSR_RHTRCTL2_PULSEWIDTH_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_PULSEWIDTH_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL2_PULSEWIDTH_RESET 0x00u
#define FKB_DIG_SRB_CSR_RHTRCTL2_PULSEWIDTH_FIELD_MASK 0x000000fful
#define FKB_DIG_SRB_CSR_RHTRCTL2_PULSEWIDTH_GET(x) ((x) & 0x000000fful)
#define FKB_DIG_SRB_CSR_RHTRCTL2_PULSEWIDTH_SET(x) ((x) & 0x000000fful)
#define FKB_DIG_SRB_CSR_RHTRCTL2_PULSEWIDTH_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: fkb_dig_srb_csr::rHtrctl3                                */
/* Register template: fkb_dig_srb_csr::rHtrctl3                            */
/* Source filename: srb_csr.csr, line: 3180                                */
/* Field member: fkb_dig_srb_csr::rHtrctl3.sel                             */
/* Source filename: srb_csr.csr, line: 3260                                */
#define FKB_DIG_SRB_CSR_RHTRCTL3_SEL_MSB 28u
#define FKB_DIG_SRB_CSR_RHTRCTL3_SEL_LSB 24u
#define FKB_DIG_SRB_CSR_RHTRCTL3_SEL_WIDTH 5u
#define FKB_DIG_SRB_CSR_RHTRCTL3_SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_SEL_RESET 0x00u
#define FKB_DIG_SRB_CSR_RHTRCTL3_SEL_FIELD_MASK 0x1f000000ul
#define FKB_DIG_SRB_CSR_RHTRCTL3_SEL_GET(x) (((x) & 0x1f000000ul) >> 24)
#define FKB_DIG_SRB_CSR_RHTRCTL3_SEL_SET(x) (((x) << 24) & 0x1f000000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL3_SEL_MODIFY(r, x) \
   ((((x) << 24) & 0x1f000000ul) | ((r) & 0xe0fffffful))
/* Field member: fkb_dig_srb_csr::rHtrctl3.start                           */
/* Source filename: srb_csr.csr, line: 3242                                */
#define FKB_DIG_SRB_CSR_RHTRCTL3_START_MSB 18u
#define FKB_DIG_SRB_CSR_RHTRCTL3_START_LSB 18u
#define FKB_DIG_SRB_CSR_RHTRCTL3_START_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_START_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_START_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_START_RESET 0x0u
#define FKB_DIG_SRB_CSR_RHTRCTL3_START_FIELD_MASK 0x00040000ul
#define FKB_DIG_SRB_CSR_RHTRCTL3_START_GET(x) (((x) & 0x00040000ul) >> 18)
#define FKB_DIG_SRB_CSR_RHTRCTL3_START_SET(x) (((x) << 18) & 0x00040000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL3_START_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: fkb_dig_srb_csr::rHtrctl3.singleShot                      */
/* Source filename: srb_csr.csr, line: 3226                                */
#define FKB_DIG_SRB_CSR_RHTRCTL3_SINGLESHOT_MSB 17u
#define FKB_DIG_SRB_CSR_RHTRCTL3_SINGLESHOT_LSB 17u
#define FKB_DIG_SRB_CSR_RHTRCTL3_SINGLESHOT_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_SINGLESHOT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_SINGLESHOT_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_SINGLESHOT_RESET 0x0u
#define FKB_DIG_SRB_CSR_RHTRCTL3_SINGLESHOT_FIELD_MASK 0x00020000ul
#define FKB_DIG_SRB_CSR_RHTRCTL3_SINGLESHOT_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define FKB_DIG_SRB_CSR_RHTRCTL3_SINGLESHOT_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL3_SINGLESHOT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: fkb_dig_srb_csr::rHtrctl3.directMode                      */
/* Source filename: srb_csr.csr, line: 3208                                */
#define FKB_DIG_SRB_CSR_RHTRCTL3_DIRECTMODE_MSB 16u
#define FKB_DIG_SRB_CSR_RHTRCTL3_DIRECTMODE_LSB 16u
#define FKB_DIG_SRB_CSR_RHTRCTL3_DIRECTMODE_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_DIRECTMODE_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_DIRECTMODE_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_DIRECTMODE_RESET 0x1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_DIRECTMODE_FIELD_MASK 0x00010000ul
#define FKB_DIG_SRB_CSR_RHTRCTL3_DIRECTMODE_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define FKB_DIG_SRB_CSR_RHTRCTL3_DIRECTMODE_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define FKB_DIG_SRB_CSR_RHTRCTL3_DIRECTMODE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: fkb_dig_srb_csr::rHtrctl3.pulseWidth                      */
/* Source filename: srb_csr.csr, line: 3192                                */
#define FKB_DIG_SRB_CSR_RHTRCTL3_PULSEWIDTH_MSB 7u
#define FKB_DIG_SRB_CSR_RHTRCTL3_PULSEWIDTH_LSB 0u
#define FKB_DIG_SRB_CSR_RHTRCTL3_PULSEWIDTH_WIDTH 8u
#define FKB_DIG_SRB_CSR_RHTRCTL3_PULSEWIDTH_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_PULSEWIDTH_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRCTL3_PULSEWIDTH_RESET 0x00u
#define FKB_DIG_SRB_CSR_RHTRCTL3_PULSEWIDTH_FIELD_MASK 0x000000fful
#define FKB_DIG_SRB_CSR_RHTRCTL3_PULSEWIDTH_GET(x) ((x) & 0x000000fful)
#define FKB_DIG_SRB_CSR_RHTRCTL3_PULSEWIDTH_SET(x) ((x) & 0x000000fful)
#define FKB_DIG_SRB_CSR_RHTRCTL3_PULSEWIDTH_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: fkb_dig_srb_csr::rHtrstatus                              */
/* Register template: fkb_dig_srb_csr::rHtrstatus                          */
/* Source filename: srb_csr.csr, line: 3278                                */
/* Field member: fkb_dig_srb_csr::rHtrstatus.htr3Running                   */
/* Source filename: srb_csr.csr, line: 3350                                */
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR3RUNNING_MSB 3u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR3RUNNING_LSB 3u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR3RUNNING_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR3RUNNING_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR3RUNNING_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR3RUNNING_RESET 0x0u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR3RUNNING_FIELD_MASK 0x00000008ul
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR3RUNNING_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR3RUNNING_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR3RUNNING_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: fkb_dig_srb_csr::rHtrstatus.htr2Running                   */
/* Source filename: srb_csr.csr, line: 3330                                */
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR2RUNNING_MSB 2u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR2RUNNING_LSB 2u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR2RUNNING_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR2RUNNING_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR2RUNNING_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR2RUNNING_RESET 0x0u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR2RUNNING_FIELD_MASK 0x00000004ul
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR2RUNNING_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR2RUNNING_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR2RUNNING_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: fkb_dig_srb_csr::rHtrstatus.htr1Running                   */
/* Source filename: srb_csr.csr, line: 3310                                */
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR1RUNNING_MSB 1u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR1RUNNING_LSB 1u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR1RUNNING_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR1RUNNING_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR1RUNNING_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR1RUNNING_RESET 0x0u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR1RUNNING_FIELD_MASK 0x00000002ul
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR1RUNNING_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR1RUNNING_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR1RUNNING_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_srb_csr::rHtrstatus.htr0Running                   */
/* Source filename: srb_csr.csr, line: 3290                                */
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR0RUNNING_MSB 0u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR0RUNNING_LSB 0u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR0RUNNING_WIDTH 1u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR0RUNNING_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR0RUNNING_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR0RUNNING_RESET 0x0u
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR0RUNNING_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR0RUNNING_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR0RUNNING_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RHTRSTATUS_HTR0RUNNING_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rPllmux                                 */
/* Register template: fkb_dig_srb_csr::rPllmux                             */
/* Source filename: srb_csr.csr, line: 3372                                */
/* Field member: fkb_dig_srb_csr::rPllmux.searchCounterNum                 */
/* Source filename: srb_csr.csr, line: 3420                                */
#define FKB_DIG_SRB_CSR_RPLLMUX_SEARCHCOUNTERNUM_MSB 17u
#define FKB_DIG_SRB_CSR_RPLLMUX_SEARCHCOUNTERNUM_LSB 2u
#define FKB_DIG_SRB_CSR_RPLLMUX_SEARCHCOUNTERNUM_WIDTH 16u
#define FKB_DIG_SRB_CSR_RPLLMUX_SEARCHCOUNTERNUM_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLMUX_SEARCHCOUNTERNUM_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLMUX_SEARCHCOUNTERNUM_RESET 0x0001u
#define FKB_DIG_SRB_CSR_RPLLMUX_SEARCHCOUNTERNUM_FIELD_MASK 0x0003fffcul
#define FKB_DIG_SRB_CSR_RPLLMUX_SEARCHCOUNTERNUM_GET(x) \
   (((x) & 0x0003fffcul) >> 2)
#define FKB_DIG_SRB_CSR_RPLLMUX_SEARCHCOUNTERNUM_SET(x) \
   (((x) << 2) & 0x0003fffcul)
#define FKB_DIG_SRB_CSR_RPLLMUX_SEARCHCOUNTERNUM_MODIFY(r, x) \
   ((((x) << 2) & 0x0003fffcul) | ((r) & 0xfffc0003ul))
/* Field member: fkb_dig_srb_csr::rPllmux.selPll                           */
/* Source filename: srb_csr.csr, line: 3400                                */
#define FKB_DIG_SRB_CSR_RPLLMUX_SELPLL_MSB 1u
#define FKB_DIG_SRB_CSR_RPLLMUX_SELPLL_LSB 1u
#define FKB_DIG_SRB_CSR_RPLLMUX_SELPLL_WIDTH 1u
#define FKB_DIG_SRB_CSR_RPLLMUX_SELPLL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLMUX_SELPLL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLMUX_SELPLL_RESET 0x1u
#define FKB_DIG_SRB_CSR_RPLLMUX_SELPLL_FIELD_MASK 0x00000002ul
#define FKB_DIG_SRB_CSR_RPLLMUX_SELPLL_GET(x) (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_SRB_CSR_RPLLMUX_SELPLL_SET(x) (((x) << 1) & 0x00000002ul)
#define FKB_DIG_SRB_CSR_RPLLMUX_SELPLL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_srb_csr::rPllmux.enPllPadOut                      */
/* Source filename: srb_csr.csr, line: 3384                                */
#define FKB_DIG_SRB_CSR_RPLLMUX_ENPLLPADOUT_MSB 0u
#define FKB_DIG_SRB_CSR_RPLLMUX_ENPLLPADOUT_LSB 0u
#define FKB_DIG_SRB_CSR_RPLLMUX_ENPLLPADOUT_WIDTH 1u
#define FKB_DIG_SRB_CSR_RPLLMUX_ENPLLPADOUT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLMUX_ENPLLPADOUT_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLMUX_ENPLLPADOUT_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPLLMUX_ENPLLPADOUT_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RPLLMUX_ENPLLPADOUT_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RPLLMUX_ENPLLPADOUT_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RPLLMUX_ENPLLPADOUT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rPllactl0                               */
/* Register template: fkb_dig_srb_csr::rPllactl0                           */
/* Source filename: srb_csr.csr, line: 3438                                */
/* Field member: fkb_dig_srb_csr::rPllactl0.dtest2Sel                      */
/* Source filename: srb_csr.csr, line: 3562                                */
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST2SEL_MSB 26u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST2SEL_LSB 24u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST2SEL_WIDTH 3u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST2SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST2SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST2SEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST2SEL_FIELD_MASK 0x07000000ul
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST2SEL_GET(x) \
   (((x) & 0x07000000ul) >> 24)
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST2SEL_SET(x) \
   (((x) << 24) & 0x07000000ul)
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST2SEL_MODIFY(r, x) \
   ((((x) << 24) & 0x07000000ul) | ((r) & 0xf8fffffful))
/* Field member: fkb_dig_srb_csr::rPllactl0.dtest1Sel                      */
/* Source filename: srb_csr.csr, line: 3546                                */
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST1SEL_MSB 23u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST1SEL_LSB 21u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST1SEL_WIDTH 3u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST1SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST1SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST1SEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST1SEL_FIELD_MASK 0x00e00000ul
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST1SEL_GET(x) \
   (((x) & 0x00e00000ul) >> 21)
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST1SEL_SET(x) \
   (((x) << 21) & 0x00e00000ul)
#define FKB_DIG_SRB_CSR_RPLLACTL0_DTEST1SEL_MODIFY(r, x) \
   ((((x) << 21) & 0x00e00000ul) | ((r) & 0xff1ffffful))
/* Field member: fkb_dig_srb_csr::rPllactl0.selCapbank                     */
/* Source filename: srb_csr.csr, line: 3530                                */
#define FKB_DIG_SRB_CSR_RPLLACTL0_SELCAPBANK_MSB 20u
#define FKB_DIG_SRB_CSR_RPLLACTL0_SELCAPBANK_LSB 16u
#define FKB_DIG_SRB_CSR_RPLLACTL0_SELCAPBANK_WIDTH 5u
#define FKB_DIG_SRB_CSR_RPLLACTL0_SELCAPBANK_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_SELCAPBANK_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_SELCAPBANK_RESET 0x00u
#define FKB_DIG_SRB_CSR_RPLLACTL0_SELCAPBANK_FIELD_MASK 0x001f0000ul
#define FKB_DIG_SRB_CSR_RPLLACTL0_SELCAPBANK_GET(x) \
   (((x) & 0x001f0000ul) >> 16)
#define FKB_DIG_SRB_CSR_RPLLACTL0_SELCAPBANK_SET(x) \
   (((x) << 16) & 0x001f0000ul)
#define FKB_DIG_SRB_CSR_RPLLACTL0_SELCAPBANK_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000ul) | ((r) & 0xffe0fffful))
/* Field member: fkb_dig_srb_csr::rPllactl0.ditherStr                      */
/* Source filename: srb_csr.csr, line: 3514                                */
#define FKB_DIG_SRB_CSR_RPLLACTL0_DITHERSTR_MSB 15u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DITHERSTR_LSB 13u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DITHERSTR_WIDTH 3u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DITHERSTR_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DITHERSTR_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DITHERSTR_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPLLACTL0_DITHERSTR_FIELD_MASK 0x0000e000ul
#define FKB_DIG_SRB_CSR_RPLLACTL0_DITHERSTR_GET(x) \
   (((x) & 0x0000e000ul) >> 13)
#define FKB_DIG_SRB_CSR_RPLLACTL0_DITHERSTR_SET(x) \
   (((x) << 13) & 0x0000e000ul)
#define FKB_DIG_SRB_CSR_RPLLACTL0_DITHERSTR_MODIFY(r, x) \
   ((((x) << 13) & 0x0000e000ul) | ((r) & 0xffff1ffful))
/* Field member: fkb_dig_srb_csr::rPllactl0.trimIpump                      */
/* Source filename: srb_csr.csr, line: 3498                                */
#define FKB_DIG_SRB_CSR_RPLLACTL0_TRIMIPUMP_MSB 12u
#define FKB_DIG_SRB_CSR_RPLLACTL0_TRIMIPUMP_LSB 8u
#define FKB_DIG_SRB_CSR_RPLLACTL0_TRIMIPUMP_WIDTH 5u
#define FKB_DIG_SRB_CSR_RPLLACTL0_TRIMIPUMP_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_TRIMIPUMP_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_TRIMIPUMP_RESET 0x00u
#define FKB_DIG_SRB_CSR_RPLLACTL0_TRIMIPUMP_FIELD_MASK 0x00001f00ul
#define FKB_DIG_SRB_CSR_RPLLACTL0_TRIMIPUMP_GET(x) \
   (((x) & 0x00001f00ul) >> 8)
#define FKB_DIG_SRB_CSR_RPLLACTL0_TRIMIPUMP_SET(x) \
   (((x) << 8) & 0x00001f00ul)
#define FKB_DIG_SRB_CSR_RPLLACTL0_TRIMIPUMP_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00ul) | ((r) & 0xffffe0fful))
/* Field member: fkb_dig_srb_csr::rPllactl0.bypassSdm                      */
/* Source filename: srb_csr.csr, line: 3482                                */
#define FKB_DIG_SRB_CSR_RPLLACTL0_BYPASSSDM_MSB 2u
#define FKB_DIG_SRB_CSR_RPLLACTL0_BYPASSSDM_LSB 2u
#define FKB_DIG_SRB_CSR_RPLLACTL0_BYPASSSDM_WIDTH 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_BYPASSSDM_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_BYPASSSDM_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_BYPASSSDM_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPLLACTL0_BYPASSSDM_FIELD_MASK 0x00000004ul
#define FKB_DIG_SRB_CSR_RPLLACTL0_BYPASSSDM_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define FKB_DIG_SRB_CSR_RPLLACTL0_BYPASSSDM_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define FKB_DIG_SRB_CSR_RPLLACTL0_BYPASSSDM_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: fkb_dig_srb_csr::rPllactl0.vcoCal                         */
/* Source filename: srb_csr.csr, line: 3466                                */
#define FKB_DIG_SRB_CSR_RPLLACTL0_VCOCAL_MSB 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_VCOCAL_LSB 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_VCOCAL_WIDTH 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_VCOCAL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_VCOCAL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_VCOCAL_RESET 0x1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_VCOCAL_FIELD_MASK 0x00000002ul
#define FKB_DIG_SRB_CSR_RPLLACTL0_VCOCAL_GET(x) (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_SRB_CSR_RPLLACTL0_VCOCAL_SET(x) (((x) << 1) & 0x00000002ul)
#define FKB_DIG_SRB_CSR_RPLLACTL0_VCOCAL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_srb_csr::rPllactl0.en                             */
/* Source filename: srb_csr.csr, line: 3450                                */
#define FKB_DIG_SRB_CSR_RPLLACTL0_EN_MSB 0u
#define FKB_DIG_SRB_CSR_RPLLACTL0_EN_LSB 0u
#define FKB_DIG_SRB_CSR_RPLLACTL0_EN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_EN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_EN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL0_EN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPLLACTL0_EN_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RPLLACTL0_EN_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RPLLACTL0_EN_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RPLLACTL0_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rPllactl1                               */
/* Register template: fkb_dig_srb_csr::rPllactl1                           */
/* Source filename: srb_csr.csr, line: 3580                                */
/* Field member: fkb_dig_srb_csr::rPllactl1.freq                           */
/* Source filename: srb_csr.csr, line: 3592                                */
#define FKB_DIG_SRB_CSR_RPLLACTL1_FREQ_MSB 23u
#define FKB_DIG_SRB_CSR_RPLLACTL1_FREQ_LSB 0u
#define FKB_DIG_SRB_CSR_RPLLACTL1_FREQ_WIDTH 24u
#define FKB_DIG_SRB_CSR_RPLLACTL1_FREQ_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL1_FREQ_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLACTL1_FREQ_RESET 0x000000ul
#define FKB_DIG_SRB_CSR_RPLLACTL1_FREQ_FIELD_MASK 0x00fffffful
#define FKB_DIG_SRB_CSR_RPLLACTL1_FREQ_GET(x) ((x) & 0x00fffffful)
#define FKB_DIG_SRB_CSR_RPLLACTL1_FREQ_SET(x) ((x) & 0x00fffffful)
#define FKB_DIG_SRB_CSR_RPLLACTL1_FREQ_MODIFY(r, x) \
   (((x) & 0x00fffffful) | ((r) & 0xff000000ul))

/* Register type: fkb_dig_srb_csr::rPllbctl0                               */
/* Register template: fkb_dig_srb_csr::rPllbctl0                           */
/* Source filename: srb_csr.csr, line: 3610                                */
/* Field member: fkb_dig_srb_csr::rPllbctl0.dtest2Sel                      */
/* Source filename: srb_csr.csr, line: 3734                                */
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST2SEL_MSB 26u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST2SEL_LSB 24u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST2SEL_WIDTH 3u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST2SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST2SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST2SEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST2SEL_FIELD_MASK 0x07000000ul
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST2SEL_GET(x) \
   (((x) & 0x07000000ul) >> 24)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST2SEL_SET(x) \
   (((x) << 24) & 0x07000000ul)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST2SEL_MODIFY(r, x) \
   ((((x) << 24) & 0x07000000ul) | ((r) & 0xf8fffffful))
/* Field member: fkb_dig_srb_csr::rPllbctl0.dtest1Sel                      */
/* Source filename: srb_csr.csr, line: 3718                                */
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST1SEL_MSB 23u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST1SEL_LSB 21u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST1SEL_WIDTH 3u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST1SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST1SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST1SEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST1SEL_FIELD_MASK 0x00e00000ul
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST1SEL_GET(x) \
   (((x) & 0x00e00000ul) >> 21)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST1SEL_SET(x) \
   (((x) << 21) & 0x00e00000ul)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DTEST1SEL_MODIFY(r, x) \
   ((((x) << 21) & 0x00e00000ul) | ((r) & 0xff1ffffful))
/* Field member: fkb_dig_srb_csr::rPllbctl0.selCapbank                     */
/* Source filename: srb_csr.csr, line: 3702                                */
#define FKB_DIG_SRB_CSR_RPLLBCTL0_SELCAPBANK_MSB 20u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_SELCAPBANK_LSB 16u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_SELCAPBANK_WIDTH 5u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_SELCAPBANK_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_SELCAPBANK_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_SELCAPBANK_RESET 0x00u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_SELCAPBANK_FIELD_MASK 0x001f0000ul
#define FKB_DIG_SRB_CSR_RPLLBCTL0_SELCAPBANK_GET(x) \
   (((x) & 0x001f0000ul) >> 16)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_SELCAPBANK_SET(x) \
   (((x) << 16) & 0x001f0000ul)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_SELCAPBANK_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000ul) | ((r) & 0xffe0fffful))
/* Field member: fkb_dig_srb_csr::rPllbctl0.ditherStr                      */
/* Source filename: srb_csr.csr, line: 3686                                */
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DITHERSTR_MSB 15u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DITHERSTR_LSB 13u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DITHERSTR_WIDTH 3u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DITHERSTR_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DITHERSTR_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DITHERSTR_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DITHERSTR_FIELD_MASK 0x0000e000ul
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DITHERSTR_GET(x) \
   (((x) & 0x0000e000ul) >> 13)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DITHERSTR_SET(x) \
   (((x) << 13) & 0x0000e000ul)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_DITHERSTR_MODIFY(r, x) \
   ((((x) << 13) & 0x0000e000ul) | ((r) & 0xffff1ffful))
/* Field member: fkb_dig_srb_csr::rPllbctl0.trimIpump                      */
/* Source filename: srb_csr.csr, line: 3670                                */
#define FKB_DIG_SRB_CSR_RPLLBCTL0_TRIMIPUMP_MSB 12u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_TRIMIPUMP_LSB 8u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_TRIMIPUMP_WIDTH 5u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_TRIMIPUMP_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_TRIMIPUMP_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_TRIMIPUMP_RESET 0x00u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_TRIMIPUMP_FIELD_MASK 0x00001f00ul
#define FKB_DIG_SRB_CSR_RPLLBCTL0_TRIMIPUMP_GET(x) \
   (((x) & 0x00001f00ul) >> 8)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_TRIMIPUMP_SET(x) \
   (((x) << 8) & 0x00001f00ul)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_TRIMIPUMP_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00ul) | ((r) & 0xffffe0fful))
/* Field member: fkb_dig_srb_csr::rPllbctl0.bypassSdm                      */
/* Source filename: srb_csr.csr, line: 3654                                */
#define FKB_DIG_SRB_CSR_RPLLBCTL0_BYPASSSDM_MSB 2u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_BYPASSSDM_LSB 2u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_BYPASSSDM_WIDTH 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_BYPASSSDM_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_BYPASSSDM_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_BYPASSSDM_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_BYPASSSDM_FIELD_MASK 0x00000004ul
#define FKB_DIG_SRB_CSR_RPLLBCTL0_BYPASSSDM_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_BYPASSSDM_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_BYPASSSDM_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: fkb_dig_srb_csr::rPllbctl0.vcoCal                         */
/* Source filename: srb_csr.csr, line: 3638                                */
#define FKB_DIG_SRB_CSR_RPLLBCTL0_VCOCAL_MSB 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_VCOCAL_LSB 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_VCOCAL_WIDTH 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_VCOCAL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_VCOCAL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_VCOCAL_RESET 0x1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_VCOCAL_FIELD_MASK 0x00000002ul
#define FKB_DIG_SRB_CSR_RPLLBCTL0_VCOCAL_GET(x) (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_VCOCAL_SET(x) (((x) << 1) & 0x00000002ul)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_VCOCAL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_srb_csr::rPllbctl0.en                             */
/* Source filename: srb_csr.csr, line: 3622                                */
#define FKB_DIG_SRB_CSR_RPLLBCTL0_EN_MSB 0u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_EN_LSB 0u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_EN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_EN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_EN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_EN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPLLBCTL0_EN_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RPLLBCTL0_EN_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_EN_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RPLLBCTL0_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rPllbctl1                               */
/* Register template: fkb_dig_srb_csr::rPllbctl1                           */
/* Source filename: srb_csr.csr, line: 3752                                */
/* Field member: fkb_dig_srb_csr::rPllbctl1.freq                           */
/* Source filename: srb_csr.csr, line: 3764                                */
#define FKB_DIG_SRB_CSR_RPLLBCTL1_FREQ_MSB 23u
#define FKB_DIG_SRB_CSR_RPLLBCTL1_FREQ_LSB 0u
#define FKB_DIG_SRB_CSR_RPLLBCTL1_FREQ_WIDTH 24u
#define FKB_DIG_SRB_CSR_RPLLBCTL1_FREQ_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL1_FREQ_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLBCTL1_FREQ_RESET 0x000000ul
#define FKB_DIG_SRB_CSR_RPLLBCTL1_FREQ_FIELD_MASK 0x00fffffful
#define FKB_DIG_SRB_CSR_RPLLBCTL1_FREQ_GET(x) ((x) & 0x00fffffful)
#define FKB_DIG_SRB_CSR_RPLLBCTL1_FREQ_SET(x) ((x) & 0x00fffffful)
#define FKB_DIG_SRB_CSR_RPLLBCTL1_FREQ_MODIFY(r, x) \
   (((x) & 0x00fffffful) | ((r) & 0xff000000ul))

/* Register type: fkb_dig_srb_csr::rTsense                                 */
/* Register template: fkb_dig_srb_csr::rTsense                             */
/* Source filename: srb_csr.csr, line: 3782                                */
/* Field member: fkb_dig_srb_csr::rTsense.tsense0IrefCtrl                  */
/* Source filename: srb_csr.csr, line: 3906                                */
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0IREFCTRL_MSB 31u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0IREFCTRL_LSB 30u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0IREFCTRL_WIDTH 2u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0IREFCTRL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0IREFCTRL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0IREFCTRL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0IREFCTRL_FIELD_MASK 0xc0000000ul
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0IREFCTRL_GET(x) \
   (((x) & 0xc0000000ul) >> 30)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0IREFCTRL_SET(x) \
   (((x) << 30) & 0xc0000000ul)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0IREFCTRL_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000ul) | ((r) & 0x3ffffffful))
/* Field member: fkb_dig_srb_csr::rTsense.tsense0SensorCtrl                */
/* Source filename: srb_csr.csr, line: 3890                                */
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0SENSORCTRL_MSB 29u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0SENSORCTRL_LSB 24u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0SENSORCTRL_WIDTH 6u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0SENSORCTRL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0SENSORCTRL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0SENSORCTRL_RESET 0x00u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0SENSORCTRL_FIELD_MASK 0x3f000000ul
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0SENSORCTRL_GET(x) \
   (((x) & 0x3f000000ul) >> 24)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0SENSORCTRL_SET(x) \
   (((x) << 24) & 0x3f000000ul)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE0SENSORCTRL_MODIFY(r, x) \
   ((((x) << 24) & 0x3f000000ul) | ((r) & 0xc0fffffful))
/* Field member: fkb_dig_srb_csr::rTsense.tsense1IrefCtrl                  */
/* Source filename: srb_csr.csr, line: 3874                                */
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1IREFCTRL_MSB 23u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1IREFCTRL_LSB 22u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1IREFCTRL_WIDTH 2u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1IREFCTRL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1IREFCTRL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1IREFCTRL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1IREFCTRL_FIELD_MASK 0x00c00000ul
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1IREFCTRL_GET(x) \
   (((x) & 0x00c00000ul) >> 22)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1IREFCTRL_SET(x) \
   (((x) << 22) & 0x00c00000ul)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1IREFCTRL_MODIFY(r, x) \
   ((((x) << 22) & 0x00c00000ul) | ((r) & 0xff3ffffful))
/* Field member: fkb_dig_srb_csr::rTsense.tsense1SensorCtrl                */
/* Source filename: srb_csr.csr, line: 3858                                */
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1SENSORCTRL_MSB 21u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1SENSORCTRL_LSB 16u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1SENSORCTRL_WIDTH 6u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1SENSORCTRL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1SENSORCTRL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1SENSORCTRL_RESET 0x00u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1SENSORCTRL_FIELD_MASK 0x003f0000ul
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1SENSORCTRL_GET(x) \
   (((x) & 0x003f0000ul) >> 16)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1SENSORCTRL_SET(x) \
   (((x) << 16) & 0x003f0000ul)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE1SENSORCTRL_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000ul) | ((r) & 0xffc0fffful))
/* Field member: fkb_dig_srb_csr::rTsense.tsense2IrefCtrl                  */
/* Source filename: srb_csr.csr, line: 3842                                */
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2IREFCTRL_MSB 15u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2IREFCTRL_LSB 14u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2IREFCTRL_WIDTH 2u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2IREFCTRL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2IREFCTRL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2IREFCTRL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2IREFCTRL_FIELD_MASK 0x0000c000ul
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2IREFCTRL_GET(x) \
   (((x) & 0x0000c000ul) >> 14)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2IREFCTRL_SET(x) \
   (((x) << 14) & 0x0000c000ul)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2IREFCTRL_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000ul) | ((r) & 0xffff3ffful))
/* Field member: fkb_dig_srb_csr::rTsense.tsense2SensorCtrl                */
/* Source filename: srb_csr.csr, line: 3826                                */
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2SENSORCTRL_MSB 13u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2SENSORCTRL_LSB 8u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2SENSORCTRL_WIDTH 6u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2SENSORCTRL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2SENSORCTRL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2SENSORCTRL_RESET 0x00u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2SENSORCTRL_FIELD_MASK 0x00003f00ul
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2SENSORCTRL_GET(x) \
   (((x) & 0x00003f00ul) >> 8)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2SENSORCTRL_SET(x) \
   (((x) << 8) & 0x00003f00ul)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE2SENSORCTRL_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00ul) | ((r) & 0xffffc0fful))
/* Field member: fkb_dig_srb_csr::rTsense.tsense3IrefCtrl                  */
/* Source filename: srb_csr.csr, line: 3810                                */
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3IREFCTRL_MSB 7u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3IREFCTRL_LSB 6u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3IREFCTRL_WIDTH 2u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3IREFCTRL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3IREFCTRL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3IREFCTRL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3IREFCTRL_FIELD_MASK 0x000000c0ul
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3IREFCTRL_GET(x) \
   (((x) & 0x000000c0ul) >> 6)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3IREFCTRL_SET(x) \
   (((x) << 6) & 0x000000c0ul)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3IREFCTRL_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0ul) | ((r) & 0xffffff3ful))
/* Field member: fkb_dig_srb_csr::rTsense.tsense3SensorCtrl                */
/* Source filename: srb_csr.csr, line: 3794                                */
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3SENSORCTRL_MSB 5u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3SENSORCTRL_LSB 0u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3SENSORCTRL_WIDTH 6u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3SENSORCTRL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3SENSORCTRL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3SENSORCTRL_RESET 0x00u
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3SENSORCTRL_FIELD_MASK 0x0000003ful
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3SENSORCTRL_GET(x) ((x) & 0x0000003ful)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3SENSORCTRL_SET(x) ((x) & 0x0000003ful)
#define FKB_DIG_SRB_CSR_RTSENSE_TSENSE3SENSORCTRL_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: fkb_dig_srb_csr::rSrdsctlout                             */
/* Register template: fkb_dig_srb_csr::rSrdsctlout                         */
/* Source filename: srb_csr.csr, line: 3924                                */
/* Field member: fkb_dig_srb_csr::rSrdsctlout.spare                        */
/* Source filename: srb_csr.csr, line: 3976                                */
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_SPARE_MSB 5u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_SPARE_LSB 2u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_SPARE_WIDTH 4u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_SPARE_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_SPARE_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_SPARE_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_SPARE_FIELD_MASK 0x0000003cul
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_SPARE_GET(x) (((x) & 0x0000003cul) >> 2)
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_SPARE_SET(x) (((x) << 2) & 0x0000003cul)
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_SPARE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003cul) | ((r) & 0xffffffc3ul))
/* Field member: fkb_dig_srb_csr::rSrdsctlout.p2sNext                      */
/* Source filename: srb_csr.csr, line: 3956                                */
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_P2SNEXT_MSB 1u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_P2SNEXT_LSB 1u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_P2SNEXT_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_P2SNEXT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_P2SNEXT_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_P2SNEXT_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_P2SNEXT_FIELD_MASK 0x00000002ul
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_P2SNEXT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_P2SNEXT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_P2SNEXT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_srb_csr::rSrdsctlout.s2pReady                     */
/* Source filename: srb_csr.csr, line: 3936                                */
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_S2PREADY_MSB 0u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_S2PREADY_LSB 0u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_S2PREADY_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_S2PREADY_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_S2PREADY_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_S2PREADY_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_S2PREADY_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_S2PREADY_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_S2PREADY_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RSRDSCTLOUT_S2PREADY_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rSrdsdin                                */
/* Register template: fkb_dig_srb_csr::rSrdsdin                            */
/* Source filename: srb_csr.csr, line: 3998                                */
/* Field member: fkb_dig_srb_csr::rSrdsdin.s2pBus                          */
/* Source filename: srb_csr.csr, line: 4010                                */
#define FKB_DIG_SRB_CSR_RSRDSDIN_S2PBUS_MSB 31u
#define FKB_DIG_SRB_CSR_RSRDSDIN_S2PBUS_LSB 0u
#define FKB_DIG_SRB_CSR_RSRDSDIN_S2PBUS_WIDTH 32u
#define FKB_DIG_SRB_CSR_RSRDSDIN_S2PBUS_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSDIN_S2PBUS_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RSRDSDIN_S2PBUS_RESET 0x00000000ul
#define FKB_DIG_SRB_CSR_RSRDSDIN_S2PBUS_FIELD_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSDIN_S2PBUS_GET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RSRDSDIN_S2PBUS_SET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RSRDSDIN_S2PBUS_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: fkb_dig_srb_csr::rSrdsdout                               */
/* Register template: fkb_dig_srb_csr::rSrdsdout                           */
/* Source filename: srb_csr.csr, line: 4032                                */
/* Field member: fkb_dig_srb_csr::rSrdsdout.p2sBus                         */
/* Source filename: srb_csr.csr, line: 4044                                */
#define FKB_DIG_SRB_CSR_RSRDSDOUT_P2SBUS_MSB 31u
#define FKB_DIG_SRB_CSR_RSRDSDOUT_P2SBUS_LSB 0u
#define FKB_DIG_SRB_CSR_RSRDSDOUT_P2SBUS_WIDTH 32u
#define FKB_DIG_SRB_CSR_RSRDSDOUT_P2SBUS_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSDOUT_P2SBUS_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSDOUT_P2SBUS_RESET 0x00000000ul
#define FKB_DIG_SRB_CSR_RSRDSDOUT_P2SBUS_FIELD_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRDSDOUT_P2SBUS_GET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RSRDSDOUT_P2SBUS_SET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RSRDSDOUT_P2SBUS_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: fkb_dig_srb_csr::rSrdsclkrx                              */
/* Register template: fkb_dig_srb_csr::rSrdsclkrx                          */
/* Source filename: srb_csr.csr, line: 4062                                */
/* Field member: fkb_dig_srb_csr::rSrdsclkrx.clkrxIctrl                    */
/* Source filename: srb_csr.csr, line: 4090                                */
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_CLKRXICTRL_MSB 31u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_CLKRXICTRL_LSB 16u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_CLKRXICTRL_WIDTH 16u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_CLKRXICTRL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_CLKRXICTRL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_CLKRXICTRL_RESET 0x0000u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_CLKRXICTRL_FIELD_MASK 0xffff0000ul
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_CLKRXICTRL_GET(x) \
   (((x) & 0xffff0000ul) >> 16)
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_CLKRXICTRL_SET(x) \
   (((x) << 16) & 0xffff0000ul)
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_CLKRXICTRL_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: fkb_dig_srb_csr::rSrdsclkrx.datarxIctrl                   */
/* Source filename: srb_csr.csr, line: 4074                                */
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_DATARXICTRL_MSB 15u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_DATARXICTRL_LSB 0u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_DATARXICTRL_WIDTH 16u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_DATARXICTRL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_DATARXICTRL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_DATARXICTRL_RESET 0x0000u
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_DATARXICTRL_FIELD_MASK 0x0000fffful
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_DATARXICTRL_GET(x) ((x) & 0x0000fffful)
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_DATARXICTRL_SET(x) ((x) & 0x0000fffful)
#define FKB_DIG_SRB_CSR_RSRDSCLKRX_DATARXICTRL_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: fkb_dig_srb_csr::rSrdsctl0                               */
/* Register template: fkb_dig_srb_csr::rSrdsctl0                           */
/* Source filename: srb_csr.csr, line: 4108                                */
/* Field member: fkb_dig_srb_csr::rSrdsctl0.clkbNegDelay                   */
/* Source filename: srb_csr.csr, line: 4248                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBNEGDELAY_MSB 31u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBNEGDELAY_LSB 29u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBNEGDELAY_WIDTH 3u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBNEGDELAY_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBNEGDELAY_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBNEGDELAY_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBNEGDELAY_FIELD_MASK 0xe0000000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBNEGDELAY_GET(x) \
   (((x) & 0xe0000000ul) >> 29)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBNEGDELAY_SET(x) \
   (((x) << 29) & 0xe0000000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBNEGDELAY_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000ul) | ((r) & 0x1ffffffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl0.clkbPosDelay                   */
/* Source filename: srb_csr.csr, line: 4232                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBPOSDELAY_MSB 28u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBPOSDELAY_LSB 26u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBPOSDELAY_WIDTH 3u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBPOSDELAY_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBPOSDELAY_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBPOSDELAY_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBPOSDELAY_FIELD_MASK 0x1c000000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBPOSDELAY_GET(x) \
   (((x) & 0x1c000000ul) >> 26)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBPOSDELAY_SET(x) \
   (((x) << 26) & 0x1c000000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_CLKBPOSDELAY_MODIFY(r, x) \
   ((((x) << 26) & 0x1c000000ul) | ((r) & 0xe3fffffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl0.dataNegDelay                   */
/* Source filename: srb_csr.csr, line: 4216                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATANEGDELAY_MSB 25u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATANEGDELAY_LSB 23u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATANEGDELAY_WIDTH 3u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATANEGDELAY_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATANEGDELAY_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATANEGDELAY_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATANEGDELAY_FIELD_MASK 0x03800000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATANEGDELAY_GET(x) \
   (((x) & 0x03800000ul) >> 23)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATANEGDELAY_SET(x) \
   (((x) << 23) & 0x03800000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATANEGDELAY_MODIFY(r, x) \
   ((((x) << 23) & 0x03800000ul) | ((r) & 0xfc7ffffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl0.dataPosDelay                   */
/* Source filename: srb_csr.csr, line: 4200                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATAPOSDELAY_MSB 22u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATAPOSDELAY_LSB 20u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATAPOSDELAY_WIDTH 3u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATAPOSDELAY_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATAPOSDELAY_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATAPOSDELAY_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATAPOSDELAY_FIELD_MASK 0x00700000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATAPOSDELAY_GET(x) \
   (((x) & 0x00700000ul) >> 20)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATAPOSDELAY_SET(x) \
   (((x) << 20) & 0x00700000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DATAPOSDELAY_MODIFY(r, x) \
   ((((x) << 20) & 0x00700000ul) | ((r) & 0xff8ffffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl0.eyeNegAdj                      */
/* Source filename: srb_csr.csr, line: 4184                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYENEGADJ_MSB 19u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYENEGADJ_LSB 17u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYENEGADJ_WIDTH 3u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYENEGADJ_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYENEGADJ_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYENEGADJ_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYENEGADJ_FIELD_MASK 0x000e0000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYENEGADJ_GET(x) \
   (((x) & 0x000e0000ul) >> 17)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYENEGADJ_SET(x) \
   (((x) << 17) & 0x000e0000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYENEGADJ_MODIFY(r, x) \
   ((((x) << 17) & 0x000e0000ul) | ((r) & 0xfff1fffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl0.eyePosAdj                      */
/* Source filename: srb_csr.csr, line: 4168                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYEPOSADJ_MSB 16u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYEPOSADJ_LSB 14u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYEPOSADJ_WIDTH 3u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYEPOSADJ_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYEPOSADJ_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYEPOSADJ_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYEPOSADJ_FIELD_MASK 0x0001c000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYEPOSADJ_GET(x) \
   (((x) & 0x0001c000ul) >> 14)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYEPOSADJ_SET(x) \
   (((x) << 14) & 0x0001c000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_EYEPOSADJ_MODIFY(r, x) \
   ((((x) << 14) & 0x0001c000ul) | ((r) & 0xfffe3ffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl0.spare                          */
/* Source filename: srb_csr.csr, line: 4152                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL0_SPARE_MSB 13u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_SPARE_LSB 10u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_SPARE_WIDTH 4u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_SPARE_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_SPARE_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_SPARE_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_SPARE_FIELD_MASK 0x00003c00ul
#define FKB_DIG_SRB_CSR_RSRDSCTL0_SPARE_GET(x) (((x) & 0x00003c00ul) >> 10)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_SPARE_SET(x) (((x) << 10) & 0x00003c00ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_SPARE_MODIFY(r, x) \
   ((((x) << 10) & 0x00003c00ul) | ((r) & 0xffffc3fful))
/* Field member: fkb_dig_srb_csr::rSrdsctl0.dtest1Sel                      */
/* Source filename: srb_csr.csr, line: 4136                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST1SEL_MSB 9u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST1SEL_LSB 5u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST1SEL_WIDTH 5u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST1SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST1SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST1SEL_RESET 0x00u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST1SEL_FIELD_MASK 0x000003e0ul
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST1SEL_GET(x) \
   (((x) & 0x000003e0ul) >> 5)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST1SEL_SET(x) \
   (((x) << 5) & 0x000003e0ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST1SEL_MODIFY(r, x) \
   ((((x) << 5) & 0x000003e0ul) | ((r) & 0xfffffc1ful))
/* Field member: fkb_dig_srb_csr::rSrdsctl0.dtest2Sel                      */
/* Source filename: srb_csr.csr, line: 4120                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST2SEL_MSB 4u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST2SEL_LSB 0u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST2SEL_WIDTH 5u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST2SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST2SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST2SEL_RESET 0x00u
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST2SEL_FIELD_MASK 0x0000001ful
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST2SEL_GET(x) ((x) & 0x0000001ful)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST2SEL_SET(x) ((x) & 0x0000001ful)
#define FKB_DIG_SRB_CSR_RSRDSCTL0_DTEST2SEL_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: fkb_dig_srb_csr::rSrdsctl1                               */
/* Register template: fkb_dig_srb_csr::rSrdsctl1                           */
/* Source filename: srb_csr.csr, line: 4266                                */
/* Field member: fkb_dig_srb_csr::rSrdsctl1.clkaNegDelay                   */
/* Source filename: srb_csr.csr, line: 4294                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKANEGDELAY_MSB 5u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKANEGDELAY_LSB 3u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKANEGDELAY_WIDTH 3u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKANEGDELAY_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKANEGDELAY_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKANEGDELAY_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKANEGDELAY_FIELD_MASK 0x00000038ul
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKANEGDELAY_GET(x) \
   (((x) & 0x00000038ul) >> 3)
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKANEGDELAY_SET(x) \
   (((x) << 3) & 0x00000038ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKANEGDELAY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038ul) | ((r) & 0xffffffc7ul))
/* Field member: fkb_dig_srb_csr::rSrdsctl1.clkaPosDelay                   */
/* Source filename: srb_csr.csr, line: 4278                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKAPOSDELAY_MSB 2u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKAPOSDELAY_LSB 0u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKAPOSDELAY_WIDTH 3u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKAPOSDELAY_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKAPOSDELAY_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKAPOSDELAY_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKAPOSDELAY_FIELD_MASK 0x00000007ul
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKAPOSDELAY_GET(x) ((x) & 0x00000007ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKAPOSDELAY_SET(x) ((x) & 0x00000007ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL1_CLKAPOSDELAY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: fkb_dig_srb_csr::rSrdsctl2                               */
/* Register template: fkb_dig_srb_csr::rSrdsctl2                           */
/* Source filename: srb_csr.csr, line: 4312                                */
/* Field member: fkb_dig_srb_csr::rSrdsctl2.bridgeMode                     */
/* Source filename: srb_csr.csr, line: 4660                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_BRIDGEMODE_MSB 21u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_BRIDGEMODE_LSB 21u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_BRIDGEMODE_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_BRIDGEMODE_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_BRIDGEMODE_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_BRIDGEMODE_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_BRIDGEMODE_FIELD_MASK 0x00200000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_BRIDGEMODE_GET(x) \
   (((x) & 0x00200000ul) >> 21)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_BRIDGEMODE_SET(x) \
   (((x) << 21) & 0x00200000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_BRIDGEMODE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.clkabChoose                    */
/* Source filename: srb_csr.csr, line: 4644                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABCHOOSE_MSB 20u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABCHOOSE_LSB 20u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABCHOOSE_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABCHOOSE_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABCHOOSE_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABCHOOSE_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABCHOOSE_FIELD_MASK 0x00100000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABCHOOSE_GET(x) \
   (((x) & 0x00100000ul) >> 20)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABCHOOSE_SET(x) \
   (((x) << 20) & 0x00100000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABCHOOSE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.clkabSel                       */
/* Source filename: srb_csr.csr, line: 4628                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABSEL_MSB 19u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABSEL_LSB 19u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABSEL_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABSEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABSEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABSEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABSEL_FIELD_MASK 0x00080000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABSEL_GET(x) \
   (((x) & 0x00080000ul) >> 19)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABSEL_SET(x) \
   (((x) << 19) & 0x00080000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKABSEL_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.clkinOvrData                   */
/* Source filename: srb_csr.csr, line: 4612                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKINOVRDATA_MSB 18u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKINOVRDATA_LSB 18u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKINOVRDATA_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKINOVRDATA_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKINOVRDATA_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKINOVRDATA_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKINOVRDATA_FIELD_MASK 0x00040000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKINOVRDATA_GET(x) \
   (((x) & 0x00040000ul) >> 18)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKINOVRDATA_SET(x) \
   (((x) << 18) & 0x00040000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_CLKINOVRDATA_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.dataThru                       */
/* Source filename: srb_csr.csr, line: 4596                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_DATATHRU_MSB 17u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_DATATHRU_LSB 17u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_DATATHRU_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_DATATHRU_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_DATATHRU_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_DATATHRU_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_DATATHRU_FIELD_MASK 0x00020000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_DATATHRU_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_DATATHRU_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_DATATHRU_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enClkaDelay                    */
/* Source filename: srb_csr.csr, line: 4580                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKADELAY_MSB 16u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKADELAY_LSB 16u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKADELAY_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKADELAY_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKADELAY_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKADELAY_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKADELAY_FIELD_MASK 0x00010000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKADELAY_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKADELAY_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKADELAY_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enClkbDelay                    */
/* Source filename: srb_csr.csr, line: 4564                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKBDELAY_MSB 15u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKBDELAY_LSB 15u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKBDELAY_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKBDELAY_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKBDELAY_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKBDELAY_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKBDELAY_FIELD_MASK 0x00008000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKBDELAY_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKBDELAY_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKBDELAY_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enClkout                       */
/* Source filename: srb_csr.csr, line: 4548                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKOUT_MSB 14u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKOUT_LSB 14u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKOUT_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKOUT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKOUT_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKOUT_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKOUT_FIELD_MASK 0x00004000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKOUT_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKOUT_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKOUT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enClkrx                        */
/* Source filename: srb_csr.csr, line: 4532                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRX_MSB 13u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRX_LSB 13u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRX_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRX_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRX_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRX_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRX_FIELD_MASK 0x00002000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRX_GET(x) (((x) & 0x00002000ul) >> 13)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRX_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRX_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enClkrxDivTest                 */
/* Source filename: srb_csr.csr, line: 4516                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXDIVTEST_MSB 12u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXDIVTEST_LSB 12u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXDIVTEST_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXDIVTEST_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXDIVTEST_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXDIVTEST_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXDIVTEST_FIELD_MASK 0x00001000ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXDIVTEST_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXDIVTEST_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXDIVTEST_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enClkrxProt                    */
/* Source filename: srb_csr.csr, line: 4500                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXPROT_MSB 11u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXPROT_LSB 11u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXPROT_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXPROT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXPROT_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXPROT_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXPROT_FIELD_MASK 0x00000800ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXPROT_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXPROT_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXPROT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enClkrxTest                    */
/* Source filename: srb_csr.csr, line: 4484                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXTEST_MSB 10u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXTEST_LSB 10u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXTEST_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXTEST_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXTEST_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXTEST_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXTEST_FIELD_MASK 0x00000400ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXTEST_GET(x) \
   (((x) & 0x00000400ul) >> 10)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXTEST_SET(x) \
   (((x) << 10) & 0x00000400ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKRXTEST_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enClkseq                       */
/* Source filename: srb_csr.csr, line: 4468                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKSEQ_MSB 9u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKSEQ_LSB 9u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKSEQ_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKSEQ_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKSEQ_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKSEQ_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKSEQ_FIELD_MASK 0x00000200ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKSEQ_GET(x) (((x) & 0x00000200ul) >> 9)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKSEQ_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENCLKSEQ_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enDataAdjust                   */
/* Source filename: srb_csr.csr, line: 4452                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAADJUST_MSB 8u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAADJUST_LSB 8u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAADJUST_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAADJUST_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAADJUST_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAADJUST_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAADJUST_FIELD_MASK 0x00000100ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAADJUST_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAADJUST_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAADJUST_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enDataout                      */
/* Source filename: srb_csr.csr, line: 4436                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAOUT_MSB 7u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAOUT_LSB 7u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAOUT_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAOUT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAOUT_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAOUT_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAOUT_FIELD_MASK 0x00000080ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAOUT_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAOUT_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATAOUT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enDatarx                       */
/* Source filename: srb_csr.csr, line: 4420                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARX_MSB 6u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARX_LSB 6u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARX_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARX_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARX_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARX_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARX_FIELD_MASK 0x00000040ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARX_GET(x) (((x) & 0x00000040ul) >> 6)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARX_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARX_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enDatarxProt                   */
/* Source filename: srb_csr.csr, line: 4404                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARXPROT_MSB 5u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARXPROT_LSB 5u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARXPROT_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARXPROT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARXPROT_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARXPROT_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARXPROT_FIELD_MASK 0x00000020ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARXPROT_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARXPROT_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDATARXPROT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enDinDelay                     */
/* Source filename: srb_csr.csr, line: 4388                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDINDELAY_MSB 4u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDINDELAY_LSB 4u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDINDELAY_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDINDELAY_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDINDELAY_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDINDELAY_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDINDELAY_FIELD_MASK 0x00000010ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDINDELAY_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDINDELAY_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENDINDELAY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enPar2ser                      */
/* Source filename: srb_csr.csr, line: 4372                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENPAR2SER_MSB 3u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENPAR2SER_LSB 3u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENPAR2SER_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENPAR2SER_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENPAR2SER_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENPAR2SER_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENPAR2SER_FIELD_MASK 0x00000008ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENPAR2SER_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENPAR2SER_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENPAR2SER_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.enSer2par                      */
/* Source filename: srb_csr.csr, line: 4356                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENSER2PAR_MSB 2u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENSER2PAR_LSB 2u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENSER2PAR_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENSER2PAR_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENSER2PAR_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENSER2PAR_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENSER2PAR_FIELD_MASK 0x00000004ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENSER2PAR_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENSER2PAR_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_ENSER2PAR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.p2sReady                       */
/* Source filename: srb_csr.csr, line: 4340                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_P2SREADY_MSB 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_P2SREADY_LSB 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_P2SREADY_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_P2SREADY_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_P2SREADY_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_P2SREADY_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_P2SREADY_FIELD_MASK 0x00000002ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_P2SREADY_GET(x) (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_P2SREADY_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_P2SREADY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_srb_csr::rSrdsctl2.s2pNext                        */
/* Source filename: srb_csr.csr, line: 4324                                */
#define FKB_DIG_SRB_CSR_RSRDSCTL2_S2PNEXT_MSB 0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_S2PNEXT_LSB 0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_S2PNEXT_WIDTH 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_S2PNEXT_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_S2PNEXT_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_S2PNEXT_RESET 0x0u
#define FKB_DIG_SRB_CSR_RSRDSCTL2_S2PNEXT_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RSRDSCTL2_S2PNEXT_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_S2PNEXT_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RSRDSCTL2_S2PNEXT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rClksrc                                 */
/* Register template: fkb_dig_srb_csr::rClksrc                             */
/* Source filename: srb_csr.csr, line: 4678                                */
/* Field member: fkb_dig_srb_csr::rClksrc.rfsgLvl0Sel                      */
/* Source filename: srb_csr.csr, line: 4774                                */
#define FKB_DIG_SRB_CSR_RCLKSRC_RFSGLVL0SEL_MSB 9u
#define FKB_DIG_SRB_CSR_RCLKSRC_RFSGLVL0SEL_LSB 8u
#define FKB_DIG_SRB_CSR_RCLKSRC_RFSGLVL0SEL_WIDTH 2u
#define FKB_DIG_SRB_CSR_RCLKSRC_RFSGLVL0SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_RFSGLVL0SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_RFSGLVL0SEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RCLKSRC_RFSGLVL0SEL_FIELD_MASK 0x00000300ul
#define FKB_DIG_SRB_CSR_RCLKSRC_RFSGLVL0SEL_GET(x) \
   (((x) & 0x00000300ul) >> 8)
#define FKB_DIG_SRB_CSR_RCLKSRC_RFSGLVL0SEL_SET(x) \
   (((x) << 8) & 0x00000300ul)
#define FKB_DIG_SRB_CSR_RCLKSRC_RFSGLVL0SEL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300ul) | ((r) & 0xfffffcfful))
/* Field member: fkb_dig_srb_csr::rClksrc.adcLvl1Sel                       */
/* Source filename: srb_csr.csr, line: 4752                                */
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL1SEL_MSB 6u
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL1SEL_LSB 5u
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL1SEL_WIDTH 2u
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL1SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL1SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL1SEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL1SEL_FIELD_MASK 0x00000060ul
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL1SEL_GET(x) (((x) & 0x00000060ul) >> 5)
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL1SEL_SET(x) \
   (((x) << 5) & 0x00000060ul)
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL1SEL_MODIFY(r, x) \
   ((((x) << 5) & 0x00000060ul) | ((r) & 0xffffff9ful))
/* Field member: fkb_dig_srb_csr::rClksrc.adcLvl0Sel                       */
/* Source filename: srb_csr.csr, line: 4732                                */
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL0SEL_MSB 4u
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL0SEL_LSB 4u
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL0SEL_WIDTH 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL0SEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL0SEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL0SEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL0SEL_FIELD_MASK 0x00000010ul
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL0SEL_GET(x) (((x) & 0x00000010ul) >> 4)
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL0SEL_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define FKB_DIG_SRB_CSR_RCLKSRC_ADCLVL0SEL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: fkb_dig_srb_csr::rClksrc.fkbCGE                           */
/* Source filename: srb_csr.csr, line: 4712                                */
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBCGE_MSB 2u
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBCGE_LSB 2u
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBCGE_WIDTH 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBCGE_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBCGE_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBCGE_RESET 0x0u
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBCGE_FIELD_MASK 0x00000004ul
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBCGE_GET(x) (((x) & 0x00000004ul) >> 2)
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBCGE_SET(x) (((x) << 2) & 0x00000004ul)
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBCGE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: fkb_dig_srb_csr::rClksrc.fkbSel                           */
/* Source filename: srb_csr.csr, line: 4690                                */
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBSEL_MSB 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBSEL_LSB 0u
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBSEL_WIDTH 2u
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBSEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBSEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBSEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBSEL_FIELD_MASK 0x00000003ul
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBSEL_GET(x) ((x) & 0x00000003ul)
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBSEL_SET(x) ((x) & 0x00000003ul)
#define FKB_DIG_SRB_CSR_RCLKSRC_FKBSEL_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: fkb_dig_srb_csr::rDcodac0                                */
/* Register template: fkb_dig_srb_csr::rDcodac0                            */
/* Source filename: srb_csr.csr, line: 4798                                */
/* Field member: fkb_dig_srb_csr::rDcodac0.dacCtl                          */
/* Source filename: srb_csr.csr, line: 4810                                */
#define FKB_DIG_SRB_CSR_RDCODAC0_DACCTL_MSB 31u
#define FKB_DIG_SRB_CSR_RDCODAC0_DACCTL_LSB 0u
#define FKB_DIG_SRB_CSR_RDCODAC0_DACCTL_WIDTH 32u
#define FKB_DIG_SRB_CSR_RDCODAC0_DACCTL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCODAC0_DACCTL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCODAC0_DACCTL_RESET 0x00000000ul
#define FKB_DIG_SRB_CSR_RDCODAC0_DACCTL_FIELD_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RDCODAC0_DACCTL_GET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RDCODAC0_DACCTL_SET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RDCODAC0_DACCTL_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: fkb_dig_srb_csr::rDcodac1                                */
/* Register template: fkb_dig_srb_csr::rDcodac1                            */
/* Source filename: srb_csr.csr, line: 4828                                */
/* Field member: fkb_dig_srb_csr::rDcodac1.dacCtl                          */
/* Source filename: srb_csr.csr, line: 4840                                */
#define FKB_DIG_SRB_CSR_RDCODAC1_DACCTL_MSB 31u
#define FKB_DIG_SRB_CSR_RDCODAC1_DACCTL_LSB 0u
#define FKB_DIG_SRB_CSR_RDCODAC1_DACCTL_WIDTH 32u
#define FKB_DIG_SRB_CSR_RDCODAC1_DACCTL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCODAC1_DACCTL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCODAC1_DACCTL_RESET 0x00000000ul
#define FKB_DIG_SRB_CSR_RDCODAC1_DACCTL_FIELD_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RDCODAC1_DACCTL_GET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RDCODAC1_DACCTL_SET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RDCODAC1_DACCTL_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: fkb_dig_srb_csr::rDco0                                   */
/* Register template: fkb_dig_srb_csr::rDco0                               */
/* Source filename: srb_csr.csr, line: 4858                                */
/* Field member: fkb_dig_srb_csr::rDco0.divInSel                           */
/* Source filename: srb_csr.csr, line: 5010                                */
#define FKB_DIG_SRB_CSR_RDCO0_DIVINSEL_MSB 17u
#define FKB_DIG_SRB_CSR_RDCO0_DIVINSEL_LSB 16u
#define FKB_DIG_SRB_CSR_RDCO0_DIVINSEL_WIDTH 2u
#define FKB_DIG_SRB_CSR_RDCO0_DIVINSEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_DIVINSEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_DIVINSEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO0_DIVINSEL_FIELD_MASK 0x00030000ul
#define FKB_DIG_SRB_CSR_RDCO0_DIVINSEL_GET(x) (((x) & 0x00030000ul) >> 16)
#define FKB_DIG_SRB_CSR_RDCO0_DIVINSEL_SET(x) (((x) << 16) & 0x00030000ul)
#define FKB_DIG_SRB_CSR_RDCO0_DIVINSEL_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000ul) | ((r) & 0xfffcfffful))
/* Field member: fkb_dig_srb_csr::rDco0.divOutSel                          */
/* Source filename: srb_csr.csr, line: 4984                                */
#define FKB_DIG_SRB_CSR_RDCO0_DIVOUTSEL_MSB 15u
#define FKB_DIG_SRB_CSR_RDCO0_DIVOUTSEL_LSB 14u
#define FKB_DIG_SRB_CSR_RDCO0_DIVOUTSEL_WIDTH 2u
#define FKB_DIG_SRB_CSR_RDCO0_DIVOUTSEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_DIVOUTSEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_DIVOUTSEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO0_DIVOUTSEL_FIELD_MASK 0x0000c000ul
#define FKB_DIG_SRB_CSR_RDCO0_DIVOUTSEL_GET(x) (((x) & 0x0000c000ul) >> 14)
#define FKB_DIG_SRB_CSR_RDCO0_DIVOUTSEL_SET(x) (((x) << 14) & 0x0000c000ul)
#define FKB_DIG_SRB_CSR_RDCO0_DIVOUTSEL_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000ul) | ((r) & 0xffff3ffful))
/* Field member: fkb_dig_srb_csr::rDco0.divSc                              */
/* Source filename: srb_csr.csr, line: 4968                                */
#define FKB_DIG_SRB_CSR_RDCO0_DIVSC_MSB 13u
#define FKB_DIG_SRB_CSR_RDCO0_DIVSC_LSB 10u
#define FKB_DIG_SRB_CSR_RDCO0_DIVSC_WIDTH 4u
#define FKB_DIG_SRB_CSR_RDCO0_DIVSC_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_DIVSC_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_DIVSC_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO0_DIVSC_FIELD_MASK 0x00003c00ul
#define FKB_DIG_SRB_CSR_RDCO0_DIVSC_GET(x) (((x) & 0x00003c00ul) >> 10)
#define FKB_DIG_SRB_CSR_RDCO0_DIVSC_SET(x) (((x) << 10) & 0x00003c00ul)
#define FKB_DIG_SRB_CSR_RDCO0_DIVSC_MODIFY(r, x) \
   ((((x) << 10) & 0x00003c00ul) | ((r) & 0xffffc3fful))
/* Field member: fkb_dig_srb_csr::rDco0.divPc                              */
/* Source filename: srb_csr.csr, line: 4952                                */
#define FKB_DIG_SRB_CSR_RDCO0_DIVPC_MSB 9u
#define FKB_DIG_SRB_CSR_RDCO0_DIVPC_LSB 6u
#define FKB_DIG_SRB_CSR_RDCO0_DIVPC_WIDTH 4u
#define FKB_DIG_SRB_CSR_RDCO0_DIVPC_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_DIVPC_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_DIVPC_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO0_DIVPC_FIELD_MASK 0x000003c0ul
#define FKB_DIG_SRB_CSR_RDCO0_DIVPC_GET(x) (((x) & 0x000003c0ul) >> 6)
#define FKB_DIG_SRB_CSR_RDCO0_DIVPC_SET(x) (((x) << 6) & 0x000003c0ul)
#define FKB_DIG_SRB_CSR_RDCO0_DIVPC_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0ul) | ((r) & 0xfffffc3ful))
/* Field member: fkb_dig_srb_csr::rDco0.ringSel                            */
/* Source filename: srb_csr.csr, line: 4920                                */
#define FKB_DIG_SRB_CSR_RDCO0_RINGSEL_MSB 5u
#define FKB_DIG_SRB_CSR_RDCO0_RINGSEL_LSB 3u
#define FKB_DIG_SRB_CSR_RDCO0_RINGSEL_WIDTH 3u
#define FKB_DIG_SRB_CSR_RDCO0_RINGSEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_RINGSEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_RINGSEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO0_RINGSEL_FIELD_MASK 0x00000038ul
#define FKB_DIG_SRB_CSR_RDCO0_RINGSEL_GET(x) (((x) & 0x00000038ul) >> 3)
#define FKB_DIG_SRB_CSR_RDCO0_RINGSEL_SET(x) (((x) << 3) & 0x00000038ul)
#define FKB_DIG_SRB_CSR_RDCO0_RINGSEL_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038ul) | ((r) & 0xffffffc7ul))
/* Field member: fkb_dig_srb_csr::rDco0.dacEn                              */
/* Source filename: srb_csr.csr, line: 4902                                */
#define FKB_DIG_SRB_CSR_RDCO0_DACEN_MSB 2u
#define FKB_DIG_SRB_CSR_RDCO0_DACEN_LSB 2u
#define FKB_DIG_SRB_CSR_RDCO0_DACEN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RDCO0_DACEN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_DACEN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_DACEN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO0_DACEN_FIELD_MASK 0x00000004ul
#define FKB_DIG_SRB_CSR_RDCO0_DACEN_GET(x) (((x) & 0x00000004ul) >> 2)
#define FKB_DIG_SRB_CSR_RDCO0_DACEN_SET(x) (((x) << 2) & 0x00000004ul)
#define FKB_DIG_SRB_CSR_RDCO0_DACEN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: fkb_dig_srb_csr::rDco0.ringEn                             */
/* Source filename: srb_csr.csr, line: 4886                                */
#define FKB_DIG_SRB_CSR_RDCO0_RINGEN_MSB 1u
#define FKB_DIG_SRB_CSR_RDCO0_RINGEN_LSB 1u
#define FKB_DIG_SRB_CSR_RDCO0_RINGEN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RDCO0_RINGEN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_RINGEN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_RINGEN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO0_RINGEN_FIELD_MASK 0x00000002ul
#define FKB_DIG_SRB_CSR_RDCO0_RINGEN_GET(x) (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_SRB_CSR_RDCO0_RINGEN_SET(x) (((x) << 1) & 0x00000002ul)
#define FKB_DIG_SRB_CSR_RDCO0_RINGEN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_srb_csr::rDco0.divEn                              */
/* Source filename: srb_csr.csr, line: 4870                                */
#define FKB_DIG_SRB_CSR_RDCO0_DIVEN_MSB 0u
#define FKB_DIG_SRB_CSR_RDCO0_DIVEN_LSB 0u
#define FKB_DIG_SRB_CSR_RDCO0_DIVEN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RDCO0_DIVEN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_DIVEN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO0_DIVEN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO0_DIVEN_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RDCO0_DIVEN_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RDCO0_DIVEN_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RDCO0_DIVEN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rDco1                                   */
/* Register template: fkb_dig_srb_csr::rDco1                               */
/* Source filename: srb_csr.csr, line: 5036                                */
/* Field member: fkb_dig_srb_csr::rDco1.divInSel                           */
/* Source filename: srb_csr.csr, line: 5188                                */
#define FKB_DIG_SRB_CSR_RDCO1_DIVINSEL_MSB 17u
#define FKB_DIG_SRB_CSR_RDCO1_DIVINSEL_LSB 16u
#define FKB_DIG_SRB_CSR_RDCO1_DIVINSEL_WIDTH 2u
#define FKB_DIG_SRB_CSR_RDCO1_DIVINSEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_DIVINSEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_DIVINSEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO1_DIVINSEL_FIELD_MASK 0x00030000ul
#define FKB_DIG_SRB_CSR_RDCO1_DIVINSEL_GET(x) (((x) & 0x00030000ul) >> 16)
#define FKB_DIG_SRB_CSR_RDCO1_DIVINSEL_SET(x) (((x) << 16) & 0x00030000ul)
#define FKB_DIG_SRB_CSR_RDCO1_DIVINSEL_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000ul) | ((r) & 0xfffcfffful))
/* Field member: fkb_dig_srb_csr::rDco1.divOutSel                          */
/* Source filename: srb_csr.csr, line: 5162                                */
#define FKB_DIG_SRB_CSR_RDCO1_DIVOUTSEL_MSB 15u
#define FKB_DIG_SRB_CSR_RDCO1_DIVOUTSEL_LSB 14u
#define FKB_DIG_SRB_CSR_RDCO1_DIVOUTSEL_WIDTH 2u
#define FKB_DIG_SRB_CSR_RDCO1_DIVOUTSEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_DIVOUTSEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_DIVOUTSEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO1_DIVOUTSEL_FIELD_MASK 0x0000c000ul
#define FKB_DIG_SRB_CSR_RDCO1_DIVOUTSEL_GET(x) (((x) & 0x0000c000ul) >> 14)
#define FKB_DIG_SRB_CSR_RDCO1_DIVOUTSEL_SET(x) (((x) << 14) & 0x0000c000ul)
#define FKB_DIG_SRB_CSR_RDCO1_DIVOUTSEL_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000ul) | ((r) & 0xffff3ffful))
/* Field member: fkb_dig_srb_csr::rDco1.divSc                              */
/* Source filename: srb_csr.csr, line: 5146                                */
#define FKB_DIG_SRB_CSR_RDCO1_DIVSC_MSB 13u
#define FKB_DIG_SRB_CSR_RDCO1_DIVSC_LSB 10u
#define FKB_DIG_SRB_CSR_RDCO1_DIVSC_WIDTH 4u
#define FKB_DIG_SRB_CSR_RDCO1_DIVSC_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_DIVSC_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_DIVSC_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO1_DIVSC_FIELD_MASK 0x00003c00ul
#define FKB_DIG_SRB_CSR_RDCO1_DIVSC_GET(x) (((x) & 0x00003c00ul) >> 10)
#define FKB_DIG_SRB_CSR_RDCO1_DIVSC_SET(x) (((x) << 10) & 0x00003c00ul)
#define FKB_DIG_SRB_CSR_RDCO1_DIVSC_MODIFY(r, x) \
   ((((x) << 10) & 0x00003c00ul) | ((r) & 0xffffc3fful))
/* Field member: fkb_dig_srb_csr::rDco1.divPc                              */
/* Source filename: srb_csr.csr, line: 5130                                */
#define FKB_DIG_SRB_CSR_RDCO1_DIVPC_MSB 9u
#define FKB_DIG_SRB_CSR_RDCO1_DIVPC_LSB 6u
#define FKB_DIG_SRB_CSR_RDCO1_DIVPC_WIDTH 4u
#define FKB_DIG_SRB_CSR_RDCO1_DIVPC_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_DIVPC_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_DIVPC_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO1_DIVPC_FIELD_MASK 0x000003c0ul
#define FKB_DIG_SRB_CSR_RDCO1_DIVPC_GET(x) (((x) & 0x000003c0ul) >> 6)
#define FKB_DIG_SRB_CSR_RDCO1_DIVPC_SET(x) (((x) << 6) & 0x000003c0ul)
#define FKB_DIG_SRB_CSR_RDCO1_DIVPC_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0ul) | ((r) & 0xfffffc3ful))
/* Field member: fkb_dig_srb_csr::rDco1.ringSel                            */
/* Source filename: srb_csr.csr, line: 5098                                */
#define FKB_DIG_SRB_CSR_RDCO1_RINGSEL_MSB 5u
#define FKB_DIG_SRB_CSR_RDCO1_RINGSEL_LSB 3u
#define FKB_DIG_SRB_CSR_RDCO1_RINGSEL_WIDTH 3u
#define FKB_DIG_SRB_CSR_RDCO1_RINGSEL_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_RINGSEL_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_RINGSEL_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO1_RINGSEL_FIELD_MASK 0x00000038ul
#define FKB_DIG_SRB_CSR_RDCO1_RINGSEL_GET(x) (((x) & 0x00000038ul) >> 3)
#define FKB_DIG_SRB_CSR_RDCO1_RINGSEL_SET(x) (((x) << 3) & 0x00000038ul)
#define FKB_DIG_SRB_CSR_RDCO1_RINGSEL_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038ul) | ((r) & 0xffffffc7ul))
/* Field member: fkb_dig_srb_csr::rDco1.dacEn                              */
/* Source filename: srb_csr.csr, line: 5080                                */
#define FKB_DIG_SRB_CSR_RDCO1_DACEN_MSB 2u
#define FKB_DIG_SRB_CSR_RDCO1_DACEN_LSB 2u
#define FKB_DIG_SRB_CSR_RDCO1_DACEN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RDCO1_DACEN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_DACEN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_DACEN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO1_DACEN_FIELD_MASK 0x00000004ul
#define FKB_DIG_SRB_CSR_RDCO1_DACEN_GET(x) (((x) & 0x00000004ul) >> 2)
#define FKB_DIG_SRB_CSR_RDCO1_DACEN_SET(x) (((x) << 2) & 0x00000004ul)
#define FKB_DIG_SRB_CSR_RDCO1_DACEN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: fkb_dig_srb_csr::rDco1.ringEn                             */
/* Source filename: srb_csr.csr, line: 5064                                */
#define FKB_DIG_SRB_CSR_RDCO1_RINGEN_MSB 1u
#define FKB_DIG_SRB_CSR_RDCO1_RINGEN_LSB 1u
#define FKB_DIG_SRB_CSR_RDCO1_RINGEN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RDCO1_RINGEN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_RINGEN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_RINGEN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO1_RINGEN_FIELD_MASK 0x00000002ul
#define FKB_DIG_SRB_CSR_RDCO1_RINGEN_GET(x) (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_SRB_CSR_RDCO1_RINGEN_SET(x) (((x) << 1) & 0x00000002ul)
#define FKB_DIG_SRB_CSR_RDCO1_RINGEN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_srb_csr::rDco1.divEn                              */
/* Source filename: srb_csr.csr, line: 5048                                */
#define FKB_DIG_SRB_CSR_RDCO1_DIVEN_MSB 0u
#define FKB_DIG_SRB_CSR_RDCO1_DIVEN_LSB 0u
#define FKB_DIG_SRB_CSR_RDCO1_DIVEN_WIDTH 1u
#define FKB_DIG_SRB_CSR_RDCO1_DIVEN_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_DIVEN_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDCO1_DIVEN_RESET 0x0u
#define FKB_DIG_SRB_CSR_RDCO1_DIVEN_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RDCO1_DIVEN_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RDCO1_DIVEN_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RDCO1_DIVEN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rDbgctl                                 */
/* Register template: fkb_dig_srb_csr::rDbgctl                             */
/* Source filename: srb_csr.csr, line: 5214                                */
/* Field member: fkb_dig_srb_csr::rDbgctl.dtest2Mux                        */
/* Source filename: srb_csr.csr, line: 5242                                */
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST2MUX_MSB 12u
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST2MUX_LSB 8u
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST2MUX_WIDTH 5u
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST2MUX_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST2MUX_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST2MUX_RESET 0x00u
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST2MUX_FIELD_MASK 0x00001f00ul
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST2MUX_GET(x) (((x) & 0x00001f00ul) >> 8)
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST2MUX_SET(x) (((x) << 8) & 0x00001f00ul)
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST2MUX_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00ul) | ((r) & 0xffffe0fful))
/* Field member: fkb_dig_srb_csr::rDbgctl.dtest1Mux                        */
/* Source filename: srb_csr.csr, line: 5226                                */
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST1MUX_MSB 4u
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST1MUX_LSB 0u
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST1MUX_WIDTH 5u
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST1MUX_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST1MUX_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST1MUX_RESET 0x00u
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST1MUX_FIELD_MASK 0x0000001ful
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST1MUX_GET(x) ((x) & 0x0000001ful)
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST1MUX_SET(x) ((x) & 0x0000001ful)
#define FKB_DIG_SRB_CSR_RDBGCTL_DTEST1MUX_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: fkb_dig_srb_csr::rJtagIdCode                             */
/* Register template: fkb_dig_srb_csr::rJtagIdCode                         */
/* Source filename: srb_csr.csr, line: 5260                                */
/* Field member: fkb_dig_srb_csr::rJtagIdCode.Revision                     */
/* Source filename: srb_csr.csr, line: 5332                                */
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_REVISION_MSB 31u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_REVISION_LSB 28u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_REVISION_WIDTH 4u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_REVISION_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_REVISION_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_REVISION_RESET 0x0u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_REVISION_FIELD_MASK 0xf0000000ul
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_REVISION_GET(x) \
   (((x) & 0xf0000000ul) >> 28)
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_REVISION_SET(x) \
   (((x) << 28) & 0xf0000000ul)
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_REVISION_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000ul) | ((r) & 0x0ffffffful))
/* Field member: fkb_dig_srb_csr::rJtagIdCode.PartNumber                   */
/* Source filename: srb_csr.csr, line: 5312                                */
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_PARTNUMBER_MSB 27u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_PARTNUMBER_LSB 12u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_PARTNUMBER_WIDTH 16u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_PARTNUMBER_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_PARTNUMBER_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_PARTNUMBER_RESET 0xe000u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_PARTNUMBER_FIELD_MASK 0x0ffff000ul
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_PARTNUMBER_GET(x) \
   (((x) & 0x0ffff000ul) >> 12)
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_PARTNUMBER_SET(x) \
   (((x) << 12) & 0x0ffff000ul)
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_PARTNUMBER_MODIFY(r, x) \
   ((((x) << 12) & 0x0ffff000ul) | ((r) & 0xf0000ffful))
/* Field member: fkb_dig_srb_csr::rJtagIdCode.ManufacturerID               */
/* Source filename: srb_csr.csr, line: 5292                                */
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_MANUFACTURERID_MSB 11u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_MANUFACTURERID_LSB 1u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_MANUFACTURERID_WIDTH 11u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_MANUFACTURERID_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_MANUFACTURERID_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_MANUFACTURERID_RESET 0x255u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_MANUFACTURERID_FIELD_MASK 0x00000ffeul
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_MANUFACTURERID_GET(x) \
   (((x) & 0x00000ffeul) >> 1)
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_MANUFACTURERID_SET(x) \
   (((x) << 1) & 0x00000ffeul)
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_MANUFACTURERID_MODIFY(r, x) \
   ((((x) << 1) & 0x00000ffeul) | ((r) & 0xfffff001ul))
/* Field member: fkb_dig_srb_csr::rJtagIdCode.IeeeFixed                    */
/* Source filename: srb_csr.csr, line: 5272                                */
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_IEEEFIXED_MSB 0u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_IEEEFIXED_LSB 0u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_IEEEFIXED_WIDTH 1u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_IEEEFIXED_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_IEEEFIXED_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_IEEEFIXED_RESET 0x1u
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_IEEEFIXED_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_IEEEFIXED_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_IEEEFIXED_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RJTAGIDCODE_IEEEFIXED_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rIoctl                                  */
/* Register template: fkb_dig_srb_csr::rIoctl                              */
/* Source filename: srb_csr.csr, line: 5354                                */
/* Field member: fkb_dig_srb_csr::rIoctl.drive                             */
/* Source filename: srb_csr.csr, line: 5362                                */
#define FKB_DIG_SRB_CSR_RIOCTL_DRIVE_MSB 2u
#define FKB_DIG_SRB_CSR_RIOCTL_DRIVE_LSB 0u
#define FKB_DIG_SRB_CSR_RIOCTL_DRIVE_WIDTH 3u
#define FKB_DIG_SRB_CSR_RIOCTL_DRIVE_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RIOCTL_DRIVE_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RIOCTL_DRIVE_RESET 0x7u
#define FKB_DIG_SRB_CSR_RIOCTL_DRIVE_FIELD_MASK 0x00000007ul
#define FKB_DIG_SRB_CSR_RIOCTL_DRIVE_GET(x) ((x) & 0x00000007ul)
#define FKB_DIG_SRB_CSR_RIOCTL_DRIVE_SET(x) ((x) & 0x00000007ul)
#define FKB_DIG_SRB_CSR_RIOCTL_DRIVE_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: fkb_dig_srb_csr::rAnaSoftResetN                          */
/* Register template: fkb_dig_srb_csr::rAnaSoftResetN                      */
/* Source filename: srb_csr.csr, line: 5398                                */
/* Field member: fkb_dig_srb_csr::rAnaSoftResetN.pllbTop                   */
/* Source filename: srb_csr.csr, line: 5446                                */
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLBTOP_MSB 2u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLBTOP_LSB 2u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLBTOP_WIDTH 1u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLBTOP_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLBTOP_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLBTOP_RESET 0x0u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLBTOP_FIELD_MASK 0x00000004ul
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLBTOP_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLBTOP_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLBTOP_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: fkb_dig_srb_csr::rAnaSoftResetN.pllaTop                   */
/* Source filename: srb_csr.csr, line: 5428                                */
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLATOP_MSB 1u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLATOP_LSB 1u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLATOP_WIDTH 1u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLATOP_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLATOP_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLATOP_RESET 0x0u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLATOP_FIELD_MASK 0x00000002ul
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLATOP_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLATOP_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_PLLATOP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_srb_csr::rAnaSoftResetN.adcTop                    */
/* Source filename: srb_csr.csr, line: 5410                                */
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_ADCTOP_MSB 0u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_ADCTOP_LSB 0u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_ADCTOP_WIDTH 1u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_ADCTOP_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_ADCTOP_WRITE_ACCESS 1u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_ADCTOP_RESET 0x0u
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_ADCTOP_FIELD_MASK 0x00000001ul
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_ADCTOP_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_ADCTOP_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_SRB_CSR_RANASOFTRESETN_ADCTOP_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_srb_csr::rPllStat                                */
/* Register template: fkb_dig_srb_csr::rPllStat                            */
/* Source filename: srb_csr.csr, line: 5466                                */
/* Field member: fkb_dig_srb_csr::rPllStat.pllbStateOutToReg               */
/* Source filename: srb_csr.csr, line: 5538                                */
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBSTATEOUTTOREG_MSB 17u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBSTATEOUTTOREG_LSB 14u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBSTATEOUTTOREG_WIDTH 4u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBSTATEOUTTOREG_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBSTATEOUTTOREG_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBSTATEOUTTOREG_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBSTATEOUTTOREG_FIELD_MASK 0x0003c000ul
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBSTATEOUTTOREG_GET(x) \
   (((x) & 0x0003c000ul) >> 14)
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBSTATEOUTTOREG_SET(x) \
   (((x) << 14) & 0x0003c000ul)
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBSTATEOUTTOREG_MODIFY(r, x) \
   ((((x) << 14) & 0x0003c000ul) | ((r) & 0xfffc3ffful))
/* Field member: fkb_dig_srb_csr::rPllStat.pllbBandNumToReg                */
/* Source filename: srb_csr.csr, line: 5518                                */
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBBANDNUMTOREG_MSB 13u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBBANDNUMTOREG_LSB 9u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBBANDNUMTOREG_WIDTH 5u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBBANDNUMTOREG_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBBANDNUMTOREG_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBBANDNUMTOREG_RESET 0x00u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBBANDNUMTOREG_FIELD_MASK 0x00003e00ul
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBBANDNUMTOREG_GET(x) \
   (((x) & 0x00003e00ul) >> 9)
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBBANDNUMTOREG_SET(x) \
   (((x) << 9) & 0x00003e00ul)
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLBBANDNUMTOREG_MODIFY(r, x) \
   ((((x) << 9) & 0x00003e00ul) | ((r) & 0xffffc1fful))
/* Field member: fkb_dig_srb_csr::rPllStat.pllaStateOutToReg               */
/* Source filename: srb_csr.csr, line: 5498                                */
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLASTATEOUTTOREG_MSB 8u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLASTATEOUTTOREG_LSB 5u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLASTATEOUTTOREG_WIDTH 4u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLASTATEOUTTOREG_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLASTATEOUTTOREG_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLASTATEOUTTOREG_RESET 0x0u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLASTATEOUTTOREG_FIELD_MASK 0x000001e0ul
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLASTATEOUTTOREG_GET(x) \
   (((x) & 0x000001e0ul) >> 5)
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLASTATEOUTTOREG_SET(x) \
   (((x) << 5) & 0x000001e0ul)
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLASTATEOUTTOREG_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0ul) | ((r) & 0xfffffe1ful))
/* Field member: fkb_dig_srb_csr::rPllStat.pllaBandNumToReg                */
/* Source filename: srb_csr.csr, line: 5478                                */
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLABANDNUMTOREG_MSB 4u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLABANDNUMTOREG_LSB 0u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLABANDNUMTOREG_WIDTH 5u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLABANDNUMTOREG_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLABANDNUMTOREG_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLABANDNUMTOREG_RESET 0x00u
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLABANDNUMTOREG_FIELD_MASK 0x0000001ful
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLABANDNUMTOREG_GET(x) ((x) & 0x0000001ful)
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLABANDNUMTOREG_SET(x) ((x) & 0x0000001ful)
#define FKB_DIG_SRB_CSR_RPLLSTAT_PLLABANDNUMTOREG_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: fkb_dig_srb_csr::rSrbend                                 */
/* Register template: fkb_dig_srb_csr::rSrbend                             */
/* Source filename: srb_csr.csr, line: 5560                                */
/* Field member: fkb_dig_srb_csr::rSrbend.end                              */
/* Source filename: srb_csr.csr, line: 5572                                */
#define FKB_DIG_SRB_CSR_RSRBEND_END_MSB 31u
#define FKB_DIG_SRB_CSR_RSRBEND_END_LSB 0u
#define FKB_DIG_SRB_CSR_RSRBEND_END_WIDTH 32u
#define FKB_DIG_SRB_CSR_RSRBEND_END_READ_ACCESS 1u
#define FKB_DIG_SRB_CSR_RSRBEND_END_WRITE_ACCESS 0u
#define FKB_DIG_SRB_CSR_RSRBEND_END_RESET 0x00000000ul
#define FKB_DIG_SRB_CSR_RSRBEND_END_FIELD_MASK 0xfffffffful
#define FKB_DIG_SRB_CSR_RSRBEND_END_GET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RSRBEND_END_SET(x) ((x) & 0xfffffffful)
#define FKB_DIG_SRB_CSR_RSRBEND_END_MODIFY(r, x) ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: fkb_dig_srb_csr                                 */
/* Source filename: srb_csr.csr, line: 5592                                */
typedef struct {
   volatile uint32_t rSrbscratch; /**< Offset 0x0 (R/W) */
   volatile uint32_t rPcm0; /**< Offset 0x4 (R/W) */
   volatile uint32_t rPcm1; /**< Offset 0x8 (R/W) */
   volatile uint32_t rPcm2; /**< Offset 0xc (R/W) */
   volatile uint32_t rAtm1; /**< Offset 0x10 (R/W) */
   volatile uint32_t rAtm2; /**< Offset 0x14 (R/W) */
   volatile uint32_t rClkrx0; /**< Offset 0x18 (R/W) */
   volatile uint32_t rClkrx1; /**< Offset 0x1c (R/W) */
   volatile uint32_t rVref; /**< Offset 0x20 (R/W) */
   volatile uint32_t rIref; /**< Offset 0x24 (R/W) */
   volatile uint32_t rHtrctl0; /**< Offset 0x28 (R/W) */
   volatile uint32_t rHtrctl1; /**< Offset 0x2c (R/W) */
   volatile uint32_t rHtrctl2; /**< Offset 0x30 (R/W) */
   volatile uint32_t rHtrctl3; /**< Offset 0x34 (R/W) */
   volatile uint32_t rHtrstatus; /**< Offset 0x38 (R) */
   volatile uint32_t rPllmux; /**< Offset 0x3c (R/W) */
   volatile uint32_t rPllactl0; /**< Offset 0x40 (R/W) */
   volatile uint32_t rPllactl1; /**< Offset 0x44 (R/W) */
   volatile uint32_t rPllbctl0; /**< Offset 0x48 (R/W) */
   volatile uint32_t rPllbctl1; /**< Offset 0x4c (R/W) */
   volatile uint32_t rTsense; /**< Offset 0x50 (R/W) */
   volatile uint32_t rSrdsctlout; /**< Offset 0x54 (R) */
   volatile uint32_t rSrdsdin; /**< Offset 0x58 (R) */
   volatile uint32_t rSrdsdout; /**< Offset 0x5c (R/W) */
   volatile uint32_t rSrdsclkrx; /**< Offset 0x60 (R/W) */
   volatile uint32_t rSrdsctl0; /**< Offset 0x64 (R/W) */
   volatile uint32_t rSrdsctl1; /**< Offset 0x68 (R/W) */
   volatile uint32_t rSrdsctl2; /**< Offset 0x6c (R/W) */
   volatile uint32_t rClksrc; /**< Offset 0x70 (R/W) */
   volatile uint32_t rDcodac0; /**< Offset 0x74 (R/W) */
   volatile uint32_t rDcodac1; /**< Offset 0x78 (R/W) */
   volatile uint32_t rDco0; /**< Offset 0x7c (R/W) */
   volatile uint32_t rDco1; /**< Offset 0x80 (R/W) */
   volatile uint32_t rDbgctl; /**< Offset 0x84 (R/W) */
   volatile uint32_t rJtagIdCode; /**< Offset 0x88 (R) */
   volatile uint32_t rIoctl; /**< Offset 0x8c (R/W) */
   volatile uint32_t rAnaSoftResetN; /**< Offset 0x90 (R/W) */
   volatile uint32_t rPllStat; /**< Offset 0x94 (R) */
   uint8_t _pad0[0x364];
   uint32_t rSrbend; /**< Offset 0x3fc (R) */
} Fkb_dig_srb_csr, *PTR_Fkb_dig_srb_csr;

#endif
