Ramazan Bitirgen , Engin Ipek , Jose F. Martinez, Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.318-329, November 08-12, 2008[doi>10.1109/MICRO.2008.4771801]
Niladrish Chatterjee , Naveen Muralimanohar , Rajeev Balasubramonian , Al Davis , Norman P. Jouppi, Staged Reads: Mitigating the impact of DRAM writes on DRAM reads, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168943]
Jian Chen , Lizy Kurian John, Predictive coordination of multiple on-chip resources for chip multiprocessors, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995927]
Sangyeun Cho , Hyunjin Lee, Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669157]
Seungryul Choi , Donald Yeung, Learning-Based SMT Processor Resource Distribution via Hill-Climbing, Proceedings of the 33rd annual international symposium on Computer Architecture, p.239-251, June 17-21, 2006[doi>10.1109/ISCA.2006.25]
Jianbo Dong , Lei Zhang , Yinhe Han , Ying Wang , Xiaowei Li, Wear rate leveling: lifetime enhancement of PRAM with endurance variation, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024939]
Yu Du , Miao Zhou , Bruce R. Childers , Daniel Mossé , Rami Melhem, Bit mapping for balanced PCM cell programming, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485959]
Yu Du , Miao Zhou , Bruce Childers , Rami Melhem , Daniel Mossé, Delta-compressed caching for overcoming the write bandwidth limitation of hybrid main memory, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.4, p.1-20, January 2013[doi>10.1145/2400682.2400714]
Eiman Ebrahimi , Chang Joo Lee , Onur Mutlu , Yale N. Patt, Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736058]
P. G. Emma, Understanding some simple processor-performance limits, IBM Journal of Research and Development, v.41 n.3, p.215-232, May 1997[doi>10.1147/rd.413.0215]
Richard Fackenthal, Makoto Kitagawa, Wataru Otsuka, Kirk Prall, Duane Mills, Keiichi Tsutsui, Jahanshir Javanifard, Kerry Tedrow, Tomohito Tsushima, Yoshiyuki Shibahara, and Glen Hush. 2014. 19.7 A 16Gb ReRAM with 200MB/s write and 1GB/s read in 27nm technology. In ISSCC'14.
Alexandre Peixoto Ferreira , Bruce Childers , Rami Melhem , Daniel Mossé , Mazin Yousif, Using PCM in Next-generation Embedded Space Applications, Proceedings of the 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium, p.153-162, April 12-15, 2010[doi>10.1109/RTAS.2010.40]
Alexandre P. Ferreira , Miao Zhou , Santiago Bock , Bruce Childers , Rami Melhem , Daniel Mossé, Increasing PCM main memory lifetime, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Allan Hartstein, Viji Srinivasan, Thomas R. Puzak, and Philip G. Emma. 2006. In Computing Frontiers’06.
Henry Cook , Miquel Moreto , Sarah Bird , Khanh Dao , David A. Patterson , Krste Asanovic, A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485949]
Engin Ipek , Onur Mutlu , José F. Martínez , Rich Caruana, Self-Optimizing Memory Controllers: A Reinforcement Learning Approach, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.39-50, June 21-25, 2008[doi>10.1109/ISCA.2008.21]
Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, Xiaodong Zhang, and P. Sadayappan. 2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In HPCA'08.
Juan A. Colmenares , Gage Eads , Steven Hofmeyr , Sarah Bird , Miquel Moretó , David Chou , Brian Gluzman , Eric Roman , Davide B. Bartolini , Nitesh Mor , Krste Asanović , John D. Kubiatowicz, Tessellation: refactoring the OS around explicit resource containers with continuous adaptation, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488827]
Emre Kultursay, Mahmut Kandemir, Anand Sivasubramaniam, and Onur Mutlu. 2013. Evaluating STT-RAM as an energy-efficient main memory alternative. In ISPASS’13.
Kyle J. Nesbit , Miquel Moreto , Francisco J. Cazorla , Alex Ramirez , Mateo Valero , James E. Smith, Multicore Resource Management, IEEE Micro, v.28 n.3, p.6-16, May 2008[doi>10.1109/MM.2008.43]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Jaekyu Lee , Hyesoon Kim , Richard Vuduc, When Prefetching Works, When It Doesn’t, and Why, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.1, p.1-29, March 2012[doi>10.1145/2133382.2133384]
Fang Liu, Xiaowei Jiang, and Yan Solihin. 2010. Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance. In HPCA’10.
Kun Luo, J. Gummaraju, and M. Franklin. 2001. Balancing throughput and fairness in SMT processors. In ISPASS’01.
Yong Luo , Olaf M. Lubeck , Harvey Wasserman , Federico Bassetti , Kirk W. Cameron, Development and validation of a hierarchical memory model incorporating CPU- and memory-operation overlap model, Proceedings of the 1st international workshop on Software and performance, p.152-163, October 12-16, 1998, Santa Fe, New Mexico, USA[doi>10.1145/287318.287351]
Rustam Miftakhutdinov , Eiman Ebrahimi , Yale N. Patt, Predicting Performance Impact of DVFS for Realistic Memory Systems, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.155-165, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.23]
Miquel Moreto , Francisco J. Cazorla , Alex Ramirez , Rizos Sakellariou , Mateo Valero, FlexDCP: a QoS framework for CMP architectures, ACM SIGOPS Operating Systems Review, v.43 n.2, April 2009[doi>10.1145/1531793.1531806]
Miquel Moreto , Francisco J. Cazorla , Alex Ramirez , Mateo Valero, MLP-aware dynamic cache partitioning, Proceedings of the 3rd international conference on High performance embedded architectures and compilers, January 27-29, 2008, Göteborg, Sweden
Kyle J. Nesbit , Nidhi Aggarwal , James Laudon , James E. Smith, Fair Queuing Memory Systems, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.208-222, December 09-13, 2006[doi>10.1109/MICRO.2006.24]
John D. Owens, Peter Mattson, Ujval J. Kapasi, William J. Dally, and Scott Rixner. 2000. Memory access scheduling. In ISCA’00.
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Moinuddin K. Qureshi , John Karidis , Michele Franceschini , Vijayalakshmi Srinivasan , Luis Lastras , Bulent Abali, Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669117]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Moinuddin K. Qureshi, Michele Franceschini, and Luis Alfonso Lastras-Montaño. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In HPCA’10.
Daniel Sanchez , Christos Kozyrakis, Vantage: scalable and efficient fine-grain cache partitioning, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000073]
Sangbeom Kang et al. 2006. A 0.1 μm 1.8V 256Mb 66MHz synchronous burst PRAM. In ISSCC’06.
Allan Snavely , Dean M. Tullsen , Geoff Voelker, Symbiotic jobscheduling with priorities for a simultaneous multithreading processor, Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 15-19, 2002, Marina Del Rey, California[doi>10.1145/511334.511343]
Jeffrey Stuecheli , Dimitris Kaseridis , David Daly , Hillery C. Hunter , Lizy K. John, The virtual write queue: coordinating DRAM and last-level cache policies, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815972]
Lavanya Subramanian , Vivek Seshadri , Yoongu Kim , Ben Jaiyen , Onur Mutlu, MISE: Providing performance predictability and improving fairness in shared main memory systems, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.639-650, February 23-27, 2013[doi>10.1109/HPCA.2013.6522356]
G. E. Suh , L. Rudolph , S. Devadas, Dynamic Partitioning of Shared Cache Memory, The Journal of Supercomputing, v.28 n.1, p.7-26, April 2004[doi>10.1023/B:SUPE.0000014800.27383.8f]
Augusto Vega , Alper Buyuktosunoglu , Heather Hanson , Pradip Bose , Srinivasan Ramani, Crank it up or dial it down: coordinated multiprocessor frequency and folding control, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540727]
Ruisheng Wang , Lizhong Chen , Timothy Mark Pinkston, An Analytical Performance Model for Partitioning Off-Chip Memory Bandwidth, Proceedings of the 2013 IEEE 27th International Symposium on Parallel and Distributed Processing, p.165-176, May 20-24, 2013[doi>10.1109/IPDPS.2013.85]
Weixun Wang , Prabhat Mishra , Sanjay Ranka, Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024935]
Xiaodong Wang and J. F. Martinez. 2015. XChange: A market-based approach to scalable dynamic multi-resource allocation in multicore architectures. In HPCA’15.
Ying Ye , Richard West , Zhuoqun Cheng , Ye Li, COLORIS: a dynamic cache partitioning system using page coloring, Proceedings of the 23rd international conference on Parallel architectures and compilation, August 24-27, 2014, Edmonton, AB, Canada[doi>10.1145/2628071.2628104]
Chenjie Yu , Peter Petrov, Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837309]
Wangyuan Zhang , Tao Li, Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.101-112, September 12-16, 2009[doi>10.1109/PACT.2009.30]
Zhao Zhang , Zhichun Zhu , Xiaodong Zhang, A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.32-41, December 2000, Monterey, California, USA[doi>10.1145/360128.360134]
Jishen Zhao , Cong Xu , Yuan Xie, Bandwidth-aware reconfigurable cache design with hybrid memory technologies, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Miao Zhou , Santiago Bock , Alexandre P. Ferreira , Bruce Childers , Rami Melhem , Daniel Mosse, Real-Time Scheduling for Phase Change Main Memory Systems, Proceedings of the 2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications, p.991-998, November 16-18, 2011[doi>10.1109/TrustCom.2011.136]
Miao Zhou , Yu Du , Bruce Childers , Rami Melhem , Daniel Mossé, Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-21, January 2012[doi>10.1145/2086696.2086732]
Miao Zhou , Yu Du , Bruce R. Childers , Rami Melhem , Daniel Mosse, Writeback-aware bandwidth partitioning for multi-core systems with PCM, Proceedings of the 22nd international conference on Parallel architectures and compilation techniques, October 07-07, 2013, Edinburgh, Scotland, UK
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
