
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -182.06

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.33

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.33

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3439.25    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.60    1.31    1.75 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.75   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.18    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.70    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.10    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3439.25    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.60    1.31    1.75 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.75   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.33    1.87   library recovery time
                                  1.87   data required time
-----------------------------------------------------------------------------
                                  1.87   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.53    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.59    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.46    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.75    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   41.32    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   34.00    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   29.49    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.42    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   23.46    0.05    0.08    0.38 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.05    0.00    0.38 ^ _18247_/A (BUF_X1)
    10   29.96    0.07    0.10    0.48 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.48 ^ _18354_/S (MUX2_X1)
     1    1.02    0.01    0.06    0.54 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.54 v _18355_/B (MUX2_X1)
     1    1.07    0.01    0.06    0.60 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.60 v _18356_/B (MUX2_X1)
     1    1.80    0.01    0.06    0.66 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.66 v _18357_/B (MUX2_X1)
     1    2.65    0.01    0.06    0.72 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.72 v _18358_/B1 (AOI21_X1)
     8   32.41    0.16    0.18    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.67    0.01    0.05    0.96 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.96 ^ _20582_/A (AOI21_X1)
     2    5.73    0.03    0.02    0.98 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.98 v _20583_/A (BUF_X1)
    10   20.89    0.02    0.06    1.04 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.04 v _20676_/A2 (NOR2_X1)
     1    3.54    0.02    0.04    1.09 ^ _20676_/ZN (NOR2_X1)
                                         _15074_ (net)
                  0.02    0.00    1.09 ^ _30214_/B (FA_X1)
     1    1.64    0.01    0.10    1.18 v _30214_/S (FA_X1)
                                         _15077_ (net)
                  0.01    0.00    1.18 v _21177_/A (INV_X1)
     1    3.93    0.01    0.02    1.20 ^ _21177_/ZN (INV_X1)
                                         _15078_ (net)
                  0.01    0.00    1.20 ^ _30215_/A (FA_X1)
     1    4.19    0.02    0.09    1.30 v _30215_/S (FA_X1)
                                         _15080_ (net)
                  0.02    0.00    1.30 v _30218_/A (FA_X1)
     1    4.91    0.02    0.12    1.42 ^ _30218_/S (FA_X1)
                                         _15090_ (net)
                  0.02    0.00    1.42 ^ _30223_/A (FA_X1)
     1    4.29    0.02    0.09    1.51 v _30223_/S (FA_X1)
                                         _15107_ (net)
                  0.02    0.00    1.51 v _30227_/A (FA_X1)
     1    4.16    0.02    0.12    1.63 ^ _30227_/S (FA_X1)
                                         _15123_ (net)
                  0.02    0.00    1.63 ^ _30228_/A (FA_X1)
     1    2.25    0.02    0.09    1.72 v _30228_/S (FA_X1)
                                         _15125_ (net)
                  0.02    0.00    1.72 v _21504_/A (INV_X1)
     1    3.41    0.01    0.02    1.74 ^ _21504_/ZN (INV_X1)
                                         _16144_ (net)
                  0.01    0.00    1.74 ^ _30540_/A (HA_X1)
     1    3.08    0.03    0.05    1.80 ^ _30540_/S (HA_X1)
                                         _16147_ (net)
                  0.03    0.00    1.80 ^ _23604_/A (BUF_X1)
     5    8.55    0.02    0.04    1.84 ^ _23604_/Z (BUF_X1)
                                         _06113_ (net)
                  0.02    0.00    1.84 ^ _23632_/A3 (NAND3_X1)
     1    1.65    0.02    0.02    1.86 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.86 v _23633_/A3 (NOR3_X1)
     2    3.69    0.04    0.07    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.10    0.01    0.02    1.95 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.95 v _23683_/B2 (AOI21_X2)
     5   12.35    0.04    0.05    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.77    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23966_/A1 (NOR2_X1)
     1    3.28    0.01    0.01    2.09 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.09 v _23969_/B2 (AOI221_X2)
     2    4.42    0.05    0.08    2.17 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.17 ^ _23970_/B (XNOR2_X1)
     1    4.26    0.03    0.05    2.22 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.22 ^ _23971_/B (MUX2_X1)
     2    6.09    0.02    0.05    2.28 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.28 ^ _23972_/B2 (AOI221_X2)
     1    5.24    0.02    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.31 v _23981_/A1 (NOR4_X2)
     4   13.76    0.09    0.11    2.41 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.41 ^ _25172_/A (BUF_X2)
    10   19.38    0.02    0.05    2.47 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.02    0.00    2.47 ^ _25501_/B2 (OAI21_X1)
     1    1.19    0.01    0.02    2.49 v _25501_/ZN (OAI21_X1)
                                         _02162_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3439.25    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.60    1.31    1.75 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.75   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.33    1.87   library recovery time
                                  1.87   data required time
-----------------------------------------------------------------------------
                                  1.87   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.53    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.59    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.46    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.75    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   41.32    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   34.00    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   29.49    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.42    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   23.46    0.05    0.08    0.38 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.05    0.00    0.38 ^ _18247_/A (BUF_X1)
    10   29.96    0.07    0.10    0.48 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.48 ^ _18354_/S (MUX2_X1)
     1    1.02    0.01    0.06    0.54 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.54 v _18355_/B (MUX2_X1)
     1    1.07    0.01    0.06    0.60 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.60 v _18356_/B (MUX2_X1)
     1    1.80    0.01    0.06    0.66 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.66 v _18357_/B (MUX2_X1)
     1    2.65    0.01    0.06    0.72 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.72 v _18358_/B1 (AOI21_X1)
     8   32.41    0.16    0.18    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.67    0.01    0.05    0.96 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.96 ^ _20582_/A (AOI21_X1)
     2    5.73    0.03    0.02    0.98 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.98 v _20583_/A (BUF_X1)
    10   20.89    0.02    0.06    1.04 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.04 v _20676_/A2 (NOR2_X1)
     1    3.54    0.02    0.04    1.09 ^ _20676_/ZN (NOR2_X1)
                                         _15074_ (net)
                  0.02    0.00    1.09 ^ _30214_/B (FA_X1)
     1    1.64    0.01    0.10    1.18 v _30214_/S (FA_X1)
                                         _15077_ (net)
                  0.01    0.00    1.18 v _21177_/A (INV_X1)
     1    3.93    0.01    0.02    1.20 ^ _21177_/ZN (INV_X1)
                                         _15078_ (net)
                  0.01    0.00    1.20 ^ _30215_/A (FA_X1)
     1    4.19    0.02    0.09    1.30 v _30215_/S (FA_X1)
                                         _15080_ (net)
                  0.02    0.00    1.30 v _30218_/A (FA_X1)
     1    4.91    0.02    0.12    1.42 ^ _30218_/S (FA_X1)
                                         _15090_ (net)
                  0.02    0.00    1.42 ^ _30223_/A (FA_X1)
     1    4.29    0.02    0.09    1.51 v _30223_/S (FA_X1)
                                         _15107_ (net)
                  0.02    0.00    1.51 v _30227_/A (FA_X1)
     1    4.16    0.02    0.12    1.63 ^ _30227_/S (FA_X1)
                                         _15123_ (net)
                  0.02    0.00    1.63 ^ _30228_/A (FA_X1)
     1    2.25    0.02    0.09    1.72 v _30228_/S (FA_X1)
                                         _15125_ (net)
                  0.02    0.00    1.72 v _21504_/A (INV_X1)
     1    3.41    0.01    0.02    1.74 ^ _21504_/ZN (INV_X1)
                                         _16144_ (net)
                  0.01    0.00    1.74 ^ _30540_/A (HA_X1)
     1    3.08    0.03    0.05    1.80 ^ _30540_/S (HA_X1)
                                         _16147_ (net)
                  0.03    0.00    1.80 ^ _23604_/A (BUF_X1)
     5    8.55    0.02    0.04    1.84 ^ _23604_/Z (BUF_X1)
                                         _06113_ (net)
                  0.02    0.00    1.84 ^ _23632_/A3 (NAND3_X1)
     1    1.65    0.02    0.02    1.86 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.86 v _23633_/A3 (NOR3_X1)
     2    3.69    0.04    0.07    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.10    0.01    0.02    1.95 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.95 v _23683_/B2 (AOI21_X2)
     5   12.35    0.04    0.05    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.77    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23966_/A1 (NOR2_X1)
     1    3.28    0.01    0.01    2.09 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.09 v _23969_/B2 (AOI221_X2)
     2    4.42    0.05    0.08    2.17 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.17 ^ _23970_/B (XNOR2_X1)
     1    4.26    0.03    0.05    2.22 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.22 ^ _23971_/B (MUX2_X1)
     2    6.09    0.02    0.05    2.28 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.28 ^ _23972_/B2 (AOI221_X2)
     1    5.24    0.02    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.31 v _23981_/A1 (NOR4_X2)
     4   13.76    0.09    0.11    2.41 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.41 ^ _25172_/A (BUF_X2)
    10   19.38    0.02    0.05    2.47 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.02    0.00    2.47 ^ _25501_/B2 (OAI21_X1)
     1    1.19    0.01    0.02    2.49 v _25501_/ZN (OAI21_X1)
                                         _02162_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.38e-03   1.56e-04   1.28e-02  16.7%
Combinational          2.98e-02   3.31e-02   4.29e-04   6.33e-02  82.8%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.10e-02   3.49e-02   5.85e-04   7.65e-02 100.0%
                          53.7%      45.6%       0.8%
