{
  "design": {
    "design_info": {
      "boundary_crc": "0x40BFD57A64BD27C9",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../CipherComm_FPGA.gen/sources_1/bd/InputInterfaceLayer",
      "name": "InputInterfaceLayer",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "encryption_layer_0": "",
      "data_transmission_0": "",
      "data_reception_0": "",
      "decryption_logic_0": "",
      "unscrambler_0": "",
      "decoding_0": "",
      "clk_wiz_0": "",
      "reset_inv_0": "",
      "encryption_to_fifo_b_0": "",
      "output_display_0": "",
      "input_layer_top_0": "",
      "scrambler_0": "",
      "encoder_layer_0": "",
      "fifo_generator_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "InputInterfaceLayer_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "encryption_layer_0": {
        "vlnv": "xilinx.com:module_ref:encryption_layer:1.0",
        "xci_name": "InputInterfaceLayer_encryption_layer_0_5",
        "xci_path": "ip/InputInterfaceLayer_encryption_layer_0_5/InputInterfaceLayer_encryption_layer_0_5.xci",
        "inst_hier_path": "encryption_layer_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "encryption_layer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "scrambled_data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "scrambled_valid_in": {
            "direction": "I"
          },
          "encrypted_data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "encrypted_valid_out": {
            "direction": "O"
          }
        }
      },
      "data_transmission_0": {
        "vlnv": "xilinx.com:module_ref:data_transmission:1.0",
        "xci_name": "InputInterfaceLayer_data_transmission_0_1",
        "xci_path": "ip/InputInterfaceLayer_data_transmission_0_1/InputInterfaceLayer_data_transmission_0_1.xci",
        "inst_hier_path": "data_transmission_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "data_transmission",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "fifo_empty": {
            "direction": "I"
          },
          "fifo_full": {
            "direction": "I"
          },
          "fifo_dout": {
            "direction": "I",
            "left": "17",
            "right": "0"
          },
          "fifo_rd_en": {
            "direction": "O"
          },
          "tx_data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "tx_valid_out": {
            "direction": "O"
          },
          "ready_for_data": {
            "direction": "O"
          }
        }
      },
      "data_reception_0": {
        "vlnv": "xilinx.com:module_ref:data_reception:1.0",
        "xci_name": "InputInterfaceLayer_data_reception_0_1",
        "xci_path": "ip/InputInterfaceLayer_data_reception_0_1/InputInterfaceLayer_data_reception_0_1.xci",
        "inst_hier_path": "data_reception_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "data_reception",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "rx_data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rx_valid_in": {
            "direction": "I"
          },
          "received_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "received_valid": {
            "direction": "O"
          }
        }
      },
      "decryption_logic_0": {
        "vlnv": "xilinx.com:module_ref:decryption_logic:1.0",
        "xci_name": "InputInterfaceLayer_decryption_logic_0_1",
        "xci_path": "ip/InputInterfaceLayer_decryption_logic_0_1/InputInterfaceLayer_decryption_logic_0_1.xci",
        "inst_hier_path": "decryption_logic_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "decryption_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "valid_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "valid_out": {
            "direction": "O"
          }
        }
      },
      "unscrambler_0": {
        "vlnv": "xilinx.com:module_ref:unscrambler:1.0",
        "xci_name": "InputInterfaceLayer_unscrambler_0_0",
        "xci_path": "ip/InputInterfaceLayer_unscrambler_0_0/InputInterfaceLayer_unscrambler_0_0.xci",
        "inst_hier_path": "unscrambler_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "unscrambler",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "valid_in": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "lfsr_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "valid_out": {
            "direction": "O"
          }
        }
      },
      "decoding_0": {
        "vlnv": "xilinx.com:module_ref:decoding:1.0",
        "xci_name": "InputInterfaceLayer_decoding_0_0",
        "xci_path": "ip/InputInterfaceLayer_decoding_0_0/InputInterfaceLayer_decoding_0_0.xci",
        "inst_hier_path": "decoding_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "decoding",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "valid_in": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "decoded_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "valid_out": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "InputInterfaceLayer_clk_wiz_0_0",
        "xci_path": "ip/InputInterfaceLayer_clk_wiz_0_0/InputInterfaceLayer_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "reset_inv_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "InputInterfaceLayer_reset_inv_0_1",
        "xci_path": "ip/InputInterfaceLayer_reset_inv_0_1/InputInterfaceLayer_reset_inv_0_1.xci",
        "inst_hier_path": "reset_inv_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "encryption_to_fifo_b_0": {
        "vlnv": "xilinx.com:module_ref:encryption_to_fifo_bridge:1.0",
        "xci_name": "InputInterfaceLayer_encryption_to_fifo_b_0_0",
        "xci_path": "ip/InputInterfaceLayer_encryption_to_fifo_b_0_0/InputInterfaceLayer_encryption_to_fifo_b_0_0.xci",
        "inst_hier_path": "encryption_to_fifo_b_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "encryption_to_fifo_bridge",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "encrypted_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "crc_bitstream": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "parity_bit": {
            "direction": "I"
          },
          "valid_in": {
            "direction": "I"
          },
          "ready_for_data": {
            "direction": "I"
          },
          "fifo_din": {
            "direction": "O",
            "left": "17",
            "right": "0"
          },
          "fifo_wr_en": {
            "direction": "O"
          }
        }
      },
      "output_display_0": {
        "vlnv": "xilinx.com:module_ref:output_display:1.0",
        "xci_name": "InputInterfaceLayer_output_display_0_0",
        "xci_path": "ip/InputInterfaceLayer_output_display_0_0/InputInterfaceLayer_output_display_0_0.xci",
        "inst_hier_path": "output_display_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "output_display",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "valid_in": {
            "direction": "I"
          },
          "leds_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "input_layer_top_0": {
        "vlnv": "xilinx.com:module_ref:input_layer_top:1.0",
        "xci_name": "InputInterfaceLayer_input_layer_top_0_0",
        "xci_path": "ip/InputInterfaceLayer_input_layer_top_0_0/InputInterfaceLayer_input_layer_top_0_0.xci",
        "inst_hier_path": "input_layer_top_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "input_layer_top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "uart_rx_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "uart_rx_valid": {
            "direction": "I"
          },
          "spi_data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "spi_valid_in": {
            "direction": "I"
          },
          "i2c_data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i2c_valid_in": {
            "direction": "I"
          },
          "gpio_switches": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "gpio_valid": {
            "direction": "I"
          },
          "eth_data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "eth_valid_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "valid_out": {
            "direction": "O"
          }
        }
      },
      "scrambler_0": {
        "vlnv": "xilinx.com:module_ref:scrambler:1.0",
        "xci_name": "InputInterfaceLayer_scrambler_0_1",
        "xci_path": "ip/InputInterfaceLayer_scrambler_0_1/InputInterfaceLayer_scrambler_0_1.xci",
        "inst_hier_path": "scrambler_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "scrambler",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "valid_in": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "parity_in": {
            "direction": "I"
          },
          "crc_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "valid_out": {
            "direction": "O"
          },
          "parity_out": {
            "direction": "O"
          },
          "crc_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "lfsr_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "encoder_layer_0": {
        "vlnv": "xilinx.com:module_ref:encoder_layer:1.0",
        "xci_name": "InputInterfaceLayer_encoder_layer_0_1",
        "xci_path": "ip/InputInterfaceLayer_encoder_layer_0_1/InputInterfaceLayer_encoder_layer_0_1.xci",
        "inst_hier_path": "encoder_layer_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "encoder_layer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "valid_in": {
            "direction": "I"
          },
          "data_encoded": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "parity_bit": {
            "direction": "O"
          },
          "crc_bit": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "valid_out": {
            "direction": "O"
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "InputInterfaceLayer_fifo_generator_0_2",
        "xci_path": "ip/InputInterfaceLayer_fifo_generator_0_2/InputInterfaceLayer_fifo_generator_0_2.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Almost_Full_Flag": {
            "value": "false"
          },
          "Performance_Options": {
            "value": "Standard_FIFO"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "encryption_layer_0/clk",
          "data_transmission_0/clk",
          "decoding_0/clk",
          "unscrambler_0/clk",
          "decryption_logic_0/clk",
          "data_reception_0/clk",
          "encryption_to_fifo_b_0/clk",
          "output_display_0/clk",
          "input_layer_top_0/clk",
          "scrambler_0/clk",
          "encoder_layer_0/clk",
          "fifo_generator_0/clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "encryption_layer_0/reset",
          "data_transmission_0/rst",
          "decoding_0/rst",
          "unscrambler_0/rst",
          "decryption_logic_0/reset",
          "data_reception_0/rst",
          "encryption_to_fifo_b_0/rst",
          "output_display_0/rst",
          "input_layer_top_0/rst",
          "unscrambler_0/enable",
          "scrambler_0/rst",
          "encoder_layer_0/rst",
          "fifo_generator_0/srst"
        ]
      },
      "data_reception_0_received_data": {
        "ports": [
          "data_reception_0/received_data",
          "decryption_logic_0/data_in"
        ]
      },
      "data_reception_0_received_valid": {
        "ports": [
          "data_reception_0/received_valid",
          "decryption_logic_0/valid_in"
        ]
      },
      "data_transmission_0_fifo_rd_en": {
        "ports": [
          "data_transmission_0/fifo_rd_en",
          "fifo_generator_0/rd_en"
        ]
      },
      "data_transmission_0_ready_for_data": {
        "ports": [
          "data_transmission_0/ready_for_data",
          "encryption_to_fifo_b_0/ready_for_data"
        ]
      },
      "data_transmission_0_tx_data_out": {
        "ports": [
          "data_transmission_0/tx_data_out",
          "data_reception_0/rx_data_in"
        ]
      },
      "data_transmission_0_tx_valid_out": {
        "ports": [
          "data_transmission_0/tx_valid_out",
          "data_reception_0/rx_valid_in"
        ]
      },
      "decoding_0_decoded_out": {
        "ports": [
          "decoding_0/decoded_out",
          "output_display_0/data_in"
        ]
      },
      "decoding_0_valid_out": {
        "ports": [
          "decoding_0/valid_out",
          "output_display_0/valid_in"
        ]
      },
      "decryption_logic_0_data_out": {
        "ports": [
          "decryption_logic_0/data_out",
          "unscrambler_0/data_in"
        ]
      },
      "decryption_logic_0_valid_out": {
        "ports": [
          "decryption_logic_0/valid_out",
          "unscrambler_0/valid_in"
        ]
      },
      "encoder_layer_0_crc_bit": {
        "ports": [
          "encoder_layer_0/crc_bit",
          "scrambler_0/crc_in"
        ]
      },
      "encoder_layer_0_data_encoded": {
        "ports": [
          "encoder_layer_0/data_encoded",
          "scrambler_0/data_in"
        ]
      },
      "encoder_layer_0_parity_bit": {
        "ports": [
          "encoder_layer_0/parity_bit",
          "scrambler_0/parity_in"
        ]
      },
      "encoder_layer_0_valid_out": {
        "ports": [
          "encoder_layer_0/valid_out",
          "scrambler_0/valid_in"
        ]
      },
      "encryption_layer_0_encrypted_data_out": {
        "ports": [
          "encryption_layer_0/encrypted_data_out",
          "encryption_to_fifo_b_0/encrypted_data"
        ]
      },
      "encryption_layer_0_encrypted_valid_out": {
        "ports": [
          "encryption_layer_0/encrypted_valid_out",
          "encryption_to_fifo_b_0/valid_in"
        ]
      },
      "encryption_to_fifo_b_0_fifo_din": {
        "ports": [
          "encryption_to_fifo_b_0/fifo_din",
          "fifo_generator_0/din"
        ]
      },
      "encryption_to_fifo_b_0_fifo_wr_en": {
        "ports": [
          "encryption_to_fifo_b_0/fifo_wr_en",
          "fifo_generator_0/wr_en"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "data_transmission_0/fifo_dout"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "data_transmission_0/fifo_empty"
        ]
      },
      "fifo_generator_0_full": {
        "ports": [
          "fifo_generator_0/full",
          "data_transmission_0/fifo_full"
        ]
      },
      "input_layer_top_0_sensor_data_out": {
        "ports": [
          "input_layer_top_0/data_out",
          "encoder_layer_0/data_in"
        ]
      },
      "input_layer_top_0_valid_out": {
        "ports": [
          "input_layer_top_0/valid_out",
          "encoder_layer_0/valid_in"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "reset_inv_0/Op1"
        ]
      },
      "reset_inv_0_Res": {
        "ports": [
          "reset_inv_0/Res",
          "clk_wiz_0/reset"
        ]
      },
      "scrambler_0_crc_out": {
        "ports": [
          "scrambler_0/crc_out",
          "encryption_to_fifo_b_0/crc_bitstream"
        ]
      },
      "scrambler_0_data_out": {
        "ports": [
          "scrambler_0/data_out",
          "encryption_layer_0/scrambled_data_in"
        ]
      },
      "scrambler_0_lfsr_out": {
        "ports": [
          "scrambler_0/lfsr_out",
          "unscrambler_0/lfsr_in"
        ]
      },
      "scrambler_0_parity_out": {
        "ports": [
          "scrambler_0/parity_out",
          "encryption_to_fifo_b_0/parity_bit"
        ]
      },
      "scrambler_0_valid_out": {
        "ports": [
          "scrambler_0/valid_out",
          "encryption_layer_0/scrambled_valid_in"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "unscrambler_0_data_out": {
        "ports": [
          "unscrambler_0/data_out",
          "decoding_0/data_in"
        ]
      },
      "unscrambler_0_valid_out": {
        "ports": [
          "unscrambler_0/valid_out",
          "decoding_0/valid_in"
        ]
      }
    }
  }
}