///100 days of RTL///

///Abilash P///

///Frequency divison by 4///

module divideby4 (clk, rst, out1, out2);
  input clk;
  input rst;
  output reg out1, out2;
  
  always @(posedge clk)
    begin
      if (rst)
        begin
          out1 <= 0;
        end
      else 
        begin
          out1 <= ~out1;
        end
    end
  
  always @(negedge out1)
     begin
      if (rst)
        begin
          out2 <= 0;
        end
      else 
        begin
          out2 <= ~out2;
        end
    end
endmodule
