// Seed: 1437689195
macromodule module_0 (
    output uwire id_0,
    output wor id_1,
    input supply0 id_2,
    input wire id_3,
    output uwire id_4,
    input tri0 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input uwire id_8,
    input supply0 id_9,
    output wand id_10
);
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input wor id_2,
    input tri0 id_3,
    output wor id_4,
    output tri1 id_5,
    output supply1 id_6,
    input uwire id_7,
    input wor id_8,
    input uwire id_9,
    input wire id_10,
    inout tri id_11,
    input tri id_12,
    output wand id_13,
    input wire id_14,
    input tri1 id_15,
    output tri0 id_16,
    output wire id_17,
    input wor id_18,
    input wor id_19,
    output wand id_20,
    output supply1 id_21,
    input wor id_22,
    output supply1 id_23,
    input tri0 id_24,
    input wor id_25,
    output tri0 id_26,
    input wire id_27,
    input wire id_28,
    input wire id_29,
    input wire id_30,
    input tri0 id_31
);
  supply0 id_33 = 1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_15,
      id_17,
      id_10,
      id_6,
      id_26,
      id_15,
      id_11,
      id_16
  );
  assign modCall_1.id_8 = 0;
endmodule
