{"Source Block": ["hdl/library/common/ad_tdd_control.v@179:189@HdlIdDef", "\n  reg             tdd_sync_d1 = 1'b0;\n  reg             tdd_sync_d2 = 1'b0;\n  reg             tdd_sync_d3 = 1'b0;\n\n  reg             tdd_sync_pulse = 1'b00;\n\n  // internal signals\n\n  wire   [23:0]   tdd_vco_rx_on_1_s;\n  wire   [23:0]   tdd_vco_rx_off_1_s;\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@177:187", "  reg             tdd_enable_d = 1'h0;\n  reg             tdd_last_burst = 1'b0;\n\n  reg             tdd_sync_d1 = 1'b0;\n  reg             tdd_sync_d2 = 1'b0;\n  reg             tdd_sync_d3 = 1'b0;\n\n  reg             tdd_sync_pulse = 1'b00;\n\n  // internal signals\n\n"], ["hdl/library/common/ad_tdd_control.v@176:186", "\n  reg             tdd_enable_d = 1'h0;\n  reg             tdd_last_burst = 1'b0;\n\n  reg             tdd_sync_d1 = 1'b0;\n  reg             tdd_sync_d2 = 1'b0;\n  reg             tdd_sync_d3 = 1'b0;\n\n  reg             tdd_sync_pulse = 1'b00;\n\n  // internal signals\n"]], "Diff Content": {"Delete": [[184, "  reg             tdd_sync_pulse = 1'b00;\n"]], "Add": [[184, "  reg             tdd_sync_pulse = 1'b0;\n"], [184, "  reg             tdd_sync_en = 1'b0;\n"]]}}