Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  5 15:55:07 2025
| Host         : Lawrence-ROG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            3 |
|     14 |            1 |
|    16+ |           19 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             326 |           63 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             432 |           63 |
| Yes          | No                    | No                     |             208 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                     Enable Signal                    |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+----------------------------+------------------------------------------------------+------------------------------------------------------+------------------+----------------+
| ~clk6p25m_BUFG             |                                                      |                                                      |                1 |              2 |
|  clk_IBUF_BUFG             |                                                      | mouse/Inst_Ps2Interface/data_inter0                  |                1 |              8 |
|  clk_IBUF_BUFG             |                                                      | mouse/Inst_Ps2Interface/clk_inter0                   |                1 |              8 |
|  clk_IBUF_BUFG             | mouse/Inst_Ps2Interface/shift_frame                  | mouse/Inst_Ps2Interface/reset_bit_count              |                1 |              8 |
|  clk_IBUF_BUFG             | mouse/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | mouse/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |             14 |
|  clk_IBUF_BUFG             | mouse/Inst_Ps2Interface/load_rx_data                 |                                                      |                2 |             16 |
|  clk_IBUF_BUFG             | mouse/write_data                                     |                                                      |                2 |             16 |
|  clk_IBUF_BUFG             | mouse/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                      |                2 |             20 |
|  clk_IBUF_BUFG             | mouse/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | mouse/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                4 |             22 |
|  clk400hz_BUFG             | sel                                                  |                                                      |                4 |             26 |
|  clk400hz_BUFG             | y_vel_debug[0]_i_1_n_0                               |                                                      |                4 |             26 |
|  clk_IBUF_BUFG             | mouse/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | mouse/Inst_Ps2Interface/clear                        |                4 |             28 |
| ~clk6p25m_BUFG             |                                                      | display_mod/frame_counter[16]_i_1_n_0                |                5 |             34 |
| ~clk6p25m_BUFG             | display_mod/delay[0]_i_1_n_0                         |                                                      |                5 |             40 |
|  clk_IBUF_BUFG             |                                                      | mouse/reset_timeout_cnt_reg_n_0                      |                7 |             48 |
|  clk_IBUF_BUFG             |                                                      | mouse/reset_periodic_check_cnt__0                    |                7 |             52 |
| ~clk6p25m_BUFG             | display_mod/state                                    |                                                      |               11 |             64 |
|  clk_IBUF_BUFG             |                                                      | clk_mod_6p25m/COUNT[0]_i_1__1_n_0                    |                8 |             64 |
|  clk_IBUF_BUFG             |                                                      | clk_mod_400hz/COUNT[0]_i_1__0_n_0                    |                8 |             64 |
|  clk_IBUF_BUFG             |                                                      | clk_mod25m/clear                                     |                8 |             64 |
|  snake_ypos_reg[8]_i_1_n_0 |                                                      |                                                      |               19 |             70 |
| ~clk6p25m_BUFG             |                                                      | display_mod/spi_word[39]_i_1_n_0                     |               18 |             90 |
|  clk400hz_BUFG             |                                                      |                                                      |               18 |            132 |
|  clk_IBUF_BUFG             |                                                      |                                                      |               28 |            158 |
+----------------------------+------------------------------------------------------+------------------------------------------------------+------------------+----------------+


