Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 29 19:41:29 2019
| Host         : qed running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_counter_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.803      -20.649                     41                15735        0.021        0.000                      0                15719        1.500        0.000                       0                  9739  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
fe_clk                                                                                      {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0                                                                        {0.000 8.000}        16.000          62.500          
  trigger_clk                                                                               {0.000 2.000}        4.000           250.000         
usb_clk                                                                                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.374        0.000                      0                  948        0.087        0.000                      0                  948       15.370        0.000                       0                   499  
fe_clk                                                                                            8.106        0.000                      0                12520        0.058        0.000                      0                12520        5.000        0.000                       0                  7858  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         14.408        0.000                       0                     3  
  trigger_clk                                                                                     2.050        0.000                      0                    8        0.244        0.000                      0                    8        1.500        0.000                       0                    10  
usb_clk                                                                                           5.343        0.000                      0                 1988        0.021        0.000                      0                 1988        4.000        0.000                       0                  1369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
fe_clk                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       15.032        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  fe_clk                                                                                           31.973        0.000                      0                    8                                                                        
usb_clk                                                                                     fe_clk                                                                                           -0.552      -16.090                     33                   35        0.078        0.000                      0                   35  
fe_clk                                                                                      usb_clk                                                                                          -0.803       -4.559                      8                   16        0.065        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.228        0.000                      0                  100        0.360        0.000                      0                  100  
**async_default**                                                                           fe_clk                                                                                      fe_clk                                                                                           13.350        0.000                      0                  115        0.340        0.000                      0                  115  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.374ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.375ns (24.394%)  route 4.262ns (75.606%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 35.689 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.398     3.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.208     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.232     4.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.182     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.105     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.170     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I1_O)        0.105     7.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.701     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y46          LUT3 (Prop_lut3_I1_O)        0.105     8.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.271    35.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.287    35.976    
                         clock uncertainty           -0.035    35.941    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.074    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.015    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                 27.374    

Slack (MET) :             27.391ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.375ns (24.476%)  route 4.243ns (75.524%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 35.689 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.398     3.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.208     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.232     4.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.182     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.105     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.170     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I1_O)        0.105     7.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.682     8.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y46          LUT3 (Prop_lut3_I1_O)        0.105     8.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.271    35.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.287    35.976    
                         clock uncertainty           -0.035    35.941    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.072    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.013    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                 27.391    

Slack (MET) :             27.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.375ns (25.055%)  route 4.113ns (74.945%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 35.689 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.398     3.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.208     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.232     4.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.182     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.105     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.170     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I1_O)        0.105     7.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.552     8.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y46          LUT3 (Prop_lut3_I1_O)        0.105     8.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.271    35.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.287    35.976    
                         clock uncertainty           -0.035    35.941    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.076    36.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.017    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                 27.525    

Slack (MET) :             27.537ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.375ns (24.981%)  route 4.129ns (75.019%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 35.689 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.398     3.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.208     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.232     4.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.182     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.105     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.188     7.748    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.105     7.853 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.551     8.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.105     8.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.271    35.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.315    36.004    
                         clock uncertainty           -0.035    35.969    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.076    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.045    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                 27.537    

Slack (MET) :             27.564ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 1.375ns (25.441%)  route 4.030ns (74.559%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 35.689 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.398     3.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.208     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.232     4.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.182     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.105     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.170     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I1_O)        0.105     7.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.469     8.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X7Y47          LUT3 (Prop_lut3_I1_O)        0.105     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.271    35.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.287    35.976    
                         clock uncertainty           -0.035    35.941    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)        0.032    35.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         35.973    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                 27.564    

Slack (MET) :             27.566ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.375ns (25.460%)  route 4.026ns (74.540%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 35.689 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.398     3.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.208     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.232     4.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.182     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.105     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.170     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I1_O)        0.105     7.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.465     8.300    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X7Y47          LUT3 (Prop_lut3_I1_O)        0.105     8.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.271    35.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.287    35.976    
                         clock uncertainty           -0.035    35.941    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)        0.030    35.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         35.971    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                 27.566    

Slack (MET) :             27.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 1.375ns (25.272%)  route 4.066ns (74.728%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 35.689 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.398     3.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.208     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.232     4.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.182     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.105     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.170     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I1_O)        0.105     7.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.505     8.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y46          LUT3 (Prop_lut3_I1_O)        0.105     8.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.271    35.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.287    35.976    
                         clock uncertainty           -0.035    35.941    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.074    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.015    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                 27.570    

Slack (MET) :             27.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.375ns (26.332%)  route 3.847ns (73.668%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 35.689 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.398     3.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.208     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.232     4.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           1.182     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.105     6.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.170     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I1_O)        0.105     7.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.286     8.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.105     8.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.226    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.271    35.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.315    36.004    
                         clock uncertainty           -0.035    35.969    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.074    36.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                 27.817    

Slack (MET) :             28.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.903ns (20.647%)  route 3.470ns (79.353%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 35.685 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.348     3.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.240     4.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.192     5.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.105     5.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.526     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.105     6.075 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.654     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X0Y35          LUT5 (Prop_lut5_I4_O)        0.105     6.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.544     7.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X0Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.267    35.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X0Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.271    35.956    
                         clock uncertainty           -0.035    35.921    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.352    35.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.569    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                 28.191    

Slack (MET) :             28.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.903ns (20.647%)  route 3.470ns (79.353%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 35.685 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.348     3.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.240     4.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.192     5.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.105     5.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.526     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.105     6.075 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.654     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X0Y35          LUT5 (Prop_lut5_I4_O)        0.105     6.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.544     7.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X0Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.267    35.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X0Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.271    35.956    
                         clock uncertainty           -0.035    35.921    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.352    35.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.569    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                 28.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.175%)  route 0.129ns (47.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.561     1.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.129     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.831     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.343     1.421    
    SLICE_X6Y33          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.929%)  route 0.131ns (48.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.560     1.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X8Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.141     1.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.131     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X6Y32          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.830     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y32          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.343     1.420    
    SLICE_X6Y32          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.560     1.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X8Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.141     1.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.131     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.831     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.343     1.421    
    SLICE_X6Y33          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.888%)  route 0.301ns (68.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.563     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.301     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.831     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.364     1.400    
    SLICE_X6Y33          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.888%)  route 0.301ns (68.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.563     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.301     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.831     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.364     1.400    
    SLICE_X6Y33          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.888%)  route 0.301ns (68.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.563     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.301     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.831     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.364     1.400    
    SLICE_X6Y33          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.888%)  route 0.301ns (68.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.563     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.301     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.831     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.364     1.400    
    SLICE_X6Y33          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.888%)  route 0.301ns (68.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.563     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.301     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.831     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.364     1.400    
    SLICE_X6Y33          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.888%)  route 0.301ns (68.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.563     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.301     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.831     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y33          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.364     1.400    
    SLICE_X6Y33          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.888%)  route 0.301ns (68.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.563     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y33          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.301     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y33          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.831     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y33          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.364     1.400    
    SLICE_X6Y33          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X3Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X3Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X3Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X6Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X6Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X6Y35    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y31    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y31    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y31    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y33    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y33    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y33    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y33    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y33    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y33    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y33    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y33    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.106ns  (required time - arrival time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        7.784ns  (logic 0.797ns (10.239%)  route 6.987ns (89.761%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.372     4.472    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X11Y14         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.348     4.820 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=148, routed)         5.625    10.445    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_daddr_o[2]
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.239    10.684 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_7/O
                         net (fo=1, routed)           0.665    11.349    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[7]_2
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.105    11.454 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_3/O
                         net (fo=1, routed)           0.697    12.151    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[7]
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.105    12.256 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_1/O
                         net (fo=1, routed)           0.000    12.256    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83_n_8
    SLICE_X27Y7          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.261    20.202    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X27Y7          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X27Y7          FDRE (Setup_fdre_C_D)        0.030    20.361    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]
  -------------------------------------------------------------------
                         required time                         20.361    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  8.106    

Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 0.905ns (12.282%)  route 6.463ns (87.718%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 20.200 - 16.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.367     4.467    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X13Y18         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.348     4.815 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=252, routed)         4.620     9.434    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.242     9.676 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_12/O
                         net (fo=1, routed)           0.421    10.098    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[4]_i_2
    SLICE_X34Y5          LUT6 (Prop_lut6_I5_O)        0.105    10.203 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[4]_i_9/O
                         net (fo=1, routed)           0.767    10.969    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[4]_5
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.105    11.074 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_2/O
                         net (fo=1, routed)           0.656    11.730    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_2_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.105    11.835 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_1/O
                         net (fo=1, routed)           0.000    11.835    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_1a_n_0
    SLICE_X29Y10         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.259    20.200    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X29Y10         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/C
                         clock pessimism              0.164    20.365    
                         clock uncertainty           -0.035    20.329    
    SLICE_X29Y10         FDRE (Setup_fdre_C_D)        0.032    20.361    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]
  -------------------------------------------------------------------
                         required time                         20.361    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                  8.526    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 1.126ns (15.607%)  route 6.089ns (84.393%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 20.199 - 16.000 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.372     4.472    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X11Y14         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.348     4.820 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=148, routed)         4.808     9.628    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_daddr_o[2]
    SLICE_X37Y12         LUT5 (Prop_lut5_I0_O)        0.239     9.867 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=1, routed)           0.000     9.867    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_2
    SLICE_X37Y12         MUXF7 (Prop_muxf7_I1_O)      0.182    10.049 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[3]_i_6/O
                         net (fo=1, routed)           0.511    10.559    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[3]_1
    SLICE_X37Y8          LUT6 (Prop_lut6_I5_O)        0.252    10.811 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_2/O
                         net (fo=1, routed)           0.770    11.581    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_2_n_0
    SLICE_X25Y11         LUT6 (Prop_lut6_I0_O)        0.105    11.686 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_1/O
                         net (fo=1, routed)           0.000    11.686    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_1a_n_1
    SLICE_X25Y11         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.258    20.199    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X25Y11         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/C
                         clock pessimism              0.164    20.364    
                         clock uncertainty           -0.035    20.328    
    SLICE_X25Y11         FDRE (Setup_fdre_C_D)        0.032    20.360    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]
  -------------------------------------------------------------------
                         required time                         20.360    
                         arrival time                         -11.686    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.693ns  (required time - arrival time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 1.145ns (15.934%)  route 6.041ns (84.066%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 20.190 - 16.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.371     4.471    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y14         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.348     4.819 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=251, routed)         4.987     9.806    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_daddr_o[1]
    SLICE_X25Y2          LUT6 (Prop_lut6_I2_O)        0.242    10.048 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[7]_i_9/O
                         net (fo=1, routed)           0.000    10.048    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4_reg[7]_i_5_0
    SLICE_X25Y2          MUXF7 (Prop_muxf7_I1_O)      0.206    10.254 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4_reg[7]_i_6/O
                         net (fo=1, routed)           0.000    10.254    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4_reg[7]_i_6_n_0
    SLICE_X25Y2          MUXF8 (Prop_muxf8_I0_O)      0.085    10.339 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4_reg[7]_i_5/O
                         net (fo=1, routed)           1.054    11.393    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/slaveRegDo_mux_4_reg[7]_1
    SLICE_X20Y15         LUT6 (Prop_lut6_I5_O)        0.264    11.657 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/slaveRegDo_mux_4[7]_i_1/O
                         net (fo=1, routed)           0.000    11.657    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg_n_7
    SLICE_X20Y15         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.249    20.190    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X20Y15         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/C
                         clock pessimism              0.164    20.355    
                         clock uncertainty           -0.035    20.319    
    SLICE_X20Y15         FDRE (Setup_fdre_C_D)        0.030    20.349    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]
  -------------------------------------------------------------------
                         required time                         20.349    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                  8.693    

Slack (MET) :             8.895ns  (required time - arrival time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 0.800ns (11.425%)  route 6.202ns (88.575%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.367     4.467    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X13Y18         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.348     4.815 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=252, routed)         4.941     9.756    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.242     9.998 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_7/O
                         net (fo=1, routed)           0.673    10.671    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[13]_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I5_O)        0.105    10.776 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_3/O
                         net (fo=1, routed)           0.588    11.364    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[13]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.105    11.469 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_1/O
                         net (fo=1, routed)           0.000    11.469    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83_n_13
    SLICE_X27Y4          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.261    20.202    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X27Y4          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X27Y4          FDRE (Setup_fdre_C_D)        0.033    20.364    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]
  -------------------------------------------------------------------
                         required time                         20.364    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  8.895    

Slack (MET) :             8.988ns  (required time - arrival time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 0.800ns (11.589%)  route 6.103ns (88.411%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.371     4.471    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X12Y14         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.348     4.819 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=251, routed)         5.267    10.086    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X24Y3          LUT6 (Prop_lut6_I2_O)        0.242    10.328 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_4/O
                         net (fo=1, routed)           0.583    10.911    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_4_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.105    11.016 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_2/O
                         net (fo=1, routed)           0.252    11.269    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_2_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I2_O)        0.105    11.374 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_1/O
                         net (fo=1, routed)           0.000    11.374    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83_n_14
    SLICE_X27Y3          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.261    20.202    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X27Y3          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X27Y3          FDRE (Setup_fdre_C_D)        0.030    20.361    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]
  -------------------------------------------------------------------
                         required time                         20.361    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  8.988    

Slack (MET) :             9.027ns  (required time - arrival time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 0.800ns (11.646%)  route 6.069ns (88.354%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.367     4.467    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X13Y18         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.348     4.815 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=252, routed)         4.621     9.435    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X35Y5          LUT5 (Prop_lut5_I3_O)        0.242     9.677 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_6/O
                         net (fo=1, routed)           0.770    10.447    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[10]
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.105    10.552 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_3/O
                         net (fo=1, routed)           0.679    11.231    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[10]
    SLICE_X27Y3          LUT6 (Prop_lut6_I5_O)        0.105    11.336 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_1/O
                         net (fo=1, routed)           0.000    11.336    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83_n_10
    SLICE_X27Y3          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.261    20.202    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X27Y3          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X27Y3          FDRE (Setup_fdre_C_D)        0.032    20.363    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]
  -------------------------------------------------------------------
                         required time                         20.363    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  9.027    

Slack (MET) :             9.033ns  (required time - arrival time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.800ns (11.656%)  route 6.064ns (88.344%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.367     4.467    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X13Y18         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.348     4.815 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=252, routed)         4.834     9.648    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.242     9.890 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_7/O
                         net (fo=1, routed)           0.660    10.550    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[8]_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.105    10.655 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_3/O
                         net (fo=1, routed)           0.570    11.225    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[8]
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.105    11.330 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_1/O
                         net (fo=1, routed)           0.000    11.330    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83_n_9
    SLICE_X27Y7          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.261    20.202    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X27Y7          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X27Y7          FDRE (Setup_fdre_C_D)        0.032    20.363    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]
  -------------------------------------------------------------------
                         required time                         20.363    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                  9.033    

Slack (MET) :             9.048ns  (required time - arrival time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 0.800ns (11.685%)  route 6.047ns (88.315%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.367     4.467    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X13Y18         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.348     4.815 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=252, routed)         4.686     9.501    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.242     9.743 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_7/O
                         net (fo=1, routed)           0.694    10.437    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[5]_2
    SLICE_X35Y5          LUT6 (Prop_lut6_I3_O)        0.105    10.542 f  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_3/O
                         net (fo=1, routed)           0.667    11.208    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[5]
    SLICE_X27Y6          LUT6 (Prop_lut6_I5_O)        0.105    11.313 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_1/O
                         net (fo=1, routed)           0.000    11.313    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/reg_83_n_6
    SLICE_X27Y6          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.261    20.202    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X27Y6          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X27Y6          FDRE (Setup_fdre_C_D)        0.030    20.361    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]
  -------------------------------------------------------------------
                         required time                         20.361    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  9.048    

Slack (MET) :             9.113ns  (required time - arrival time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 0.969ns (14.155%)  route 5.877ns (85.845%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 20.209 - 16.000 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.372     4.472    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X11Y14         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.348     4.820 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=148, routed)         4.503     9.322    I_ila_usbreg/inst/ila_core_inst/s_daddr[2]
    SLICE_X22Y11         LUT5 (Prop_lut5_I2_O)        0.252     9.574 r  I_ila_usbreg/inst/ila_core_inst/current_state[1]_i_3/O
                         net (fo=5, routed)           0.768    10.343    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[3]_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.264    10.607 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[3]_i_3__28/O
                         net (fo=3, routed)           0.606    11.212    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[3]_i_3__28_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I5_O)        0.105    11.317 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]_i_1__28/O
                         net (fo=1, routed)           0.000    11.317    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/next_state[0]
    SLICE_X12Y6          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.268    20.209    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X12Y6          FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.224    20.434    
                         clock uncertainty           -0.035    20.398    
    SLICE_X12Y6          FDRE (Setup_fdre_C_D)        0.032    20.430    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         20.430    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  9.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.566     1.425    ila_0_inst/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X30Y45         FDRE                                         r  ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.589 r  ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][2]/Q
                         net (fo=1, routed)           0.104     1.693    ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[2]
    RAMB36_X0Y9          RAMB36E1                                     r  ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.874     1.977    ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y9          RAMB36E1                                     r  ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.496     1.480    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.635    ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.813%)  route 0.264ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.552     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.264     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.821     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.477     1.446    
    SLICE_X10Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.813%)  route 0.264ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.552     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.264     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.821     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.477     1.446    
    SLICE_X10Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.813%)  route 0.264ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.552     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.264     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.821     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.477     1.446    
    SLICE_X10Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.813%)  route 0.264ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.552     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.264     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.821     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.477     1.446    
    SLICE_X10Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.813%)  route 0.264ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.552     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.264     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.821     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.477     1.446    
    SLICE_X10Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.813%)  route 0.264ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.552     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.264     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.821     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X10Y26         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.477     1.446    
    SLICE_X10Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.813%)  route 0.264ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.552     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.264     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X10Y26         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.821     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X10Y26         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.477     1.446    
    SLICE_X10Y26         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.813%)  route 0.264ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.552     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.264     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X10Y26         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.821     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X10Y26         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.477     1.446    
    SLICE_X10Y26         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.496%)  route 0.242ns (56.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.558     1.417    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X21Y13         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[6]/Q
                         net (fo=1, routed)           0.242     1.799    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[6]
    SLICE_X15Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.844 r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.844    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[6]
    SLICE_X15Y13         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.830     1.932    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X15Y13         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.092     1.776    I_ila_usbreg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.000      13.528     RAMB36_X0Y2      I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.000      13.528     RAMB36_X0Y1      I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.000      13.528     RAMB36_X0Y5      U_reg_pw/U_fe_fifo_rd_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.000      13.528     RAMB36_X0Y8      U_reg_pw/U_fe_fifo_wr_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.000      13.528     RAMB36_X0Y8      U_reg_pw/U_fe_fifo_wr_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.000      13.528     RAMB36_X0Y3      U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.000      13.528     RAMB36_X0Y4      U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.000      13.528     RAMB36_X0Y9      ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.000      13.528     RAMB36_X0Y9      ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         16.000      13.830     RAMB18_X0Y12     U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y26     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y26     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y26     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y26     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y26     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y26     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y26     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y26     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y27     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y27     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y27     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y27     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y27     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y27     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y27     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X10Y27     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 U_trigger/trig_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.643ns (33.143%)  route 1.297ns (66.857%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 8.262 - 4.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.359     4.459    U_trigger/trigger_clk
    SLICE_X30Y19         FDRE                                         r  U_trigger/trig_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.433     4.892 r  U_trigger/trig_counter_reg[0]/Q
                         net (fo=7, routed)           0.871     5.763    U_trigger/trig_counter_reg_n_0_[0]
    SLICE_X39Y16         LUT6 (Prop_lut6_I3_O)        0.105     5.868 r  U_trigger/trig_counter[7]_i_2/O
                         net (fo=2, routed)           0.426     6.294    U_trigger/trig_counter[7]_i_2_n_0
    SLICE_X39Y17         LUT2 (Prop_lut2_I0_O)        0.105     6.399 r  U_trigger/trig_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     6.399    U_trigger/p_0_in[6]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.321     8.262    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[6]/C
                         clock pessimism              0.224     8.487    
                         clock uncertainty           -0.069     8.417    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.032     8.449    U_trigger/trig_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 U_trigger/trig_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.648ns (33.315%)  route 1.297ns (66.685%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 8.262 - 4.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.359     4.459    U_trigger/trigger_clk
    SLICE_X30Y19         FDRE                                         r  U_trigger/trig_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.433     4.892 r  U_trigger/trig_counter_reg[0]/Q
                         net (fo=7, routed)           0.871     5.763    U_trigger/trig_counter_reg_n_0_[0]
    SLICE_X39Y16         LUT6 (Prop_lut6_I3_O)        0.105     5.868 r  U_trigger/trig_counter[7]_i_2/O
                         net (fo=2, routed)           0.426     6.294    U_trigger/trig_counter[7]_i_2_n_0
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.110     6.404 r  U_trigger/trig_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     6.404    U_trigger/p_0_in[7]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.321     8.262    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[7]/C
                         clock pessimism              0.224     8.487    
                         clock uncertainty           -0.069     8.417    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.069     8.486    U_trigger/trig_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 U_trigger/trig_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.538ns (34.467%)  route 1.023ns (65.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 8.262 - 4.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.359     4.459    U_trigger/trigger_clk
    SLICE_X30Y19         FDRE                                         r  U_trigger/trig_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.433     4.892 r  U_trigger/trig_counter_reg[0]/Q
                         net (fo=7, routed)           1.023     5.914    U_trigger/trig_counter_reg_n_0_[0]
    SLICE_X39Y17         LUT2 (Prop_lut2_I0_O)        0.105     6.019 r  U_trigger/trig_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.019    U_trigger/p_0_in[1]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.321     8.262    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[1]/C
                         clock pessimism              0.224     8.487    
                         clock uncertainty           -0.069     8.417    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.030     8.447    U_trigger/trig_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 U_trigger/trig_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.548ns (34.884%)  route 1.023ns (65.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 8.262 - 4.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.359     4.459    U_trigger/trigger_clk
    SLICE_X30Y19         FDRE                                         r  U_trigger/trig_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.433     4.892 r  U_trigger/trig_counter_reg[0]/Q
                         net (fo=7, routed)           1.023     5.914    U_trigger/trig_counter_reg_n_0_[0]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.115     6.029 r  U_trigger/trig_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.029    U_trigger/p_0_in[2]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.321     8.262    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[2]/C
                         clock pessimism              0.224     8.487    
                         clock uncertainty           -0.069     8.417    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.069     8.486    U_trigger/trig_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 U_trigger/trig_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.538ns (39.445%)  route 0.826ns (60.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 8.262 - 4.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.359     4.459    U_trigger/trigger_clk
    SLICE_X30Y19         FDRE                                         r  U_trigger/trig_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.433     4.892 r  U_trigger/trig_counter_reg[0]/Q
                         net (fo=7, routed)           0.826     5.717    U_trigger/trig_counter_reg_n_0_[0]
    SLICE_X39Y17         LUT4 (Prop_lut4_I1_O)        0.105     5.822 r  U_trigger/trig_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.822    U_trigger/p_0_in[3]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.321     8.262    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[3]/C
                         clock pessimism              0.224     8.487    
                         clock uncertainty           -0.069     8.417    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.032     8.449    U_trigger/trig_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 U_trigger/trig_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.559ns (40.363%)  route 0.826ns (59.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 8.262 - 4.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.359     4.459    U_trigger/trigger_clk
    SLICE_X30Y19         FDRE                                         r  U_trigger/trig_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.433     4.892 r  U_trigger/trig_counter_reg[0]/Q
                         net (fo=7, routed)           0.826     5.717    U_trigger/trig_counter_reg_n_0_[0]
    SLICE_X39Y17         LUT5 (Prop_lut5_I1_O)        0.126     5.843 r  U_trigger/trig_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.843    U_trigger/p_0_in[4]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.321     8.262    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[4]/C
                         clock pessimism              0.224     8.487    
                         clock uncertainty           -0.069     8.417    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.069     8.486    U_trigger/trig_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 U_trigger/trig_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.590ns (44.682%)  route 0.730ns (55.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 8.262 - 4.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.428     4.528    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.348     4.876 r  U_trigger/trig_counter_reg[2]/Q
                         net (fo=5, routed)           0.730     5.606    U_trigger/trig_counter_reg_n_0_[2]
    SLICE_X39Y17         LUT6 (Prop_lut6_I3_O)        0.242     5.848 r  U_trigger/trig_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     5.848    U_trigger/p_0_in[5]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.321     8.262    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[5]/C
                         clock pessimism              0.265     8.528    
                         clock uncertainty           -0.069     8.458    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.033     8.491    U_trigger/trig_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 U_trigger/trig_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.538ns (55.670%)  route 0.428ns (44.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 8.193 - 4.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.359     4.459    U_trigger/trigger_clk
    SLICE_X30Y19         FDRE                                         r  U_trigger/trig_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.433     4.892 f  U_trigger/trig_counter_reg[0]/Q
                         net (fo=7, routed)           0.428     5.320    U_trigger/trig_counter_reg_n_0_[0]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.105     5.425 r  U_trigger/trig_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.425    U_trigger/p_0_in[0]
    SLICE_X30Y19         FDRE                                         r  U_trigger/trig_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           1.252     8.193    U_trigger/trigger_clk
    SLICE_X30Y19         FDRE                                         r  U_trigger/trig_counter_reg[0]/C
                         clock pessimism              0.265     8.459    
                         clock uncertainty           -0.069     8.389    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.072     8.461    U_trigger/trig_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  3.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_trigger/trig_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.226ns (67.277%)  route 0.110ns (32.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587     1.446    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  U_trigger/trig_counter_reg[4]/Q
                         net (fo=3, routed)           0.110     1.684    U_trigger/trig_counter_reg_n_0_[4]
    SLICE_X39Y17         LUT6 (Prop_lut6_I4_O)        0.098     1.782 r  U_trigger/trig_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.782    U_trigger/p_0_in[5]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.856     1.958    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[5]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.092     1.538    U_trigger/trig_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_trigger/trig_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.359%)  route 0.188ns (50.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587     1.446    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  U_trigger/trig_counter_reg[1]/Q
                         net (fo=6, routed)           0.188     1.774    U_trigger/trig_counter_reg_n_0_[1]
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.042     1.816 r  U_trigger/trig_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    U_trigger/p_0_in[2]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.856     1.958    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[2]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.107     1.553    U_trigger/trig_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_trigger/trig_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.370%)  route 0.175ns (45.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.558     1.417    U_trigger/trigger_clk
    SLICE_X30Y19         FDRE                                         r  U_trigger/trig_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     1.581 f  U_trigger/trig_counter_reg[0]/Q
                         net (fo=7, routed)           0.175     1.756    U_trigger/trig_counter_reg_n_0_[0]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.801 r  U_trigger/trig_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    U_trigger/p_0_in[0]
    SLICE_X30Y19         FDRE                                         r  U_trigger/trig_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.825     1.927    U_trigger/trigger_clk
    SLICE_X30Y19         FDRE                                         r  U_trigger/trig_counter_reg[0]/C
                         clock pessimism             -0.510     1.417    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.120     1.537    U_trigger/trig_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_trigger/trig_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.184ns (49.231%)  route 0.190ns (50.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587     1.446    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  U_trigger/trig_counter_reg[1]/Q
                         net (fo=6, routed)           0.190     1.776    U_trigger/trig_counter_reg_n_0_[1]
    SLICE_X39Y17         LUT5 (Prop_lut5_I2_O)        0.043     1.819 r  U_trigger/trig_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.819    U_trigger/p_0_in[4]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.856     1.958    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[4]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.107     1.553    U_trigger/trig_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 U_trigger/trig_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.766%)  route 0.188ns (50.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587     1.446    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  U_trigger/trig_counter_reg[1]/Q
                         net (fo=6, routed)           0.188     1.774    U_trigger/trig_counter_reg_n_0_[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.819 r  U_trigger/trig_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    U_trigger/p_0_in[1]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.856     1.958    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[1]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.091     1.537    U_trigger/trig_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 U_trigger/trig_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.501%)  route 0.190ns (50.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587     1.446    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  U_trigger/trig_counter_reg[1]/Q
                         net (fo=6, routed)           0.190     1.776    U_trigger/trig_counter_reg_n_0_[1]
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.821 r  U_trigger/trig_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    U_trigger/p_0_in[3]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.856     1.958    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[3]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.092     1.538    U_trigger/trig_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 U_trigger/trig_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.607%)  route 0.219ns (54.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587     1.446    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  U_trigger/trig_counter_reg[6]/Q
                         net (fo=2, routed)           0.219     1.806    U_trigger/trig_counter_reg_n_0_[6]
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.043     1.849 r  U_trigger/trig_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.849    U_trigger/p_0_in[7]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.856     1.958    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[7]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.107     1.553    U_trigger/trig_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U_trigger/trig_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trig_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.875%)  route 0.219ns (54.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587     1.446    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  U_trigger/trig_counter_reg[6]/Q
                         net (fo=2, routed)           0.219     1.806    U_trigger/trig_counter_reg_n_0_[6]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.851 r  U_trigger/trig_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.851    U_trigger/p_0_in[6]
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=8, routed)           0.856     1.958    U_trigger/trigger_clk
    SLICE_X39Y17         FDRE                                         r  U_trigger/trig_counter_reg[6]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.092     1.538    U_trigger/trig_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y3    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X30Y19     U_trigger/trig_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y17     U_trigger/trig_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y17     U_trigger/trig_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y17     U_trigger/trig_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y17     U_trigger/trig_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y17     U_trigger/trig_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y17     U_trigger/trig_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y17     U_trigger/trig_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y19     U_trigger/trig_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y19     U_trigger/trig_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y19     U_trigger/trig_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y19     U_trigger/trig_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y17     U_trigger/trig_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_bytecnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.589ns (12.843%)  route 3.997ns (87.157%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 14.342 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.362     4.543    U_usb_reg_main/cwusb_clk
    SLICE_X31Y16         FDRE                                         r  U_usb_reg_main/reg_bytecnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.379     4.922 r  U_usb_reg_main/reg_bytecnt_reg[0]/Q
                         net (fo=52, routed)          2.431     7.353    U_reg_pw/reg_bytecnt[0]
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.105     7.458 f  U_reg_pw/read_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.954     8.412    U_reg_pw/read_data[2]_INST_0_i_1_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I3_O)        0.105     8.517 r  U_reg_pw/read_data[2]_INST_0/O
                         net (fo=5, routed)           0.612     9.129    I_ila_usbreg/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe8[2]
    SLICE_X32Y18         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.319    14.342    I_ila_usbreg/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X32Y18         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.224    14.566    
                         clock uncertainty           -0.035    14.531    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)       -0.059    14.472    I_ila_usbreg/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_bytecnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.589ns (12.848%)  route 3.995ns (87.152%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 14.344 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.362     4.543    U_usb_reg_main/cwusb_clk
    SLICE_X31Y16         FDRE                                         r  U_usb_reg_main/reg_bytecnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.379     4.922 r  U_usb_reg_main/reg_bytecnt_reg[0]/Q
                         net (fo=52, routed)          2.431     7.353    U_reg_pw/reg_bytecnt[0]
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.105     7.458 f  U_reg_pw/read_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.954     8.412    U_reg_pw/read_data[2]_INST_0_i_1_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I3_O)        0.105     8.517 r  U_reg_pw/read_data[2]_INST_0/O
                         net (fo=5, routed)           0.611     9.128    U_reg_pw/U_reg_ila/inst/ila_core_inst/probe0[24]
    SLICE_X34Y16         SRL16E                                       r  U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.321    14.344    U_reg_pw/U_reg_ila/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y16         SRL16E                                       r  U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
                         clock pessimism              0.224    14.568    
                         clock uncertainty           -0.035    14.533    
    SLICE_X34Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050    14.483    U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_bytecnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_reg_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.589ns (13.161%)  route 3.886ns (86.839%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.362     4.543    U_usb_reg_main/cwusb_clk
    SLICE_X31Y16         FDRE                                         r  U_usb_reg_main/reg_bytecnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.379     4.922 r  U_usb_reg_main/reg_bytecnt_reg[0]/Q
                         net (fo=52, routed)          2.431     7.353    U_reg_pw/reg_bytecnt[0]
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.105     7.458 f  U_reg_pw/read_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.954     8.412    U_reg_pw/read_data[2]_INST_0_i_1_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I3_O)        0.105     8.517 r  U_reg_pw/read_data[2]_INST_0/O
                         net (fo=5, routed)           0.502     9.018    U_reg_pw/U_reg_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[8]
    SLICE_X28Y22         FDRE                                         r  U_reg_pw/U_reg_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.249    14.272    U_reg_pw/U_reg_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X28Y22         FDRE                                         r  U_reg_pw/U_reg_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/C
                         clock pessimism              0.224    14.496    
                         clock uncertainty           -0.035    14.461    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)       -0.033    14.428    U_reg_pw/U_reg_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_bytecnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.589ns (13.271%)  route 3.849ns (86.729%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 14.281 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.362     4.543    U_usb_reg_main/cwusb_clk
    SLICE_X31Y16         FDRE                                         r  U_usb_reg_main/reg_bytecnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.379     4.922 r  U_usb_reg_main/reg_bytecnt_reg[0]/Q
                         net (fo=52, routed)          2.431     7.353    U_reg_pw/reg_bytecnt[0]
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.105     7.458 f  U_reg_pw/read_data[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.954     8.412    U_reg_pw/read_data[2]_INST_0_i_1_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I3_O)        0.105     8.517 r  U_reg_pw/read_data[2]_INST_0/O
                         net (fo=5, routed)           0.465     8.981    I_ila_usbreg/inst/ila_core_inst/probe8[2]
    SLICE_X30Y11         SRL16E                                       r  I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.258    14.281    I_ila_usbreg/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X30Y11         SRL16E                                       r  I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/CLK
                         clock pessimism              0.240    14.521    
                         clock uncertainty           -0.035    14.486    
    SLICE_X30Y11         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    14.444    I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_bytecnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_a_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.694ns (15.930%)  route 3.663ns (84.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 14.343 - 10.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.360     4.541    U_usb_reg_main/cwusb_clk
    SLICE_X31Y18         FDRE                                         r  U_usb_reg_main/reg_bytecnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.379     4.920 f  U_usb_reg_main/reg_bytecnt_reg[10]/Q
                         net (fo=7, routed)           1.033     5.953    U_reg_pw/reg_bytecnt[10]
    SLICE_X24Y15         LUT6 (Prop_lut6_I2_O)        0.105     6.058 f  U_reg_pw/read_data[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.543     6.600    U_reg_pw/read_data[7]_INST_0_i_5_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.105     6.705 r  U_reg_pw/read_data[7]_INST_0_i_2/O
                         net (fo=13, routed)          1.227     7.932    U_reg_pw/read_data[7]_INST_0_i_2_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.105     8.037 r  U_reg_pw/reg_a[31]_i_1/O
                         net (fo=8, routed)           0.860     8.898    U_reg_pw/p_0_in__0[31]
    SLICE_X32Y17         FDRE                                         r  U_reg_pw/reg_a_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.320    14.343    U_reg_pw/cwusb_clk
    SLICE_X32Y17         FDRE                                         r  U_reg_pw/reg_a_reg[24]/C
                         clock pessimism              0.224    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X32Y17         FDRE (Setup_fdre_C_CE)      -0.168    14.364    U_reg_pw/reg_a_reg[24]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_bytecnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_a_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.694ns (15.930%)  route 3.663ns (84.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 14.343 - 10.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.360     4.541    U_usb_reg_main/cwusb_clk
    SLICE_X31Y18         FDRE                                         r  U_usb_reg_main/reg_bytecnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.379     4.920 f  U_usb_reg_main/reg_bytecnt_reg[10]/Q
                         net (fo=7, routed)           1.033     5.953    U_reg_pw/reg_bytecnt[10]
    SLICE_X24Y15         LUT6 (Prop_lut6_I2_O)        0.105     6.058 f  U_reg_pw/read_data[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.543     6.600    U_reg_pw/read_data[7]_INST_0_i_5_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.105     6.705 r  U_reg_pw/read_data[7]_INST_0_i_2/O
                         net (fo=13, routed)          1.227     7.932    U_reg_pw/read_data[7]_INST_0_i_2_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.105     8.037 r  U_reg_pw/reg_a[31]_i_1/O
                         net (fo=8, routed)           0.860     8.898    U_reg_pw/p_0_in__0[31]
    SLICE_X32Y17         FDRE                                         r  U_reg_pw/reg_a_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.320    14.343    U_reg_pw/cwusb_clk
    SLICE_X32Y17         FDRE                                         r  U_reg_pw/reg_a_reg[25]/C
                         clock pessimism              0.224    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X32Y17         FDRE (Setup_fdre_C_CE)      -0.168    14.364    U_reg_pw/reg_a_reg[25]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_bytecnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_a_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.694ns (15.930%)  route 3.663ns (84.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 14.343 - 10.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.360     4.541    U_usb_reg_main/cwusb_clk
    SLICE_X31Y18         FDRE                                         r  U_usb_reg_main/reg_bytecnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.379     4.920 f  U_usb_reg_main/reg_bytecnt_reg[10]/Q
                         net (fo=7, routed)           1.033     5.953    U_reg_pw/reg_bytecnt[10]
    SLICE_X24Y15         LUT6 (Prop_lut6_I2_O)        0.105     6.058 f  U_reg_pw/read_data[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.543     6.600    U_reg_pw/read_data[7]_INST_0_i_5_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.105     6.705 r  U_reg_pw/read_data[7]_INST_0_i_2/O
                         net (fo=13, routed)          1.227     7.932    U_reg_pw/read_data[7]_INST_0_i_2_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.105     8.037 r  U_reg_pw/reg_a[31]_i_1/O
                         net (fo=8, routed)           0.860     8.898    U_reg_pw/p_0_in__0[31]
    SLICE_X32Y17         FDRE                                         r  U_reg_pw/reg_a_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.320    14.343    U_reg_pw/cwusb_clk
    SLICE_X32Y17         FDRE                                         r  U_reg_pw/reg_a_reg[26]/C
                         clock pessimism              0.224    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X32Y17         FDRE (Setup_fdre_C_CE)      -0.168    14.364    U_reg_pw/reg_a_reg[26]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_bytecnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_a_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.694ns (15.930%)  route 3.663ns (84.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 14.343 - 10.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.360     4.541    U_usb_reg_main/cwusb_clk
    SLICE_X31Y18         FDRE                                         r  U_usb_reg_main/reg_bytecnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.379     4.920 f  U_usb_reg_main/reg_bytecnt_reg[10]/Q
                         net (fo=7, routed)           1.033     5.953    U_reg_pw/reg_bytecnt[10]
    SLICE_X24Y15         LUT6 (Prop_lut6_I2_O)        0.105     6.058 f  U_reg_pw/read_data[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.543     6.600    U_reg_pw/read_data[7]_INST_0_i_5_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.105     6.705 r  U_reg_pw/read_data[7]_INST_0_i_2/O
                         net (fo=13, routed)          1.227     7.932    U_reg_pw/read_data[7]_INST_0_i_2_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.105     8.037 r  U_reg_pw/reg_a[31]_i_1/O
                         net (fo=8, routed)           0.860     8.898    U_reg_pw/p_0_in__0[31]
    SLICE_X32Y17         FDRE                                         r  U_reg_pw/reg_a_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.320    14.343    U_reg_pw/cwusb_clk
    SLICE_X32Y17         FDRE                                         r  U_reg_pw/reg_a_reg[27]/C
                         clock pessimism              0.224    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X32Y17         FDRE (Setup_fdre_C_CE)      -0.168    14.364    U_reg_pw/reg_a_reg[27]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_bytecnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.694ns (15.697%)  route 3.727ns (84.303%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 14.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.360     4.541    U_usb_reg_main/cwusb_clk
    SLICE_X31Y18         FDRE                                         r  U_usb_reg_main/reg_bytecnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.379     4.920 f  U_usb_reg_main/reg_bytecnt_reg[10]/Q
                         net (fo=7, routed)           1.033     5.953    U_reg_pw/reg_bytecnt[10]
    SLICE_X24Y15         LUT6 (Prop_lut6_I2_O)        0.105     6.058 f  U_reg_pw/read_data[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.543     6.600    U_reg_pw/read_data[7]_INST_0_i_5_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.105     6.705 r  U_reg_pw/read_data[7]_INST_0_i_2/O
                         net (fo=13, routed)          0.892     7.597    U_reg_pw/read_data[7]_INST_0_i_2_n_0
    SLICE_X24Y23         LUT4 (Prop_lut4_I2_O)        0.105     7.702 r  U_reg_pw/read_data[6]_INST_0/O
                         net (fo=5, routed)           1.260     8.962    I_ila_usbreg/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe8[6]
    SLICE_X39Y15         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.322    14.345    I_ila_usbreg/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X39Y15         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.224    14.569    
                         clock uncertainty           -0.035    14.534    
    SLICE_X39Y15         FDRE (Setup_fdre_C_D)       -0.047    14.487    I_ila_usbreg/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_bytecnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.694ns (16.037%)  route 3.634ns (83.963%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 14.349 - 10.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.360     4.541    U_usb_reg_main/cwusb_clk
    SLICE_X31Y18         FDRE                                         r  U_usb_reg_main/reg_bytecnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.379     4.920 f  U_usb_reg_main/reg_bytecnt_reg[10]/Q
                         net (fo=7, routed)           1.033     5.953    U_reg_pw/reg_bytecnt[10]
    SLICE_X24Y15         LUT6 (Prop_lut6_I2_O)        0.105     6.058 f  U_reg_pw/read_data[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.543     6.600    U_reg_pw/read_data[7]_INST_0_i_5_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.105     6.705 r  U_reg_pw/read_data[7]_INST_0_i_2/O
                         net (fo=13, routed)          0.906     7.611    U_reg_pw/read_data[7]_INST_0_i_2_n_0
    SLICE_X24Y23         LUT4 (Prop_lut4_I2_O)        0.105     7.716 r  U_reg_pw/read_data[7]_INST_0/O
                         net (fo=5, routed)           1.152     8.869    I_ila_usbreg/inst/ila_core_inst/probe8[7]
    SLICE_X34Y8          SRL16E                                       r  I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.326    14.349    I_ila_usbreg/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y8          SRL16E                                       r  I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/CLK
                         clock pessimism              0.224    14.573    
                         clock uncertainty           -0.035    14.538    
    SLICE_X34Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050    14.488    I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  5.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][45]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.076%)  route 0.166ns (52.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.554     1.462    U_reg_pw/U_reg_ila/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X30Y23         FDRE                                         r  U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.148     1.610 r  U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][45]/Q
                         net (fo=1, routed)           0.166     1.776    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[9]
    RAMB36_X0Y4          RAMB36E1                                     r  U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.858     2.011    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y4          RAMB36E1                                     r  U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.514    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.242     1.756    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][37]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.646%)  route 0.199ns (57.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.557     1.465    U_reg_pw/U_reg_ila/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X30Y20         FDRE                                         r  U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][37]/Q
                         net (fo=1, routed)           0.199     1.812    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[1]
    RAMB36_X0Y4          RAMB36E1                                     r  U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.858     2.011    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y4          RAMB36E1                                     r  U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.514    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.242     1.756    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[8][42]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.012%)  route 0.246ns (59.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.564     1.472    I_ila_usbreg/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X30Y10         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[8][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[8][42]/Q
                         net (fo=1, routed)           0.246     1.882    I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[6]
    RAMB36_X0Y1          RAMB36E1                                     r  I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.872     2.025    I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y1          RAMB36E1                                     r  I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.528    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.824    I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][44]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.556%)  route 0.226ns (60.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.554     1.462    U_reg_pw/U_reg_ila/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X30Y23         FDRE                                         r  U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.148     1.610 r  U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][44]/Q
                         net (fo=1, routed)           0.226     1.836    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[8]
    RAMB36_X0Y4          RAMB36E1                                     r  U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.858     2.011    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y4          RAMB36E1                                     r  U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.514    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.757    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_reg_pw/U_reg_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_reg_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.628%)  route 0.255ns (64.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.555     1.463    U_reg_pw/U_reg_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[9]
    SLICE_X17Y19         FDRE                                         r  U_reg_pw/U_reg_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  U_reg_pw/U_reg_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/Q
                         net (fo=10, routed)          0.255     1.859    U_reg_pw/U_reg_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[1]
    SLICE_X19Y22         FDRE                                         r  U_reg_pw/U_reg_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.818     1.970    U_reg_pw/U_reg_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]_0
    SLICE_X19Y22         FDRE                                         r  U_reg_pw/U_reg_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism             -0.250     1.721    
    SLICE_X19Y22         FDRE (Hold_fdre_C_D)         0.047     1.768    U_reg_pw/U_reg_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[8][54]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.561%)  route 0.246ns (62.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.564     1.472    I_ila_usbreg/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X30Y11         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[8][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.148     1.620 r  I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[8][54]/Q
                         net (fo=1, routed)           0.246     1.866    I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[18]
    RAMB36_X0Y1          RAMB36E1                                     r  I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.872     2.025    I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y1          RAMB36E1                                     r  I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.528    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.243     1.771    I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][14]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.625%)  route 0.245ns (62.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.560     1.468    U_reg_pw/U_reg_ila/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X30Y17         FDRE                                         r  U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][14]/Q
                         net (fo=1, routed)           0.245     1.861    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[13]
    RAMB36_X0Y3          RAMB36E1                                     r  U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.864     2.017    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y3          RAMB36E1                                     r  U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.520    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.243     1.763    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[8][52]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.010%)  route 0.252ns (62.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.564     1.472    I_ila_usbreg/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X30Y11         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[8][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.148     1.620 r  I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[8][52]/Q
                         net (fo=1, routed)           0.252     1.872    I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[16]
    RAMB36_X0Y1          RAMB36E1                                     r  I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.872     2.025    I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y1          RAMB36E1                                     r  I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.528    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.243     1.771    I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][29]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.190%)  route 0.240ns (61.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.588     1.496    U_reg_pw/U_reg_ila/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y16         FDRE                                         r  U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.148     1.644 r  U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[8][29]/Q
                         net (fo=1, routed)           0.240     1.883    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[26]
    RAMB36_X0Y3          RAMB36E1                                     r  U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.864     2.017    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y3          RAMB36E1                                     r  U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.539    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.242     1.781    U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[8][30]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.738%)  route 0.266ns (64.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.562     1.470    I_ila_usbreg/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X30Y13         FDRE                                         r  I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[8][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.148     1.618 r  I_ila_usbreg/inst/ila_core_inst/shifted_data_in_reg[8][30]/Q
                         net (fo=1, routed)           0.266     1.884    I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[27]
    RAMB36_X0Y2          RAMB36E1                                     r  I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.868     2.021    I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y2          RAMB36E1                                     r  I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.524    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.243     1.767    I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y2      I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y1      I_ila_usbreg/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5      U_reg_pw/U_fe_fifo_rd_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y4      U_reg_pw/U_reg_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.170         10.000      7.830      RAMB18_X0Y12     U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clk_usb_buf_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X0Y49     USB_CLK_COPY/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y40      I_ila_usbreg/inst/ack_reg1_reg[0]/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK    n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y18     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y18     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y18     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y18     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y18     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y18     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y18     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y18     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y15     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y17     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y17     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y17     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y17     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y17     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y17     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X30Y17     U_reg_pw/U_reg_ila/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.032ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.032ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.893ns  (logic 0.433ns (48.510%)  route 0.460ns (51.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.460     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X7Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X7Y34          FDCE (Setup_fdce_C_D)       -0.075    15.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                 15.032    

Slack (MET) :             15.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.748ns  (logic 0.348ns (46.544%)  route 0.400ns (53.456%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.400     0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X12Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X12Y24         FDCE (Setup_fdce_C_D)       -0.207    15.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.793    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                 15.045    

Slack (MET) :             15.090ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.700ns  (logic 0.348ns (49.747%)  route 0.352ns (50.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.352     0.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X8Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X8Y34          FDCE (Setup_fdce_C_D)       -0.210    15.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                 15.090    

Slack (MET) :             15.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.765ns  (logic 0.379ns (49.561%)  route 0.386ns (50.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.386     0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X11Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X11Y24         FDCE (Setup_fdce_C_D)       -0.075    15.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 15.160    

Slack (MET) :             15.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.755ns  (logic 0.379ns (50.199%)  route 0.376ns (49.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.376     0.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X8Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X8Y35          FDCE (Setup_fdce_C_D)       -0.075    15.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                 15.170    

Slack (MET) :             15.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.753ns  (logic 0.379ns (50.320%)  route 0.374ns (49.680%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.374     0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X8Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X8Y34          FDCE (Setup_fdce_C_D)       -0.073    15.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.927    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                 15.174    

Slack (MET) :             15.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.610ns  (logic 0.348ns (57.094%)  route 0.262ns (42.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.262     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X12Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X12Y24         FDCE (Setup_fdce_C_D)       -0.210    15.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                 15.180    

Slack (MET) :             15.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.661ns  (logic 0.379ns (57.326%)  route 0.282ns (42.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.282     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X11Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X11Y24         FDCE (Setup_fdce_C_D)       -0.073    15.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.927    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                 15.266    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.973ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.819ns  (logic 0.348ns (42.495%)  route 0.471ns (57.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.471     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X16Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)       -0.208    32.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.792    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                 31.973    

Slack (MET) :             32.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.836ns  (logic 0.348ns (41.646%)  route 0.488ns (58.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.488     0.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X6Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y34          FDCE (Setup_fdce_C_D)       -0.164    32.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.836    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                 32.000    

Slack (MET) :             32.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.752ns  (logic 0.348ns (46.296%)  route 0.404ns (53.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.404     0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X17Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X17Y25         FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 32.036    

Slack (MET) :             32.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.725ns  (logic 0.348ns (48.009%)  route 0.377ns (51.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.377     0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X16Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 32.068    

Slack (MET) :             32.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.866ns  (logic 0.379ns (43.747%)  route 0.487ns (56.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.487     0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y34          FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                 32.101    

Slack (MET) :             32.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.837ns  (logic 0.379ns (45.266%)  route 0.458ns (54.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.458     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y34          FDCE (Setup_fdce_C_D)       -0.031    32.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.969    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                 32.132    

Slack (MET) :             32.164ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.763ns  (logic 0.379ns (49.677%)  route 0.384ns (50.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.384     0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X16Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                 32.164    

Slack (MET) :             32.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.746ns  (logic 0.379ns (50.777%)  route 0.367ns (49.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.367     0.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X5Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                 32.179    





---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  fe_clk

Setup :           33  Failing Endpoints,  Worst Slack       -0.552ns,  Total Violation      -16.090ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.552ns  (required time - arrival time)
  Source:                 U_reg_pw/fe_write_counter_clear_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fe_clk rise@32.000ns - usb_clk rise@30.000ns)
  Data Path Delay:        1.822ns  (logic 0.538ns (29.535%)  route 1.284ns (70.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 36.263 - 32.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 34.606 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   30.000    30.000 r  
    D1                                                0.000    30.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    30.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415    31.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685    33.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    33.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.425    34.606    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.433    35.039 r  U_reg_pw/fe_write_counter_clear_trig_reg/Q
                         net (fo=3, routed)           0.551    35.590    U_reg_pw/fe_write_counter_clear_trig_reg_n_0
    SLICE_X34Y18         LUT4 (Prop_lut4_I3_O)        0.105    35.695 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.733    36.428    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    32.000    32.000 r  
    H13                                               0.000    32.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    32.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    33.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    34.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.322    36.263    U_reg_pw/fe_clk
    SLICE_X33Y14         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[3]/C
                         clock pessimism              0.000    36.263    
                         clock uncertainty           -0.035    36.228    
    SLICE_X33Y14         FDRE (Setup_fdre_C_R)       -0.352    35.876    U_reg_pw/reg_fe_write_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         35.876    
                         arrival time                         -36.428    
  -------------------------------------------------------------------
                         slack                                 -0.552    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 U_reg_pw/fe_write_counter_clear_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fe_clk rise@32.000ns - usb_clk rise@30.000ns)
  Data Path Delay:        1.809ns  (logic 0.538ns (29.747%)  route 1.271ns (70.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 36.262 - 32.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 34.606 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   30.000    30.000 r  
    D1                                                0.000    30.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    30.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415    31.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685    33.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    33.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.425    34.606    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.433    35.039 r  U_reg_pw/fe_write_counter_clear_trig_reg/Q
                         net (fo=3, routed)           0.551    35.590    U_reg_pw/fe_write_counter_clear_trig_reg_n_0
    SLICE_X34Y18         LUT4 (Prop_lut4_I3_O)        0.105    35.695 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.720    36.415    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y16         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    32.000    32.000 r  
    H13                                               0.000    32.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    32.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    33.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    34.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.321    36.262    U_reg_pw/fe_clk
    SLICE_X33Y16         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[10]/C
                         clock pessimism              0.000    36.262    
                         clock uncertainty           -0.035    36.227    
    SLICE_X33Y16         FDRE (Setup_fdre_C_R)       -0.352    35.875    U_reg_pw/reg_fe_write_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         35.875    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 U_reg_pw/fe_write_counter_clear_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fe_clk rise@32.000ns - usb_clk rise@30.000ns)
  Data Path Delay:        1.809ns  (logic 0.538ns (29.747%)  route 1.271ns (70.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 36.262 - 32.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 34.606 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   30.000    30.000 r  
    D1                                                0.000    30.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    30.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415    31.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685    33.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    33.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.425    34.606    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.433    35.039 r  U_reg_pw/fe_write_counter_clear_trig_reg/Q
                         net (fo=3, routed)           0.551    35.590    U_reg_pw/fe_write_counter_clear_trig_reg_n_0
    SLICE_X34Y18         LUT4 (Prop_lut4_I3_O)        0.105    35.695 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.720    36.415    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y16         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    32.000    32.000 r  
    H13                                               0.000    32.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    32.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    33.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    34.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.321    36.262    U_reg_pw/fe_clk
    SLICE_X33Y16         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[11]/C
                         clock pessimism              0.000    36.262    
                         clock uncertainty           -0.035    36.227    
    SLICE_X33Y16         FDRE (Setup_fdre_C_R)       -0.352    35.875    U_reg_pw/reg_fe_write_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         35.875    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 U_reg_pw/fe_write_counter_clear_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fe_clk rise@32.000ns - usb_clk rise@30.000ns)
  Data Path Delay:        1.809ns  (logic 0.538ns (29.747%)  route 1.271ns (70.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 36.262 - 32.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 34.606 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   30.000    30.000 r  
    D1                                                0.000    30.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    30.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415    31.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685    33.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    33.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.425    34.606    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.433    35.039 r  U_reg_pw/fe_write_counter_clear_trig_reg/Q
                         net (fo=3, routed)           0.551    35.590    U_reg_pw/fe_write_counter_clear_trig_reg_n_0
    SLICE_X34Y18         LUT4 (Prop_lut4_I3_O)        0.105    35.695 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.720    36.415    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y16         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    32.000    32.000 r  
    H13                                               0.000    32.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    32.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    33.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    34.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.321    36.262    U_reg_pw/fe_clk
    SLICE_X33Y16         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[18]/C
                         clock pessimism              0.000    36.262    
                         clock uncertainty           -0.035    36.227    
    SLICE_X33Y16         FDRE (Setup_fdre_C_R)       -0.352    35.875    U_reg_pw/reg_fe_write_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         35.875    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 U_reg_pw/fe_write_counter_clear_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fe_clk rise@32.000ns - usb_clk rise@30.000ns)
  Data Path Delay:        1.809ns  (logic 0.538ns (29.747%)  route 1.271ns (70.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 36.262 - 32.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 34.606 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   30.000    30.000 r  
    D1                                                0.000    30.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    30.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415    31.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685    33.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    33.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.425    34.606    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.433    35.039 r  U_reg_pw/fe_write_counter_clear_trig_reg/Q
                         net (fo=3, routed)           0.551    35.590    U_reg_pw/fe_write_counter_clear_trig_reg_n_0
    SLICE_X34Y18         LUT4 (Prop_lut4_I3_O)        0.105    35.695 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.720    36.415    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y16         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    32.000    32.000 r  
    H13                                               0.000    32.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    32.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    33.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    34.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.321    36.262    U_reg_pw/fe_clk
    SLICE_X33Y16         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[28]/C
                         clock pessimism              0.000    36.262    
                         clock uncertainty           -0.035    36.227    
    SLICE_X33Y16         FDRE (Setup_fdre_C_R)       -0.352    35.875    U_reg_pw/reg_fe_write_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         35.875    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 U_reg_pw/fe_write_counter_clear_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fe_clk rise@32.000ns - usb_clk rise@30.000ns)
  Data Path Delay:        1.809ns  (logic 0.538ns (29.747%)  route 1.271ns (70.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 36.262 - 32.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 34.606 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   30.000    30.000 r  
    D1                                                0.000    30.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    30.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415    31.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685    33.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    33.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.425    34.606    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.433    35.039 r  U_reg_pw/fe_write_counter_clear_trig_reg/Q
                         net (fo=3, routed)           0.551    35.590    U_reg_pw/fe_write_counter_clear_trig_reg_n_0
    SLICE_X34Y18         LUT4 (Prop_lut4_I3_O)        0.105    35.695 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.720    36.415    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y16         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    32.000    32.000 r  
    H13                                               0.000    32.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    32.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    33.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    34.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.321    36.262    U_reg_pw/fe_clk
    SLICE_X33Y16         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[9]/C
                         clock pessimism              0.000    36.262    
                         clock uncertainty           -0.035    36.227    
    SLICE_X33Y16         FDRE (Setup_fdre_C_R)       -0.352    35.875    U_reg_pw/reg_fe_write_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         35.875    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 U_reg_pw/fe_write_counter_clear_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fe_clk rise@32.000ns - usb_clk rise@30.000ns)
  Data Path Delay:        1.798ns  (logic 0.538ns (29.916%)  route 1.260ns (70.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 36.261 - 32.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 34.606 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   30.000    30.000 r  
    D1                                                0.000    30.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    30.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415    31.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685    33.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    33.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.425    34.606    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.433    35.039 r  U_reg_pw/fe_write_counter_clear_trig_reg/Q
                         net (fo=3, routed)           0.551    35.590    U_reg_pw/fe_write_counter_clear_trig_reg_n_0
    SLICE_X34Y18         LUT4 (Prop_lut4_I3_O)        0.105    35.695 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.709    36.404    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y17         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    32.000    32.000 r  
    H13                                               0.000    32.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    32.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    33.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    34.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.320    36.261    U_reg_pw/fe_clk
    SLICE_X33Y17         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[12]/C
                         clock pessimism              0.000    36.261    
                         clock uncertainty           -0.035    36.226    
    SLICE_X33Y17         FDRE (Setup_fdre_C_R)       -0.352    35.874    U_reg_pw/reg_fe_write_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         35.874    
                         arrival time                         -36.404    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 U_reg_pw/fe_write_counter_clear_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fe_clk rise@32.000ns - usb_clk rise@30.000ns)
  Data Path Delay:        1.798ns  (logic 0.538ns (29.916%)  route 1.260ns (70.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 36.261 - 32.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 34.606 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   30.000    30.000 r  
    D1                                                0.000    30.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    30.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415    31.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685    33.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    33.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.425    34.606    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.433    35.039 r  U_reg_pw/fe_write_counter_clear_trig_reg/Q
                         net (fo=3, routed)           0.551    35.590    U_reg_pw/fe_write_counter_clear_trig_reg_n_0
    SLICE_X34Y18         LUT4 (Prop_lut4_I3_O)        0.105    35.695 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.709    36.404    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y17         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    32.000    32.000 r  
    H13                                               0.000    32.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    32.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    33.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    34.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.320    36.261    U_reg_pw/fe_clk
    SLICE_X33Y17         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[20]/C
                         clock pessimism              0.000    36.261    
                         clock uncertainty           -0.035    36.226    
    SLICE_X33Y17         FDRE (Setup_fdre_C_R)       -0.352    35.874    U_reg_pw/reg_fe_write_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         35.874    
                         arrival time                         -36.404    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 U_reg_pw/fe_write_counter_clear_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fe_clk rise@32.000ns - usb_clk rise@30.000ns)
  Data Path Delay:        1.798ns  (logic 0.538ns (29.916%)  route 1.260ns (70.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 36.261 - 32.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 34.606 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   30.000    30.000 r  
    D1                                                0.000    30.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    30.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415    31.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685    33.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    33.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.425    34.606    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.433    35.039 r  U_reg_pw/fe_write_counter_clear_trig_reg/Q
                         net (fo=3, routed)           0.551    35.590    U_reg_pw/fe_write_counter_clear_trig_reg_n_0
    SLICE_X34Y18         LUT4 (Prop_lut4_I3_O)        0.105    35.695 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.709    36.404    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y17         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    32.000    32.000 r  
    H13                                               0.000    32.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    32.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    33.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    34.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.320    36.261    U_reg_pw/fe_clk
    SLICE_X33Y17         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[24]/C
                         clock pessimism              0.000    36.261    
                         clock uncertainty           -0.035    36.226    
    SLICE_X33Y17         FDRE (Setup_fdre_C_R)       -0.352    35.874    U_reg_pw/reg_fe_write_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         35.874    
                         arrival time                         -36.404    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 U_reg_pw/fe_write_counter_clear_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (fe_clk rise@32.000ns - usb_clk rise@30.000ns)
  Data Path Delay:        1.798ns  (logic 0.538ns (29.916%)  route 1.260ns (70.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 36.261 - 32.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 34.606 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)   30.000    30.000 r  
    D1                                                0.000    30.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    30.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415    31.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685    33.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    33.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.425    34.606    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.433    35.039 r  U_reg_pw/fe_write_counter_clear_trig_reg/Q
                         net (fo=3, routed)           0.551    35.590    U_reg_pw/fe_write_counter_clear_trig_reg_n_0
    SLICE_X34Y18         LUT4 (Prop_lut4_I3_O)        0.105    35.695 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.709    36.404    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y17         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    32.000    32.000 r  
    H13                                               0.000    32.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    32.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    33.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    34.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.320    36.261    U_reg_pw/fe_clk
    SLICE_X33Y17         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[4]/C
                         clock pessimism              0.000    36.261    
                         clock uncertainty           -0.035    36.226    
    SLICE_X33Y17         FDRE (Setup_fdre_C_R)       -0.352    35.874    U_reg_pw/reg_fe_write_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         35.874    
                         arrival time                         -36.404    
  -------------------------------------------------------------------
                         slack                                 -0.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 U_reg_pw/reg_timestamps_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fe_capture/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.919%)  route 0.480ns (72.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.581     1.489    U_reg_pw/cwusb_clk
    SLICE_X37Y23         FDRE                                         r  U_reg_pw/reg_timestamps_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  U_reg_pw/reg_timestamps_enable_reg/Q
                         net (fo=4, routed)           0.480     2.110    U_fe_capture/I_timestamps_enable
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.155 r  U_fe_capture/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.155    U_fe_capture/next_state[1]
    SLICE_X36Y23         FDRE                                         r  U_fe_capture/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.849     1.951    U_fe_capture/fe_clk
    SLICE_X36Y23         FDRE                                         r  U_fe_capture/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.035     1.986    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.091     2.077    U_fe_capture/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_reg_pw/reg_capture_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fe_capture/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.231ns (32.749%)  route 0.474ns (67.251%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.583     1.491    U_reg_pw/cwusb_clk
    SLICE_X36Y22         FDRE                                         r  U_reg_pw/reg_capture_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     1.632 f  U_reg_pw/reg_capture_enable_reg/Q
                         net (fo=5, routed)           0.257     1.889    U_fe_capture/I_capture_enable
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.934 r  U_fe_capture/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.218     2.151    U_fe_capture/FSM_sequential_state[0]_i_2_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.045     2.196 r  U_fe_capture/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.196    U_fe_capture/next_state[0]
    SLICE_X36Y23         FDRE                                         r  U_fe_capture/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.849     1.951    U_fe_capture/fe_clk
    SLICE_X36Y23         FDRE                                         r  U_fe_capture/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.035     1.986    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.092     2.078    U_fe_capture/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_reg_pw/reg_capture_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fe_capture/ctr_running_reg/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.162%)  route 0.553ns (74.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.583     1.491    U_reg_pw/cwusb_clk
    SLICE_X36Y22         FDRE                                         r  U_reg_pw/reg_capture_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  U_reg_pw/reg_capture_enable_reg/Q
                         net (fo=5, routed)           0.553     2.185    U_fe_capture/I_capture_enable
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.045     2.230 r  U_fe_capture/ctr_running_i_1/O
                         net (fo=1, routed)           0.000     2.230    U_fe_capture/ctr_running_i_1_n_0
    SLICE_X32Y23         FDRE                                         r  U_fe_capture/ctr_running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.848     1.950    U_fe_capture/fe_clk
    SLICE_X32Y23         FDRE                                         r  U_fe_capture/ctr_running_reg/C
                         clock pessimism              0.000     1.950    
                         clock uncertainty            0.035     1.985    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.091     2.076    U_fe_capture/ctr_running_reg
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_reg_pw/fe_write_counter_clear_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.209ns (32.257%)  route 0.439ns (67.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.586     1.494    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  U_reg_pw/fe_write_counter_clear_r2_reg/Q
                         net (fo=1, routed)           0.166     1.824    U_reg_pw/fe_write_counter_clear_r2
    SLICE_X34Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.869 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.273     2.142    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y19         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.853     1.955    U_reg_pw/fe_clk
    SLICE_X33Y19         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[15]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.035     1.990    
    SLICE_X33Y19         FDRE (Hold_fdre_C_R)        -0.018     1.972    U_reg_pw/reg_fe_write_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_reg_pw/fe_write_counter_clear_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.209ns (32.257%)  route 0.439ns (67.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.586     1.494    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  U_reg_pw/fe_write_counter_clear_r2_reg/Q
                         net (fo=1, routed)           0.166     1.824    U_reg_pw/fe_write_counter_clear_r2
    SLICE_X34Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.869 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.273     2.142    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y19         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.853     1.955    U_reg_pw/fe_clk
    SLICE_X33Y19         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[19]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.035     1.990    
    SLICE_X33Y19         FDRE (Hold_fdre_C_R)        -0.018     1.972    U_reg_pw/reg_fe_write_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_reg_pw/fe_write_counter_clear_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.209ns (32.257%)  route 0.439ns (67.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.586     1.494    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  U_reg_pw/fe_write_counter_clear_r2_reg/Q
                         net (fo=1, routed)           0.166     1.824    U_reg_pw/fe_write_counter_clear_r2
    SLICE_X34Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.869 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.273     2.142    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y19         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.853     1.955    U_reg_pw/fe_clk
    SLICE_X33Y19         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[23]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.035     1.990    
    SLICE_X33Y19         FDRE (Hold_fdre_C_R)        -0.018     1.972    U_reg_pw/reg_fe_write_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_reg_pw/fe_write_counter_clear_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.209ns (32.257%)  route 0.439ns (67.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.586     1.494    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  U_reg_pw/fe_write_counter_clear_r2_reg/Q
                         net (fo=1, routed)           0.166     1.824    U_reg_pw/fe_write_counter_clear_r2
    SLICE_X34Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.869 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.273     2.142    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y19         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.853     1.955    U_reg_pw/fe_clk
    SLICE_X33Y19         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[31]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.035     1.990    
    SLICE_X33Y19         FDRE (Hold_fdre_C_R)        -0.018     1.972    U_reg_pw/reg_fe_write_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_reg_pw/fe_write_counter_clear_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.622%)  route 0.474ns (69.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.586     1.494    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  U_reg_pw/fe_write_counter_clear_r2_reg/Q
                         net (fo=1, routed)           0.166     1.824    U_reg_pw/fe_write_counter_clear_r2
    SLICE_X34Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.869 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.308     2.176    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.857     1.959    U_reg_pw/fe_clk
    SLICE_X33Y15         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[25]/C
                         clock pessimism              0.000     1.959    
                         clock uncertainty            0.035     1.994    
    SLICE_X33Y15         FDRE (Hold_fdre_C_R)        -0.018     1.976    U_reg_pw/reg_fe_write_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_reg_pw/fe_write_counter_clear_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.209ns (30.088%)  route 0.486ns (69.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.586     1.494    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  U_reg_pw/fe_write_counter_clear_r2_reg/Q
                         net (fo=1, routed)           0.166     1.824    U_reg_pw/fe_write_counter_clear_r2
    SLICE_X34Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.869 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.320     2.189    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y18         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.854     1.956    U_reg_pw/fe_clk
    SLICE_X33Y18         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[17]/C
                         clock pessimism              0.000     1.956    
                         clock uncertainty            0.035     1.991    
    SLICE_X33Y18         FDRE (Hold_fdre_C_R)        -0.018     1.973    U_reg_pw/reg_fe_write_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_reg_pw/fe_write_counter_clear_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_fe_write_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.209ns (30.088%)  route 0.486ns (69.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.586     1.494    U_reg_pw/cwusb_clk
    SLICE_X34Y18         FDRE                                         r  U_reg_pw/fe_write_counter_clear_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  U_reg_pw/fe_write_counter_clear_r2_reg/Q
                         net (fo=1, routed)           0.166     1.824    U_reg_pw/fe_write_counter_clear_r2
    SLICE_X34Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.869 r  U_reg_pw/reg_fe_write_counter[0]_i_1/O
                         net (fo=32, routed)          0.320     2.189    U_reg_pw/reg_fe_write_counter[0]_i_1_n_0
    SLICE_X33Y18         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.854     1.956    U_reg_pw/fe_clk
    SLICE_X33Y18         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[22]/C
                         clock pessimism              0.000     1.956    
                         clock uncertainty            0.035     1.991    
    SLICE_X33Y18         FDRE (Hold_fdre_C_R)        -0.018     1.973    U_reg_pw/reg_fe_write_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  usb_clk

Setup :            8  Failing Endpoints,  Worst Slack       -0.803ns,  Total Violation       -4.559ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 U_reg_pw/reg_fe_write_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (usb_clk rise@50.000ns - fe_clk rise@48.000ns)
  Data Path Delay:        2.614ns  (logic 0.800ns (30.604%)  route 1.814ns (69.396%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 54.341 - 50.000 ) 
    Source Clock Delay      (SCD):    4.527ns = ( 52.527 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)    48.000    48.000 r  
    H13                                               0.000    48.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    48.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389    49.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630    51.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    51.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.427    52.527    U_reg_pw/fe_clk
    SLICE_X33Y16         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.348    52.875 r  U_reg_pw/reg_fe_write_counter_reg[9]/Q
                         net (fo=3, routed)           0.910    53.784    U_reg_pw/reg_fe_write_counter_reg[9]
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.242    54.026 r  U_reg_pw/reg_read_data[1]_i_7/O
                         net (fo=1, routed)           0.458    54.484    U_reg_pw/reg_read_data[1]_i_7_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.105    54.589 r  U_reg_pw/reg_read_data[1]_i_3/O
                         net (fo=1, routed)           0.447    55.036    U_reg_pw/reg_read_data[1]_i_3_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.105    55.141 r  U_reg_pw/reg_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000    55.141    U_reg_pw/reg_read_data[1]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   50.000    50.000 r  
    D1                                                0.000    50.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    50.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    51.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    52.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.318    54.341    U_reg_pw/cwusb_clk
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[1]/C
                         clock pessimism              0.000    54.341    
                         clock uncertainty           -0.035    54.306    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.032    54.338    U_reg_pw/reg_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         54.338    
                         arrival time                         -55.141    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 U_reg_pw/reg_fe_write_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (usb_clk rise@50.000ns - fe_clk rise@48.000ns)
  Data Path Delay:        2.406ns  (logic 0.694ns (28.846%)  route 1.712ns (71.154%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 54.274 - 50.000 ) 
    Source Clock Delay      (SCD):    4.525ns = ( 52.525 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)    48.000    48.000 r  
    H13                                               0.000    48.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    48.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389    49.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630    51.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    51.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.425    52.525    U_reg_pw/fe_clk
    SLICE_X33Y18         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.379    52.904 r  U_reg_pw/reg_fe_write_counter_reg[27]/Q
                         net (fo=3, routed)           0.835    53.739    U_reg_pw/reg_fe_write_counter_reg[27]
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.105    53.844 r  U_reg_pw/reg_read_data[3]_i_7/O
                         net (fo=1, routed)           0.342    54.185    U_reg_pw/reg_read_data[3]_i_7_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.105    54.290 r  U_reg_pw/reg_read_data[3]_i_3/O
                         net (fo=1, routed)           0.535    54.825    U_reg_pw/reg_read_data[3]_i_3_n_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.105    54.930 r  U_reg_pw/reg_read_data[3]_i_1/O
                         net (fo=1, routed)           0.000    54.930    U_reg_pw/reg_read_data[3]_i_1_n_0
    SLICE_X31Y20         FDRE                                         r  U_reg_pw/reg_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   50.000    50.000 r  
    D1                                                0.000    50.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    50.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    51.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    52.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.251    54.274    U_reg_pw/cwusb_clk
    SLICE_X31Y20         FDRE                                         r  U_reg_pw/reg_read_data_reg[3]/C
                         clock pessimism              0.000    54.274    
                         clock uncertainty           -0.035    54.239    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.032    54.271    U_reg_pw/reg_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         54.271    
                         arrival time                         -54.930    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 U_reg_pw/reg_fe_write_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (usb_clk rise@50.000ns - fe_clk rise@48.000ns)
  Data Path Delay:        2.351ns  (logic 0.694ns (29.514%)  route 1.657ns (70.486%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 54.274 - 50.000 ) 
    Source Clock Delay      (SCD):    4.526ns = ( 52.526 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)    48.000    48.000 r  
    H13                                               0.000    48.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    48.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389    49.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630    51.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    51.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.426    52.526    U_reg_pw/fe_clk
    SLICE_X33Y17         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.379    52.905 r  U_reg_pw/reg_fe_write_counter_reg[12]/Q
                         net (fo=3, routed)           0.893    53.797    U_reg_pw/reg_fe_write_counter_reg[12]
    SLICE_X32Y17         LUT6 (Prop_lut6_I1_O)        0.105    53.902 r  U_reg_pw/reg_read_data[4]_i_7/O
                         net (fo=1, routed)           0.450    54.353    U_reg_pw/reg_read_data[4]_i_7_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.105    54.458 r  U_reg_pw/reg_read_data[4]_i_3/O
                         net (fo=1, routed)           0.314    54.772    U_reg_pw/reg_read_data[4]_i_3_n_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.105    54.877 r  U_reg_pw/reg_read_data[4]_i_1/O
                         net (fo=1, routed)           0.000    54.877    U_reg_pw/reg_read_data[4]_i_1_n_0
    SLICE_X31Y20         FDRE                                         r  U_reg_pw/reg_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   50.000    50.000 r  
    D1                                                0.000    50.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    50.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    51.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    52.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.251    54.274    U_reg_pw/cwusb_clk
    SLICE_X31Y20         FDRE                                         r  U_reg_pw/reg_read_data_reg[4]/C
                         clock pessimism              0.000    54.274    
                         clock uncertainty           -0.035    54.239    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.030    54.269    U_reg_pw/reg_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         54.269    
                         arrival time                         -54.877    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.557ns  (required time - arrival time)
  Source:                 U_reg_pw/reg_fe_sniff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (usb_clk rise@50.000ns - fe_clk rise@48.000ns)
  Data Path Delay:        2.371ns  (logic 0.694ns (29.275%)  route 1.677ns (70.725%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 54.341 - 50.000 ) 
    Source Clock Delay      (SCD):    4.526ns = ( 52.526 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)    48.000    48.000 r  
    H13                                               0.000    48.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    48.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389    49.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630    51.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    51.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.426    52.526    U_reg_pw/fe_clk
    SLICE_X37Y19         FDRE                                         r  U_reg_pw/reg_fe_sniff_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.379    52.905 r  U_reg_pw/reg_fe_sniff_reg[50]/Q
                         net (fo=1, routed)           0.679    53.584    U_reg_pw/reg_fe_sniff[50]
    SLICE_X34Y19         LUT6 (Prop_lut6_I0_O)        0.105    53.689 f  U_reg_pw/reg_read_data[2]_i_6/O
                         net (fo=1, routed)           0.524    54.213    U_reg_pw/reg_read_data[2]_i_6_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I1_O)        0.105    54.318 r  U_reg_pw/reg_read_data[2]_i_2/O
                         net (fo=1, routed)           0.473    54.791    U_reg_pw/reg_read_data[2]_i_2_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.105    54.896 r  U_reg_pw/reg_read_data[2]_i_1/O
                         net (fo=1, routed)           0.000    54.896    U_reg_pw/reg_read_data[2]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   50.000    50.000 r  
    D1                                                0.000    50.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    50.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    51.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    52.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.318    54.341    U_reg_pw/cwusb_clk
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[2]/C
                         clock pessimism              0.000    54.341    
                         clock uncertainty           -0.035    54.306    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.033    54.339    U_reg_pw/reg_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         54.339    
                         arrival time                         -54.896    
  -------------------------------------------------------------------
                         slack                                 -0.557    

Slack (VIOLATED) :        -0.538ns  (required time - arrival time)
  Source:                 U_reg_pw/reg_fe_sniff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (usb_clk rise@50.000ns - fe_clk rise@48.000ns)
  Data Path Delay:        2.352ns  (logic 0.840ns (35.711%)  route 1.512ns (64.289%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 54.338 - 50.000 ) 
    Source Clock Delay      (SCD):    4.521ns = ( 52.521 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)    48.000    48.000 r  
    H13                                               0.000    48.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    48.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389    49.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630    51.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    51.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.421    52.521    U_reg_pw/fe_clk
    SLICE_X34Y21         FDRE                                         r  U_reg_pw/reg_fe_sniff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.398    52.919 r  U_reg_pw/reg_fe_sniff_reg[53]/Q
                         net (fo=1, routed)           0.688    53.606    U_reg_pw/reg_fe_sniff[53]
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.232    53.838 f  U_reg_pw/reg_read_data[5]_i_6/O
                         net (fo=1, routed)           0.353    54.191    U_reg_pw/reg_read_data[5]_i_6_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I1_O)        0.105    54.296 r  U_reg_pw/reg_read_data[5]_i_2/O
                         net (fo=1, routed)           0.471    54.768    U_reg_pw/reg_read_data[5]_i_2_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.105    54.873 r  U_reg_pw/reg_read_data[5]_i_1/O
                         net (fo=1, routed)           0.000    54.873    U_reg_pw/reg_read_data[5]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  U_reg_pw/reg_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   50.000    50.000 r  
    D1                                                0.000    50.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    50.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    51.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    52.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.315    54.338    U_reg_pw/cwusb_clk
    SLICE_X35Y21         FDRE                                         r  U_reg_pw/reg_read_data_reg[5]/C
                         clock pessimism              0.000    54.338    
                         clock uncertainty           -0.035    54.303    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.032    54.335    U_reg_pw/reg_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         54.335    
                         arrival time                         -54.873    
  -------------------------------------------------------------------
                         slack                                 -0.538    

Slack (VIOLATED) :        -0.479ns  (required time - arrival time)
  Source:                 U_reg_pw/reg_fe_sniff_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (usb_clk rise@50.000ns - fe_clk rise@48.000ns)
  Data Path Delay:        2.290ns  (logic 0.748ns (32.665%)  route 1.542ns (67.335%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 54.338 - 50.000 ) 
    Source Clock Delay      (SCD):    4.523ns = ( 52.523 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)    48.000    48.000 r  
    H13                                               0.000    48.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    48.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389    49.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630    51.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    51.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.423    52.523    U_reg_pw/fe_clk
    SLICE_X38Y21         FDRE                                         r  U_reg_pw/reg_fe_sniff_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.433    52.956 r  U_reg_pw/reg_fe_sniff_reg[62]/Q
                         net (fo=1, routed)           0.609    53.565    U_reg_pw/reg_fe_sniff[62]
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.105    53.670 f  U_reg_pw/reg_read_data[6]_i_5/O
                         net (fo=1, routed)           0.463    54.133    U_reg_pw/reg_read_data[6]_i_5_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I0_O)        0.105    54.238 r  U_reg_pw/reg_read_data[6]_i_2/O
                         net (fo=1, routed)           0.470    54.707    U_reg_pw/reg_read_data[6]_i_2_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.105    54.812 r  U_reg_pw/reg_read_data[6]_i_1/O
                         net (fo=1, routed)           0.000    54.812    U_reg_pw/reg_read_data[6]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  U_reg_pw/reg_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   50.000    50.000 r  
    D1                                                0.000    50.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    50.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    51.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    52.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.315    54.338    U_reg_pw/cwusb_clk
    SLICE_X35Y21         FDRE                                         r  U_reg_pw/reg_read_data_reg[6]/C
                         clock pessimism              0.000    54.338    
                         clock uncertainty           -0.035    54.303    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.030    54.333    U_reg_pw/reg_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         54.333    
                         arrival time                         -54.813    
  -------------------------------------------------------------------
                         slack                                 -0.479    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 U_reg_pw/reg_fe_write_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (usb_clk rise@50.000ns - fe_clk rise@48.000ns)
  Data Path Delay:        2.283ns  (logic 0.694ns (30.405%)  route 1.589ns (69.595%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 54.341 - 50.000 ) 
    Source Clock Delay      (SCD):    4.524ns = ( 52.524 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)    48.000    48.000 r  
    H13                                               0.000    48.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    48.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389    49.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630    51.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    51.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.424    52.524    U_reg_pw/fe_clk
    SLICE_X33Y19         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.379    52.903 r  U_reg_pw/reg_fe_write_counter_reg[31]/Q
                         net (fo=3, routed)           0.755    53.658    U_reg_pw/reg_fe_write_counter_reg[31]
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.105    53.763 r  U_reg_pw/reg_read_data[7]_i_10/O
                         net (fo=1, routed)           0.378    54.141    U_reg_pw/reg_read_data[7]_i_10_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I2_O)        0.105    54.246 r  U_reg_pw/reg_read_data[7]_i_5/O
                         net (fo=1, routed)           0.455    54.701    U_reg_pw/reg_read_data[7]_i_5_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.105    54.806 r  U_reg_pw/reg_read_data[7]_i_3/O
                         net (fo=1, routed)           0.000    54.806    U_reg_pw/reg_read_data[7]_i_3_n_0
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   50.000    50.000 r  
    D1                                                0.000    50.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    50.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    51.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    52.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.318    54.341    U_reg_pw/cwusb_clk
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[7]/C
                         clock pessimism              0.000    54.341    
                         clock uncertainty           -0.035    54.306    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.032    54.338    U_reg_pw/reg_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         54.338    
                         arrival time                         -54.806    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 U_reg_pw/reg_fe_write_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (usb_clk rise@50.000ns - fe_clk rise@48.000ns)
  Data Path Delay:        2.262ns  (logic 0.694ns (30.675%)  route 1.568ns (69.325%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 54.341 - 50.000 ) 
    Source Clock Delay      (SCD):    4.521ns = ( 52.521 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)    48.000    48.000 r  
    H13                                               0.000    48.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    48.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389    49.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630    51.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    51.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.421    52.521    U_reg_pw/fe_clk
    SLICE_X33Y21         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.379    52.900 r  U_reg_pw/reg_fe_write_counter_reg[0]/Q
                         net (fo=3, routed)           0.703    53.603    U_reg_pw/reg_fe_write_counter_reg[0]
    SLICE_X32Y18         LUT6 (Prop_lut6_I5_O)        0.105    53.708 r  U_reg_pw/reg_read_data[0]_i_7/O
                         net (fo=1, routed)           0.525    54.233    U_reg_pw/reg_read_data[0]_i_7_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.105    54.338 r  U_reg_pw/reg_read_data[0]_i_3/O
                         net (fo=1, routed)           0.340    54.678    U_reg_pw/reg_read_data[0]_i_3_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.105    54.783 r  U_reg_pw/reg_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000    54.783    U_reg_pw/reg_read_data[0]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   50.000    50.000 r  
    D1                                                0.000    50.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    50.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    51.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    52.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.318    54.341    U_reg_pw/cwusb_clk
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[0]/C
                         clock pessimism              0.000    54.341    
                         clock uncertainty           -0.035    54.306    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.030    54.336    U_reg_pw/reg_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         54.336    
                         arrival time                         -54.783    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 U_reg_pw/reg_fe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_fe_usb_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (usb_clk rise@50.000ns - fe_clk rise@48.000ns)
  Data Path Delay:        1.510ns  (logic 0.348ns (23.041%)  route 1.162ns (76.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 54.339 - 50.000 ) 
    Source Clock Delay      (SCD):    4.522ns = ( 52.522 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)    48.000    48.000 r  
    H13                                               0.000    48.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    48.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389    49.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630    51.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    51.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.422    52.522    U_reg_pw/fe_clk
    SLICE_X39Y22         FDRE                                         r  U_reg_pw/reg_fe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.348    52.870 r  U_reg_pw/reg_fe_reg[5]/Q
                         net (fo=1, routed)           1.162    54.032    U_reg_pw/reg_fe[5]
    SLICE_X37Y22         FDRE                                         r  U_reg_pw/reg_fe_usb_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   50.000    50.000 r  
    D1                                                0.000    50.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    50.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    51.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    52.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.316    54.339    U_reg_pw/cwusb_clk
    SLICE_X37Y22         FDRE                                         r  U_reg_pw/reg_fe_usb_r1_reg[5]/C
                         clock pessimism              0.000    54.339    
                         clock uncertainty           -0.035    54.304    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)       -0.178    54.126    U_reg_pw/reg_fe_usb_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         54.126    
                         arrival time                         -54.032    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 U_reg_pw/reg_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_fe_usb_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (usb_clk rise@50.000ns - fe_clk rise@48.000ns)
  Data Path Delay:        1.494ns  (logic 0.348ns (23.296%)  route 1.146ns (76.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 54.339 - 50.000 ) 
    Source Clock Delay      (SCD):    4.522ns = ( 52.522 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)    48.000    48.000 r  
    H13                                               0.000    48.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    48.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389    49.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630    51.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    51.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.422    52.522    U_reg_pw/fe_clk
    SLICE_X39Y22         FDRE                                         r  U_reg_pw/reg_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.348    52.870 r  U_reg_pw/reg_fe_reg[7]/Q
                         net (fo=1, routed)           1.146    54.015    U_reg_pw/reg_fe[7]
    SLICE_X36Y22         FDRE                                         r  U_reg_pw/reg_fe_usb_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   50.000    50.000 r  
    D1                                                0.000    50.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    50.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    51.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    52.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    53.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        1.316    54.339    U_reg_pw/cwusb_clk
    SLICE_X36Y22         FDRE                                         r  U_reg_pw/reg_fe_usb_r1_reg[7]/C
                         clock pessimism              0.000    54.339    
                         clock uncertainty           -0.035    54.304    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)       -0.181    54.123    U_reg_pw/reg_fe_usb_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         54.123    
                         arrival time                         -54.015    
  -------------------------------------------------------------------
                         slack                                  0.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U_reg_pw/reg_fe_write_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.276ns (36.626%)  route 0.478ns (63.374%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.583     1.442    U_reg_pw/fe_clk
    SLICE_X33Y21         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  U_reg_pw/reg_fe_write_counter_reg[30]/Q
                         net (fo=3, routed)           0.222     1.805    U_reg_pw/reg_fe_write_counter_reg[30]
    SLICE_X32Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  U_reg_pw/reg_read_data[6]_i_7/O
                         net (fo=1, routed)           0.206     2.056    U_reg_pw/reg_read_data[6]_i_7_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I1_O)        0.045     2.101 r  U_reg_pw/reg_read_data[6]_i_3/O
                         net (fo=1, routed)           0.050     2.150    U_reg_pw/reg_read_data[6]_i_3_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.045     2.195 r  U_reg_pw/reg_read_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.195    U_reg_pw/reg_read_data[6]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  U_reg_pw/reg_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.851     2.003    U_reg_pw/cwusb_clk
    SLICE_X35Y21         FDRE                                         r  U_reg_pw/reg_read_data_reg[6]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.039    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.091     2.130    U_reg_pw/reg_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_reg_pw/reg_fe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_fe_usb_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.450%)  route 0.584ns (80.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.583     1.442    U_reg_pw/fe_clk
    SLICE_X39Y22         FDRE                                         r  U_reg_pw/reg_fe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  U_reg_pw/reg_fe_reg[3]/Q
                         net (fo=1, routed)           0.584     2.167    U_reg_pw/reg_fe[3]
    SLICE_X37Y22         FDRE                                         r  U_reg_pw/reg_fe_usb_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.851     2.003    U_reg_pw/cwusb_clk
    SLICE_X37Y22         FDRE                                         r  U_reg_pw/reg_fe_usb_r1_reg[3]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.039    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.060     2.099    U_reg_pw/reg_fe_usb_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_reg_pw/reg_fe_write_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.276ns (35.868%)  route 0.493ns (64.132%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.583     1.442    U_reg_pw/fe_clk
    SLICE_X33Y21         FDRE                                         r  U_reg_pw/reg_fe_write_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  U_reg_pw/reg_fe_write_counter_reg[5]/Q
                         net (fo=3, routed)           0.179     1.762    U_reg_pw/reg_fe_write_counter_reg[5]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  U_reg_pw/reg_read_data[5]_i_7/O
                         net (fo=1, routed)           0.178     1.985    U_reg_pw/reg_read_data[5]_i_7_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.045     2.030 r  U_reg_pw/reg_read_data[5]_i_3/O
                         net (fo=1, routed)           0.137     2.166    U_reg_pw/reg_read_data[5]_i_3_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.045     2.211 r  U_reg_pw/reg_read_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.211    U_reg_pw/reg_read_data[5]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  U_reg_pw/reg_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.851     2.003    U_reg_pw/cwusb_clk
    SLICE_X35Y21         FDRE                                         r  U_reg_pw/reg_read_data_reg[5]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.039    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.092     2.131    U_reg_pw/reg_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_reg_pw/reg_fe_sniff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.276ns (35.502%)  route 0.501ns (64.498%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.584     1.443    U_reg_pw/fe_clk
    SLICE_X35Y20         FDRE                                         r  U_reg_pw/reg_fe_sniff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  U_reg_pw/reg_fe_sniff_reg[16]/Q
                         net (fo=1, routed)           0.140     1.723    U_reg_pw/reg_fe_sniff[16]
    SLICE_X35Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.768 f  U_reg_pw/reg_read_data[0]_i_6/O
                         net (fo=1, routed)           0.218     1.986    U_reg_pw/reg_read_data[0]_i_6_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.045     2.031 r  U_reg_pw/reg_read_data[0]_i_2/O
                         net (fo=1, routed)           0.144     2.175    U_reg_pw/reg_read_data[0]_i_2_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.045     2.220 r  U_reg_pw/reg_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.220    U_reg_pw/reg_read_data[0]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.853     2.005    U_reg_pw/cwusb_clk
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[0]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.041    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.091     2.132    U_reg_pw/reg_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_reg_pw/reg_fe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_fe_usb_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.141ns (18.858%)  route 0.607ns (81.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.583     1.442    U_reg_pw/fe_clk
    SLICE_X39Y22         FDRE                                         r  U_reg_pw/reg_fe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  U_reg_pw/reg_fe_reg[2]/Q
                         net (fo=1, routed)           0.607     2.189    U_reg_pw/reg_fe[2]
    SLICE_X37Y22         FDRE                                         r  U_reg_pw/reg_fe_usb_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.851     2.003    U_reg_pw/cwusb_clk
    SLICE_X37Y22         FDRE                                         r  U_reg_pw/reg_fe_usb_r1_reg[2]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.039    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.055     2.094    U_reg_pw/reg_fe_usb_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_reg_pw/reg_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_fe_usb_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.141ns (18.217%)  route 0.633ns (81.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.583     1.442    U_reg_pw/fe_clk
    SLICE_X39Y22         FDRE                                         r  U_reg_pw/reg_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  U_reg_pw/reg_fe_reg[1]/Q
                         net (fo=1, routed)           0.633     2.216    U_reg_pw/reg_fe[1]
    SLICE_X37Y22         FDRE                                         r  U_reg_pw/reg_fe_usb_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.851     2.003    U_reg_pw/cwusb_clk
    SLICE_X37Y22         FDRE                                         r  U_reg_pw/reg_fe_usb_r1_reg[1]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.039    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.075     2.114    U_reg_pw/reg_fe_usb_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_reg_pw/reg_fe_sniff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.276ns (34.656%)  route 0.520ns (65.344%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.584     1.443    U_reg_pw/fe_clk
    SLICE_X37Y20         FDRE                                         r  U_reg_pw/reg_fe_sniff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  U_reg_pw/reg_fe_sniff_reg[10]/Q
                         net (fo=1, routed)           0.203     1.786    U_reg_pw/reg_fe_sniff[10]
    SLICE_X39Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.831 f  U_reg_pw/reg_read_data[2]_i_5/O
                         net (fo=1, routed)           0.125     1.956    U_reg_pw/reg_read_data[2]_i_5_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I0_O)        0.045     2.001 r  U_reg_pw/reg_read_data[2]_i_2/O
                         net (fo=1, routed)           0.193     2.194    U_reg_pw/reg_read_data[2]_i_2_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.045     2.239 r  U_reg_pw/reg_read_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.239    U_reg_pw/reg_read_data[2]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.853     2.005    U_reg_pw/cwusb_clk
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[2]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.041    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.092     2.133    U_reg_pw/reg_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_reg_pw/reg_fe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_fe_usb_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.128ns (17.421%)  route 0.607ns (82.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.583     1.442    U_reg_pw/fe_clk
    SLICE_X39Y22         FDRE                                         r  U_reg_pw/reg_fe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  U_reg_pw/reg_fe_reg[6]/Q
                         net (fo=1, routed)           0.607     2.176    U_reg_pw/reg_fe[6]
    SLICE_X37Y22         FDRE                                         r  U_reg_pw/reg_fe_usb_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.851     2.003    U_reg_pw/cwusb_clk
    SLICE_X37Y22         FDRE                                         r  U_reg_pw/reg_fe_usb_r1_reg[6]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.039    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.023     2.062    U_reg_pw/reg_fe_usb_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_reg_pw/reg_fe_sniff_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.276ns (33.975%)  route 0.536ns (66.025%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.585     1.444    U_reg_pw/fe_clk
    SLICE_X37Y19         FDRE                                         r  U_reg_pw/reg_fe_sniff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  U_reg_pw/reg_fe_sniff_reg[55]/Q
                         net (fo=1, routed)           0.204     1.789    U_reg_pw/reg_fe_sniff[55]
    SLICE_X34Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.834 f  U_reg_pw/reg_read_data[7]_i_8/O
                         net (fo=1, routed)           0.137     1.970    U_reg_pw/reg_read_data[7]_i_8_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.045     2.015 r  U_reg_pw/reg_read_data[7]_i_4/O
                         net (fo=1, routed)           0.196     2.211    U_reg_pw/reg_read_data[7]_i_4_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.045     2.256 r  U_reg_pw/reg_read_data[7]_i_3/O
                         net (fo=1, routed)           0.000     2.256    U_reg_pw/reg_read_data[7]_i_3_n_0
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.853     2.005    U_reg_pw/cwusb_clk
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[7]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.041    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.092     2.133    U_reg_pw/reg_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_reg_pw/reg_fe_sniff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/reg_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.276ns (33.557%)  route 0.546ns (66.443%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.586     1.445    U_reg_pw/fe_clk
    SLICE_X39Y18         FDRE                                         r  U_reg_pw/reg_fe_sniff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  U_reg_pw/reg_fe_sniff_reg[9]/Q
                         net (fo=1, routed)           0.165     1.751    U_reg_pw/reg_fe_sniff[9]
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.796 f  U_reg_pw/reg_read_data[1]_i_5/O
                         net (fo=1, routed)           0.197     1.993    U_reg_pw/reg_read_data[1]_i_5_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.045     2.038 r  U_reg_pw/reg_read_data[1]_i_2/O
                         net (fo=1, routed)           0.184     2.222    U_reg_pw/reg_read_data[1]_i_2_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.045     2.267 r  U_reg_pw/reg_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.267    U_reg_pw/reg_read_data[1]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1368, routed)        0.853     2.005    U_reg_pw/cwusb_clk
    SLICE_X32Y19         FDRE                                         r  U_reg_pw/reg_read_data_reg[1]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.035     2.041    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.092     2.133    U_reg_pw/reg_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.798ns (23.755%)  route 2.561ns (76.245%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 35.687 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.348     3.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.240     4.147 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.032     5.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.105     5.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.348     5.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X0Y36          LUT1 (Prop_lut1_I0_O)        0.105     5.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.627     6.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y36          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.269    35.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y36          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.271    35.958    
                         clock uncertainty           -0.035    35.923    
    SLICE_X0Y36          FDCE (Recov_fdce_C_CLR)     -0.331    35.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.592    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 29.228    

Slack (MET) :             29.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.798ns (23.755%)  route 2.561ns (76.245%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 35.687 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.348     3.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.240     4.147 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.032     5.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.105     5.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.348     5.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X0Y36          LUT1 (Prop_lut1_I0_O)        0.105     5.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.627     6.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y36          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.269    35.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y36          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.271    35.958    
                         clock uncertainty           -0.035    35.923    
    SLICE_X0Y36          FDCE (Recov_fdce_C_CLR)     -0.331    35.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.592    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 29.228    

Slack (MET) :             29.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.798ns (23.755%)  route 2.561ns (76.245%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 35.687 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.348     3.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.240     4.147 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.032     5.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.105     5.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.348     5.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X0Y36          LUT1 (Prop_lut1_I0_O)        0.105     5.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.627     6.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y36          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.269    35.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y36          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.271    35.958    
                         clock uncertainty           -0.035    35.923    
    SLICE_X0Y36          FDCE (Recov_fdce_C_CLR)     -0.331    35.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.592    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 29.228    

Slack (MET) :             29.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.798ns (23.755%)  route 2.561ns (76.245%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 35.687 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.348     3.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.240     4.147 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.032     5.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.105     5.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.348     5.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X0Y36          LUT1 (Prop_lut1_I0_O)        0.105     5.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.627     6.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y36          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.269    35.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y36          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.271    35.958    
                         clock uncertainty           -0.035    35.923    
    SLICE_X0Y36          FDCE (Recov_fdce_C_CLR)     -0.331    35.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.592    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 29.228    

Slack (MET) :             29.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.798ns (25.569%)  route 2.323ns (74.431%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 35.686 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.348     3.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.240     4.147 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.032     5.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.105     5.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.348     5.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X0Y36          LUT1 (Prop_lut1_I0_O)        0.105     5.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     6.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.268    35.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.271    35.957    
                         clock uncertainty           -0.035    35.922    
    SLICE_X1Y35          FDCE (Recov_fdce_C_CLR)     -0.331    35.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.591    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                 29.466    

Slack (MET) :             29.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.798ns (25.569%)  route 2.323ns (74.431%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 35.686 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.348     3.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.240     4.147 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.032     5.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.105     5.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.348     5.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X0Y36          LUT1 (Prop_lut1_I0_O)        0.105     5.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     6.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.268    35.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.271    35.957    
                         clock uncertainty           -0.035    35.922    
    SLICE_X1Y35          FDCE (Recov_fdce_C_CLR)     -0.331    35.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.591    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                 29.466    

Slack (MET) :             29.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.798ns (25.569%)  route 2.323ns (74.431%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 35.686 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.348     3.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.240     4.147 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.032     5.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.105     5.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.348     5.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X0Y36          LUT1 (Prop_lut1_I0_O)        0.105     5.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     6.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.268    35.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.271    35.957    
                         clock uncertainty           -0.035    35.922    
    SLICE_X1Y35          FDCE (Recov_fdce_C_CLR)     -0.331    35.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.591    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                 29.466    

Slack (MET) :             29.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.798ns (25.569%)  route 2.323ns (74.431%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 35.686 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.348     3.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.240     4.147 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.032     5.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.105     5.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.348     5.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X0Y36          LUT1 (Prop_lut1_I0_O)        0.105     5.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     6.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.268    35.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.271    35.957    
                         clock uncertainty           -0.035    35.922    
    SLICE_X1Y35          FDCE (Recov_fdce_C_CLR)     -0.331    35.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.591    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                 29.466    

Slack (MET) :             29.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.798ns (25.569%)  route 2.323ns (74.431%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 35.686 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.348     3.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.240     4.147 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.032     5.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.105     5.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.348     5.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X0Y36          LUT1 (Prop_lut1_I0_O)        0.105     5.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     6.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.268    35.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.271    35.957    
                         clock uncertainty           -0.035    35.922    
    SLICE_X1Y35          FDCE (Recov_fdce_C_CLR)     -0.331    35.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.591    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                 29.466    

Slack (MET) :             29.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.798ns (25.569%)  route 2.323ns (74.431%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 35.686 - 33.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.543     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.381     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.348     3.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.554     3.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.240     4.147 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.032     5.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.105     5.284 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.348     5.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X0Y36          LUT1 (Prop_lut1_I0_O)        0.105     5.737 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     6.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.342    34.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         1.268    35.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.271    35.957    
                         clock uncertainty           -0.035    35.922    
    SLICE_X1Y35          FDCE (Recov_fdce_C_CLR)     -0.331    35.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.591    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                 29.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.286%)  route 0.162ns (49.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.555     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.162     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X6Y25          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.822     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y25          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.343     1.412    
    SLICE_X6Y25          FDCE (Remov_fdce_C_CLR)     -0.067     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.286%)  route 0.162ns (49.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.555     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.162     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X6Y25          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.822     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y25          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.343     1.412    
    SLICE_X6Y25          FDCE (Remov_fdce_C_CLR)     -0.067     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.286%)  route 0.162ns (49.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.555     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.162     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X6Y25          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.822     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y25          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.343     1.412    
    SLICE_X6Y25          FDCE (Remov_fdce_C_CLR)     -0.067     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.286%)  route 0.162ns (49.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.555     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.162     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X6Y25          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.822     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.343     1.412    
    SLICE_X6Y25          FDPE (Remov_fdpe_C_PRE)     -0.071     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.286%)  route 0.162ns (49.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.555     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.162     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X6Y25          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.822     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.343     1.412    
    SLICE_X6Y25          FDPE (Remov_fdpe_C_PRE)     -0.071     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.286%)  route 0.162ns (49.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.555     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.162     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X6Y25          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.822     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.343     1.412    
    SLICE_X6Y25          FDPE (Remov_fdpe_C_PRE)     -0.071     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.286%)  route 0.162ns (49.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.555     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.162     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X6Y25          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.822     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.343     1.412    
    SLICE_X6Y25          FDPE (Remov_fdpe_C_PRE)     -0.071     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.286%)  route 0.162ns (49.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.555     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.543 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.162     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X6Y25          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.822     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X6Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.343     1.412    
    SLICE_X6Y25          FDPE (Remov_fdpe_C_PRE)     -0.071     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.681%)  route 0.175ns (55.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.564     1.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X7Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.175     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X3Y35          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.834     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y35          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.343     1.424    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.095     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.681%)  route 0.175ns (55.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.799     0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.564     1.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X7Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.175     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X3Y35          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=498, routed)         0.834     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y35          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.343     1.424    
    SLICE_X3Y35          FDPE (Remov_fdpe_C_PRE)     -0.095     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.350ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.433ns (18.996%)  route 1.846ns (81.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 20.200 - 16.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.368     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.433     4.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.846     6.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X2Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.259    20.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.224    20.425    
                         clock uncertainty           -0.035    20.389    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.292    20.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         20.097    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                 13.350    

Slack (MET) :             13.350ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.433ns (18.996%)  route 1.846ns (81.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 20.200 - 16.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.368     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.433     4.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.846     6.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X2Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.259    20.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.224    20.425    
                         clock uncertainty           -0.035    20.389    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.292    20.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         20.097    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                 13.350    

Slack (MET) :             13.350ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.433ns (18.996%)  route 1.846ns (81.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 20.200 - 16.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.368     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.433     4.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.846     6.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X2Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.259    20.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.224    20.425    
                         clock uncertainty           -0.035    20.389    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.292    20.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         20.097    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                 13.350    

Slack (MET) :             13.350ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.433ns (18.996%)  route 1.846ns (81.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 20.200 - 16.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.368     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.433     4.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.846     6.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X2Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.259    20.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.224    20.425    
                         clock uncertainty           -0.035    20.389    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.292    20.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         20.097    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                 13.350    

Slack (MET) :             13.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.433ns (18.996%)  route 1.846ns (81.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 20.200 - 16.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.368     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.433     4.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.846     6.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X2Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.259    20.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.224    20.425    
                         clock uncertainty           -0.035    20.389    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.258    20.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         20.131    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                 13.384    

Slack (MET) :             13.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.433ns (18.996%)  route 1.846ns (81.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 20.200 - 16.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.368     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.433     4.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.846     6.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X2Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.259    20.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.224    20.425    
                         clock uncertainty           -0.035    20.389    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.258    20.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         20.131    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                 13.384    

Slack (MET) :             13.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.433ns (18.996%)  route 1.846ns (81.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 20.200 - 16.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.368     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.433     4.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.846     6.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X2Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.259    20.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.224    20.425    
                         clock uncertainty           -0.035    20.389    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.258    20.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         20.131    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                 13.384    

Slack (MET) :             13.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.433ns (18.996%)  route 1.846ns (81.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 20.200 - 16.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.368     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.433     4.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.846     6.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X2Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.259    20.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.224    20.425    
                         clock uncertainty           -0.035    20.389    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.258    20.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         20.131    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                 13.384    

Slack (MET) :             13.440ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.433ns (20.140%)  route 1.717ns (79.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 20.199 - 16.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.368     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.433     4.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.717     6.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y25          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.258    20.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y25          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.224    20.424    
                         clock uncertainty           -0.035    20.388    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.331    20.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         20.057    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                 13.440    

Slack (MET) :             13.440ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.433ns (20.140%)  route 1.717ns (79.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 20.199 - 16.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.368     4.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X14Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.433     4.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.717     6.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y25          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        1.258    20.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y25          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.224    20.424    
                         clock uncertainty           -0.035    20.388    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.331    20.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         20.057    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                 13.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.856%)  route 0.124ns (43.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.558     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     1.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.124     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X2Y27          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.826     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X2Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.496     1.432    
    SLICE_X2Y27          FDCE (Remov_fdce_C_CLR)     -0.067     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.563     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.132     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X4Y34          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.832     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y34          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.497     1.437    
    SLICE_X4Y34          FDPE (Remov_fdpe_C_PRE)     -0.095     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.563     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.132     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X4Y34          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.832     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y34          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.497     1.437    
    SLICE_X4Y34          FDPE (Remov_fdpe_C_PRE)     -0.095     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.097%)  route 0.165ns (53.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.563     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.165     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X5Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.832     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.497     1.437    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.097%)  route 0.165ns (53.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.563     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.165     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X5Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.832     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.497     1.437    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.097%)  route 0.165ns (53.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.563     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.165     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X5Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.832     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X5Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.497     1.437    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.053%)  route 0.187ns (56.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.563     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.187     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y32          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.830     1.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.497     1.435    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.053%)  route 0.187ns (56.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.563     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.187     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y32          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.830     1.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.497     1.435    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.053%)  route 0.187ns (56.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.563     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.187     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y32          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.830     1.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.497     1.435    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.053%)  route 0.187ns (56.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.563     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.187     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y32          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=7856, routed)        0.830     1.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y32          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.497     1.435    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.407    





