# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: D:\projects\flicker2\fpga\flicker\flicker.csv
# Generated on: Mon Jun 03 20:57:45 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
A0,Output,PIN_70,4,B4_N0,PIN_74,3.0-V LVTTL,as output driving an unspecified signal,,,,
A1,Output,PIN_71,4,B4_N0,PIN_76,3.0-V LVTTL,as output driving an unspecified signal,,,,
A2,Output,PIN_72,4,B4_N0,PIN_83,3.0-V LVTTL,as output driving an unspecified signal,,,,
A3,Output,PIN_73,5,B5_N0,PIN_85,3.0-V LVTTL,as output driving an unspecified signal,,,,
A4,Output,PIN_86,5,B5_N0,PIN_86,3.0-V LVTTL,as output driving an unspecified signal,,,,
A5,Output,PIN_85,5,B5_N0,PIN_84,3.0-V LVTTL,as output driving an unspecified signal,,,,
A6,Output,PIN_84,5,B5_N0,PIN_77,3.0-V LVTTL,as output driving an unspecified signal,,,,
A7,Output,PIN_83,5,B5_N0,PIN_75,3.0-V LVTTL,as output driving an unspecified signal,,,,
A8,Output,PIN_77,5,B5_N0,PIN_73,3.0-V LVTTL,as output driving an unspecified signal,,,,
A9,Output,PIN_74,5,B5_N0,PIN_71,3.0-V LVTTL,as output driving an unspecified signal,,,,
A10,Output,PIN_69,4,B4_N0,PIN_72,3.0-V LVTTL,as output driving an unspecified signal,,,,
A11,Output,PIN_75,5,B5_N0,PIN_69,3.0-V LVTTL,as output driving an unspecified signal,,,,
A12,Output,PIN_76,5,B5_N0,PIN_67,3.0-V LVTTL,as output driving an unspecified signal,,,,
BA0,Output,PIN_67,4,B4_N0,PIN_68,3.0-V LVTTL,as output driving an unspecified signal,,,,
BA1,Output,PIN_68,4,B4_N0,PIN_70,3.0-V LVTTL,as output driving an unspecified signal,,,,
CKE,Output,PIN_80,5,B5_N0,PIN_65,3.0-V LVTTL,as output driving an unspecified signal,,,,
CLK_10M,Input,PIN_22,1,B1_N0,PIN_22,3.0-V LVTTL,as input tri-stated,,,,
DE,Input,PIN_90,6,B6_N0,PIN_88,3.0-V LVTTL,as input tri-stated,,,,
DQ0,Bidir,PIN_38,3,B3_N0,PIN_28,3.0-V LVTTL,as bidirectional,,,,
DQ1,Bidir,PIN_39,3,B3_N0,PIN_32,3.0-V LVTTL,as bidirectional,,,,
DQ2,Bidir,PIN_42,3,B3_N0,PIN_34,3.0-V LVTTL,as bidirectional,,,,
DQ3,Bidir,PIN_44,3,B3_N0,PIN_39,3.0-V LVTTL,as bidirectional,,,,
DQ4,Bidir,PIN_46,3,B3_N0,PIN_44,3.0-V LVTTL,as bidirectional,,,,
DQ5,Bidir,PIN_49,3,B3_N0,PIN_49,3.0-V LVTTL,as bidirectional,,,,
DQ6,Bidir,PIN_51,3,B3_N0,PIN_51,3.0-V LVTTL,as bidirectional,,,,
DQ7,Bidir,PIN_53,3,B3_N0,PIN_53,3.0-V LVTTL,as bidirectional,,,,
DQ8,Bidir,PIN_54,4,B4_N0,PIN_54,3.0-V LVTTL,as bidirectional,,,,
DQ9,Bidir,PIN_52,3,B3_N0,PIN_52,3.0-V LVTTL,as bidirectional,,,,
DQ10,Bidir,PIN_50,3,B3_N0,PIN_50,3.0-V LVTTL,as bidirectional,,,,
DQ11,Bidir,PIN_32,2,B2_N0,PIN_46,3.0-V LVTTL,as bidirectional,,,,
DQ12,Bidir,PIN_33,2,B2_N0,PIN_42,3.0-V LVTTL,as bidirectional,,,,
DQ13,Bidir,PIN_34,2,B2_N0,PIN_38,3.0-V LVTTL,as bidirectional,,,,
DQ14,Bidir,PIN_31,2,B2_N0,PIN_33,3.0-V LVTTL,as bidirectional,,,,
DQ15,Bidir,PIN_28,2,B2_N0,PIN_31,3.0-V LVTTL,as bidirectional,,,,
DQMH,Output,PIN_58,4,B4_N0,PIN_58,3.0-V LVTTL,as output driving an unspecified signal,,,,
DQML,Output,PIN_65,4,B4_N0,PIN_80,3.0-V LVTTL,as output driving an unspecified signal,,,,
GSCLK,Output,PIN_138,8,B8_N0,PIN_138,3.0-V LVTTL,as output driving an unspecified signal,,,,
HSYNC,Input,PIN_88,5,B5_N0,PIN_90,3.0-V LVTTL,as input tri-stated,,,,
LAT,Output,PIN_141,8,B8_N0,PIN_141,3.0-V LVTTL,as output driving an unspecified signal,,,,
PIXCLK,Input,PIN_91,6,B6_N0,PIN_91,3.0-V LVTTL,as input tri-stated,,,,
QE0,Input,PIN_136,8,B8_N0,PIN_125,3.0-V LVTTL,as input tri-stated,,,,
QE1,Input,PIN_135,8,B8_N0,PIN_126,3.0-V LVTTL,as input tri-stated,,,,
QE2,Input,PIN_133,8,B8_N0,PIN_128,3.0-V LVTTL,as input tri-stated,,,,
QE3,Input,PIN_132,8,B8_N0,PIN_129,3.0-V LVTTL,as input tri-stated,,,,
QE4,Input,PIN_129,8,B8_N0,PIN_132,3.0-V LVTTL,as input tri-stated,,,,
QE5,Input,PIN_128,8,B8_N0,PIN_133,3.0-V LVTTL,as input tri-stated,,,,
QE6,Input,PIN_127,7,B7_N0,PIN_135,3.0-V LVTTL,as input tri-stated,,,,
QE7,Input,PIN_126,7,B7_N0,PIN_136,3.0-V LVTTL,as input tri-stated,,,,
QE8,Input,PIN_125,7,B7_N0,PIN_98,3.0-V LVTTL,as input tri-stated,,,,
QE9,Input,PIN_124,7,B7_N0,PIN_99,3.0-V LVTTL,as input tri-stated,,,,
QE10,Input,PIN_121,7,B7_N0,PIN_100,3.0-V LVTTL,as input tri-stated,,,,
QE11,Input,PIN_120,7,B7_N0,PIN_103,3.0-V LVTTL,as input tri-stated,,,,
QE12,Input,PIN_119,7,B7_N0,PIN_105,3.0-V LVTTL,as input tri-stated,,,,
QE13,Input,PIN_115,7,B7_N0,PIN_106,3.0-V LVTTL,as input tri-stated,,,,
QE14,Input,PIN_114,7,B7_N0,PIN_111,3.0-V LVTTL,as input tri-stated,,,,
QE15,Input,PIN_113,7,B7_N0,PIN_112,3.0-V LVTTL,as input tri-stated,,,,
QE16,Input,PIN_112,7,B7_N0,PIN_113,3.0-V LVTTL,as input tri-stated,,,,
QE17,Input,PIN_111,7,B7_N0,PIN_114,3.0-V LVTTL,as input tri-stated,,,,
QE18,Input,PIN_106,6,B6_N0,PIN_115,3.0-V LVTTL,as input tri-stated,,,,
QE19,Input,PIN_105,6,B6_N0,PIN_119,3.0-V LVTTL,as input tri-stated,,,,
QE20,Input,PIN_103,6,B6_N0,PIN_127,3.0-V LVTTL,as input tri-stated,,,,
QE21,Input,PIN_100,6,B6_N0,PIN_120,3.0-V LVTTL,as input tri-stated,,,,
QE22,Input,PIN_99,6,B6_N0,PIN_121,3.0-V LVTTL,as input tri-stated,,,,
QE23,Input,PIN_98,6,B6_N0,PIN_124,3.0-V LVTTL,as input tri-stated,,,,
SCLK,Output,PIN_144,8,B8_N0,PIN_142,3.0-V LVTTL,as output driving an unspecified signal,,,,
SDO0,Output,PIN_2,1,B1_N0,PIN_143,3.0-V LVTTL,as output driving an unspecified signal,,,,
SDO0a,Output,PIN_143,8,B8_N0,,3.0-V LVTTL,as output driving an unspecified signal,,,,
SDO1,Output,PIN_1,1,B1_N0,PIN_144,3.0-V LVTTL,as output driving an unspecified signal,,,,
SDO1a,Output,,,,,3.0-V LVTTL,as output driving an unspecified signal,,,,
SDO2,Output,PIN_3,1,B1_N0,,3.0-V LVTTL,as output driving an unspecified signal,,,,
SDO3,Output,PIN_7,1,B1_N0,,3.0-V LVTTL,as output driving an unspecified signal,,,,
SDO6,Output,PIN_10,1,B1_N0,PIN_10,3.0-V LVTTL,as output driving an unspecified signal,,,,
SDO7,Output,PIN_11,1,B1_N0,PIN_11,3.0-V LVTTL,as output driving an unspecified signal,,,,
SDRAM_CLK,Output,PIN_43,3,B3_N0,PIN_43,3.0-V LVTTL,as output driving an unspecified signal,,,,
VSYNC,Input,PIN_89,5,B5_N0,PIN_89,3.0-V LVTTL,as input tri-stated,,,,
as_data0,Unknown,PIN_13,1,B1_N0,,,,,,,
as_dclk,Unknown,PIN_12,1,B1_N0,,,,,,,
as_ncs,Unknown,PIN_8,1,B1_N0,,,,,,,
asdo,Unknown,PIN_6,1,B1_N0,,,,,,,
mag1,Input,PIN_24,2,B2_N0,PIN_24,3.0-V LVTTL,as input tri-stated,,,,
mag2,Input,PIN_25,2,B2_N0,PIN_25,3.0-V LVTTL,as input tri-stated,,,,
miso,Input,PIN_101,6,B6_N0,,3.0-V LVTTL,as input tri-stated,,,,
mosi,Input,PIN_23,1,B1_N0,,,as input tri-stated,,,,
nCAS,Output,PIN_59,4,B4_N0,PIN_59,3.0-V LVTTL,as output driving an unspecified signal,,,,
nCS,Output,PIN_66,4,B4_N0,PIN_66,3.0-V LVTTL,as output driving an unspecified signal,,,,
nRAS,Output,PIN_60,4,B4_N0,PIN_60,3.0-V LVTTL,as output driving an unspecified signal,,,,
nWE,Output,PIN_55,4,B4_N0,PIN_55,3.0-V LVTTL,as output driving an unspecified signal,,,,
spi_clk,Output,PIN_137,8,B8_N0,,,as output driving an unspecified signal,,,,
spi_cs,Output,PIN_87,5,B5_N0,,,as output driving an unspecified signal,,,,
