{"Source Block": ["oh/spi/hdl/spi.v@60:70@HdlIdDef", "   wire\t\t\tm_access_out;\t\t// From spi_master of spi_master.v\n   wire [PW-1:0]\tm_packet_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\tm_wait_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\ts_access_out;\t\t// From spi_slave of spi_slave.v\n   wire [PW-1:0]\ts_packet_out;\t\t// From spi_slave of spi_slave.v\n   wire [SREGS*8-1:0]\ts_spi_regs;\t\t// From spi_slave of spi_slave.v\n   wire\t\t\ts_wait_out;\t\t// From spi_slave of spi_slave.v\n   // End of automatics\n\n   //###########################################################\n   //# SPI SLACE\n"], "Clone Blocks": [["oh/spi/hdl/spi.v@58:68", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tm_access_out;\t\t// From spi_master of spi_master.v\n   wire [PW-1:0]\tm_packet_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\tm_wait_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\ts_access_out;\t\t// From spi_slave of spi_slave.v\n   wire [PW-1:0]\ts_packet_out;\t\t// From spi_slave of spi_slave.v\n   wire [SREGS*8-1:0]\ts_spi_regs;\t\t// From spi_slave of spi_slave.v\n   wire\t\t\ts_wait_out;\t\t// From spi_slave of spi_slave.v\n   // End of automatics\n\n"], ["oh/spi/hdl/spi.v@57:67", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tm_access_out;\t\t// From spi_master of spi_master.v\n   wire [PW-1:0]\tm_packet_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\tm_wait_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\ts_access_out;\t\t// From spi_slave of spi_slave.v\n   wire [PW-1:0]\ts_packet_out;\t\t// From spi_slave of spi_slave.v\n   wire [SREGS*8-1:0]\ts_spi_regs;\t\t// From spi_slave of spi_slave.v\n   wire\t\t\ts_wait_out;\t\t// From spi_slave of spi_slave.v\n   // End of automatics\n"], ["oh/spi/hdl/spi.v@59:69", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tm_access_out;\t\t// From spi_master of spi_master.v\n   wire [PW-1:0]\tm_packet_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\tm_wait_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\ts_access_out;\t\t// From spi_slave of spi_slave.v\n   wire [PW-1:0]\ts_packet_out;\t\t// From spi_slave of spi_slave.v\n   wire [SREGS*8-1:0]\ts_spi_regs;\t\t// From spi_slave of spi_slave.v\n   wire\t\t\ts_wait_out;\t\t// From spi_slave of spi_slave.v\n   // End of automatics\n\n   //###########################################################\n"], ["oh/spi/hdl/spi.v@61:71", "   wire [PW-1:0]\tm_packet_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\tm_wait_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\ts_access_out;\t\t// From spi_slave of spi_slave.v\n   wire [PW-1:0]\ts_packet_out;\t\t// From spi_slave of spi_slave.v\n   wire [SREGS*8-1:0]\ts_spi_regs;\t\t// From spi_slave of spi_slave.v\n   wire\t\t\ts_wait_out;\t\t// From spi_slave of spi_slave.v\n   // End of automatics\n\n   //###########################################################\n   //# SPI SLACE\n   //###########################################################\n"], ["oh/spi/hdl/spi.v@55:65", "   /*AUTOINPUT*/  \n   // End of automatics\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tm_access_out;\t\t// From spi_master of spi_master.v\n   wire [PW-1:0]\tm_packet_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\tm_wait_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\ts_access_out;\t\t// From spi_slave of spi_slave.v\n   wire [PW-1:0]\ts_packet_out;\t\t// From spi_slave of spi_slave.v\n   wire [SREGS*8-1:0]\ts_spi_regs;\t\t// From spi_slave of spi_slave.v\n"], ["oh/spi/hdl/spi.v@56:66", "   // End of automatics\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tm_access_out;\t\t// From spi_master of spi_master.v\n   wire [PW-1:0]\tm_packet_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\tm_wait_out;\t\t// From spi_master of spi_master.v\n   wire\t\t\ts_access_out;\t\t// From spi_slave of spi_slave.v\n   wire [PW-1:0]\ts_packet_out;\t\t// From spi_slave of spi_slave.v\n   wire [SREGS*8-1:0]\ts_spi_regs;\t\t// From spi_slave of spi_slave.v\n   wire\t\t\ts_wait_out;\t\t// From spi_slave of spi_slave.v\n"]], "Diff Content": {"Delete": [[65, "   wire [SREGS*8-1:0]\ts_spi_regs;\t\t// From spi_slave of spi_slave.v\n"]], "Add": [[65, "   wire [511:0]\t\ts_spi_regs;\t\t// From spi_slave of spi_slave.v\n"]]}}