/**
 * \file
 * \brief BitField accessors for nvs_regmap_rxnb
 *
 * Autogenerated with yoda-gen 1.6.1. Do not modify
 *
 * \copyright Copyright (c) 2024 Analog Devices, Inc. All Rights Reserved.
 * This software is proprietary to Analog Devices, Inc. and its licensors.
 */

 #ifndef __ADRV910X_BF_NVS_REGMAP_RXNB_H__
 #define __ADRV910X_BF_NVS_REGMAP_RXNB_H__

#include "adrv910x_bf_hal.h"



static inline int32_t adrv910x_NvsRegmapRxnb_RCDriveIZeroSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x108), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RCDriveIZeroSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x108), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RCDriveQZeroSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x108), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RCDriveQZeroSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x108), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RCDriveSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19b), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RCDriveSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19b), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RKCaptureISel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19a), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RKCaptureISel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19a), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RKCaptureIq16bitSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19a), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RKCaptureIq16bitSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19a), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RLCaptureISel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fc), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RLCaptureISel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fc), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RLCaptureIq16bitSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fc), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RLCaptureIq16bitSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fc), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcCaptSampleSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ea), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcCaptSampleSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ea), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcCaptureISel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ea), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcCaptureISel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ea), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcCaptureEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ea), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcCaptureEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ea), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * adc1_clock_enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcClockEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x198), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * adc1_clock_enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcClockEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x198), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) ADC_CORE_CLK division ratio : 0=Div1, 1=Div2, 2=Div3,...
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcDataClkDivVal_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x199), (value >> 0));

    return status;
}

/**
 * (NEVIS) ADC_CORE_CLK division ratio : 0=Div1, 1=Div2, 2=Div3,...
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcDataClkDivVal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x199), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: clock ADC demux OFF, 1: clock ADC demux ON
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcDemuxClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f4), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) 0: clock ADC demux OFF, 1: clock ADC demux ON
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcDemuxClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f4), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Enables ADC overload reset detector accumulators and to generate adc_overlod_reset to ADC and AGC. 1 = enabled, 0 = disabled, accumulators and overload_reset output held = zero
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcOverloadResetEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f5), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Enables ADC overload reset detector accumulators and to generate adc_overlod_reset to ADC and AGC. 1 = enabled, 0 = disabled, accumulators and overload_reset output held = zero
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AdcOverloadResetEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f5), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AgcEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19e), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AgcEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Delay the AGC LLB_det event counter resetPD to APD  N number of agc_clks to allow for APD ULB latency from LLB. 0x0 ~ 0xf : N = 0 to 15 agc_clks in increments of 1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AgcLlbResetpdDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ff), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (NEVIS C0) Delay the AGC LLB_det event counter resetPD to APD  N number of agc_clks to allow for APD ULB latency from LLB. 0x0 ~ 0xf : N = 0 to 15 agc_clks in increments of 1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AgcLlbResetpdDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ff), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbdemDPinFIFODontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x105), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbdemDPinFIFODontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x105), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbdemDPinFIFOSwReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x105), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbdemDPinFIFOSwReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x105), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbdemDpDontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x105), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbdemDpDontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x105), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbdemDpSwReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x105), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbdemDpSwReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x105), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbdemRxpfir52DontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x105), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbdemRxpfir52DontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x105), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbdemRxpfir52SwReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x105), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbdemRxpfir52SwReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x105), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbficDontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x186), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgNbficDontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x186), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgRxChFuncsDontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x18b), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgRxChFuncsDontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x18b), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgSlicerRssiDontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x18b), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AlgSlicerRssiDontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x18b), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AllRxEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x24), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_AllRxEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x24), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Disable LVDS clock from analog, 1: Enable LVDS clock from analog
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AnaLssiClkEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1e0), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) 0: Disable LVDS clock from analog, 1: Enable LVDS clock from analog
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AnaLssiClkEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1e0), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Spare o2a bits
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AnalogSpare_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x187), (value >> 0));

    return status;
}

/**
 * Spare o2a bits
 */
static inline int32_t adrv910x_NvsRegmapRxnb_AnalogSpare_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x187), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: group_1_184 clock , 1: ARM clock
 */
static inline int32_t adrv910x_NvsRegmapRxnb_ArmOrGroup1184ClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f6), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) 0: group_1_184 clock , 1: ARM clock
 */
static inline int32_t adrv910x_NvsRegmapRxnb_ArmOrGroup1184ClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f6), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_BbdcEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19e), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_BbdcEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19e), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This register selects which set of bits will be monitored by the control output bits when they are assigned to GPIO pins. See the document for Control output pins for more information on the signals.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_ControlOutMuxSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x19c), (value >> 0));

    return status;
}

/**
 * This register selects which set of bits will be monitored by the control output bits when they are assigned to GPIO pins. See the document for Control output pins for more information on the signals.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_ControlOutMuxSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x19c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Bit[0]  1:  output correlator vector 1. 0: disable correlator vector 1, Bit[1]  1: output correlator vector 2, 0: disable correlator vector 2, …., Bit[15] 1: output correlator vector 16, 0: disable correlator vector 16
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CorrCtrl_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xfb), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xfa), (value >> 0));

    return status;
}

/**
 * Bit[0]  1:  output correlator vector 1. 0: disable correlator vector 1, Bit[1]  1: output correlator vector 2, 0: disable correlator vector 2, …., Bit[15] 1: output correlator vector 16, 0: disable correlator vector 16
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CorrCtrl_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xfb), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xfa), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select CORR_FIFO delayed enable sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CorrFifoDelayedEnableSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x100), (value >> 0), 0x3, 0x0);

    return status;
}

/**
 * (NEVIS) Select CORR_FIFO delayed enable sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CorrFifoDelayedEnableSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x100), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Status bit indicating if the CSSI interface configuration is valid : 0= CSSI configuration valid, 1=CSSI configuration invalid
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiInvalidModeStatus_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x2), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxClkEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x6), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxClkEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x6), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX data_format
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDataFormat_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1), (value >> 0), 0x6, 0x1);

    return status;
}

/**
 * CMOS RX data_format
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDataFormat_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1), &register_value, 0x6, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX data_format_four_lanes
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDataFormatFourLanes_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * CMOS RX data_format_four_lanes
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDataFormatFourLanes_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) CMOS RX data format 2 lanes
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDataFormatTwoLanes_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS) CMOS RX data format 2 lanes
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDataFormatTwoLanes_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Retime Data for I2S compatibility : 0=no retime, 1=retimed
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDataRetimeSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x3), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS) Retime Data for I2S compatibility : 0=no retime, 1=retimed
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDataRetimeSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x3), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDdrClkInv_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xf), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDdrClkInv_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xf), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDdrPosClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xf), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDdrPosClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xf), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDdrSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xf), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDdrSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xf), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX debug_inject_error
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugInjectError_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x4), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * CMOS RX debug_inject_error
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugInjectError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x4), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX debug_load
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugLoad_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x5), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * CMOS RX debug_load
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugLoad_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x5), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: 16 bits RAMP & SHIFT debug mode, 1: 4 bits RAMP & SHIFT mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugLoad4bitsMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x5), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) 0: 16 bits RAMP & SHIFT debug mode, 1: 4 bits RAMP & SHIFT mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugLoad4bitsMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x5), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX debug_load_value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugLoadValue_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x5), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * CMOS RX debug_load_value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugLoadValue_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x5), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX debug_mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x4), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * CMOS RX debug_mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x4), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX debug_nibble_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugNibbleSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x4), (value >> 0), 0x60, 0x5);

    return status;
}

/**
 * CMOS RX debug_nibble_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugNibbleSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x4), &register_value, 0x60, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX debug_q_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugQSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x4), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * CMOS RX debug_q_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugQSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x4), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX debug_start_ramp
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugStartRamp_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x4), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * CMOS RX debug_start_ramp
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugStartRamp_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x4), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX debug_start_shift
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugStartShift_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x4), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * CMOS RX debug_start_shift
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxDebugStartShift_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x4), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x3), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * CMOS RX enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x3), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxForceDataValid_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x3), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxForceDataValid_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x3), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxInvertClk_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x6), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxInvertClk_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x6), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX long_strobe
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxLongStrobe_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * CMOS RX long_strobe
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxLongStrobe_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX loopback from TX1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxLoopbackFromTx_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x3), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * CMOS RX loopback from TX1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxLoopbackFromTx_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x3), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX lsb_first
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxLsbFirst_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * CMOS RX lsb_first
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxLsbFirst_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * CMOS RX q_first
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxQFirst_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * CMOS RX q_first
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxQFirst_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Enable the strobe at the SSI interface for CMOS mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxStrobeEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f2), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Enable the strobe at the SSI interface for CMOS mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxStrobeEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f2), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Invert CSSI strobe: 0=No inversion, 1=Inverted
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxStrobeInversionSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x3), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (NEVIS) Invert CSSI strobe: 0=No inversion, 1=Inverted
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxStrobeInversionSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x3), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Retime Strobe for I2S compatibility : 0=no retime, 1=retimed
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxStrobeRetimeSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x3), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS) Retime Strobe for I2S compatibility : 0=no retime, 1=retimed
 */
static inline int32_t adrv910x_NvsRegmapRxnb_CssiRxStrobeRetimeSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x3), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_DataCaptureDriveEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19b), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_DataCaptureDriveEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19b), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_DdcLoSyncEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19f), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_DdcLoSyncEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19f), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * initializes the counter that needs to count down to 0 before the fe_gain is changed. this counter needs to run when a new fe_gain word is obtained from the gain table and the external lna gain is incremeneted. this new word triggers start of the fe_gain_delay counter. if the counter is currently running , then the counter gets re-initialized to the FE_gain_delay value and the new fe_gain is applied when the counter actually expires.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DigGainCompOffset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x194), (value >> 0));

    return status;
}

/**
 * initializes the counter that needs to count down to 0 before the fe_gain is changed. this counter needs to run when a new fe_gain word is obtained from the gain table and the external lna gain is incremeneted. this new word triggers start of the fe_gain_delay counter. if the counter is currently running , then the counter gets re-initialized to the FE_gain_delay value and the new fe_gain is applied when the counter actually expires.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DigGainCompOffset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x194), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * When the digital gain index is changed, the digital gain applied on the Rx datapath changes. The digital gain delay controls the duration after which the digital gain is applied on the Rx datapath once the gain index is changed. This delay is given in number of Rout clock cycles.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DigitalGainDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x18d), (value >> 0));

    return status;
}

/**
 * When the digital gain index is changed, the digital gain applied on the Rx datapath changes. The digital gain delay controls the duration after which the digital gain is applied on the Rx datapath once the gain index is changed. This delay is given in number of Rout clock cycles.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DigitalGainDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x18d), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable digital gain on the Rx datapath. The gain has a range of -18db to +41.95 dB in 0.05dB steps and is selected by the digital gain index for the desired receive channel based found in the Rx Gain Table registers
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DigitalGainEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x18e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable digital gain on the Rx datapath. The gain has a range of -18db to +41.95 dB in 0.05dB steps and is selected by the digital gain index for the desired receive channel based found in the Rx Gain Table registers
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DigitalGainEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x18e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: output armfifo data, 0: output datapath rxround data
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DparmSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xf9), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1: output armfifo data, 0: output datapath rxround data
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DparmSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xf9), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: clear the DPinFIFO write/read pointer
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x95), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * 1: clear the DPinFIFO write/read pointer
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x95), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: The signal is detected 0: non-detected.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoDetected_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x95), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * 1: The signal is detected 0: non-detected.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoDetected_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x95), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 11bit unsigned data. Update the DPinFIFO read pointer. new read pointer value=write pointer - dpinfifo_diffabs_config. used with dpinfifo_diffabs_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoDiffabsConfig_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xa0), (value >> 8), 0x7, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x9f), (value >> 0));

    return status;
}

/**
 * (B0 New) 11bit unsigned data. Update the DPinFIFO read pointer. new read pointer value=write pointer - dpinfifo_diffabs_config. used with dpinfifo_diffabs_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoDiffabsConfig_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xa0), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x9f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Read pointer location update signal
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoDiffabsUpdate_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xa0), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Read pointer location update signal
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoDiffabsUpdate_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xa0), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 11bit unsigned data. Update DPinFIFO read pointer. new read pointer value = read pointer + dpinfifo_diffbp_config. Used together with dpinfifo_diffbp_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoDiffbpConfig_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xa2), (value >> 8), 0x7, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xa1), (value >> 0));

    return status;
}

/**
 * (B0 New) 11bit unsigned data. Update DPinFIFO read pointer. new read pointer value = read pointer + dpinfifo_diffbp_config. Used together with dpinfifo_diffbp_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoDiffbpConfig_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xa2), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xa1), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Read pointer location update signal
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoDiffbpUpdate_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xa2), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Read pointer location update signal
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoDiffbpUpdate_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xa2), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: enable DpinFIFO block 0: disable DPinFIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x95), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1: enable DpinFIFO block 0: disable DPinFIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x95), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) DPinFIFO read address offset value compared to read address when the FIFO is full. When RDCLK=2x/4x/8x of WRCLK,  use default value. When RDCLK=WRCLK,  set this value to 5.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoRdAddrOffset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x96), (value >> 0), 0x1c, 0x2);

    return status;
}

/**
 * (B0 New) DPinFIFO read address offset value compared to read address when the FIFO is full. When RDCLK=2x/4x/8x of WRCLK,  use default value. When RDCLK=WRCLK,  set this value to 5.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoRdAddrOffset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x96), &register_value, 0x1c, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: DPinFIFO read request  0: no read request
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoRdStartstop_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x95), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * 1: DPinFIFO read request  0: no read request
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoRdStartstop_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x95), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Rxnb_dem test pattern update, self cleared
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoTestDataUpdate_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x96), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Rxnb_dem test pattern update, self cleared
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoTestDataUpdate_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x96), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Rxnb_dem test pattern I.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoTestdataI_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x9a), (value >> 24), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x99), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x98), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x97), (value >> 0));

    return status;
}

/**
 * Rxnb_dem test pattern I.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoTestdataI_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x9a), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x99), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x98), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x97), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Rxnb_dem test pattern Q. Write I data first, then write Q data, used together with dpinfifo_test_data_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoTestdataQ_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x9e), (value >> 24), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x9d), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x9c), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x9b), (value >> 0));

    return status;
}

/**
 * Rxnb_dem test pattern Q. Write I data first, then write Q data, used together with dpinfifo_test_data_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoTestdataQ_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x9e), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x9d), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x9c), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x9b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: select test pattern. 0: select datapath data
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoTestdataSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x96), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * 1: select test pattern. 0: select datapath data
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoTestdataSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x96), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: DpinFIFO write request  0: no write request
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoWrStartstop_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x95), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * 1: DpinFIFO write request  0: no write request
 */
static inline int32_t adrv910x_NvsRegmapRxnb_DpinfifoWrStartstop_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x95), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * initializes the counter that needs to count down to 0 before the fe_gain is changed. this counter needs to run when a new fe_gain word is obtained from the gain table and the external lna gain is incremeneted. this new word triggers start of the fe_gain_delay counter. if the counter is currently running , then the counter gets re-initialized to the FE_gain_delay value and the new fe_gain is applied when the counter actually expires.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_ExtLnaDigitalGainDelay_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x193), (value >> 8), 0x3, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x192), (value >> 0));

    return status;
}

/**
 * initializes the counter that needs to count down to 0 before the fe_gain is changed. this counter needs to run when a new fe_gain word is obtained from the gain table and the external lna gain is incremeneted. this new word triggers start of the fe_gain_delay counter. if the counter is currently running , then the counter gets re-initialized to the FE_gain_delay value and the new fe_gain is applied when the counter actually expires.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_ExtLnaDigitalGainDelay_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x193), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x192), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_ExtlpbkRxqecObsCaptEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19d), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_ExtlpbkRxqecObsCaptEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19d), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_FdIn10Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xb8), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_FdIn10Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xb8), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * select different pipeline delay data for frequency discriminator input. 3'b000: one pipe delay. 3'b001: 2 pipe delay. 3'b010: 3 pipe delay. 3'b011: 4 pipe delay. 3'b100: 5 pipe delay. 3'b101: 6 pipe delay
 */
static inline int32_t adrv910x_NvsRegmapRxnb_FdInSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xb7), (value >> 0), 0xe0, 0x5);

    return status;
}

/**
 * select different pipeline delay data for frequency discriminator input. 3'b000: one pipe delay. 3'b001: 2 pipe delay. 3'b010: 3 pipe delay. 3'b011: 4 pipe delay. 3'b100: 5 pipe delay. 3'b101: 6 pipe delay
 */
static inline int32_t adrv910x_NvsRegmapRxnb_FdInSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xb7), &register_value, 0xe0, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_FdMode10Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xb8), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_FdMode10Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xb8), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 2'b00: diffarc 2'b01: arcdiff  2'b10: phdiff_out, 2'b11: diffarc
 */
static inline int32_t adrv910x_NvsRegmapRxnb_FdModeSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xb7), (value >> 0), 0x18, 0x3);

    return status;
}

/**
 * 2'b00: diffarc 2'b01: arcdiff  2'b10: phdiff_out, 2'b11: diffarc
 */
static inline int32_t adrv910x_NvsRegmapRxnb_FdModeSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xb7), &register_value, 0x18, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Frequency discriminator limiter threshold1. If the signal absolute value is greater than this threshold but less than threshold 2, limit the output value to threshold 1 or -threshold 1, depends on signal sign
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Fdmax1_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xbb), (value >> 16), 0x3f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xba), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xb9), (value >> 0));

    return status;
}

/**
 * Frequency discriminator limiter threshold1. If the signal absolute value is greater than this threshold but less than threshold 2, limit the output value to threshold 1 or -threshold 1, depends on signal sign
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Fdmax1_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xbb), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xba), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xb9), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Frequency discriminator limiter threshold 2, if signal absolute value is greater than this value, limit the output to ZERO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Fdmax2_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xbe), (value >> 16), 0x3f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xbd), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xbc), (value >> 0));

    return status;
}

/**
 * Frequency discriminator limiter threshold 2, if signal absolute value is greater than this value, limit the output to ZERO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Fdmax2_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xbe), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xbd), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xbc), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_FicObsCaptEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19d), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_FicObsCaptEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19d), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_FlashClkEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11e), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_FlashClkEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Force ARM clock on Glitch free Mux arm_or_group_1_184_clk_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_ForceArmClkOnArmOrGroup1184ClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f6), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) Force ARM clock on Glitch free Mux arm_or_group_1_184_clk_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_ForceArmClkOnArmOrGroup1184ClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f6), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * indicates overflow on gain change fifo, W1C
 */
static inline int32_t adrv910x_NvsRegmapRxnb_ForceDigGainStrobe_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x18f), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * indicates overflow on gain change fifo, W1C
 */
static inline int32_t adrv910x_NvsRegmapRxnb_ForceDigGainStrobe_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x18f), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Force group_1_184 Clock on Glitch free Mux arm_or_group_1_184_clk_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_ForceGroup1ClkOnArmOrGroup1184ClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f6), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New) Force group_1_184 Clock on Glitch free Mux arm_or_group_1_184_clk_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_ForceGroup1ClkOnArmOrGroup1184ClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f6), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * These bits configure the number of clock cycles (clkRout cycles) for each step (set by gain_change_ramp_steps) in the ramp that is used to compensate for the Rx front end gain.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_GainChangeRampStepDuration_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x18f), (value >> 0), 0x18, 0x3);

    return status;
}

/**
 * These bits configure the number of clock cycles (clkRout cycles) for each step (set by gain_change_ramp_steps) in the ramp that is used to compensate for the Rx front end gain.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_GainChangeRampStepDuration_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x18f), &register_value, 0x18, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * These bits configure the number of total steps in the ramp between initial and final gain that is generated according to the following settings. 00      1 step          ( initial -  final ), 01      2 steps         ( initial -  intermediate   -  final ), 10      4 steps         ( initial -  intermediate 1 -  intermediate 2 -  intermediate 3 -  final ), 11      8 steps         ( initial -  intermediate 1 -      ....       -  intermediate 7 -  final )
 */
static inline int32_t adrv910x_NvsRegmapRxnb_GainChangeRampSteps_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x18f), (value >> 0), 0x6, 0x1);

    return status;
}

/**
 * These bits configure the number of total steps in the ramp between initial and final gain that is generated according to the following settings. 00      1 step          ( initial -  final ), 01      2 steps         ( initial -  intermediate   -  final ), 10      4 steps         ( initial -  intermediate 1 -  intermediate 2 -  intermediate 3 -  final ), 11      8 steps         ( initial -  intermediate 1 -      ....       -  intermediate 7 -  final )
 */
static inline int32_t adrv910x_NvsRegmapRxnb_GainChangeRampSteps_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x18f), &register_value, 0x6, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * In dualband mode, setting this bit causes gain compensation to use the largest of the slicer values from both bands as the common slicer value, and slices both bands with this value. The common slicer value can be observed on GPIO or in the data if the slicer value has been embedded into the data stream. If disabled, and both bands are enabled, the bands are compensated independently but then they cannot be combined using rx_dualband_on_band_a or rx_dualband_on_band_b since they may be normalized differently. GPIO's cannot be used to observe slicer values here. The slicer values can be observed only though the floating point format or through slicer values embedded in the data.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_GainCompDualbandCommon_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x191), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * In dualband mode, setting this bit causes gain compensation to use the largest of the slicer values from both bands as the common slicer value, and slices both bands with this value. The common slicer value can be observed on GPIO or in the data if the slicer value has been embedded into the data stream. If disabled, and both bands are enabled, the bands are compensated independently but then they cannot be combined using rx_dualband_on_band_a or rx_dualband_on_band_b since they may be normalized differently. GPIO's cannot be used to observe slicer values here. The slicer values can be observed only though the floating point format or through slicer values embedded in the data.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_GainCompDualbandCommon_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x191), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Setting this bit enables internal slicer gain compensation to also consider the compensation for dualband external LNA gain.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_GainCompForExtGain_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x191), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Setting this bit enables internal slicer gain compensation to also consider the compensation for dualband external LNA gain.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_GainCompForExtGain_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x191), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Setting this bit enables internal slicer gain compensation to also consider the compensation for temperature gain.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_GainCompForTempGain_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x191), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Setting this bit enables internal slicer gain compensation to also consider the compensation for temperature gain.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_GainCompForTempGain_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x191), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Hd2ObsCaptEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19d), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Hd2ObsCaptEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19d), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_IntDelay0Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a1), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_IntDelay0Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a1), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_IntDelay1Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a1), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_IntDelay1Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a1), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_IntOrxEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a1), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_IntOrxEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a1), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_IntRxEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a1), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_IntRxEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a1), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_IntlpbkRxqecObsCaptEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19d), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_IntlpbkRxqecObsCaptEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19d), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxClkEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxClkEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX clk_inversion
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxClkInversion_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x15), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * LVDS RX clk_inversion
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxClkInversion_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x15), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) LVDS RX clk positive edge select : 0=clock and data are delayed by half period of the DDR clock, 1=(default) clock and data are aligned
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxClkPosSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x15), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS) LVDS RX clk positive edge select : 0=clock and data are delayed by half period of the DDR clock, 1=(default) clock and data are aligned
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxClkPosSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x15), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX data_format_12bit
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDataFormat12bit_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * LVDS RX data_format_12bit
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDataFormat12bit_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX data_one_lane
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDataOneLane_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * LVDS RX data_one_lane
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDataOneLane_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX debug_inject_error
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugInjectError_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x16), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * LVDS RX debug_inject_error
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugInjectError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x16), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX debug_load
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugLoad_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x16), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * LVDS RX debug_load
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugLoad_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x16), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX debug_load_value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugLoadValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x18), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x17), (value >> 0));

    return status;
}

/**
 * LVDS RX debug_load_value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugLoadValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x18), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x17), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX debug_mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x15), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * LVDS RX debug_mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x15), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX debug_prbs15_enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugPrbs15Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * LVDS RX debug_prbs15_enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugPrbs15Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX debug_prbs15_restart
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugPrbs15Restart_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * LVDS RX debug_prbs15_restart
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugPrbs15Restart_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX debug_prbs7_enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugPrbs7Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * LVDS RX debug_prbs7_enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugPrbs7Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX debug_prbs7_restart
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugPrbs7Restart_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * LVDS RX debug_prbs7_restart
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugPrbs7Restart_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX debug_prbs7_swap_odd_even
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugPrbs7SwapOddEven_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * LVDS RX debug_prbs7_swap_odd_even
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugPrbs7SwapOddEven_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX debug_q_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugQSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x16), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * LVDS RX debug_q_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugQSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x16), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX debug_start_ramp
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugStartRamp_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x15), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * LVDS RX debug_start_ramp
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugStartRamp_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x15), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX debug_start_shift
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugStartShift_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x15), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * LVDS RX debug_start_shift
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDebugStartShift_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x15), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX div_value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x14), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x13), (value >> 0));

    return status;
}

/**
 * LVDS RX div_value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x14), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x13), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x12), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * LVDS RX enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x12), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX fifo_clear
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFifoClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x12), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * LVDS RX fifo_clear
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFifoClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x12), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX fifo_clk_enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFifoClkEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x12), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * LVDS RX fifo_clk_enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFifoClkEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x12), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX fifo_enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFifoEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x12), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * LVDS RX fifo_enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFifoEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x12), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFifoReadReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFifoReadReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFifoWriteReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFifoWriteReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxForceDataValid_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxForceDataValid_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxForceMcs_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x15), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxForceMcs_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x15), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Disable the Divider clock for profile switching, 1: Enable the divider clock for profile switching
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFullRefclkClkGatingEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (B0 New) 0: Disable the Divider clock for profile switching, 1: Enable the divider clock for profile switching
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFullRefclkClkGatingEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) In case of even lssi_rx_divider, the full RX refclk generated by Navassa is not 50% duty cycle. This bit let the user choose between: 0: low state longer, 1: high state longer
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFullRefclkDutyCycleHighLonger_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New) In case of even lssi_rx_divider, the full RX refclk generated by Navassa is not 50% duty cycle. This bit let the user choose between: 0: low state longer, 1: high state longer
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFullRefclkDutyCycleHighLonger_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: DDR mode, 1: SDR mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFullRefclkEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) 0: DDR mode, 1: SDR mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxFullRefclkEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX i_bit_inversion
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxIBitInversion_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * LVDS RX i_bit_inversion
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxIBitInversion_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX long_strobe
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxLongStrobe_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * LVDS RX long_strobe
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxLongStrobe_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX loopback from TX1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxLoopbackFromTx_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x12), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * LVDS RX loopback from TX1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxLoopbackFromTx_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x12), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX lsb_first
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxLsbFirst_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * LVDS RX lsb_first
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxLsbFirst_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX q_bit_inversion
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxQBitInversion_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * LVDS RX q_bit_inversion
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxQBitInversion_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX q_first
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxQFirst_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * LVDS RX q_first
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxQFirst_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxRateCnt_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f3), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxRateCnt_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f3), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX rd_fifo_enable_delay
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxRdFifoEnableDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x12), (value >> 0), 0x30, 0x4);

    return status;
}

/**
 * LVDS RX rd_fifo_enable_delay
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxRdFifoEnableDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x12), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * LVDS RX strobe_bit_inversion
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxStrobeBitInversion_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * LVDS RX strobe_bit_inversion
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxStrobeBitInversion_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Enable the strobe at the SSI interface for LVDS mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxStrobeEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f2), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Enable the strobe at the SSI interface for LVDS mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxStrobeEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f2), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This bit is used only in 12-bit mode. 0 : Most-significant 12 bits are used. 1: Least Significant 12 bits are used.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxUseLsbIn12bitMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * This bit is used only in 12-bit mode. 0 : Most-significant 12 bits are used. 1: Least Significant 12 bits are used.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_LssiRxUseLsbIn12bitMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * left shift the output value before rounding and saturation to protect small signal
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Magp2Lshift_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xbf), (value >> 0), 0x1f, 0x0);

    return status;
}

/**
 * left shift the output value before rounding and saturation to protect small signal
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Magp2Lshift_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xbf), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Nbdem2Ps2FskdemModeDp3_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fe), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Nbdem2Ps2FskdemModeDp3_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fe), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Rxnb counter1 counter clear signal
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbdemCnt1Clear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x90), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Rxnb counter1 counter clear signal
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbdemCnt1Clear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x90), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Counter 1 block interrupt trigger value, used together with nbdem_cnt1_threshold_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbdemCnt1Threshold_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x92), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x91), (value >> 0));

    return status;
}

/**
 * Counter 1 block interrupt trigger value, used together with nbdem_cnt1_threshold_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbdemCnt1Threshold_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x92), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x91), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Counter 1 block threshold value update flag, self cleared
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbdemCnt1ThresholdUpdate_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x90), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Counter 1 block threshold value update flag, self cleared
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbdemCnt1ThresholdUpdate_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x90), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: enable rxnb counter3 block. 0: disable counter 3 block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbdemCnt3Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x90), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1: enable rxnb counter3 block. 0: disable counter 3 block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbdemCnt3Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x90), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: Enable FSK demodulation mode. 0: disable FSK demod mode.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbdemFskdemMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x90), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * 1: Enable FSK demodulation mode. 0: disable FSK demod mode.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbdemFskdemMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x90), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Select data source for DP3 to SYS2 DMA
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbdemPs2Dp3DataSourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fe), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * Select data source for DP3 to SYS2 DMA
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbdemPs2Dp3DataSourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fe), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NbdemPs2FskdemModeDp3_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fe), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NbdemPs2FskdemModeDp3_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fe), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * L tx_scic dec
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbfDecintpLRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x17e), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * L tx_scic dec
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbfDecintpLRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x17e), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * M tx_scic intp
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbfDecintpMRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x17e), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * M tx_scic intp
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbfDecintpMRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x17e), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * N tx_scic intp
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbfDecintpNRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x17f), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * N tx_scic intp
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbfDecintpNRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x17f), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * O tx_scic intp
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbfDecintpORatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x17f), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * O tx_scic intp
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbfDecintpORatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x17f), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1= freq hop mode on, 0=off
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbfFhMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x17d), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * 1= freq hop mode on, 0=off
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NbfFhMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x17d), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoDontUseGlobalClockGating_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xa3), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoDontUseGlobalClockGating_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xa3), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoFreeRunClkDiv_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x72), (value >> 0), 0xf, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoFreeRunClkDiv_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x72), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoFreeRunClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x72), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoFreeRunClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x72), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoLoSync0Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19f), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoLoSync0Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19f), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoLoSync1Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19f), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoLoSync1Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19f), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoLoSync2Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19f), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoLoSync2Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19f), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoTxloFreeRunClkDiv_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x73), (value >> 0), 0xf, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoTxloFreeRunClkDiv_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x73), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoTxloFreeRunClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x73), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_NcoTxloFreeRunClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x73), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: enable normalization block in frequency discriminator, 0: disable it
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NormEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xb7), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1: enable normalization block in frequency discriminator, 0: disable it
 */
static inline int32_t adrv910x_NvsRegmapRxnb_NormEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xb7), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgGainCompClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1af), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgGainCompClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1af), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgGainCompEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1af), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgGainCompEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1af), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgGainPhaseDelayClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1af), (value >> 0), 0x30, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgGainPhaseDelayClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1af), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgGainPhaseDelayEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1af), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgGainPhaseDelayEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1af), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgGroup1184En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1af), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgGroup1184En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1af), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgMagcompBbdcClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ae), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgMagcompBbdcClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ae), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgMagcompBbdcEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ae), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgMagcompBbdcEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ae), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbdemDPinFIFODontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b3), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbdemDPinFIFODontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b3), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbdemDPinFIFOSwReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b3), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbdemDPinFIFOSwReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b3), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbdemDpDontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b3), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbdemDpDontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b3), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbdemDpSwReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b3), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbdemDpSwReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b3), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbdemRxpfir52DontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b3), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbdemRxpfir52DontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b3), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbdemRxpfir52SwReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b3), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbdemRxpfir52SwReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b3), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficCorrClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ad), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficCorrClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ad), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a6), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a6), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsClockSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a6), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsClockSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a6), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicLRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a7), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicLRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a7), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicMClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a8), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicMClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a8), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicMRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a8), (value >> 0), 0x70, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicMRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a8), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicNClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a9), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicNClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a9), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicNRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a9), (value >> 0), 0x70, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicNRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a9), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicOClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1aa), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicOClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1aa), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicORatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1aa), (value >> 0), 0x70, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgNbficObsScicORatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1aa), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgRfirAfterRxqecRoutEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b1), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgRfirAfterRxqecRoutEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b1), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgScic1Dec8En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a4), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgScic1Dec8En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a4), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgScic2Dec8En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a4), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgScic2Dec8En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a4), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgScicClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a5), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgScicClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a5), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgSlicerRssiEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ae), (value >> 0), 0x80, 0x7);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgSlicerRssiEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ae), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgTxGainDelayClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ac), (value >> 0), 0xc, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgTxGainDelayClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ac), &register_value, 0xc, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgTxGainDelayEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x108), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1AlgTxGainDelayEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x108), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Extended to 16 bits
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1ClkgenCssiDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xa), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x9), (value >> 0));

    return status;
}

/**
 * (B0 New) Extended to 16 bits
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1ClkgenCssiDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xa), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x9), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DataCaptureDriveEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19b), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DataCaptureDriveEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19b), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Select the input data for DDC:  1: select AGC output as DDC input  0: select QEC output as DDC input
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DdcDataSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x46), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Select the input data for DDC:  1: select AGC output as DDC input  0: select QEC output as DDC input
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DdcDataSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x46), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_dp_alg_scic_div_factor,  set between 1~9, the real div factor is 2~10 (rx_dp_alg_scic_div_factor +1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpAlgScicDivFactor_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a4), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * rx_dp_alg_scic_div_factor,  set between 1~9, the real div factor is 2~10 (rx_dp_alg_scic_div_factor +1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpAlgScicDivFactor_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a4), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select DDC in datapath: 0= Bypass DDC, 1=Use RX DP DDC
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDdcSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1e), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) Select DDC in datapath: 0= Bypass DDC, 1=Use RX DP DDC
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDdcSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1e), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec21En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec21En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec22En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec22En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec23En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec23En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec24En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec24En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_5 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec25En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_5 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec25En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_6 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec26En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_6 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec26En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec3En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec3En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec51En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1e), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec51En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1e), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec52En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1e), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpDec52En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1e), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b0), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b0), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RX DP HB2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpHb2En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1e), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS) Enable RX DP HB2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpHb2En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1e), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * orx1_dp_scic_div_factor, set between 1~9, the real div factor is 2~10 (orx1_dp_scic_div_factor+1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpScicDivFactor_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x76), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * orx1_dp_scic_div_factor, set between 1~9, the real div factor is 2~10 (orx1_dp_scic_div_factor+1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpScicDivFactor_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x76), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable RX DP SCIC filter, decimation by 2~10
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpScicEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1e), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * Enable RX DP SCIC filter, decimation by 2~10
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpScicEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1e), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RX DP SINC2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpSinc2En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable RX DP SINC2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpSinc2En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable RX DP SINC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpSinc3En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1e), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Enable RX DP SINC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpSinc3En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable RX DP SINC4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpSinc4En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1e), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Enable RX DP SINC4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpSinc4En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1e), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RXDP_SPI_INTF clock enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpSpiIntfClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b2), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * RXDP_SPI_INTF clock enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpSpiIntfClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b2), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: enable DpinFIFO block 0: disable DPinFIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpinfifoEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x95), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * 1: enable DpinFIFO block 0: disable DPinFIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1DpinfifoEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x95), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) LVDS ORX1 div_value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1LssiRxDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x1e2), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x1e1), (value >> 0));

    return status;
}

/**
 * (B0 New) LVDS ORX1 div_value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1LssiRxDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x1e2), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x1e1), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Add separated clock enable for APD MCPFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1Mcpfir13tapsHb2En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b1), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS C0) Add separated clock enable for APD MCPFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1Mcpfir13tapsHb2En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b1), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Number of cycles for PFIR clock in 1 sample clock period (Navassa=4x, Nevis=16x)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbNbdemPfirNumCycles_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xb4), (value >> 0));

    return status;
}

/**
 * (NEVIS) Number of cycles for PFIR clock in 1 sample clock period (Navassa=4x, Nevis=16x)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbNbdemPfirNumCycles_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xb4), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation ARM output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemARMoutFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b4), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable NB demodulation ARM output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemARMoutFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b4), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation CORR output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemCORRoutFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b4), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Enable NB demodulation CORR output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemCORRoutFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b4), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Control ratio between Clocks of DPinFIFO (wr_clk vs rd_clk) : 0=1x, 1=2x, 2=4x, 3=8x
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemDPinFIFOWrclkFreqSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b5), (value >> 0), 0xc0, 0x6);

    return status;
}

/**
 * (NEVIS) Control ratio between Clocks of DPinFIFO (wr_clk vs rd_clk) : 0=1x, 1=2x, 2=4x, 3=8x
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemDPinFIFOWrclkFreqSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b5), &register_value, 0xc0, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select the clock source for the DPinFIFO Write clock : 0=(default) from NBDEM divider (same source as rd_clk), 1=from RXNB datapath, 2=from RXWB datapath, 3=Unused
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemDPinFIFOWrclkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b5), (value >> 0), 0x30, 0x4);

    return status;
}

/**
 * (NEVIS) Select the clock source for the DPinFIFO Write clock : 0=(default) from NBDEM divider (same source as rd_clk), 1=from RXNB datapath, 2=from RXWB datapath, 3=Unused
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemDPinFIFOWrclkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b5), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation datapath output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemDpoutFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b4), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Enable NB demodulation datapath output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemDpoutFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b4), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation TED output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemTEDFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b4), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Enable NB demodulation TED output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemTEDFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b4), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation counter 1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemCounter1Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b4), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * Enable NB demodulation counter 1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemCounter1Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b4), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x7c), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x7b), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x7c), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x7b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulator frequency discriminator block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemFreqDiscriminatorEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b4), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Enable NB demodulator frequency discriminator block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemFreqDiscriminatorEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b4), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) RX NB demod hs_clk x128 divider
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemHsclkDivX128DivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x84), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x83), (value >> 0));

    return status;
}

/**
 * (NEVIS) RX NB demod hs_clk x128 divider
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemHsclkDivX128DivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x84), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x83), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NCO 50 block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemNco50Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b5), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable NCO 50 block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemNco50Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b5), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulator pulse shaping PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemPulsePfirEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b5), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Enable NB demodulator pulse shaping PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemPulsePfirEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b5), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemX128CntDivValue_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x8a), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbdemX128CntDivValue_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x8a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbwbSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b7), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NbwbSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b7), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NcoEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x48), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1NcoEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x48), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1OverloadHb2Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b1), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1OverloadHb2Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b1), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: Divider 1/N selected, 1: Divider 1/4.5 selected
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1Pfir4xDiv4p5_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xaa), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * 0: Divider 1/N selected, 1: Divider 1/4.5 selected
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1Pfir4xDiv4p5_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xaa), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1Pfir4xDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xad), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xae), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx1Pfir4xDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xad), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xae), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) ORX1 profile DP Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1ProfileDpGlobalClkEnableReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b0), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) ORX1 profile DP Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1ProfileDpGlobalClkEnableReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b0), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) ORX1 profile SSI Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1ProfileSsiGlobalClkEnableReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b0), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) ORX1 profile SSI Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1ProfileSsiGlobalClkEnableReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b0), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_rxqec_clock_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1RxqecClockSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ab), (value >> 0), 0xc0, 0x6);

    return status;
}

/**
 * rx_rxqec_clock_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1RxqecClockSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ab), &register_value, 0xc0, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: enable resampler block. 0: disable resampler block.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1nbResampEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b6), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1: enable resampler block. 0: disable resampler block.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1nbResampEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b6), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable WB/NB compensation PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1nbRxpfir52InEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b5), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Enable WB/NB compensation PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx1nbRxpfir52InEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b5), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgGainCompClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c3), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgGainCompClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c3), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgGainCompEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c3), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgGainCompEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c3), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgGainPhaseDelayClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c3), (value >> 0), 0x30, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgGainPhaseDelayClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c3), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgGainPhaseDelayEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c3), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgGainPhaseDelayEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c3), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgGroup1184En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c3), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgGroup1184En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c3), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgMagcompBbdcClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c2), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgMagcompBbdcClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c2), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgMagcompBbdcEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c2), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgMagcompBbdcEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c2), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbdemDPinFIFODontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c7), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbdemDPinFIFODontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c7), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbdemDPinFIFOSwReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c7), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbdemDPinFIFOSwReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c7), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbdemDpDontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c7), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbdemDpDontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c7), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbdemDpSwReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c7), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbdemDpSwReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c7), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbdemRxpfir52DontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c7), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbdemRxpfir52DontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c7), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbdemRxpfir52SwReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c7), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbdemRxpfir52SwReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c7), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficCorrClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c1), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficCorrClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c1), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ba), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ba), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsClockSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ba), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsClockSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ba), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicLRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1bb), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicLRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1bb), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicMClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1bc), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicMClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1bc), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicMRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1bc), (value >> 0), 0x70, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicMRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1bc), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicNClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1bd), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicNClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1bd), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicNRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1bd), (value >> 0), 0x70, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicNRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1bd), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicOClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1be), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicOClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1be), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicORatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1be), (value >> 0), 0x70, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgNbficObsScicORatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1be), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgRfirAfterRxqecRoutEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c5), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgRfirAfterRxqecRoutEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c5), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgScic1Dec8En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b8), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgScic1Dec8En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b8), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgScic2Dec8En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b8), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgScic2Dec8En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b8), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgScicClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b9), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgScicClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b9), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgSlicerRssiEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c2), (value >> 0), 0x80, 0x7);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgSlicerRssiEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c2), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgTxGainDelayClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c0), (value >> 0), 0xc, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgTxGainDelayClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c0), &register_value, 0xc, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgTxGainDelayEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x108), (value >> 0), 0x40, 0x6);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2AlgTxGainDelayEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x108), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Extended to 16 bits
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2ClkgenCssiDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xc), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xb), (value >> 0));

    return status;
}

/**
 * (B0 New) Extended to 16 bits
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2ClkgenCssiDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xc), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xb), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DataCaptureDriveEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19b), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DataCaptureDriveEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19b), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Select the input data for DDC:  1: select AGC output as DDC input  0: select QEC output as DDC input
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DdcDataSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x46), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Select the input data for DDC:  1: select AGC output as DDC input  0: select QEC output as DDC input
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DdcDataSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x46), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * orx2_dp_alg_scic_div_factor,  set between 1~9, the real div factor is 2~10 (orx2_dp_alg_scic_div_factor+1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpAlgScicDivFactor_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1b8), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * orx2_dp_alg_scic_div_factor,  set between 1~9, the real div factor is 2~10 (orx2_dp_alg_scic_div_factor+1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpAlgScicDivFactor_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1b8), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select DDC in datapath: 0= Bypass DDC, 1=Use RX DP DDC
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDdcSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x20), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) Select DDC in datapath: 0= Bypass DDC, 1=Use RX DP DDC
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDdcSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x20), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec21En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x21), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec21En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x21), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec22En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x21), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec22En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x21), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec23En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x21), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec23En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x21), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec24En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x21), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec24En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x21), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_5 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec25En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x21), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_5 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec25En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x21), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_6 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec26En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x21), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_6 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec26En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x21), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec3En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x21), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec3En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x21), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec51En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x20), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec51En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x20), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec52En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x20), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpDec52En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x20), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c4), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c4), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RX DP HB2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpHb2En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x20), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS) Enable RX DP HB2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpHb2En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x20), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * orx2_dp_scic_div_factor, set among 1~9, the real div factor is 2~10(orx2_dp_scic_div_factor+1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpScicDivFactor_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x77), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * orx2_dp_scic_div_factor, set among 1~9, the real div factor is 2~10(orx2_dp_scic_div_factor+1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpScicDivFactor_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x77), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable RX DP SCIC filter, decimation by 2~10
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpScicEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x20), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * Enable RX DP SCIC filter, decimation by 2~10
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpScicEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x20), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RX DP SINC2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpSinc2En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x20), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable RX DP SINC2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpSinc2En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x20), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable RX DP SINC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpSinc3En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x20), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Enable RX DP SINC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpSinc3En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x20), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable RX DP SINC4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpSinc4En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x20), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Enable RX DP SINC4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpSinc4En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x20), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RXDP_SPI_INTF clock enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpSpiIntfClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c6), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * RXDP_SPI_INTF clock enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpSpiIntfClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c6), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: enable DpinFIFO block 0: disable DPinFIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpinfifoEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x95), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * 1: enable DpinFIFO block 0: disable DPinFIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2DpinfifoEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x95), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) LVDS ORX2 div_value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2LssiRxDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x1e4), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x1e3), (value >> 0));

    return status;
}

/**
 * (B0 New) LVDS ORX2 div_value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2LssiRxDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x1e4), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x1e3), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Add separated clock enable for APD MCPFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2Mcpfir13tapsHb2En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c5), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS C0) Add separated clock enable for APD MCPFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2Mcpfir13tapsHb2En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c5), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Number of cycles for PFIR clock in 1 sample clock period (Navassa=4x, Nevis=16x)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbNbdemPfirNumCycles_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xb5), (value >> 0));

    return status;
}

/**
 * (NEVIS) Number of cycles for PFIR clock in 1 sample clock period (Navassa=4x, Nevis=16x)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbNbdemPfirNumCycles_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xb5), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation ARM output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemARMoutFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c8), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable NB demodulation ARM output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemARMoutFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c8), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation CORR output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemCORRoutFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c8), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Enable NB demodulation CORR output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemCORRoutFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c8), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Control ratio between Clocks of DPinFIFO (wr_clk vs rd_clk) : 0=1x, 1=2x, 2=4x, 3=8x
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemDPinFIFOWrclkFreqSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c9), (value >> 0), 0xc0, 0x6);

    return status;
}

/**
 * (NEVIS) Control ratio between Clocks of DPinFIFO (wr_clk vs rd_clk) : 0=1x, 1=2x, 2=4x, 3=8x
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemDPinFIFOWrclkFreqSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c9), &register_value, 0xc0, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select the clock source for the DPinFIFO Write clock : 0=(default) from NBDEM divider (same source as rd_clk), 1=from RXNB datapath, 2=from RXWB datapath, 3=Unused
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemDPinFIFOWrclkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c9), (value >> 0), 0x30, 0x4);

    return status;
}

/**
 * (NEVIS) Select the clock source for the DPinFIFO Write clock : 0=(default) from NBDEM divider (same source as rd_clk), 1=from RXNB datapath, 2=from RXWB datapath, 3=Unused
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemDPinFIFOWrclkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c9), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation datapath output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemDpoutFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c8), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Enable NB demodulation datapath output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemDpoutFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c8), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation TED output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemTEDFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c8), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Enable NB demodulation TED output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemTEDFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c8), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation counter 1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemCounter1Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c8), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * Enable NB demodulation counter 1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemCounter1Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c8), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x7e), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x7d), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x7e), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x7d), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulator frequency discriminator block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemFreqDiscriminatorEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c8), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Enable NB demodulator frequency discriminator block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemFreqDiscriminatorEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c8), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) RX NB demod hs_clk x128 divider
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemHsclkDivX128DivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x86), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x85), (value >> 0));

    return status;
}

/**
 * (NEVIS) RX NB demod hs_clk x128 divider
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemHsclkDivX128DivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x86), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x85), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NCO 50 block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemNco50Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c9), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable NCO 50 block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemNco50Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c9), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulator pulse shaping PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemPulsePfirEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c9), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Enable NB demodulator pulse shaping PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemPulsePfirEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c9), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemX128CntDivValue_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x8b), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbdemX128CntDivValue_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x8b), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbwbSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1cb), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NbwbSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1cb), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NcoEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x48), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2NcoEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x48), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2OverloadHb2Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c5), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2OverloadHb2Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c5), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2Pfir4xDiv4p5_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xaa), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2Pfir4xDiv4p5_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xaa), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2Pfir4xDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xaf), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xb0), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx2Pfir4xDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xaf), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xb0), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) ORX2 profile DP Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2ProfileDpGlobalClkEnableReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c4), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) ORX2 profile DP Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2ProfileDpGlobalClkEnableReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c4), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) ORX2 profile SSI Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2ProfileSsiGlobalClkEnableReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c4), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) ORX2 profile SSI Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2ProfileSsiGlobalClkEnableReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c4), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_rxqec_clock_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2RxqecClockSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1bf), (value >> 0), 0xc0, 0x6);

    return status;
}

/**
 * rx_rxqec_clock_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2RxqecClockSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1bf), &register_value, 0xc0, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: enable resampler block. 0: disable resampler block.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2nbResampEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ca), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1: enable resampler block. 0: disable resampler block.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2nbResampEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ca), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable WB/NB compensation PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2nbRxpfir52InEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c9), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Enable WB/NB compensation PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx2nbRxpfir52InEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c9), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgGainCompClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d7), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgGainCompClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d7), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgGainCompEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d7), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgGainCompEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d7), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgGainPhaseDelayClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d7), (value >> 0), 0x30, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgGainPhaseDelayClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d7), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgGainPhaseDelayEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d7), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgGainPhaseDelayEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d7), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgGroup1184En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d7), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgGroup1184En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d7), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgMagcompBbdcClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d6), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgMagcompBbdcClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d6), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgMagcompBbdcEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d6), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgMagcompBbdcEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d6), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbdemDPinFIFODontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1db), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbdemDPinFIFODontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1db), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbdemDPinFIFOSwReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1db), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbdemDPinFIFOSwReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1db), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbdemDpDontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1db), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbdemDpDontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1db), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbdemDpSwReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1db), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbdemDpSwReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1db), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbdemRxpfir52DontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1db), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbdemRxpfir52DontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1db), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbdemRxpfir52SwReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1db), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbdemRxpfir52SwReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1db), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficCorrClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d5), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficCorrClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d5), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ce), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ce), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsClockSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ce), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsClockSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ce), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicLRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1cf), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicLRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1cf), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicMClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d0), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicMClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d0), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicMRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d0), (value >> 0), 0x70, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicMRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d0), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicNClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d1), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicNClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d1), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicNRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d1), (value >> 0), 0x70, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicNRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d1), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicOClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d2), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicOClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d2), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicORatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d2), (value >> 0), 0x70, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgNbficObsScicORatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d2), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgRfirAfterRxqecRoutEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d9), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgRfirAfterRxqecRoutEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d9), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgScic1Dec8En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1cc), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgScic1Dec8En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1cc), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgScic2Dec8En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1cc), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgScic2Dec8En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1cc), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgScicClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1cd), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgScicClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1cd), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgSlicerRssiEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d6), (value >> 0), 0x80, 0x7);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgSlicerRssiEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d6), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgTxGainDelayClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d4), (value >> 0), 0xc, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgTxGainDelayClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d4), &register_value, 0xc, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgTxGainDelayEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x108), (value >> 0), 0x80, 0x7);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3AlgTxGainDelayEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x108), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Extended to 16 bits
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3ClkgenCssiDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xe), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xd), (value >> 0));

    return status;
}

/**
 * (B0 New) Extended to 16 bits
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3ClkgenCssiDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xe), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xd), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DataCaptureDriveEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19b), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DataCaptureDriveEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19b), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Select the input data for DDC:  1: select AGC output as DDC input  0: select QEC output as DDC input
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DdcDataSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x46), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Select the input data for DDC:  1: select AGC output as DDC input  0: select QEC output as DDC input
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DdcDataSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x46), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * orx3_dp_alg_scic_div_factor,  set between 1~9, the real div factor is 2~10 (orx3_dp_alg_scic_div_factor+1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpAlgScicDivFactor_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1cc), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * orx3_dp_alg_scic_div_factor,  set between 1~9, the real div factor is 2~10 (orx3_dp_alg_scic_div_factor+1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpAlgScicDivFactor_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1cc), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select DDC in datapath: 0= Bypass DDC, 1=Use RX DP DDC
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDdcSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x22), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) Select DDC in datapath: 0= Bypass DDC, 1=Use RX DP DDC
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDdcSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x22), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec21En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x23), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec21En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x23), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec22En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x23), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec22En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x23), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec23En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x23), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec23En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x23), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec24En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x23), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec24En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x23), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_5 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec25En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x23), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_5 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec25En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x23), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_6 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec26En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x23), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_6 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec26En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x23), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec3En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x23), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec3En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x23), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec51En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x22), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec51En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x22), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec52En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x22), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpDec52En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x22), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d8), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d8), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RX DP HB2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpHb2En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x22), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS) Enable RX DP HB2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpHb2En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x22), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * orx3_dp_scic_div_factor, set among 1~9, the real div factor is 2~10(orx3_dp_scic_div_factor+1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpScicDivFactor_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x78), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * orx3_dp_scic_div_factor, set among 1~9, the real div factor is 2~10(orx3_dp_scic_div_factor+1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpScicDivFactor_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x78), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable RX DP SCIC filter, decimation by 2~10
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpScicEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x22), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * Enable RX DP SCIC filter, decimation by 2~10
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpScicEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x22), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RX DP SINC2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpSinc2En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x22), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable RX DP SINC2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpSinc2En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x22), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable RX DP SINC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpSinc3En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x22), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Enable RX DP SINC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpSinc3En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x22), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable RX DP SINC4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpSinc4En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x22), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Enable RX DP SINC4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpSinc4En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x22), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RXDP_SPI_INTF clock enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpSpiIntfClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1da), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * RXDP_SPI_INTF clock enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpSpiIntfClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1da), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: enable DpinFIFO block 0: disable DPinFIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpinfifoEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x95), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * 1: enable DpinFIFO block 0: disable DPinFIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3DpinfifoEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x95), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) LVDS ORX3 div_value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3LssiRxDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x1e6), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x1e5), (value >> 0));

    return status;
}

/**
 * (B0 New) LVDS ORX3 div_value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3LssiRxDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x1e6), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x1e5), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Add separated clock enable for APD MCPFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3Mcpfir13tapsHb2En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d9), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS C0) Add separated clock enable for APD MCPFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3Mcpfir13tapsHb2En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d9), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Number of cycles for PFIR clock in 1 sample clock period (Navassa=4x, Nevis=16x)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbNbdemPfirNumCycles_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xb6), (value >> 0));

    return status;
}

/**
 * (NEVIS) Number of cycles for PFIR clock in 1 sample clock period (Navassa=4x, Nevis=16x)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbNbdemPfirNumCycles_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xb6), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation ARM output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemARMoutFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1dc), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable NB demodulation ARM output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemARMoutFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1dc), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation CORR output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemCORRoutFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1dc), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Enable NB demodulation CORR output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemCORRoutFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1dc), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Control ratio between Clocks of DPinFIFO (wr_clk vs rd_clk) : 0=1x, 1=2x, 2=4x, 3=8x
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemDPinFIFOWrclkFreqSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1dd), (value >> 0), 0xc0, 0x6);

    return status;
}

/**
 * (NEVIS) Control ratio between Clocks of DPinFIFO (wr_clk vs rd_clk) : 0=1x, 1=2x, 2=4x, 3=8x
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemDPinFIFOWrclkFreqSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1dd), &register_value, 0xc0, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select the clock source for the DPinFIFO Write clock : 0=(default) from NBDEM divider (same source as rd_clk), 1=from RXNB datapath, 2=from RXWB datapath, 3=Unused
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemDPinFIFOWrclkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1dd), (value >> 0), 0x30, 0x4);

    return status;
}

/**
 * (NEVIS) Select the clock source for the DPinFIFO Write clock : 0=(default) from NBDEM divider (same source as rd_clk), 1=from RXNB datapath, 2=from RXWB datapath, 3=Unused
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemDPinFIFOWrclkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1dd), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation datapath output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemDpoutFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1dc), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Enable NB demodulation datapath output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemDpoutFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1dc), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation TED output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemTEDFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1dc), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Enable NB demodulation TED output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemTEDFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1dc), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation counter 1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemCounter1Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1dc), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * Enable NB demodulation counter 1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemCounter1Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1dc), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x80), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x7f), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x80), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x7f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulator frequency discriminator block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemFreqDiscriminatorEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1dc), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Enable NB demodulator frequency discriminator block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemFreqDiscriminatorEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1dc), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) RX NB demod hs_clk x128 divider
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemHsclkDivX128DivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x88), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x87), (value >> 0));

    return status;
}

/**
 * (NEVIS) RX NB demod hs_clk x128 divider
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemHsclkDivX128DivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x88), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x87), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NCO 50 block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemNco50Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1dd), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable NCO 50 block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemNco50Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1dd), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulator pulse shaping PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemPulsePfirEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1dd), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Enable NB demodulator pulse shaping PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemPulsePfirEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1dd), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemX128CntDivValue_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x8c), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbdemX128CntDivValue_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x8c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbwbSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1df), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NbwbSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1df), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NcoEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x48), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3NcoEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x48), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3OverloadHb2Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d9), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3OverloadHb2Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d9), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3Pfir4xDiv4p5_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xaa), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3Pfir4xDiv4p5_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xaa), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3Pfir4xDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xb1), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xb2), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_Orx3Pfir4xDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xb1), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xb2), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) ORX3 profile DP Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3ProfileDpGlobalClkEnableReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d8), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) ORX3 profile DP Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3ProfileDpGlobalClkEnableReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d8), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) ORX3 profile SSI Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3ProfileSsiGlobalClkEnableReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d8), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) ORX3 profile SSI Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3ProfileSsiGlobalClkEnableReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d8), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_rxqec_clock_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3RxqecClockSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d3), (value >> 0), 0xc0, 0x6);

    return status;
}

/**
 * rx_rxqec_clock_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3RxqecClockSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d3), &register_value, 0xc0, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: enable resampler block. 0: disable resampler block.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3nbResampEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1de), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1: enable resampler block. 0: disable resampler block.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3nbResampEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1de), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable WB/NB compensation PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3nbRxpfir52InEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1dd), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Enable WB/NB compensation PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Orx3nbRxpfir52InEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1dd), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1 => ORX; 0 => RX (default)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_OrxProfileSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x25), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1 => ORX; 0 => RX (default)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_OrxProfileSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x25), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: ORX1, 1: ORX2, 2: ORX3
 */
static inline int32_t adrv910x_NvsRegmapRxnb_OrxSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x25), (value >> 0), 0x30, 0x4);

    return status;
}

/**
 * 0: ORX1, 1: ORX2, 2: ORX3
 */
static inline int32_t adrv910x_NvsRegmapRxnb_OrxSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x25), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1 => ORX; 0 => RX (default)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_OrxSsiProfileSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x25), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * 1 => ORX; 0 => RX (default)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_OrxSsiProfileSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x25), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: ORX1, 1: ORX2, 2: ORX3
 */
static inline int32_t adrv910x_NvsRegmapRxnb_OrxSsiSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x25), (value >> 0), 0xc0, 0x6);

    return status;
}

/**
 * 0: ORX1, 1: ORX2, 2: ORX3
 */
static inline int32_t adrv910x_NvsRegmapRxnb_OrxSsiSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x25), &register_value, 0xc0, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_OrxqecObsCaptEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19d), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_OrxqecObsCaptEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19d), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Flag indicating saturation in the RX ch1 PFIR. Write 1 to clear
 */
static inline int32_t adrv910x_NvsRegmapRxnb_OverflowRfir_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x197), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_OverloadClkEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11e), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_OverloadClkEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_OverloadHb2Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11e), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_OverloadHb2Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11e), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_PhaseSyncFtwUpdate_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x4e), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_PhaseSyncFtwUpdate_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x4e), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_PhaseSyncNcoPhaseAvThreshold_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x5b), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x5a), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_PhaseSyncNcoPhaseAvThreshold_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x5b), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x5a), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_PhaseSyncNcoSwControl_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x59), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_PhaseSyncNcoSwControl_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x59), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_PwrMonRssiEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19e), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_PwrMonRssiEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RfdcAArmOrGroup1184ClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f7), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RfdcAArmOrGroup1184ClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f7), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RfdcAForceArmClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f7), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RfdcAForceArmClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f7), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RfdcAForceGroup1ClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f7), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RfdcAForceGroup1ClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f7), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RfdcBArmOrGroup1184ClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f8), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RfdcBArmOrGroup1184ClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f8), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RfdcBForceArmClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f8), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RfdcBForceArmClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f8), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RfdcBForceGroup1ClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f8), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RfdcBForceGroup1ClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f8), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RfdcEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19e), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RfdcEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19e), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * WB/NB compensation PFIR input selection: 1: input from RP point, 0: input from NCO 50
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RpfirInSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xc1), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * WB/NB compensation PFIR input selection: 1: input from RP point, 0: input from NCO 50
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RpfirInSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xc1), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_adc_flash_comp_addr
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcFlashCompAddr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x119), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * rx_adc_flash_comp_addr
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcFlashCompAddr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x119), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_adc_flash_read_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcFlashReadSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x118), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * rx_adc_flash_read_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcFlashReadSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x118), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_adc_flash_wait
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcFlashWait_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x118), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * rx_adc_flash_wait
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcFlashWait_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x118), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable ADC gray decoding
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcGrayCode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f9), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable ADC gray decoding
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcGrayCode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f9), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This register sets the upper level threshold to be compared with the accumulated samples (set by adc_ovld_duration)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadLowerThreshold_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x110), (value >> 0));

    return status;
}

/**
 * This register sets the upper level threshold to be compared with the accumulated samples (set by adc_ovld_duration)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadLowerThreshold_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x110), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Contains the number of cycles of saturated values (+8 or -8) allowed in a window before an ADC reset is triggered. If programmed greater than the window, a reset will never trigger.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadResetDuration_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10b), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * Contains the number of cycles of saturated values (+8 or -8) allowed in a window before an ADC reset is triggered. If programmed greater than the window, a reset will never trigger.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadResetDuration_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10b), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Contains the number of cycles (in RFIR IN clocks) that reset is held to the RSSI block after a reset is triggered.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadResetRfirInDuration_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10c), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * Contains the number of cycles (in RFIR IN clocks) that reset is held to the RSSI block after a reset is triggered.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadResetRfirInDuration_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10c), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Contains the number of cycles (in RFIR OUT clocks) which reset is held to the RSSI block after a reset is triggered.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadResetRfirOutDuration_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10d), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * Contains the number of cycles (in RFIR OUT clocks) which reset is held to the RSSI block after a reset is triggered.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadResetRfirOutDuration_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10d), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Contains the number of cycles of saturated values (+8 or -8) allowed in a window before an ADC reset is triggered. If programmed greater than the window, a reset will never trigger.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadResetSize_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x109), (value >> 0), 0x1f, 0x0);

    return status;
}

/**
 * Contains the number of cycles of saturated values (+8 or -8) allowed in a window before an ADC reset is triggered. If programmed greater than the window, a reset will never trigger.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadResetSize_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x109), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Contains the number of cycles of saturated values (+8 or -8) allowed in a window before an ADC reset is triggered. If programmed greater than the window, a reset will never trigger.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadResetThreshold_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10a), (value >> 0), 0x7f, 0x0);

    return status;
}

/**
 * Contains the number of cycles of saturated values (+8 or -8) allowed in a window before an ADC reset is triggered. If programmed greater than the window, a reset will never trigger.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadResetThreshold_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10a), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This register sets the upper level threshold to be compared with the accumulated samples (set by adc_overload_config)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadUpperThreshold_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x10f), (value >> 0));

    return status;
}

/**
 * This register sets the upper level threshold to be compared with the accumulated samples (set by adc_overload_config)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOverloadUpperThreshold_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x10f), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * These bits set the number of ADC samples to accumulate in the ADC overload detector before comparing to the overload threshold according to the following settings: 00 --  4 , 01 --  8 , 10 --  16 , 11 --  16
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOvldDuration_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10e), (value >> 0), 0x6, 0x1);

    return status;
}

/**
 * These bits set the number of ADC samples to accumulate in the ADC overload detector before comparing to the overload threshold according to the following settings: 00 --  4 , 01 --  8 , 10 --  16 , 11 --  16
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcOvldDuration_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10e), &register_value, 0x6, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcProfile_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x189), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcProfile_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x189), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcProfileLatch_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x189), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcProfileLatch_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x189), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_adc_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x118), (value >> 0), 0x3, 0x0);

    return status;
}

/**
 * rx_adc_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x118), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * ADC clock sample rate, used for static RX gain compensation block : 00: 1.105GHz, 01: 1.474GHz, 10: 2.211GHz, 11: 1.105GHz
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcSpeedSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x2a), (value >> 0), 0x60, 0x5);

    return status;
}

/**
 * ADC clock sample rate, used for static RX gain compensation block : 00: 1.105GHz, 01: 1.474GHz, 10: 2.211GHz, 11: 1.105GHz
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAdcSpeedSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x2a), &register_value, 0x60, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAgcGtSramNapRetPsd_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1e7), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAgcGtSramNapRetPsd_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1e7), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_agc_rssi_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAgcRssiEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x103), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * rx_agc_rssi_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAgcRssiEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x103), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgGainCompClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x121), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgGainCompClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x121), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) GAIN Comp global reset mask : 0=use global reset , 1=dont_use global reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgGainCompDontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x121), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS) GAIN Comp global reset mask : 0=use global reset , 1=dont_use global reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgGainCompDontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x121), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgGainCompEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x121), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgGainCompEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x121), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgGainPhaseDelayClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x121), (value >> 0), 0x30, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgGainPhaseDelayClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x121), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgGainPhaseDelayEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x121), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgGainPhaseDelayEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x121), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgGroup1184En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x121), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgGroup1184En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x121), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMagcompBbdcClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x120), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMagcompBbdcClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x120), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMagcompBbdcDontUseGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x123), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMagcompBbdcDontUseGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x123), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMagcompBbdcEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x120), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMagcompBbdcEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x120), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: RB, 1: mag_comp_pfir_21
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux200ASel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11f), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 0: RB, 1: mag_comp_pfir_21
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux200ASel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11f), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: RD, 1:RB
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux200Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11f), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * 0: RD, 1:RB
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux200Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11f), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: mux_200_out, 1: mag_comp_pfir_21
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux201Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11f), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * 0: mux_200_out, 1: mag_comp_pfir_21
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux201Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11f), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: mux_202_out, 1: RD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux202BRDSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11f), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * 0: mux_202_out, 1: RD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux202BRDSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11f), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0:mux_202B_RD_out, 1: RJ
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux202BRJSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11f), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * 0:mux_202B_RD_out, 1: RJ
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux202BRJSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11f), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: mux_201_out, 1: rx_dig_offset_out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux202Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11f), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * 0: mux_201_out, 1: rx_dig_offset_out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux202Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11f), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: RY, 1: RH
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux203RHSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11f), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * 0: RY, 1: RH
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux203RHSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11f), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: mux_202B_out, 1: mux_203_out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux204Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11f), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * 0: mux_202B_out, 1: mux_203_out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux204Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11f), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0:mux_202B_out, 1: nbfic_corr_out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux205NbficSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x120), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 0:mux_202B_out, 1: nbfic_corr_out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux205NbficSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x120), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: mux_205_out, 1: rx_rxqec_out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux206RxqecRx1CorrSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x120), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * 0: mux_205_out, 1: rx_rxqec_out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux206RxqecRx1CorrSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x120), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: mux_206_out, 1: mux_202_out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux207Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x120), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * 0: mux_206_out, 1: mux_202_out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux207Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x120), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux208Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x120), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux208Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x120), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Select HB2 Peak Detectors to use Mux_500 output or RB_NB data: 0 = select Mux_500, 1 = select RB_NB
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux500ASel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fd), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS C0) Select HB2 Peak Detectors to use Mux_500 output or RB_NB data: 0 = select Mux_500, 1 = select RB_NB
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux500ASel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fd), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Select HB2 sec_ovrld_det to use APD Compensation FIR or Mux_500A: 0 = select Mux_500A, 1 = select APD Compensation FIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux500BSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fd), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS C0) Select HB2 sec_ovrld_det to use APD Compensation FIR or Mux_500A: 0 = select Mux_500A, 1 = select APD Compensation FIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux500BSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fd), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux500Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fa), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux500Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fa), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux501Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fa), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux501Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fa), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux502Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fa), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux502Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fa), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux504Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fa), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux504Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fa), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux505NbficSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fa), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux505NbficSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fa), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux506RxqecRx1CorrSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fa), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgMux506RxqecRx1CorrSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fa), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficCorrClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x107), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficCorrClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x107), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x181), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x181), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsClockSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x181), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsClockSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x181), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicLRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x182), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicLRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x182), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicMClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x183), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicMClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x183), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicMRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x183), (value >> 0), 0x70, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicMRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x183), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicNClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x184), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicNClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x184), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicNRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x184), (value >> 0), 0x70, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicNRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x184), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicOClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x185), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicOClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x185), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicORatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x185), (value >> 0), 0x70, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicORatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x185), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Reset the SCICs
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x180), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Reset the SCICs
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgNbficObsScicReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x180), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgRfirAfterRxqecRoutEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11e), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgRfirAfterRxqecRoutEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11e), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgRxqecEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x120), (value >> 0), 0x40, 0x6);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgRxqecEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x120), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgScic1Dec8En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x106), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgScic1Dec8En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x106), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgScic1Dec8Reset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x28), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgScic1Dec8Reset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x28), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgScic2Dec8En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x106), (value >> 0), 0x4, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgScic2Dec8En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x106), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgScic2Dec8Reset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x28), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgScic2Dec8Reset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x28), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgScicClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x104), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgScicClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x104), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgScicReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x104), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgScicReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x104), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgSlicerRssiEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x120), (value >> 0), 0x80, 0x7);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgSlicerRssiEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x120), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgTxGainDelayClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x108), (value >> 0), 0xc, 0x2);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgTxGainDelayClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x108), &register_value, 0xc, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgTxGainDelayEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x108), (value >> 0), 0x10, 0x4);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxAlgTxGainDelayEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x108), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * rx_averaging_end
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxAveragingEnd_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x64), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxChanFuncsRadioStateBbdc_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x18a), (value >> 0), 0x30, 0x4);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxChanFuncsRadioStateBbdc_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x18a), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxChanFuncsRadioStateNbfic_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x18a), (value >> 0), 0xc0, 0x6);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxChanFuncsRadioStateNbfic_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x18a), &register_value, 0xc0, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxChanFuncsRadioStateRfdc_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x18a), (value >> 0), 0xc, 0x2);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxChanFuncsRadioStateRfdc_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x18a), &register_value, 0xc, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxChanFuncsRadioStates_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x18a), (value >> 0), 0x3, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxChanFuncsRadioStates_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x18a), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) rx_clkgen_cssi_div_value (Extended to 16 bits)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxClkgenCssiDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x8), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x7), (value >> 0));

    return status;
}

/**
 * (B0 New) rx_clkgen_cssi_div_value (Extended to 16 bits)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxClkgenCssiDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x8), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x7), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Unused
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxClkgenCssiLoadDivider_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x6), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * Unused
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxClkgenCssiLoadDivider_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x6), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxDatapathForceZero_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x26), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxDatapathForceZero_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x26), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Select the input data for DDC:  1: select AGC output as DDC input  0: select QEC output as DDC input
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDdcDataSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x46), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Select the input data for DDC:  1: select AGC output as DDC input  0: select QEC output as DDC input
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDdcDataSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x46), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1’b1:  select algorithm output as DDC din1 input   1’b0: select datapath output as DDC din1 input
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDdcDin1Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x45), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1’b1:  select algorithm output as DDC din1 input   1’b0: select datapath output as DDC din1 input
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDdcDin1Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x45), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1’b1:  select algorithm output as DDC din2 input   1’b0: select datapath output as DDC din2 input
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDdcDin2Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x45), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * 1’b1:  select algorithm output as DDC din2 input   1’b0: select datapath output as DDC din2 input
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDdcDin2Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x45), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1’b1: add zero to RXDDC input I channel,  1’b0: original data comes to RXDDC input I channel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDdcZeroI_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x47), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1’b1: add zero to RXDDC input I channel,  1’b0: original data comes to RXDDC input I channel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDdcZeroI_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x47), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1'b1: add zero to RXDDC input Q channel,  1’b0: original data comes to RXDDC input Q channel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDdcZeroQ_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x47), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * 1'b1: add zero to RXDDC input Q channel,  1’b0: original data comes to RXDDC input Q channel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDdcZeroQ_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x47), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the window of clock cycles (at the HB2 output rate) to meet the overload count. Possible settings are (in decimal): 1, 4, 8, 12, 16, 24, and 32.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecOverloadDurationCount_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x111), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * This sets the window of clock cycles (at the HB2 output rate) to meet the overload count. Possible settings are (in decimal): 1, 4, 8, 12, 16, 24, and 32.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecOverloadDurationCount_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x111), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * When this bit is set, the dynamic range of the power measurement increases from 40dB to ~60dB (that is, all signal levels from 0dBFS to -60dBFS are accurately detected.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecOverloadPowerMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x112), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * When this bit is set, the dynamic range of the power measurement increases from 40dB to ~60dB (that is, all signal levels from 0dBFS to -60dBFS are accurately detected.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecOverloadPowerMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x112), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * These bits set the number of actual overloads required to trigger the overload signal.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecOverloadThresholdCount_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x111), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * These bits set the number of actual overloads required to trigger the overload signal.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecOverloadThresholdCount_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x111), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * These bits set the value from full-scale that the HB2 overload detector thresholds are set (upper and lower) relative to full scale. The threshold should be set such that the resolution is maximized where the signal is present. The following settings are available: 00 --   0dB , 01 --  -4dB , 10 --  -5dB , 11 --  -6dB
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecThresholdConfig_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x112), (value >> 0), 0x3, 0x0);

    return status;
}

/**
 * These bits set the value from full-scale that the HB2 overload detector thresholds are set (upper and lower) relative to full scale. The threshold should be set such that the resolution is maximized where the signal is present. The following settings are available: 00 --   0dB , 01 --  -4dB , 10 --  -5dB , 11 --  -6dB
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecThresholdConfig_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x112), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) In multiple time constants in AGC loop mode, this field sets the lower level overload threshold for interval 0 to be compared with samples from the output of the HB2 filter. An offset to this value is always applied and set using dec_threshold_config. For details on using this field, see description in agc_enable_fast_recovery_loop. This threshold is determined using the following equation: lower threshold=20 * log10(decimated_data_overload_int0_lower_threshold/256)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecimatedDataOverloadInt0LowerThreshold_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ee), (value >> 8), 0x3f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x115), (value >> 0));

    return status;
}

/**
 * (B0 New) In multiple time constants in AGC loop mode, this field sets the lower level overload threshold for interval 0 to be compared with samples from the output of the HB2 filter. An offset to this value is always applied and set using dec_threshold_config. For details on using this field, see description in agc_enable_fast_recovery_loop. This threshold is determined using the following equation: lower threshold=20 * log10(decimated_data_overload_int0_lower_threshold/256)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecimatedDataOverloadInt0LowerThreshold_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ee), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x115), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) In multiple time constants in AGC loop mode, this field sets the lower level overload threshold for interval 1 to be compared with samples from the output of the HB2 filter. An offset to this value is always applied and set using dec_threshold_config. For details on using this field, see description in agc_enable_fast_recovery_loop. This threshold is determined using the following equation: lower threshold=20 * log10(decimated_data_overload_int0_lower_threshold/256)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecimatedDataOverloadInt1LowerThreshold_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ef), (value >> 8), 0x3f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x116), (value >> 0));

    return status;
}

/**
 * (B0 New) In multiple time constants in AGC loop mode, this field sets the lower level overload threshold for interval 1 to be compared with samples from the output of the HB2 filter. An offset to this value is always applied and set using dec_threshold_config. For details on using this field, see description in agc_enable_fast_recovery_loop. This threshold is determined using the following equation: lower threshold=20 * log10(decimated_data_overload_int0_lower_threshold/256)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecimatedDataOverloadInt1LowerThreshold_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ef), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x116), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) This is a programmable overload threshold that triggers for a lower peak signal level (~-17dBFS). This threshold has a resolution of 1dB starting at 0dBFS up to -40dBFS. See description in agc_enable_ip3_optimization_threshold for details of Two-threshold AGC loop mode of operation.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecimatedDataOverloadIp3UpperThreshold_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ec), (value >> 8), 0x3f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x117), (value >> 0));

    return status;
}

/**
 * (B0 New) This is a programmable overload threshold that triggers for a lower peak signal level (~-17dBFS). This threshold has a resolution of 1dB starting at 0dBFS up to -40dBFS. See description in agc_enable_ip3_optimization_threshold for details of Two-threshold AGC loop mode of operation.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecimatedDataOverloadIp3UpperThreshold_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ec), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x117), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) This register sets the lower level overload threshold to be compared with samples from the output of the HB2 filter. An offset to this value is always applied and set using dec_threshold_config. When in The multiple time constants in AGC loop mode, this field sets the lower level overload threshold for interval 2. For details on using this field in multiple time constants in AGC loop mode, see description in agc_enable_fast_recovery_loop. This threshold is determined using the following equation: lower threshold=20 * log10(decimated_data_overload_lower_threshold/256)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecimatedDataOverloadLowerThreshold_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1ed), (value >> 8), 0x3f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x114), (value >> 0));

    return status;
}

/**
 * (B0 New) This register sets the lower level overload threshold to be compared with samples from the output of the HB2 filter. An offset to this value is always applied and set using dec_threshold_config. When in The multiple time constants in AGC loop mode, this field sets the lower level overload threshold for interval 2. For details on using this field in multiple time constants in AGC loop mode, see description in agc_enable_fast_recovery_loop. This threshold is determined using the following equation: lower threshold=20 * log10(decimated_data_overload_lower_threshold/256)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecimatedDataOverloadLowerThreshold_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1ed), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x114), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) This register sets the upper level overload threshold to be compared with samples from the output of the HB2 filter. An offset to this value is always applied and set using dec_threshold_config. This threshold is determined using the following equation: upper threshold = 20 * log10(decimated_data_overload_upper_threshold/256)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecimatedDataOverloadUpperThreshold_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1eb), (value >> 8), 0x3f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x113), (value >> 0));

    return status;
}

/**
 * (B0 New) This register sets the upper level overload threshold to be compared with samples from the output of the HB2 filter. An offset to this value is always applied and set using dec_threshold_config. This threshold is determined using the following equation: upper threshold = 20 * log10(decimated_data_overload_upper_threshold/256)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDecimatedDataOverloadUpperThreshold_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1eb), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x113), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * Flag indicating saturation in the RX ch1 digital gain. Write 1 to clear
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDigitalGainSaturation_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x197), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * When set, this bit prevents an automatic reset from ~RXON or during the 1s after RXON asserts.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDisableAdcStartupReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10a), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * When set, this bit prevents an automatic reset from ~RXON or during the 1s after RXON asserts.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDisableAdcStartupReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10a), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_dp_agc_wb_10_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpAgcWb10En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x101), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * rx_dp_agc_wb_10_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpAgcWb10En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x101), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_dp_alg_scic_div_factor,  set between 1~9, the real div factor is 2~10 (rx_dp_alg_scic_div_factor +1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpAlgScicDivFactor_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x106), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * rx_dp_alg_scic_div_factor,  set between 1~9, the real div factor is 2~10 (rx_dp_alg_scic_div_factor +1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpAlgScicDivFactor_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x106), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_dp_alg_scic_ripple_sel, 1: select low ripple mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpAlgScicRippleSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x106), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * rx_dp_alg_scic_ripple_sel, 1: select low ripple mode
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpAlgScicRippleSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x106), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select DDC in datapath: 0= Bypass DDC, 1=Use RX DP DDC
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDdcSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) Select DDC in datapath: 0= Bypass DDC, 1=Use RX DP DDC
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDdcSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec21En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec21En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec22En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec22En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec23En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec23En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec24En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec24En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_5 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec25En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_5 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec25En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_6 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec26En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC2_6 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec26En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec3En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1d), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec3En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1d), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec51En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_1 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec51En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec52En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS) Enable RXNB datapath DEC5_2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDec52En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_dp_dmr_r0_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDmrR0En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x101), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * rx_dp_dmr_r0_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDmrR0En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x101), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_dp_dmr_r1_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDmrR1En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x101), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * rx_dp_dmr_r1_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpDmrR1En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x101), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_dp_fic_54_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpFic54En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x101), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * rx_dp_fic_54_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpFic54En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x101), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_dp_fm_r1_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpFmR1En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x101), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * rx_dp_fm_r1_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpFmR1En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x101), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x2b), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x2b), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainI0_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x2e), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x2d), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainI0_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x2e), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x2d), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainI1_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x30), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x2f), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainI1_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x30), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x2f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainI2_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x32), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x31), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainI2_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x32), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x31), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainI3_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x34), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x33), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainI3_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x34), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x33), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainI4_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x36), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x35), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainI4_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x36), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x35), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainI5_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x38), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x37), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainI5_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x38), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x37), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainQ0_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x3a), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x39), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainQ0_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x3a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x39), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainQ1_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x3c), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x3b), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainQ1_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x3c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x3b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainQ2_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x3e), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x3d), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainQ2_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x3e), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x3d), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainQ3_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x40), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x3f), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainQ3_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x40), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x3f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainQ4_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x42), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x41), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainQ4_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x42), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x41), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainQ5_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x44), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x43), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7GainQ5_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x44), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x43), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7ResetbMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x2c), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7ResetbMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x2c), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7UpdateSingle_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x2b), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGainComp7UpdateSingle_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x2b), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) RX/ORX1/ORX2/ORX3 profiles DP Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGlobalClkEnableReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x28), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) RX/ORX1/ORX2/ORX3 profiles DP Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGlobalClkEnableReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x28), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RX DP Global Reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x28), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * RX DP Global Reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x28), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RX DP HB2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpHb2En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS) Enable RX DP HB2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpHb2En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select the data after DDC : 0= Bypass DDC, 1= from RXQEC RC1, 2= from DDC, 3= Bypass DDC
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpNbagcMuxSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x74), (value >> 0), 0x30, 0x4);

    return status;
}

/**
 * (NEVIS) Select the data after DDC : 0= Bypass DDC, 1= from RXQEC RC1, 2= from DDC, 3= Bypass DDC
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpNbagcMuxSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x74), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_dp_p25_r1_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpP25R1En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x101), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * rx_dp_p25_r1_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpP25R1En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x101), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RX DP PFIR_52 reset (NOT USED in DESIGN)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpPfir52Reset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x28), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * RX DP PFIR_52 reset (NOT USED in DESIGN)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpPfir52Reset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x28), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxDpRssiInSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xc1), (value >> 0), 0x7, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxDpRssiInSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xc1), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_dp_fic_54_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpRxqec21En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x101), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * rx_dp_fic_54_en
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpRxqec21En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x101), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 00: rx_dec_out         01: RXQEC out  10: DDC out, 11: rx_dec_out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpRxqecMuxSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x29), (value >> 0), 0x6, 0x1);

    return status;
}

/**
 * 00: rx_dec_out         01: RXQEC out  10: DDC out, 11: rx_dec_out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpRxqecMuxSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x29), &register_value, 0x6, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_dp_scic_div_factor, set among 1~9, the real div factor is 2~10 (rx_dp_scic_div_factor +1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpScicDivFactor_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x75), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * rx_dp_scic_div_factor, set among 1~9, the real div factor is 2~10 (rx_dp_scic_div_factor +1)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpScicDivFactor_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x75), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable RX DP SCIC filter 23, decimation by 2~10
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpScicEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * Enable RX DP SCIC filter 23, decimation by 2~10
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpScicEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpScicReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x28), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpScicReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x28), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RX scic debug signal.  Default: 0
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpScicRippleSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x74), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * RX scic debug signal.  Default: 0
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpScicRippleSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x74), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable RX DP SINC2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSinc2En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable RX DP SINC2 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSinc2En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * SINC filter gain setting. 0: 0db, 1: 6db, 2: 12db 3: -6db, 4: -12db
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSinc2Sinc3GainLevelFromSpi_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x2a), (value >> 0), 0x1c, 0x2);

    return status;
}

/**
 * SINC filter gain setting. 0: 0db, 1: 6db, 2: 12db 3: -6db, 4: -12db
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSinc2Sinc3GainLevelFromSpi_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x2a), &register_value, 0x1c, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable RX DP SINC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSinc3En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Enable RX DP SINC3 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSinc3En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable RX DP SINC4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSinc4En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1c), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Enable RX DP SINC4 filter
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSinc4En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1c), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSpectralInvertI_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x2a), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSpectralInvertI_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x2a), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSpectralInvertQ_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x2a), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSpectralInvertQ_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x2a), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RXDP_SPI_INTF clock enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSpiIntfClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x29), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * RXDP_SPI_INTF clock enable
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxDpSpiIntfClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x29), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * If clear, the ADC overload detector is effectively stuck in reset.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxEnableAdcOverload_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x10e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * If clear, the ADC overload detector is effectively stuck in reset.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxEnableAdcOverload_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x10e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * If clear, the HB2 (decimated) overload detector is effectively stuck in reset.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxEnableDecOverload_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x111), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * If clear, the HB2 (decimated) overload detector is effectively stuck in reset.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxEnableDecOverload_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x111), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxEnableGcounterSync_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x6e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxEnableGcounterSync_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x6e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0=coeff_A, 1=coeff_B
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxFirSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x157), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * 0=coeff_A, 1=coeff_B
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxFirSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x157), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * When set, the ADC is forced into a reset state. The ADC is also forced into reset when RXON is deasserted, and for 1s immediately after RXON asserts.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxForceAdcOverloadReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x109), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * When set, the ADC is forced into a reset state. The ADC is also forced into reset when RXON is deasserted, and for 1s immediately after RXON asserts.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxForceAdcOverloadReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x109), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxFuncGainCompEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x18c), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxFuncGainCompEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x18c), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxGcounterSegmentSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x6e), (value >> 0), 0xe, 0x1);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxGcounterSegmentSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x6e), &register_value, 0xe, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxMagCompPfir21SwReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xc2), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxMagCompPfir21SwReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xc2), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Add separated clock enable for APD MCPFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxMcpfir13tapsHb2En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11e), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS C0) Add separated clock enable for APD MCPFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxMcpfir13tapsHb2En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11e), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Pass data directly from MISR input to signature output.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxMisrBypass_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11b), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Pass data directly from MISR input to signature output.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxMisrBypass_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11b), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Selects how the I and Q samples are hashed into the signature register. 00 - I[15:0] XOR Q[0:15] (Q is bit reversed.), 01 - I[15:0] only, 10 - Q[15:0] only, 11 - I[15:0] XOR Q[15:0]
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxMisrDatapathSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11b), (value >> 0), 0x30, 0x4);

    return status;
}

/**
 * Selects how the I and Q samples are hashed into the signature register. 00 - I[15:0] XOR Q[0:15] (Q is bit reversed.), 01 - I[15:0] only, 10 - Q[15:0] only, 11 - I[15:0] XOR Q[15:0]
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxMisrDatapathSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11b), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * When set to 1, the RX MISR is enabled.  Before enabling, the datapath should be flushed to zero, and then the first non-zero sample activates the MISR to start recording.  The MISR always records both RX and RX2.  When rx_misr_enable is cleared, the signature is also clear to zero.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxMisrEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11b), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * When set to 1, the RX MISR is enabled.  Before enabling, the datapath should be flushed to zero, and then the first non-zero sample activates the MISR to start recording.  The MISR always records both RX and RX2.  When rx_misr_enable is cleared, the signature is also clear to zero.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxMisrEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11b), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Sets the MISR counter_length (in samples) 00: length = 0x07fff, 01: length = 0x0ffff, 10: length = 0x3ffff, 11: length = 0xfffff
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxMisrLength_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11b), (value >> 0), 0xc, 0x2);

    return status;
}

/**
 * Sets the MISR counter_length (in samples) 00: length = 0x07fff, 01: length = 0x0ffff, 10: length = 0x3ffff, 11: length = 0xfffff
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxMisrLength_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11b), &register_value, 0xc, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * After the RX datapath MISR has been run, this register contains the output signature.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxMisrSignature_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x11c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x11d), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Number of cycles for PFIR clock in 1 sample clock period (Navassa=4x, Nevis=16x)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbNbdemPfirNumCycles_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xb3), (value >> 0));

    return status;
}

/**
 * (NEVIS) Number of cycles for PFIR clock in 1 sample clock period (Navassa=4x, Nevis=16x)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbNbdemPfirNumCycles_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xb3), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation ARM output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemARMoutFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x8d), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable NB demodulation ARM output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemARMoutFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x8d), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation CORR output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemCORRoutFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x8d), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Enable NB demodulation CORR output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemCORRoutFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x8d), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Control ratio between Clocks of DPinFIFO (wr_clk vs rd_clk) : 0=1x, 1=2x, 2=4x, 3=8x
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemDPinFIFOWrclkFreqSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x90), (value >> 0), 0xc0, 0x6);

    return status;
}

/**
 * (NEVIS) Control ratio between Clocks of DPinFIFO (wr_clk vs rd_clk) : 0=1x, 1=2x, 2=4x, 3=8x
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemDPinFIFOWrclkFreqSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x90), &register_value, 0xc0, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select the clock source for the DPinFIFO Write clock : 0=(default) from NBDEM divider (same source as rd_clk), 1=from RXNB datapath, 2=from RXWB datapath, 3=Unused
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemDPinFIFOWrclkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x90), (value >> 0), 0x30, 0x4);

    return status;
}

/**
 * (NEVIS) Select the clock source for the DPinFIFO Write clock : 0=(default) from NBDEM divider (same source as rd_clk), 1=from RXNB datapath, 2=from RXWB datapath, 3=Unused
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemDPinFIFOWrclkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x90), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation datapath output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemDpoutFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x8d), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Enable NB demodulation datapath output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemDpoutFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x8d), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation TED output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemTEDFIFOEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x8d), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Enable NB demodulation TED output FIFO
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemTEDFIFOEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x8d), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation correlator parallel output
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemCorrelatorParallelEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x8d), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * Enable NB demodulation correlator parallel output
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemCorrelatorParallelEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x8d), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation counter 1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemCounter1Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x8d), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * Enable NB demodulation counter 1
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemCounter1Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x8d), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulation counter 2
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemCounter2Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x8d), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * Enable NB demodulation counter 2
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemCounter2Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x8d), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RX NB demodulation block divider setting, for the clock generation
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x7a), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x79), (value >> 0));

    return status;
}

/**
 * RX NB demodulation block divider setting, for the clock generation
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x7a), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x79), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulator frequency discriminator block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemFreqDiscriminatorEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x8d), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Enable NB demodulator frequency discriminator block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemFreqDiscriminatorEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x8d), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemFreqDiscriminatorSampleClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x94), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemFreqDiscriminatorSampleClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x94), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) RX NB demod hs_clk x128 divider
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemHsclkDivX128DivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x82), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x81), (value >> 0));

    return status;
}

/**
 * (NEVIS) RX NB demod hs_clk x128 divider
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemHsclkDivX128DivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x82), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x81), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NCO 50 block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemNco50Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x8e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable NCO 50 block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemNco50Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x8e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable NB demodulator pulse shaping PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemPulsePfirEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x8e), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Enable NB demodulator pulse shaping PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemPulsePfirEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x8e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemPulsePfirSampleClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x94), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemPulsePfirSampleClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x94), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) 0=RX NB datapath connected to NB_DEMOD, 1= RX1 (NB/WB) datapath connected to NB_DEMOD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemUseWBDatapath_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x93), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) 0=RX NB datapath connected to NB_DEMOD, 1= RX1 (NB/WB) datapath connected to NB_DEMOD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemUseWBDatapath_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x93), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemX128CntDivValue_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x89), (value >> 0));

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbdemX128CntDivValue_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x89), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1= obs enabled
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x157), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * 1= obs enabled
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x157), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rssi compare enable cntr limit
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfEnableCntLimit_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x15c), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x15b), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x15a), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x159), (value >> 0));

    return status;
}

/**
 * rssi compare enable cntr limit
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfEnableCntLimit_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x15c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x15b), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x15a), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x159), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * nbfic enable thld
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfEnableThld_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x165), (value >> 0), 0x7f, 0x0);

    return status;
}

/**
 * nbfic enable thld
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfEnableThld_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x165), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicCoefDci_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x137), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x136), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x135), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicCoefDcq_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x13a), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x139), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x138), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * FIC gain coefficient from selected X,Y,Z,Z2.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicCoefGain_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x134), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x133), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x132), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x131), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * FIC phase coefficient from selected X,Y,Z,Z2.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicCoefPhase_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x130), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x12f), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x12e), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x12d), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * write pulse [phase and di], write pulse [phase and di], write pulse [phase and di]
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicCoefWr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x12c), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * write pulse [phase and di], write pulse [phase and di], write pulse [phase and di]
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicCoefWr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x12c), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicConfig_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x13c), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x13b), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicConfig_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x13c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x13b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicCtlRdata_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x150), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x14f), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x14e), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x14d), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * write pulse [phase and di], write pulse [phase and di]
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicCtrlWr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x141), (value >> 0), 0x3, 0x0);

    return status;
}

/**
 * write pulse [phase and di], write pulse [phase and di]
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicCtrlWr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x141), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * fic_est ctrl after muxing
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicEstCtrl_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x158), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1=fic_est forced on/off
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicEstForce_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x157), (value >> 0), 0x30, 0x4);

    return status;
}

/**
 * 1=fic_est forced on/off
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicEstForce_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x157), &register_value, 0x30, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicGctl_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x140), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x13f), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicGctl_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x140), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x13f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Initial Observed Gain, Gets written to nbfic by the rx_nbf_fic_coeff_wr_strobe
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicGn_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x12b), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x12a), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x129), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x128), (value >> 0));

    return status;
}

/**
 * Initial Observed Gain, Gets written to nbfic by the rx_nbf_fic_coeff_wr_strobe
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicGn_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x12b), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x12a), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x129), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x128), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicGpRdSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x17d), (value >> 0), 0x3, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicGpRdSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x17d), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicPctl_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x13e), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x13d), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicPctl_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x13e), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x13d), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Initial Observed Phase, NBFIC initial phase coefficient value. Gets written to nbfic by the nbf_fic_coeff_wr_strobe.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicPh_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x127), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x126), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x125), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x124), (value >> 0));

    return status;
}

/**
 * Initial Observed Phase, NBFIC initial phase coefficient value. Gets written to nbfic by the nbf_fic_coeff_wr_strobe.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicPh_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x127), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x126), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x125), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x124), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicRegConfig_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x143), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x142), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicRegCount_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x145), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x144), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicRegDc_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x14a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicRegGain_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x149), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x148), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicRegPhase_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x147), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x146), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicState_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x14c), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFicStatus_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x14b), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * fir bypass
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFirByp_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x157), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * fir bypass
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfFirByp_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x157), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rssi compare halt cntr limit
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfHaltCntLimit_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x164), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x163), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x162), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x161), (value >> 0));

    return status;
}

/**
 * rssi compare halt cntr limit
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfHaltCntLimit_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x164), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x163), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x162), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x161), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * nbfic halt thld
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfHaltThld_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x166), (value >> 0), 0x7f, 0x0);

    return status;
}

/**
 * nbfic halt thld
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfHaltThld_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x166), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * phase/gain fdata sel 1=nbf_obs 0=ficdp_cdata
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfPgobsDsel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x158), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * phase/gain fdata sel 1=nbf_obs 0=ficdp_cdata
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfPgobsDsel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x158), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1=restart nbfic observation
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRestart_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x157), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1=restart nbfic observation
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRestart_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x157), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * rssi A
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRssiA_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x176), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x175), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x174), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x173), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * rssi B
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRssiB_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x17a), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x179), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x178), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x177), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1=rssi compare enabled from SPI, 0=disabled
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRssiCompEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x157), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * 1=rssi compare enabled from SPI, 0=disabled
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRssiCompEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x157), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * divisor for average
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRssiDiv_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x156), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x155), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x154), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x153), (value >> 0));

    return status;
}

/**
 * divisor for average
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRssiDiv_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x156), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x155), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x154), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x153), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * ctrl that turns fic_est on/off
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRssiFicCtrl_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x158), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rssi interval in 1us incr
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRssiIntvl_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x152), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x151), (value >> 0));

    return status;
}

/**
 * rssi interval in 1us incr
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRssiIntvl_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x152), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x151), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * rssi_A/rssi_B metric
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRssiMetric_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x17c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x17b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * spi readback
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRssicompEnableCntr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x16a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x169), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x168), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x167), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRssicompHaltCntr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x172), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x171), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x170), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x16f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfRssicompTransCntr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x16e), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x16d), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x16c), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x16b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1= obs enabled
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfScobsEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x157), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * 1= obs enabled
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfScobsEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x157), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rssi compare transition cntr limit
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfTransCntLimit_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x160), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x15f), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x15e), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x15d), (value >> 0));

    return status;
}

/**
 * rssi compare transition cntr limit
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbfTransCntLimit_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x160), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x15f), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x15e), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x15d), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1’b0: select RN from algorithm, 1’b1: bypass
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbgainMuxSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x29), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1’b0: select RN from algorithm, 1’b1: bypass
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNbgainMuxSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x29), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco1_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1Ftw158_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x4c), (value >> 0));

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco1_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1Ftw158_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x4c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco1_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1Ftw2316_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x4b), (value >> 0));

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco1_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1Ftw2316_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x4b), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco1_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1Ftw3124_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x4a), (value >> 0));

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco1_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1Ftw3124_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x4a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco1_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1Ftw70_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x4d), (value >> 0));

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco1_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1Ftw70_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x4d), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * After writing to rx_nco1_ftw, this field should be set to update the NCO FTW from the shadow register into the datapath. The field self clears after the update has completed
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1FtwUpdate_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x4e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * After writing to rx_nco1_ftw, this field should be set to update the NCO FTW from the shadow register into the datapath. The field self clears after the update has completed
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1FtwUpdate_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x4e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * rx_nco1_phase
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1Phase_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x64), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RX NCO1 phase offset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseOffset158_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x4f), (value >> 0));

    return status;
}

/**
 * RX NCO1 phase offset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseOffset158_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x4f), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RX NCO1 phase offset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseOffset70_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x50), (value >> 0));

    return status;
}

/**
 * RX NCO1 phase offset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseOffset70_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x50), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSync32bitMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x5c), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSync32bitMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x5c), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the NCO tuning word frequency when using the TxLO phase accumulator.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSyncFtw158_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x53), (value >> 0));

    return status;
}

/**
 * This sets the NCO tuning word frequency when using the TxLO phase accumulator.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSyncFtw158_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x53), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the NCO tuning word frequency when using the TxLO phase accumulator.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSyncFtw2316_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x52), (value >> 0));

    return status;
}

/**
 * This sets the NCO tuning word frequency when using the TxLO phase accumulator.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSyncFtw2316_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x52), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the NCO tuning word frequency when using the TxLO phase accumulator.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSyncFtw3124_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x51), (value >> 0));

    return status;
}

/**
 * This sets the NCO tuning word frequency when using the TxLO phase accumulator.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSyncFtw3124_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x51), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the NCO tuning word frequency when using the TxLO phase accumulator.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSyncFtw70_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x54), (value >> 0));

    return status;
}

/**
 * This sets the NCO tuning word frequency when using the TxLO phase accumulator.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSyncFtw70_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x54), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSyncFtwReadback_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x5c), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSyncFtwReadback_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x5c), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSyncFtwReadbackValue_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x60), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x5f), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x5e), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x5d), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1PhaseSyncFtwRemainderReadback_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x63), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x62), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x61), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * First NCO-Eanble Real IF output in RX channel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1RealOutEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xa3), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * First NCO-Eanble Real IF output in RX channel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco1RealOutEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xa3), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco2_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2Ftw158_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xa6), (value >> 0));

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco2_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2Ftw158_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xa6), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco2_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2Ftw2316_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xa5), (value >> 0));

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco2_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2Ftw2316_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xa5), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco2_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2Ftw3124_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xa4), (value >> 0));

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco2_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2Ftw3124_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xa4), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco2_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2Ftw70_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xa7), (value >> 0));

    return status;
}

/**
 * This sets the NCO tuning word frequency . Note that the 8 LSBs are not currently used (reserved for future use). This field should be used with rx_nco2_ftw_update
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2Ftw70_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xa7), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * After writing to rx_nco2_ftw, this field should be set to update the NCO FTW from the shadow register into the datapath. The field self clears after the update has completed
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2FtwUpdate_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x4e), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * After writing to rx_nco2_ftw, this field should be set to update the NCO FTW from the shadow register into the datapath. The field self clears after the update has completed
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2FtwUpdate_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x4e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RX NCO2 phase offset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2PhaseOffset158_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xa8), (value >> 0));

    return status;
}

/**
 * RX NCO2 phase offset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2PhaseOffset158_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xa8), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RX NCO2 phase offset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2PhaseOffset70_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xa9), (value >> 0));

    return status;
}

/**
 * RX NCO2 phase offset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2PhaseOffset70_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xa9), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Second NCO-Enable Real IF output
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2RealOutEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xa3), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Second NCO-Enable Real IF output
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNco2RealOutEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xa3), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoClkReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x49), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoClkReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x49), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoClkResetbMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x49), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoClkResetbMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x49), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xa3), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) TBD
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xa3), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoGcountClkRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x6f), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoGcountClkRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x6f), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * rx_nco_phase_av
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoPhaseAv_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x65), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x66), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoPhaseOffset2Update_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x6e), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoPhaseOffset2Update_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x6e), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoPhaseOffset2Word_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x71), (value >> 8), 0x3, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x70), (value >> 0));

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoPhaseOffset2Word_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x71), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x70), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * rx_nco_phase_out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoPhaseOut_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x69), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x6a), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x6b), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x6c), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * don't use tx LO for NCO1 phase accumulator
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoUseNonTxLOMcsPhaseAccum_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xa3), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * don't use tx LO for NCO1 phase accumulator
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxNcoUseNonTxLOMcsPhaseAccum_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xa3), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxOverrideNcoGcountClkRatio_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x6f), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxOverrideNcoGcountClkRatio_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x6f), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * WB/NB compensation PFIR internal clock speed setting. used in 61.44*4=245.76MHz
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxPfir4xDiv4p5_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xaa), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * WB/NB compensation PFIR internal clock speed setting. used in 61.44*4=245.76MHz
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxPfir4xDiv4p5_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xaa), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * WB/NB compensation PFIR internal clock speed setting
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxPfir4xDivValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xab), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xac), (value >> 0));

    return status;
}

/**
 * WB/NB compensation PFIR internal clock speed setting
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxPfir4xDivValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xab), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xac), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * phase_sync_ftw_remainder
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxPhaseSyncFtwRemainder_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x56), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x57), (value >> 0));

    return status;
}

/**
 * phase_sync_ftw_remainder
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxPhaseSyncFtwRemainder_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x56), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x57), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) phase_sync_ftw_remainder MSB
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxPhaseSyncFtwRemainder2316_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x55), (value >> 0));

    return status;
}

/**
 * (B0 New) phase_sync_ftw_remainder MSB
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxPhaseSyncFtwRemainder2316_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x55), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * phase_sync_nco_sync_cycles
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxPhaseSyncNcoSyncCycles_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x58), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * phase_sync_nco_sync_cycles
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxPhaseSyncNcoSyncCycles_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x58), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * phase_sync_start_sync
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxPhaseSyncStartSync_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x58), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * phase_sync_start_sync
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxPhaseSyncStartSync_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x58), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) RX profile DP Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxProfileDpGlobalClkEnableReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x28), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) RX profile DP Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxProfileDpGlobalClkEnableReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x28), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) RX profile SSI Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxProfileSsiGlobalClkEnableReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x28), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) RX profile SSI Clock Enable reset
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxProfileSsiGlobalClkEnableReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x28), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select Slicer Gain for SSI interface
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxQSlicerGainSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x196), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Select Slicer Gain for SSI interface
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxQSlicerGainSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x196), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * pulse capture read regs to spi
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxRegLoadShadow_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x158), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * pulse capture read regs to spi
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxRegLoadShadow_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x158), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxRfdcSram0NapRetPsd_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1e8), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxRfdcSram0NapRetPsd_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1e8), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxRfdcSram1NapRetPsd_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1e8), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxRfdcSram1NapRetPsd_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1e8), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * rx_rxqec_clock_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxRxqecClockSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x102), (value >> 0), 0xc0, 0x6);

    return status;
}

/**
 * rx_rxqec_clock_sel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxRxqecClockSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x102), &register_value, 0xc0, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: SSI clock are gated by all_rx_enable, 1: SSI clocks are free running
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxSsiFreeRunningClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f0), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) 0: SSI clock are gated by all_rx_enable, 1: SSI clocks are free running
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxSsiFreeRunningClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f0), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Global reset for the SSI interface
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxSsiGlobalReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1f1), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Global reset for the SSI interface
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxSsiGlobalReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1f1), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxSsiIInvert_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x27), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxSsiIInvert_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x27), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxSsiISwap_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x27), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxSsiISwap_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x27), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxSsiQInvert_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x27), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxSsiQInvert_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x27), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxSsiQSwap_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x27), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxSsiQSwap_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x27), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * This sets the gain compensation for temperature changes for Rx1. The range for this compensation is from +6.3db (rx1_rx_temp_gain_comp = 7'b1000000) to -6.3db (rx1_rx_temp_gain_comp = 63) in 0.1db steps; this is sign magnitude value with bit 6 representing sign
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxTempGainComp_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x11a), (value >> 0), 0x7f, 0x0);

    return status;
}

/**
 * This sets the gain compensation for temperature changes for Rx1. The range for this compensation is from +6.3db (rx1_rx_temp_gain_comp = 7'b1000000) to -6.3db (rx1_rx_temp_gain_comp = 63) in 0.1db steps; this is sign magnitude value with bit 6 representing sign
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxTempGainComp_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x11a), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1’b1: select pos jwt for RX_DDC RJ output  1’b0: select neg jwt for RX_DDC RJ output
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxddcPosEjwtSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x6d), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1’b1: select pos jwt for RX_DDC RJ output  1’b0: select neg jwt for RX_DDC RJ output
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxddcPosEjwtSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x6d), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * enable for rx gaintable clock
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxgtClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x188), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * enable for rx gaintable clock
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxgtClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x188), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbDpinfifoSramNapRetPsd_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1e9), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbDpinfifoSramNapRetPsd_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1e9), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Delay Selection of fd_mag2
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbFdMag2DelaySel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xc0), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * (NEVIS) Delay Selection of fd_mag2
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbFdMag2DelaySel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xc0), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select source for mag2 output : 0=PFIR mag, 1=Delay
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbFdMag2SourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xc0), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS) Select source for mag2 output : 0=PFIR mag, 1=Delay
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbFdMag2SourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xc0), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbIQDsCorrSelDp2_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xfc), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbIQDsCorrSelDp2_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xfc), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RXNB pulse shaping PFIR gain value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbPfirGain_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xc3), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * RXNB pulse shaping PFIR gain value
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbPfirGain_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xc3), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RXNB pulse shaping PFIR coefficients is symmetric or not 1: symmetric, 0: non-symmetric
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbPfirSymmetric_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xc3), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * RXNB pulse shaping PFIR coefficients is symmetric or not 1: symmetric, 0: non-symmetric
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbPfirSymmetric_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xc3), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * RXNB pulse shaping PFIR coefficients taps
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbPfirTaps_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xc4), (value >> 0), 0x7f, 0x0);

    return status;
}

/**
 * RXNB pulse shaping PFIR coefficients taps
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbPfirTaps_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xc4), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1: enable resampler block. 0: disable resampler block.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbResampEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x8f), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1: enable resampler block. 0: disable resampler block.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbResampEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x8f), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * resample phase for I channel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbResampPhaseI_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xc6), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xc5), (value >> 0));

    return status;
}

/**
 * resample phase for I channel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbResampPhaseI_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xc6), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xc5), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * resample phase for Q channel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbResampPhaseQ_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xc8), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xc7), (value >> 0));

    return status;
}

/**
 * resample phase for Q channel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbResampPhaseQ_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xc8), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xc7), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable WB/NB compensation PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbRxpfir52InEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x8e), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Enable WB/NB compensation PFIR
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxnbRxpfir52InEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x8e), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 2'b10: select pulPFIR out, 2'b01: select FM demodulation out, 2'b00: select IQ out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxoutSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xb7), (value >> 0), 0x6, 0x1);

    return status;
}

/**
 * 2'b10: select pulPFIR out, 2'b01: select FM demodulation out, 2'b00: select IQ out
 */
static inline int32_t adrv910x_NvsRegmapRxnb_RxoutSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xb7), &register_value, 0x6, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxqecObsCaptEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x19d), (value >> 0), 0x8, 0x3);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_RxqecObsCaptEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x19d), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


static inline int32_t adrv910x_NvsRegmapRxnb_SecondNcoPhaseAv_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x68), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x67), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * sign magnitude
 */
static inline int32_t adrv910x_NvsRegmapRxnb_SlicerGainDisableOffsetWord_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x195), (value >> 0));

    return status;
}

/**
 * sign magnitude
 */
static inline int32_t adrv910x_NvsRegmapRxnb_SlicerGainDisableOffsetWord_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x195), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Setting this bit enables the external pin control mode so the BBP can control the slicer setting. Clearing this bit switches the control to an internal gain control block.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_SlicerPinControlMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x18f), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * Setting this bit enables the external pin control mode so the BBP can control the slicer setting. Clearing this bit switches the control to an internal gain control block.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_SlicerPinControlMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x18f), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * These bits configure the step size of the slicer when external pin contol mode is enabled (slicer_pin_control_mode). Slicer gain in this mode is determined by multiplying the step size by the input bit code from the BBP. Step sizes are as follows: 00      1dB, 01      2dB, 10      3dB, 11      4dB, 100 6 db, 101, 110, 111 - 8 db
 */
static inline int32_t adrv910x_NvsRegmapRxnb_SlicerPinControlStep_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x190), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * These bits configure the step size of the slicer when external pin contol mode is enabled (slicer_pin_control_mode). Slicer gain in this mode is determined by multiplying the step size by the input bit code from the BBP. Step sizes are as follows: 00      1dB, 01      2dB, 10      3dB, 11      4dB, 100 6 db, 101, 110, 111 - 8 db
 */
static inline int32_t adrv910x_NvsRegmapRxnb_SlicerPinControlStep_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x190), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) select the data source for SSI interface : 0=from RX_NB DP1 datapath, 1=from RX_NB DP2 datapath, 2=from Fix pattern, 3=from TX loopback, 4=from SYS2 RX Memory to FIFO, 5=from SYS1 event logger, 6=from SYS2 event logger, 7=from RX datapath, others=from RX_NB DP1 datapath
 */
static inline int32_t adrv910x_NvsRegmapRxnb_SsiDataSourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x0), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (NEVIS) select the data source for SSI interface : 0=from RX_NB DP1 datapath, 1=from RX_NB DP2 datapath, 2=from Fix pattern, 3=from TX loopback, 4=from SYS2 RX Memory to FIFO, 5=from SYS1 event logger, 6=from SYS2 event logger, 7=from RX datapath, others=from RX_NB DP1 datapath
 */
static inline int32_t adrv910x_NvsRegmapRxnb_SsiDataSourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x0), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_SwStatus0_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x1a2), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_SwStatus0_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x1a2), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_SwStatus1_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0x1a3), (value >> 0));

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_SwStatus1_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0x1a3), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_SysArm0Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a0), (value >> 0), 0x1, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_SysArm0Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a0), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_SysArm1Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1a0), (value >> 0), 0x2, 0x1);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_SysArm1Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1a0), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Clear the internal count value in ted block.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_TedCntClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xfe), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Clear the internal count value in ted block.
 */
static inline int32_t adrv910x_NvsRegmapRxnb_TedCntClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xfe), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Select channel I or Q data for TED.      1'b0: I channel  1'b1: Q channel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_TedDataSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xfd), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Select channel I or Q data for TED.      1'b0: I channel  1'b1: Q channel
 */
static inline int32_t adrv910x_NvsRegmapRxnb_TedDataSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xfd), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 0: RK, 1: RL, 2: NBOBS_0, 3: NBOBS_1, 4: NBOBS_2, others: 0
 */
static inline int32_t adrv910x_NvsRegmapRxnb_TxAlgRxmux301ObsSourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x122), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * 0: RK, 1: RL, 2: NBOBS_0, 3: NBOBS_1, 4: NBOBS_2, others: 0
 */
static inline int32_t adrv910x_NvsRegmapRxnb_TxAlgRxmux301ObsSourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x122), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (in B0 only) 0: RK, 1: RL, 2: NBOBS_0, 3: NBOBS_1, 4: NBOBS_2, others: 0
 */
static inline int32_t adrv910x_NvsRegmapRxnb_TxAlgRxmux302ObsSourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x122), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (in B0 only) 0: RK, 1: RL, 2: NBOBS_0, 3: NBOBS_1, 4: NBOBS_2, others: 0
 */
static inline int32_t adrv910x_NvsRegmapRxnb_TxAlgRxmux302ObsSourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x122), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_TxAlgRxmux600ObsSourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0x1fb), (value >> 0), 0x7, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapRxnb_TxAlgRxmux600ObsSourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0x1fb), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Correlator vectors
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Vcorrsig_Set(void *const device,
    uint32_t regInstance,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xe9 + 0x0 + (regInstance * 0x1)), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xd9 + 0x0 + (regInstance * 0x1)), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1200 + 0xc9 + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * Correlator vectors
 */
static inline int32_t adrv910x_NvsRegmapRxnb_Vcorrsig_Get(void *const device,
    uint32_t regInstance,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xe9 + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xd9 + 0x0 + (regInstance * 0x1)), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1200 + 0xc9 + 0x0 + (regInstance * 0x1)), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * 1'b0: x5 mode  1'b1:x4 mode. Used for timing error detection block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_X4x5Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1200 + 0xff), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * 1'b0: x5 mode  1'b1:x4 mode. Used for timing error detection block
 */
static inline int32_t adrv910x_NvsRegmapRxnb_X4x5Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1200 + 0xff), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


#endif // __ADRV910X_BF_NVS_REGMAP_RXNB_H__