Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Fri Apr 29 17:05:14 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          1.46
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.88
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9195
  Buf/Inv Cell Count:            1007
  Buf Cell Count:                 530
  Inv Cell Count:                 477
  CT Buf/Inv Cell Count:            1
  Combinational Cell Count:      8115
  Sequential Cell Count:         1080
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    17271.147370
  Noncombinational Area:  3785.014851
  Buf/Inv Area:           1068.278428
  Total Buffer Area:           787.45
  Total Inverter Area:         280.83
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       96158.28
  Net YLength        :       86923.66
  -----------------------------------
  Cell Area:             21056.162221
  Design Area:           21056.162221
  Net Length        :       183081.94


  Design Rules
  -----------------------------------
  Total Number of Nets:         11945
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-160

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               14.83
  -----------------------------------------
  Overall Compile Time:               15.39
  Overall Compile Wall Clock Time:    15.50

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
