
//input ports
add mapped point clk clk
add mapped point rst rst
add mapped point In[3] In[3]
add mapped point In[2] In[2]
add mapped point In[1] In[1]
add mapped point In[0] In[0]

//output ports
add mapped point Out[15] Out[15]
add mapped point Out[14] Out[14]
add mapped point Out[13] Out[13]
add mapped point Out[12] Out[12]
add mapped point Out[11] Out[11]
add mapped point Out[10] Out[10]
add mapped point Out[9] Out[9]
add mapped point Out[8] Out[8]
add mapped point Out[7] Out[7]
add mapped point Out[6] Out[6]
add mapped point Out[5] Out[5]
add mapped point Out[4] Out[4]
add mapped point Out[3] Out[3]
add mapped point Out[2] Out[2]
add mapped point Out[1] Out[1]
add mapped point Out[0] Out[0]

//inout ports




//Sequential Pins
add mapped point delay_step0/q[3]/q delay_step0/q_reg[3]/Q 
add mapped point delay_step0/q[2]/q delay_step0/q_reg[2]/Q 
add mapped point delay_step0/q[0]/q delay_step0/q_reg[0]/Q 
add mapped point delay_step0/q[1]/q delay_step0/q_reg[1]/Q 
add mapped point delay_step1/q[3]/q delay_step1/q_reg[3]/Q 
add mapped point delay_step1/q[2]/q delay_step1/q_reg[2]/Q 
add mapped point delay_step1/q[0]/q delay_step1/q_reg[0]/Q 
add mapped point delay_step1/q[1]/q delay_step1/q_reg[1]/Q 
add mapped point delay_step2/q[3]/q delay_step2/q_reg[3]/Q 
add mapped point delay_step2/q[2]/q delay_step2/q_reg[2]/Q 
add mapped point delay_step2/q[0]/q delay_step2/q_reg[0]/Q 
add mapped point delay_step2/q[1]/q delay_step2/q_reg[1]/Q 
add mapped point delay_step3/q[3]/q delay_step3/q_reg[3]/Q 
add mapped point delay_step3/q[2]/q delay_step3/q_reg[2]/Q 
add mapped point delay_step3/q[0]/q delay_step3/q_reg[0]/Q 
add mapped point delay_step3/q[1]/q delay_step3/q_reg[1]/Q 
add mapped point delay_step4/q[3]/q delay_step4/q_reg[3]/Q 
add mapped point delay_step4/q[2]/q delay_step4/q_reg[2]/Q 
add mapped point delay_step4/q[0]/q delay_step4/q_reg[0]/Q 
add mapped point delay_step4/q[1]/q delay_step4/q_reg[1]/Q 



//Black Boxes



//Empty Modules as Blackboxes
