set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/command[9]}]
set_property MARK_DEBUG true [get_nets design_1_i/axi_cathode_ctrl_0/U0/command_dv]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/gtu_len[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/gtu_len[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/gtu_len[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/gtu_len[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/gtu_len[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[8]}]
set_property MARK_DEBUG true [get_nets design_1_i/axi_cathode_ctrl_0/U0/reset]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg1[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg6[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg6[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg6[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg6[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg6[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg7[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg7[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg7[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg7[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg7[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg9[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg9[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg9[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/slv_reg9[3]}]

set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[4]}]


set_property MARK_DEBUG true [get_nets design_1_i/axi_cathode_ctrl_0/U0/CLK_HV]
set_property MARK_DEBUG true [get_nets design_1_i/axi_cathode_ctrl_0/U0/DATA_HV]
set_property MARK_DEBUG true [get_nets design_1_i/axi_cathode_ctrl_0/U0/GTU_HV]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 9 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[0]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[1]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[2]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[3]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[4]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[5]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[6]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[7]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/ec_release_sig[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 18 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[0]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[1]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[2]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[3]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[4]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[5]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[6]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[7]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[8]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[9]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[10]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[11]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[12]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[13]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[14]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[15]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[16]} {design_1_i/axi_cathode_ctrl_0/U0/i_ADCV/cathode_voltage[17]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/slv_reg1[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 5 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/gtu_len[0]} {design_1_i/axi_cathode_ctrl_0/U0/gtu_len[1]} {design_1_i/axi_cathode_ctrl_0/U0/gtu_len[2]} {design_1_i/axi_cathode_ctrl_0/U0/gtu_len[3]} {design_1_i/axi_cathode_ctrl_0/U0/gtu_len[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 9 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[0]} {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[1]} {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[2]} {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[3]} {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[4]} {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[5]} {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[6]} {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[7]} {design_1_i/axi_cathode_ctrl_0/U0/ec_sig2[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[0]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[1]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[2]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[3]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[4]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[5]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[6]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[7]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[8]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[9]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[10]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[11]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[12]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[13]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[14]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[15]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[16]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[17]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[18]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[19]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[20]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[21]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[22]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[23]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[24]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[25]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[26]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[27]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[28]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[29]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[30]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg10[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 18 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/command[0]} {design_1_i/axi_cathode_ctrl_0/U0/command[1]} {design_1_i/axi_cathode_ctrl_0/U0/command[2]} {design_1_i/axi_cathode_ctrl_0/U0/command[3]} {design_1_i/axi_cathode_ctrl_0/U0/command[4]} {design_1_i/axi_cathode_ctrl_0/U0/command[5]} {design_1_i/axi_cathode_ctrl_0/U0/command[6]} {design_1_i/axi_cathode_ctrl_0/U0/command[7]} {design_1_i/axi_cathode_ctrl_0/U0/command[8]} {design_1_i/axi_cathode_ctrl_0/U0/command[9]} {design_1_i/axi_cathode_ctrl_0/U0/command[10]} {design_1_i/axi_cathode_ctrl_0/U0/command[11]} {design_1_i/axi_cathode_ctrl_0/U0/command[12]} {design_1_i/axi_cathode_ctrl_0/U0/command[13]} {design_1_i/axi_cathode_ctrl_0/U0/command[14]} {design_1_i/axi_cathode_ctrl_0/U0/command[15]} {design_1_i/axi_cathode_ctrl_0/U0/command[16]} {design_1_i/axi_cathode_ctrl_0/U0/command[17]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[0]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[1]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[2]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[3]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[4]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[5]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[6]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[7]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[8]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[9]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[10]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[11]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[12]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[13]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[14]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[15]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[16]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[17]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[18]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[19]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[20]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[21]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[22]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[23]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[24]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[25]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[26]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[27]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[28]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[29]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[30]} {design_1_i/axi_cathode_ctrl_0/U0/ec0_timer[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/slv_reg9[0]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg9[1]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg9[2]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg9[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 5 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/slv_reg7[0]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg7[1]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg7[2]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg7[3]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg7[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[0]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[1]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[2]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[3]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[4]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[5]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[6]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[7]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[8]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[9]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[10]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[11]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[12]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[13]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[14]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[15]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[16]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[17]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[18]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[19]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[20]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[21]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[22]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[23]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[24]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[25]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[26]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[27]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[28]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[29]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[30]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg5[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[0]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[1]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[2]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[3]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[4]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[5]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[6]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[7]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[8]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[9]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[10]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[11]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[12]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[13]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[14]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg8[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 5 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/slv_reg6[0]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg6[1]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg6[2]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg6[3]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg6[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 9 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[0]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[1]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[2]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[3]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[4]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[5]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[6]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[7]} {design_1_i/axi_cathode_ctrl_0/U0/slv_reg4[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/axi_cathode_ctrl_0/U0/CLK_HV]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/axi_cathode_ctrl_0/U0/command_dv]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/axi_cathode_ctrl_0/U0/DATA_HV]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/axi_cathode_ctrl_0/U0/GTU_HV]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/axi_cathode_ctrl_0/U0/reset]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK1]
