$date
	Sun Oct 23 03:36:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#96908
b1100 !
1"
#96910
b1100 &
b1100 %
1$
#96911
0"
#96914
b110 &
b110 %
#96918
b11 &
b11 %
#96922
b1010 &
b1010 %
#96926
b101 &
b101 %
#96930
b10000 &
b10000 %
#96934
b1000 &
b1000 %
#96938
b100 &
b100 %
#96942
b10 &
b10 %
#96946
b1 &
b1 %
1#
#96950
b0 &
0#
b0 %
0$
#1028757
b101 !
1"
#1028758
b101 &
b101 %
1$
#1028759
0"
#1028762
b10000 &
b10000 %
#1028766
b1000 &
b1000 %
#1028770
b100 &
b100 %
#1028774
b10 &
b10 %
#1028778
b1 &
b1 %
1#
#1028782
b0 &
0#
b0 %
0$
#2047454
b10000 &
b10000 %
1$
b10000 !
1"
#2047455
0"
#2047458
b1000 &
b1000 %
#2047462
b100 &
b100 %
#2047466
b10 &
b10 %
#2047470
b1 &
1#
b1 %
#2047474
b0 &
b0 %
0#
0$
#4500012
