Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May  2 09:00:57 2025
| Host         : AngelPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file simscape_system_fil_control_sets_placed.rpt
| Design       : simscape_system_fil
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    71 |
|    Minimum number of control sets                        |    71 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    71 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     4 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1213 |          249 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             488 |          155 |
| Yes          | No                    | No                     |             270 |           64 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            8057 |         2172 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                                                                               Enable Signal                                                                              |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0  |                1 |              3 |         3.00 |
|  TCK_BUFG                  |                                                                                                                                                                          | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0  |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                3 |              4 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/E[0]                                                                                                                 | u_jtag_mac/chif_reset                                                                                                                                  |                1 |              4 |         4.00 |
|  TCK_BUFG                  |                                                                                                                                                                          | u_jtag_mac/sm_cnt[2]                                                                                                                                   |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_clkenb                                                                                                                 | u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/mergedDelay_raddr_1[4]                                                                              |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_clkenb                                                                                                                 | u_jtag_mac/user_rst_assert_reg_2[0]                                                                                                                    |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/empty_tmp_reg[0]                                                                                                           | u_jtag_mac/chif_reset                                                                                                                                  |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/E[0]                                                                                                                 | u_jtag_mac/chif_reset                                                                                                                                  |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/empty_tmp_reg[0]                                                                                                     | u_jtag_mac/chif_reset                                                                                                                                  |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_clkenb                                                                                                                 | u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/mergedDelay_waddr_1[4]_i_1_n_0                                                                      |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_clkenb                                                                                                                 | u_jtag_mac/SR[0]                                                                                                                                       |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_clkenb                                                                                                                 | u_mwfil_chiftop/u_dut/u_simscape_system/u_simscape_system_tc/count37[2]                                                                                |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/enb_gated                                                                        | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/counterSig[4]_i_1__0_n_0                                       |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/enb_gated                                                                        | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/counterSig[4]_i_1_n_0                                          |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_clkenb                                                                                                                 | u_mwfil_chiftop/u_dut/u_simscape_system/s[5]_i_1_n_0                                                                                                   |                2 |              6 |         3.00 |
|  TCK_BUFG                  |                                                                                                                                                                          | u_jtag_mac/ver_output_reg[16]_i_1_n_0                                                                                                                  |                1 |              7 |         7.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_post_chif_fifo/p_0_in[0]                                                                                                                                    | u_jtag_mac/u_post_chif_fifo/user_rst_assert_reg                                                                                                        |                2 |              8 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/dout[7]_i_1_n_0                                                                                                      | u_jtag_mac/chif_reset                                                                                                                                  |                4 |              8 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                  | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                           |                2 |              8 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1   |                                                                                                                                                        |                1 |              8 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/wr_en_1                                                |                                                                                                                                                        |                2 |             10 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/din_valid                                                                                                                                                     | u_jtag_mac/user_rst_assert_reg_3[0]                                                                                                                    |                2 |             10 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_clkenb                                                                                                                 |                                                                                                                                                        |                3 |             12 |         4.00 |
|  TCK_BUFG                  | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                  | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0  |                2 |             12 |         6.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/user_rst_assert_reg_1                                                                                                                                         | u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/Multiply_Add_out1_1[16]_i_1_n_0                                                                     |                4 |             13 |         3.25 |
|  TCK_BUFG                  | u_jtag_mac/act_rd_len0                                                                                                                                                   | u_jtag_mac/chif_reset                                                                                                                                  |                4 |             13 |         3.25 |
|  TCK_BUFG                  | u_jtag_mac/rd_len0                                                                                                                                                       | u_jtag_mac/chif_reset                                                                                                                                  |                2 |             13 |         6.50 |
|  TCK_BUFG                  | u_jtag_mac/wr_len0                                                                                                                                                       | u_jtag_mac/chif_reset                                                                                                                                  |                3 |             13 |         4.33 |
|  TCK_BUFG                  |                                                                                                                                                                          | u_jtag_mac/ver_act_rd_cnt[3]                                                                                                                           |                4 |             15 |         3.75 |
|  TCK_BUFG                  |                                                                                                                                                                          | u_jtag_mac/act_rd_cnt[5]                                                                                                                               |                4 |             15 |         3.75 |
|  TCK_BUFG                  |                                                                                                                                                                          | u_jtag_mac/act_wr_cnt[2]                                                                                                                               |                4 |             15 |         3.75 |
|  TCK_BUFG                  |                                                                                                                                                                          | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 |                5 |             15 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/simcycle_rd_en_d1                                                                                                                                             | u_jtag_mac/chif_reset                                                                                                                                  |                4 |             16 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_clkenb                                                                                                                 | u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/mulOutput_1[17]_i_1_n_0                                                                             |                3 |             18 |         6.00 |
|  TCK_BUFG                  |                                                                                                                                                                          | u_jtag_mac/sys_rst                                                                                                                                     |               11 |             23 |         2.09 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_rd_en                                             | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0  |                4 |             24 |         6.00 |
|  TCK_BUFG                  | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_rd_en                                            | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 |                5 |             24 |         4.80 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/wr_en_1 |                                                                                                                                                        |                5 |             34 |         6.80 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper/E[0]                                                                                       | u_jtag_mac/chif_reset                                                                                                                                  |               12 |             39 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1_0 |                                                                                                                                                        |                6 |             48 |         8.00 |
|  TCK_BUFG                  | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                  | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0  |                9 |             48 |         5.33 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |               13 |             48 |         3.69 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/wr_en_1 |                                                                                                                                                        |                8 |             64 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/dout_last_value0                                                                      | u_jtag_mac/chif_reset                                                                                                                                  |               22 |             72 |         3.27 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/enb_gated_2                                                                                                           | u_jtag_mac/chif_reset                                                                                                                                  |               16 |             90 |         5.62 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/enb_gated_1                                                                                                           | u_jtag_mac/chif_reset                                                                                                                                  |               22 |             90 |         4.09 |
|  TCK_BUFG                  |                                                                                                                                                                          | u_jtag_mac/chif_reset                                                                                                                                  |               23 |             96 |         4.17 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1                                                   |                                                                                                                                                        |               12 |             96 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/enb_gated_1                                                                       | u_jtag_mac/chif_reset                                                                                                                                  |               24 |            120 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/LOCKEDSTEP_CTRL.dut_enable_int_reg_rep__19                       | u_jtag_mac/chif_reset                                                                                                                                  |               28 |            125 |         4.46 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_dut2bus/p_0_in[7]                                                                                                            |                                                                                                                                                        |               39 |            128 |         3.28 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1_1 |                                                                                                                                                        |               17 |            136 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/E[0]                                                                                                                                                          |                                                                                                                                                        |               22 |            136 |         6.18 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/wr_en_1  |                                                                                                                                                        |               17 |            136 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/E[0]                                  | u_jtag_mac/chif_reset                                                                                                                                  |               31 |            138 |         4.45 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/enb_gated_2                                                                                                      | u_jtag_mac/chif_reset                                                                                                                                  |               33 |            150 |         4.55 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/E[0]                                  | u_jtag_mac/chif_reset                                                                                                                                  |               27 |            150 |         5.56 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/enb_gated_1                                                                      | u_jtag_mac/chif_reset                                                                                                                                  |               45 |            156 |         3.47 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1    |                                                                                                                                                        |               21 |            168 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1   |                                                                                                                                                        |               21 |            168 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_en_1   |                                                                                                                                                        |               21 |            168 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/E[0]                                  | u_jtag_mac/chif_reset                                                                                                                                  |               35 |            171 |         4.89 |
|  TCK_BUFG                  |                                                                                                                                                                          |                                                                                                                                                        |               42 |            185 |         4.40 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/E[0]                                 | u_jtag_mac/chif_reset                                                                                                                                  |               84 |            225 |         2.68 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          | u_jtag_mac/chif_reset                                                                                                                                  |               96 |            287 |         2.99 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/enb_gated_1                                                                      | u_jtag_mac/chif_reset                                                                                                                                  |              137 |            494 |         3.61 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/enb_gated_1                                                                      | u_jtag_mac/chif_reset                                                                                                                                  |              144 |            494 |         3.43 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_simscape_system/u_simscape_system_tc/E[0]                                                                                                        | u_jtag_mac/chif_reset                                                                                                                                  |              228 |            805 |         3.53 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                                                                          |                                                                                                                                                        |              207 |           1035 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_clkenb                                                                                                                 | u_jtag_mac/chif_reset                                                                                                                                  |             1203 |           4407 |         3.66 |
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


