module shifter (
    input a[16],  // clock
    input b[4],  // reset
    input alufn[6],
    output s[16]
  ) {

  always {
    case(alufn){
      b100000:s=a<<b;
      b100001:s=a>>b;
      b100011:s=$signed(a)>>>b;
      default:s=a;
      }
  }
}
