library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity GPClock_tb is
--  Port ( );
end GPClock_tb;

architecture Behavioral of GPClock_tb is

SIGNAL clk_tb, rst_tb: STD_LOGIC := '0';
SIGNAL Selector_tb: STD_LOGIC_VECTOR (2 DOWNTO 0);

COMPONENT GPClock is
generic (TIMER, WIDTH: INTEGER); --FRECUENCIA DE NUESTROS RELOJES INDIVIDUALES
port (
    clk: in STD_LOGIC;
    rst: in STD_LOGIC;
    Selector: out STD_LOGIC_VECTOR (WIDTH-1 DOWNTO 0) --La seÃ±al que va a cambiar segun el reloj dividido.
);
end COMPONENT;

begin

inst_GPClock_Carretera1: GPClock -- Divisor de frecuencia para el LVL 1
     GENERIC MAP (TIMER => 100000000, WIDTH => 3)
     PORT MAP(Selector => Selector_tb, clk => clk_tb, rst => rst_tb);
     
rst_tb <= '1' after 10 ms;
clk_tb <= not(clk_tb) after 10ns;

end Behavioral;
