Analysis & Synthesis report for Top_Module
Sat Jun 07 16:50:55 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Top_Module|DDS_Top_Module:inst6|DDS_controller:CU|p_state
 11. State Machine - |Top_Module|one_pluser:inst23|p_state
 12. State Machine - |Top_Module|one_pluser:inst22|p_state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|dpram_ot01:FIFOram|altsyncram_orj1:altsyncram2
 18. Parameter Settings for User Entity Instance: mux2to1:inst8
 19. Parameter Settings for User Entity Instance: MP_Top_Module:inst4|message_process_dp:dp_mp|counter:cnt4
 20. Parameter Settings for User Entity Instance: MP_Top_Module:inst4|message_process_dp:dp_mp|counter:cnt5
 21. Parameter Settings for User Entity Instance: MP_Top_Module:inst4|message_process_dp:dp_mp|shift_register:sr
 22. Parameter Settings for User Entity Instance: freq_divider:inst1|counter:freq_div1
 23. Parameter Settings for User Entity Instance: freq_divider:inst1|counter:frq_div2
 24. Parameter Settings for User Entity Instance: freq_divider:inst1|mux2to1:clkmux
 25. Parameter Settings for User Entity Instance: FIFO:inst3|scfifo:scfifo_component
 26. Parameter Settings for User Entity Instance: lpm_constant0:inst2|lpm_constant:LPM_CONSTANT_component
 27. Parameter Settings for User Entity Instance: DDS_Top_Module:inst6|DDS_controller:CU|counter:cnt6
 28. Parameter Settings for User Entity Instance: DDS_Top_Module:inst6|DDS_datapath:DP|mux2to1:mux1
 29. Parameter Settings for User Entity Instance: DDS_Top_Module:inst6|DDS_datapath:DP|mux2to1:mux2
 30. Parameter Settings for User Entity Instance: DDS_Top_Module:inst6|DDS_datapath:DP|twos_comp:tcomp
 31. Parameter Settings for User Entity Instance: DDS_Top_Module:inst6|DDS_datapath:DP|sign_mag_to_2s_comp:sign_mag_tcomp
 32. scfifo Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "DDS_Top_Module:inst6|DDS_datapath:DP|mux2to1:mux2"
 34. Port Connectivity Checks: "DDS_Top_Module:inst6|DDS_controller:CU|counter:cnt6"
 35. Port Connectivity Checks: "freq_divider:inst1|mux2to1:clkmux"
 36. Port Connectivity Checks: "freq_divider:inst1|counter:frq_div2"
 37. Port Connectivity Checks: "freq_divider:inst1|counter:freq_div1"
 38. Port Connectivity Checks: "MP_Top_Module:inst4|message_process_dp:dp_mp|counter:cnt5"
 39. Port Connectivity Checks: "MP_Top_Module:inst4|message_process_dp:dp_mp|counter:cnt4"
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 07 16:50:55 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Top_Module                                      ;
; Top-level Entity Name              ; Top_Module                                      ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 168                                             ;
;     Total combinational functions  ; 166                                             ;
;     Dedicated logic registers      ; 76                                              ;
; Total registers                    ; 76                                              ;
; Total pins                         ; 18                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 40                                              ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; Top_Module         ; Top_Module         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                            ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------+---------+
; twos_comp.v                      ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/twos_comp.v              ;         ;
; Top_Module.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Asus/Desktop/LAB4/TOP/Top_Module.bdf           ;         ;
; sign_mag_to_2s_comp.v            ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/sign_mag_to_2s_comp.v    ;         ;
; shift_register.v                 ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/shift_register.v         ;         ;
; ROM.v                            ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/ROM.v                    ;         ;
; PWM.v                            ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/PWM.v                    ;         ;
; one_pluser.v                     ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/one_pluser.v             ;         ;
; mux2to1.v                        ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/mux2to1.v                ;         ;
; MP_Top_Module.v                  ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/MP_Top_Module.v          ;         ;
; message_process_dp.v             ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/message_process_dp.v     ;         ;
; message_process_cu.v             ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/message_process_cu.v     ;         ;
; freq_divider.v                   ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/freq_divider.v           ;         ;
; DDS_Top_Module.v                 ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/DDS_Top_Module.v         ;         ;
; DDS_datapath.v                   ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/DDS_datapath.v           ;         ;
; DDS_controller.v                 ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/DDS_controller.v         ;         ;
; counter.v                        ; yes             ; User Verilog HDL File              ; C:/Users/Asus/Desktop/LAB4/TOP/counter.v                ;         ;
; lpm_constant0.v                  ; yes             ; User Wizard-Generated File         ; C:/Users/Asus/Desktop/LAB4/TOP/lpm_constant0.v          ;         ;
; FIFO.v                           ; yes             ; User Wizard-Generated File         ; C:/Users/Asus/Desktop/LAB4/TOP/FIFO.v                   ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                       ; d:/hls/quartus/libraries/megafunctions/scfifo.tdf       ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                       ; d:/hls/quartus/libraries/megafunctions/a_regfifo.inc    ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                       ; d:/hls/quartus/libraries/megafunctions/a_dpfifo.inc     ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                       ; d:/hls/quartus/libraries/megafunctions/a_i2fifo.inc     ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                       ; d:/hls/quartus/libraries/megafunctions/a_fffifo.inc     ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                       ; d:/hls/quartus/libraries/megafunctions/a_f2fifo.inc     ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; d:/hls/quartus/libraries/megafunctions/aglobal130.inc   ;         ;
; db/scfifo_kn21.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Asus/Desktop/LAB4/TOP/db/scfifo_kn21.tdf       ;         ;
; db/a_dpfifo_rt21.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Asus/Desktop/LAB4/TOP/db/a_dpfifo_rt21.tdf     ;         ;
; db/a_fefifo_n4e.tdf              ; yes             ; Auto-Generated Megafunction        ; C:/Users/Asus/Desktop/LAB4/TOP/db/a_fefifo_n4e.tdf      ;         ;
; db/cntr_oj7.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Asus/Desktop/LAB4/TOP/db/cntr_oj7.tdf          ;         ;
; db/dpram_ot01.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/Asus/Desktop/LAB4/TOP/db/dpram_ot01.tdf        ;         ;
; db/altsyncram_orj1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Asus/Desktop/LAB4/TOP/db/altsyncram_orj1.tdf   ;         ;
; db/cntr_cjb.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Asus/Desktop/LAB4/TOP/db/cntr_cjb.tdf          ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; d:/hls/quartus/libraries/megafunctions/lpm_constant.tdf ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 168   ;
;                                             ;       ;
; Total combinational functions               ; 166   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 51    ;
;     -- 3 input functions                    ; 44    ;
;     -- <=2 input functions                  ; 71    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 107   ;
;     -- arithmetic mode                      ; 59    ;
;                                             ;       ;
; Total registers                             ; 76    ;
;     -- Dedicated logic registers            ; 76    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 18    ;
; Total memory bits                           ; 40    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; rst   ;
; Maximum fan-out                             ; 65    ;
; Total fan-out                               ; 803   ;
; Average fan-out                             ; 3.03  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Top_Module                                     ; 166 (2)           ; 76 (0)       ; 40          ; 0            ; 0       ; 0         ; 18   ; 0            ; |Top_Module                                                                                                                                   ; work         ;
;    |DDS_Top_Module:inst6|                       ; 72 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|DDS_Top_Module:inst6                                                                                                              ; work         ;
;       |DDS_controller:CU|                       ; 12 (4)            ; 10 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|DDS_Top_Module:inst6|DDS_controller:CU                                                                                            ; work         ;
;          |counter:cnt6|                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|DDS_Top_Module:inst6|DDS_controller:CU|counter:cnt6                                                                               ; work         ;
;       |DDS_datapath:DP|                         ; 60 (2)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|DDS_Top_Module:inst6|DDS_datapath:DP                                                                                              ; work         ;
;          |ROM:sine_rom|                         ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|DDS_Top_Module:inst6|DDS_datapath:DP|ROM:sine_rom                                                                                 ; work         ;
;          |sign_mag_to_2s_comp:sign_mag_tcomp|   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|DDS_Top_Module:inst6|DDS_datapath:DP|sign_mag_to_2s_comp:sign_mag_tcomp                                                           ; work         ;
;          |twos_comp:tcomp|                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|DDS_Top_Module:inst6|DDS_datapath:DP|twos_comp:tcomp                                                                              ; work         ;
;    |FIFO:inst3|                                 ; 16 (0)            ; 11 (0)       ; 40          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|FIFO:inst3                                                                                                                        ; work         ;
;       |scfifo:scfifo_component|                 ; 16 (0)            ; 11 (0)       ; 40          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|FIFO:inst3|scfifo:scfifo_component                                                                                                ; work         ;
;          |scfifo_kn21:auto_generated|           ; 16 (0)            ; 11 (0)       ; 40          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated                                                                     ; work         ;
;             |a_dpfifo_rt21:dpfifo|              ; 16 (2)            ; 11 (0)       ; 40          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo                                                ; work         ;
;                |a_fefifo_n4e:fifo_state|        ; 8 (5)             ; 5 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|a_fefifo_n4e:fifo_state                        ; work         ;
;                   |cntr_oj7:count_usedw|        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|a_fefifo_n4e:fifo_state|cntr_oj7:count_usedw   ; work         ;
;                |cntr_cjb:rd_ptr_count|          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|cntr_cjb:rd_ptr_count                          ; work         ;
;                |cntr_cjb:wr_ptr|                ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|cntr_cjb:wr_ptr                                ; work         ;
;                |dpram_ot01:FIFOram|             ; 0 (0)             ; 0 (0)        ; 40          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|dpram_ot01:FIFOram                             ; work         ;
;                   |altsyncram_orj1:altsyncram2| ; 0 (0)             ; 0 (0)        ; 40          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|dpram_ot01:FIFOram|altsyncram_orj1:altsyncram2 ; work         ;
;    |MP_Top_Module:inst4|                        ; 29 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|MP_Top_Module:inst4                                                                                                               ; work         ;
;       |message_process_cu:cu_mp|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|MP_Top_Module:inst4|message_process_cu:cu_mp                                                                                      ; work         ;
;       |message_process_dp:dp_mp|                ; 29 (0)            ; 23 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|MP_Top_Module:inst4|message_process_dp:dp_mp                                                                                      ; work         ;
;          |counter:cnt4|                         ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|MP_Top_Module:inst4|message_process_dp:dp_mp|counter:cnt4                                                                         ; work         ;
;          |counter:cnt5|                         ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|MP_Top_Module:inst4|message_process_dp:dp_mp|counter:cnt5                                                                         ; work         ;
;          |shift_register:sr|                    ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|MP_Top_Module:inst4|message_process_dp:dp_mp|shift_register:sr                                                                    ; work         ;
;    |freq_divider:inst1|                         ; 27 (2)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|freq_divider:inst1                                                                                                                ; work         ;
;       |counter:freq_div1|                       ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|freq_divider:inst1|counter:freq_div1                                                                                              ; work         ;
;       |counter:frq_div2|                        ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|freq_divider:inst1|counter:frq_div2                                                                                               ; work         ;
;       |mux2to1:clkmux|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|freq_divider:inst1|mux2to1:clkmux                                                                                                 ; work         ;
;    |one_pluser:inst22|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|one_pluser:inst22                                                                                                                 ; work         ;
;    |one_pluser:inst23|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|one_pluser:inst23                                                                                                                 ; work         ;
;    |pwm_8bit:inst7|                             ; 16 (16)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Module|pwm_8bit:inst7                                                                                                                    ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|dpram_ot01:FIFOram|altsyncram_orj1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 5            ; 8            ; 5            ; 40   ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                            ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------------------------------------+
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |Top_Module|lpm_constant0:inst2 ; C:/Users/Asus/Desktop/LAB4/TOP/lpm_constant0.v ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |Top_Module|FIFO:inst3          ; C:/Users/Asus/Desktop/LAB4/TOP/FIFO.v          ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |Top_Module|DDS_Top_Module:inst6|DDS_controller:CU|p_state ;
+------------+------------+------------+------------+------------------------+
; Name       ; p_state.11 ; p_state.10 ; p_state.01 ; p_state.00             ;
+------------+------------+------------+------------+------------------------+
; p_state.00 ; 0          ; 0          ; 0          ; 0                      ;
; p_state.01 ; 0          ; 0          ; 1          ; 1                      ;
; p_state.10 ; 0          ; 1          ; 0          ; 1                      ;
; p_state.11 ; 1          ; 0          ; 0          ; 1                      ;
+------------+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |Top_Module|one_pluser:inst23|p_state ;
+------------+------------+------------+----------------+
; Name       ; p_state.00 ; p_state.10 ; p_state.01     ;
+------------+------------+------------+----------------+
; p_state.00 ; 0          ; 0          ; 0              ;
; p_state.01 ; 1          ; 0          ; 1              ;
; p_state.10 ; 1          ; 1          ; 0              ;
+------------+------------+------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |Top_Module|one_pluser:inst22|p_state ;
+------------+------------+------------+----------------+
; Name       ; p_state.00 ; p_state.10 ; p_state.01     ;
+------------+------------+------------+----------------+
; p_state.00 ; 0          ; 0          ; 0              ;
; p_state.01 ; 1          ; 0          ; 1              ;
; p_state.10 ; 1          ; 1          ; 0              ;
+------------+------------+------------+----------------+


+-----------------------------------------------------------------------+
; Registers Removed During Synthesis                                    ;
+--------------------------------------------------+--------------------+
; Register name                                    ; Reason for Removal ;
+--------------------------------------------------+--------------------+
; DDS_Top_Module:inst6|DDS_controller:CU|p_state~4 ; Lost fanout        ;
; DDS_Top_Module:inst6|DDS_controller:CU|p_state~5 ; Lost fanout        ;
; one_pluser:inst23|p_state.10                     ; Lost fanout        ;
; one_pluser:inst22|p_state.10                     ; Lost fanout        ;
; Total Number of Removed Registers = 4            ;                    ;
+--------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 76    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 65    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; MP_Top_Module:inst4|message_process_dp:dp_mp|shift_register:sr|W[7] ; 1       ;
; MP_Top_Module:inst4|message_process_dp:dp_mp|shift_register:sr|W[5] ; 1       ;
; Total number of inverted registers = 2                              ;         ;
+---------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Top_Module|MP_Top_Module:inst4|message_process_dp:dp_mp|shift_register:sr|W[6] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top_Module|MP_Top_Module:inst4|message_process_dp:dp_mp|shift_register:sr|W[4] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Top_Module|MP_Top_Module:inst4|message_process_dp:dp_mp|shift_register:sr|W[5] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Top_Module|mux2to1:inst8|Y[6]                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|dpram_ot01:FIFOram|altsyncram_orj1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:inst8 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MP_Top_Module:inst4|message_process_dp:dp_mp|counter:cnt4 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MP_Top_Module:inst4|message_process_dp:dp_mp|counter:cnt5 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 10    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MP_Top_Module:inst4|message_process_dp:dp_mp|shift_register:sr ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 9     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_divider:inst1|counter:freq_div1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; N              ; 9     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_divider:inst1|counter:frq_div2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; N              ; 9     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_divider:inst1|mux2to1:clkmux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 9     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:inst3|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------+
; Parameter Name          ; Value       ; Type                                    ;
+-------------------------+-------------+-----------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                          ;
; lpm_width               ; 5           ; Signed Integer                          ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                          ;
; LPM_WIDTHU              ; 3           ; Signed Integer                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                 ;
; USE_EAB                 ; ON          ; Untyped                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                 ;
; CBXI_PARAMETER          ; scfifo_kn21 ; Untyped                                 ;
+-------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_constant0:inst2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                         ;
+--------------------+------------------+--------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                               ;
; LPM_CVALUE         ; 0                ; Signed Integer                                               ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                      ;
; CBXI_PARAMETER     ; lpm_constant_qf6 ; Untyped                                                      ;
+--------------------+------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS_Top_Module:inst6|DDS_controller:CU|counter:cnt6 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS_Top_Module:inst6|DDS_datapath:DP|mux2to1:mux1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS_Top_Module:inst6|DDS_datapath:DP|mux2to1:mux2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS_Top_Module:inst6|DDS_datapath:DP|twos_comp:tcomp ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS_Top_Module:inst6|DDS_datapath:DP|sign_mag_to_2s_comp:sign_mag_tcomp ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                    ;
+----------------------------+------------------------------------+
; Name                       ; Value                              ;
+----------------------------+------------------------------------+
; Number of entity instances ; 1                                  ;
; Entity Instance            ; FIFO:inst3|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                       ;
;     -- lpm_width           ; 5                                  ;
;     -- LPM_NUMWORDS        ; 8                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                ;
;     -- USE_EAB             ; ON                                 ;
+----------------------------+------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDS_Top_Module:inst6|DDS_datapath:DP|mux2to1:mux2" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDS_Top_Module:inst6|DDS_controller:CU|counter:cnt6"                                                                                                                                     ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; load        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; load[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; en          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; par_load    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; upper_bound ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freq_divider:inst1|mux2to1:clkmux"                                                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; A    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "A[8..1]" will be connected to GND. ;
; B    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "B[8..1]" will be connected to GND. ;
; Y    ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (1 bits) it drives; bit(s) "Y[8..1]" have no fanouts                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freq_divider:inst1|counter:frq_div2"                                                                                                                                                         ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; par_load[4..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; par_load[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; upper_bound    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; W              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freq_divider:inst1|counter:freq_div1"                                                                                                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; par_load[4..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; par_load[8]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; upper_bound    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; W              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MP_Top_Module:inst4|message_process_dp:dp_mp|counter:cnt5"                                                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; load        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; load[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; par_load    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; upper_bound ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; W           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MP_Top_Module:inst4|message_process_dp:dp_mp|counter:cnt4"                                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; load              ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; load[-1]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; par_load          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; upper_bound[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; upper_bound[3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; upper_bound[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; W                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jun 07 16:50:54 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file twos_comp.v
    Info (12023): Found entity 1: twos_comp
Info (12021): Found 1 design units, including 1 entities, in source file top_module.bdf
    Info (12023): Found entity 1: Top_Module
Info (12021): Found 1 design units, including 1 entities, in source file sign_mag_to_2s_comp.v
    Info (12023): Found entity 1: sign_mag_to_2s_comp
Info (12021): Found 1 design units, including 1 entities, in source file shift_register.v
    Info (12023): Found entity 1: shift_register
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file pwm.v
    Info (12023): Found entity 1: pwm_8bit
Info (12021): Found 1 design units, including 1 entities, in source file one_pluser.v
    Info (12023): Found entity 1: one_pluser
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: mux2to1
Info (12021): Found 1 design units, including 1 entities, in source file mp_top_module.v
    Info (12023): Found entity 1: MP_Top_Module
Info (12021): Found 1 design units, including 1 entities, in source file message_process_dp.v
    Info (12023): Found entity 1: message_process_dp
Warning (10274): Verilog HDL macro warning at message_process_cu.v(2): overriding existing definition for macro "IDLE", which was defined in "one_pluser.v", line 2
Info (12021): Found 1 design units, including 1 entities, in source file message_process_cu.v
    Info (12023): Found entity 1: message_process_cu
Info (12021): Found 1 design units, including 1 entities, in source file freq_divider.v
    Info (12023): Found entity 1: freq_divider
Info (12021): Found 1 design units, including 1 entities, in source file dds_top_module.v
    Info (12023): Found entity 1: DDS_Top_Module
Info (12021): Found 1 design units, including 1 entities, in source file dds_datapath.v
    Info (12023): Found entity 1: DDS_datapath
Info (12021): Found 1 design units, including 1 entities, in source file dds_controller.v
    Info (12023): Found entity 1: DDS_controller
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file const_0.v
    Info (12023): Found entity 1: const8bit
Info (12021): Found 1 design units, including 1 entities, in source file lpm_constant0.v
    Info (12023): Found entity 1: lpm_constant0
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO
Info (12127): Elaborating entity "Top_Module" for the top level hierarchy
Info (12128): Elaborating entity "pwm_8bit" for hierarchy "pwm_8bit:inst7"
Warning (10230): Verilog HDL assignment warning at PWM.v(14): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:inst8"
Info (12128): Elaborating entity "MP_Top_Module" for hierarchy "MP_Top_Module:inst4"
Info (12128): Elaborating entity "message_process_dp" for hierarchy "MP_Top_Module:inst4|message_process_dp:dp_mp"
Info (12128): Elaborating entity "counter" for hierarchy "MP_Top_Module:inst4|message_process_dp:dp_mp|counter:cnt4"
Warning (10230): Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at counter.v(24): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "counter" for hierarchy "MP_Top_Module:inst4|message_process_dp:dp_mp|counter:cnt5"
Warning (10230): Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at counter.v(24): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "shift_register" for hierarchy "MP_Top_Module:inst4|message_process_dp:dp_mp|shift_register:sr"
Critical Warning (10237): Verilog HDL warning at shift_register.v(9): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Info (12128): Elaborating entity "message_process_cu" for hierarchy "MP_Top_Module:inst4|message_process_cu:cu_mp"
Info (12128): Elaborating entity "freq_divider" for hierarchy "freq_divider:inst1"
Warning (10230): Verilog HDL assignment warning at freq_divider.v(13): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at freq_divider.v(14): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "counter" for hierarchy "freq_divider:inst1|counter:freq_div1"
Warning (10230): Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at counter.v(24): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "mux2to1" for hierarchy "freq_divider:inst1|mux2to1:clkmux"
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:inst3"
Info (12128): Elaborating entity "scfifo" for hierarchy "FIFO:inst3|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO:inst3|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "FIFO:inst3|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_kn21.tdf
    Info (12023): Found entity 1: scfifo_kn21
Info (12128): Elaborating entity "scfifo_kn21" for hierarchy "FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_rt21.tdf
    Info (12023): Found entity 1: a_dpfifo_rt21
Info (12128): Elaborating entity "a_dpfifo_rt21" for hierarchy "FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_n4e.tdf
    Info (12023): Found entity 1: a_fefifo_n4e
Info (12128): Elaborating entity "a_fefifo_n4e" for hierarchy "FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|a_fefifo_n4e:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oj7.tdf
    Info (12023): Found entity 1: cntr_oj7
Info (12128): Elaborating entity "cntr_oj7" for hierarchy "FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|a_fefifo_n4e:fifo_state|cntr_oj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_ot01.tdf
    Info (12023): Found entity 1: dpram_ot01
Info (12128): Elaborating entity "dpram_ot01" for hierarchy "FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|dpram_ot01:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_orj1.tdf
    Info (12023): Found entity 1: altsyncram_orj1
Info (12128): Elaborating entity "altsyncram_orj1" for hierarchy "FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|dpram_ot01:FIFOram|altsyncram_orj1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cjb.tdf
    Info (12023): Found entity 1: cntr_cjb
Info (12128): Elaborating entity "cntr_cjb" for hierarchy "FIFO:inst3|scfifo:scfifo_component|scfifo_kn21:auto_generated|a_dpfifo_rt21:dpfifo|cntr_cjb:rd_ptr_count"
Info (12128): Elaborating entity "one_pluser" for hierarchy "one_pluser:inst22"
Info (12128): Elaborating entity "lpm_constant0" for hierarchy "lpm_constant0:inst2"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "lpm_constant0:inst2|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "lpm_constant0:inst2|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "lpm_constant0:inst2|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "8"
Info (12128): Elaborating entity "DDS_Top_Module" for hierarchy "DDS_Top_Module:inst6"
Info (12128): Elaborating entity "DDS_controller" for hierarchy "DDS_Top_Module:inst6|DDS_controller:CU"
Info (12128): Elaborating entity "counter" for hierarchy "DDS_Top_Module:inst6|DDS_controller:CU|counter:cnt6"
Warning (10230): Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at counter.v(24): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "DDS_datapath" for hierarchy "DDS_Top_Module:inst6|DDS_datapath:DP"
Info (12128): Elaborating entity "ROM" for hierarchy "DDS_Top_Module:inst6|DDS_datapath:DP|ROM:sine_rom"
Warning (10858): Verilog HDL warning at ROM.v(6): object LUT used but never assigned
Info (12128): Elaborating entity "mux2to1" for hierarchy "DDS_Top_Module:inst6|DDS_datapath:DP|mux2to1:mux1"
Info (12128): Elaborating entity "twos_comp" for hierarchy "DDS_Top_Module:inst6|DDS_datapath:DP|twos_comp:tcomp"
Warning (10230): Verilog HDL assignment warning at twos_comp.v(5): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "sign_mag_to_2s_comp" for hierarchy "DDS_Top_Module:inst6|DDS_datapath:DP|sign_mag_to_2s_comp:sign_mag_tcomp"
Warning (10230): Verilog HDL assignment warning at sign_mag_to_2s_comp.v(6): truncated value with size 32 to match size of target (8)
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer freq_divider:inst1|mux2to1:clkmux|Y[0]
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "DDS_Top_Module:inst6|DDS_datapath:DP|ROM:sine_rom|LUT" is uninferred due to asynchronous read logic
Warning (113028): 192 out of 256 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 64 to 255 are not initialized
Critical Warning (127004): Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File "C:/Users/Asus/Desktop/LAB4/TOP/sine.mif" -- truncated remaining initial content value to fit RAM
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 191 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 168 logic cells
    Info (21064): Implemented 5 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4611 megabytes
    Info: Processing ended: Sat Jun 07 16:50:55 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


