{
  "sha": "116adc27470ed3682b6236e44e3b18838673036c",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6MTE2YWRjMjc0NzBlZDM2ODJiNjIzNmU0NGUzYjE4ODM4NjczMDM2Yw==",
  "commit": {
    "author": {
      "name": "Matthew Malcomson",
      "email": "matthew.malcomson@arm.com",
      "date": "2019-05-09T09:29:17Z"
    },
    "committer": {
      "name": "Matthew Malcomson",
      "email": "matthew.malcomson@arm.com",
      "date": "2019-05-09T09:29:17Z"
    },
    "message": "[binutils][aarch64] New SVE_Zm3_11_INDEX operand.\n\nIntroduce new operand SVE_Zm3_11_INDEX that indicates a register between\nz0-z7 stored in bits 18-16 and an index stored in bits 20-19:11.\n\ngas/ChangeLog:\n\n2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>\n\n\t* config/tc-aarch64.c (parse_operands): Handle new SVE_Zm3_11_INDEX\n\toperand.\n\ninclude/ChangeLog:\n\n2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>\n\n\t* opcode/aarch64.h (enum aarch64_opnd): New SVE_Zm3_11_INDEX operand.\n\nopcodes/ChangeLog:\n\n2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>\n\n\t* aarch64-asm-2.c: Regenerated.\n\t* aarch64-dis-2.c: Regenerated.\n\t* aarch64-opc-2.c: Regenerated.\n\t* aarch64-opc.c (operand_general_constraint_met_p): Constraint checking\n\tfor SVE_Zm3_11_INDEX.\n\t(aarch64_print_operand): Add printing for SVE_Zm3_11_INDEX.\n\t(fields): Handle SVE_i3l and SVE_i3h2 fields.\n\t* aarch64-opc.h (enum aarch64_field_kind): New SVE_i3l and SVE_i3h2\n\tfields.\n\t* aarch64-tbl.h (AARCH64_OPERANDS): Use new SVE_Zm3_11_INDEX operand.",
    "tree": {
      "sha": "f3d401952aff1a968fb8466cb38b2b6a6d00500d",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/f3d401952aff1a968fb8466cb38b2b6a6d00500d"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/116adc27470ed3682b6236e44e3b18838673036c",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/116adc27470ed3682b6236e44e3b18838673036c",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/116adc27470ed3682b6236e44e3b18838673036c",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/116adc27470ed3682b6236e44e3b18838673036c/comments",
  "author": {
    "login": "mmalcomson",
    "id": 57484298,
    "node_id": "MDQ6VXNlcjU3NDg0Mjk4",
    "avatar_url": "https://avatars.githubusercontent.com/u/57484298?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/mmalcomson",
    "html_url": "https://github.com/mmalcomson",
    "followers_url": "https://api.github.com/users/mmalcomson/followers",
    "following_url": "https://api.github.com/users/mmalcomson/following{/other_user}",
    "gists_url": "https://api.github.com/users/mmalcomson/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/mmalcomson/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/mmalcomson/subscriptions",
    "organizations_url": "https://api.github.com/users/mmalcomson/orgs",
    "repos_url": "https://api.github.com/users/mmalcomson/repos",
    "events_url": "https://api.github.com/users/mmalcomson/events{/privacy}",
    "received_events_url": "https://api.github.com/users/mmalcomson/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "mmalcomson",
    "id": 57484298,
    "node_id": "MDQ6VXNlcjU3NDg0Mjk4",
    "avatar_url": "https://avatars.githubusercontent.com/u/57484298?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/mmalcomson",
    "html_url": "https://github.com/mmalcomson",
    "followers_url": "https://api.github.com/users/mmalcomson/followers",
    "following_url": "https://api.github.com/users/mmalcomson/following{/other_user}",
    "gists_url": "https://api.github.com/users/mmalcomson/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/mmalcomson/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/mmalcomson/subscriptions",
    "organizations_url": "https://api.github.com/users/mmalcomson/orgs",
    "repos_url": "https://api.github.com/users/mmalcomson/repos",
    "events_url": "https://api.github.com/users/mmalcomson/events{/privacy}",
    "received_events_url": "https://api.github.com/users/mmalcomson/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "3bd82c86f0f432bd7653101069bf056fda14b7cd",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/3bd82c86f0f432bd7653101069bf056fda14b7cd",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/3bd82c86f0f432bd7653101069bf056fda14b7cd"
    }
  ],
  "stats": {
    "total": 64,
    "additions": 50,
    "deletions": 14
  },
  "files": [
    {
      "sha": "dc059ce349e1d16d57c917b18ea710e499c049c8",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/116adc27470ed3682b6236e44e3b18838673036c/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/116adc27470ed3682b6236e44e3b18838673036c/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=116adc27470ed3682b6236e44e3b18838673036c",
      "patch": "@@ -1,3 +1,8 @@\n+2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>\n+\n+\t* config/tc-aarch64.c (parse_operands): Handle new SVE_Zm3_11_INDEX\n+\toperand.\n+\n 2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>\n \n \t* config/tc-aarch64.c (parse_operands): Handle new SVE_IMM_ROT3 operand."
    },
    {
      "sha": "d29aa111ea1c2306f7ef19fbc477f4912c82519c",
      "filename": "gas/config/tc-aarch64.c",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/116adc27470ed3682b6236e44e3b18838673036c/gas/config/tc-aarch64.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/116adc27470ed3682b6236e44e3b18838673036c/gas/config/tc-aarch64.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-aarch64.c?ref=116adc27470ed3682b6236e44e3b18838673036c",
      "patch": "@@ -5637,6 +5637,7 @@ parse_operands (char *str, const aarch64_opcode *opcode)\n \n \tcase AARCH64_OPND_SVE_Zm3_INDEX:\n \tcase AARCH64_OPND_SVE_Zm3_22_INDEX:\n+\tcase AARCH64_OPND_SVE_Zm3_11_INDEX:\n \tcase AARCH64_OPND_SVE_Zm4_INDEX:\n \tcase AARCH64_OPND_SVE_Zn_INDEX:\n \t  reg_type = REG_TYPE_ZN;"
    },
    {
      "sha": "5a35ca5a55d85aafaef01db6f5aa79311877a925",
      "filename": "include/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/116adc27470ed3682b6236e44e3b18838673036c/include/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/116adc27470ed3682b6236e44e3b18838673036c/include/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/ChangeLog?ref=116adc27470ed3682b6236e44e3b18838673036c",
      "patch": "@@ -1,3 +1,7 @@\n+2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>\n+\n+\t* opcode/aarch64.h (enum aarch64_opnd): New SVE_Zm3_11_INDEX operand.\n+\n 2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>\n \n \t* opcode/aarch64.h (enum aarch64_insn_class): Add sve_size_hsd2 iclass."
    },
    {
      "sha": "c472334b2906c304ba80f988357e01d733becfaf",
      "filename": "include/opcode/aarch64.h",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/116adc27470ed3682b6236e44e3b18838673036c/include/opcode/aarch64.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/116adc27470ed3682b6236e44e3b18838673036c/include/opcode/aarch64.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/opcode/aarch64.h?ref=116adc27470ed3682b6236e44e3b18838673036c",
      "patch": "@@ -412,6 +412,7 @@ enum aarch64_opnd\n   AARCH64_OPND_SVE_Zm_16,\t/* SVE vector register in Zm, bits [20,16].  */\n   AARCH64_OPND_SVE_Zm3_INDEX,\t/* z0-z7[0-3] in Zm, bits [20,16].  */\n   AARCH64_OPND_SVE_Zm3_22_INDEX, /* z0-z7[0-7] in Zm3_INDEX plus bit 22.  */\n+  AARCH64_OPND_SVE_Zm3_11_INDEX, /* z0-z7[0-7] in Zm3_INDEX plus bit 11.  */\n   AARCH64_OPND_SVE_Zm4_INDEX,\t/* z0-z15[0-1] in Zm, bits [20,16].  */\n   AARCH64_OPND_SVE_Zn,\t\t/* SVE vector register in Zn.  */\n   AARCH64_OPND_SVE_Zn_INDEX,\t/* Indexed SVE vector register, for DUP.  */"
    },
    {
      "sha": "5cdb6f01ccc10dbe786933c8c9f51d8ca52d982c",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/116adc27470ed3682b6236e44e3b18838673036c/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/116adc27470ed3682b6236e44e3b18838673036c/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=116adc27470ed3682b6236e44e3b18838673036c",
      "patch": "@@ -1,3 +1,16 @@\n+2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>\n+\n+\t* aarch64-asm-2.c: Regenerated.\n+\t* aarch64-dis-2.c: Regenerated.\n+\t* aarch64-opc-2.c: Regenerated.\n+\t* aarch64-opc.c (operand_general_constraint_met_p): Constraint checking\n+\tfor SVE_Zm3_11_INDEX.\n+\t(aarch64_print_operand): Add printing for SVE_Zm3_11_INDEX.\n+\t(fields): Handle SVE_i3l and SVE_i3h2 fields.\n+\t* aarch64-opc.h (enum aarch64_field_kind): New SVE_i3l and SVE_i3h2\n+\tfields.\n+\t* aarch64-tbl.h (AARCH64_OPERANDS): Use new SVE_Zm3_11_INDEX operand.\n+\n 2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>\n \n \t* aarch64-asm.c (aarch64_encode_variant_using_iclass): Handle"
    },
    {
      "sha": "cfd414f430b49bcaedce8dc85fbf7a080ac5f4ac",
      "filename": "opcodes/aarch64-asm-2.c",
      "status": "modified",
      "additions": 8,
      "deletions": 7,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/116adc27470ed3682b6236e44e3b18838673036c/opcodes/aarch64-asm-2.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/116adc27470ed3682b6236e44e3b18838673036c/opcodes/aarch64-asm-2.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-asm-2.c?ref=116adc27470ed3682b6236e44e3b18838673036c",
      "patch": "@@ -647,8 +647,8 @@ aarch64_insert_operand (const aarch64_operand *self,\n     case 189:\n     case 190:\n     case 191:\n-    case 195:\n-    case 198:\n+    case 196:\n+    case 199:\n       return aarch64_ins_regno (self, info, code, inst, errors);\n     case 14:\n       return aarch64_ins_reg_extended (self, info, code, inst, errors);\n@@ -660,7 +660,7 @@ aarch64_insert_operand (const aarch64_operand *self,\n     case 32:\n     case 33:\n     case 34:\n-    case 201:\n+    case 202:\n       return aarch64_ins_reglane (self, info, code, inst, errors);\n     case 35:\n       return aarch64_ins_reglist (self, info, code, inst, errors);\n@@ -704,7 +704,7 @@ aarch64_insert_operand (const aarch64_operand *self,\n     case 180:\n     case 181:\n     case 182:\n-    case 200:\n+    case 201:\n       return aarch64_ins_imm (self, info, code, inst, errors);\n     case 43:\n     case 44:\n@@ -848,11 +848,12 @@ aarch64_insert_operand (const aarch64_operand *self,\n     case 192:\n     case 193:\n     case 194:\n+    case 195:\n       return aarch64_ins_sve_quad_index (self, info, code, inst, errors);\n-    case 196:\n-      return aarch64_ins_sve_index (self, info, code, inst, errors);\n     case 197:\n-    case 199:\n+      return aarch64_ins_sve_index (self, info, code, inst, errors);\n+    case 198:\n+    case 200:\n       return aarch64_ins_sve_reglist (self, info, code, inst, errors);\n     default: assert (0); abort ();\n     }"
    },
    {
      "sha": "0ab22b1f30f8c0ab3c6f87d6fe907511ea0ccaa3",
      "filename": "opcodes/aarch64-dis-2.c",
      "status": "modified",
      "additions": 8,
      "deletions": 7,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/116adc27470ed3682b6236e44e3b18838673036c/opcodes/aarch64-dis-2.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/116adc27470ed3682b6236e44e3b18838673036c/opcodes/aarch64-dis-2.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-dis-2.c?ref=116adc27470ed3682b6236e44e3b18838673036c",
      "patch": "@@ -20078,8 +20078,8 @@ aarch64_extract_operand (const aarch64_operand *self,\n     case 189:\n     case 190:\n     case 191:\n-    case 195:\n-    case 198:\n+    case 196:\n+    case 199:\n       return aarch64_ext_regno (self, info, code, inst, errors);\n     case 9:\n       return aarch64_ext_regrt_sysins (self, info, code, inst, errors);\n@@ -20095,7 +20095,7 @@ aarch64_extract_operand (const aarch64_operand *self,\n     case 32:\n     case 33:\n     case 34:\n-    case 201:\n+    case 202:\n       return aarch64_ext_reglane (self, info, code, inst, errors);\n     case 35:\n       return aarch64_ext_reglist (self, info, code, inst, errors);\n@@ -20140,7 +20140,7 @@ aarch64_extract_operand (const aarch64_operand *self,\n     case 180:\n     case 181:\n     case 182:\n-    case 200:\n+    case 201:\n       return aarch64_ext_imm (self, info, code, inst, errors);\n     case 43:\n     case 44:\n@@ -20286,11 +20286,12 @@ aarch64_extract_operand (const aarch64_operand *self,\n     case 192:\n     case 193:\n     case 194:\n+    case 195:\n       return aarch64_ext_sve_quad_index (self, info, code, inst, errors);\n-    case 196:\n-      return aarch64_ext_sve_index (self, info, code, inst, errors);\n     case 197:\n-    case 199:\n+      return aarch64_ext_sve_index (self, info, code, inst, errors);\n+    case 198:\n+    case 200:\n       return aarch64_ext_sve_reglist (self, info, code, inst, errors);\n     default: assert (0); abort ();\n     }"
    },
    {
      "sha": "1a2aeff220a4019574702af0b00833c83983157b",
      "filename": "opcodes/aarch64-opc-2.c",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/116adc27470ed3682b6236e44e3b18838673036c/opcodes/aarch64-opc-2.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/116adc27470ed3682b6236e44e3b18838673036c/opcodes/aarch64-opc-2.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc-2.c?ref=116adc27470ed3682b6236e44e3b18838673036c",
      "patch": "@@ -218,6 +218,7 @@ const struct aarch64_operand aarch64_operands[] =\n   {AARCH64_OPND_CLASS_SVE_REG, \"SVE_Zm_16\", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_16}, \"an SVE vector register\"},\n   {AARCH64_OPND_CLASS_SVE_REG, \"SVE_Zm3_INDEX\", 3 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_16}, \"an indexed SVE vector register\"},\n   {AARCH64_OPND_CLASS_SVE_REG, \"SVE_Zm3_22_INDEX\", 3 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_i3h, FLD_SVE_Zm_16}, \"an indexed SVE vector register\"},\n+  {AARCH64_OPND_CLASS_SVE_REG, \"SVE_Zm3_11_INDEX\", 3 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_i3h2, FLD_SVE_i3l, FLD_SVE_imm3}, \"an indexed SVE vector register\"},\n   {AARCH64_OPND_CLASS_SVE_REG, \"SVE_Zm4_INDEX\", 4 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_16}, \"an indexed SVE vector register\"},\n   {AARCH64_OPND_CLASS_SVE_REG, \"SVE_Zn\", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zn}, \"an SVE vector register\"},\n   {AARCH64_OPND_CLASS_SVE_REG, \"SVE_Zn_INDEX\", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zn}, \"an indexed SVE vector register\"},"
    },
    {
      "sha": "538d57e32712f6d25fc556d6ea566d6f6db0fdd4",
      "filename": "opcodes/aarch64-opc.c",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/116adc27470ed3682b6236e44e3b18838673036c/opcodes/aarch64-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/116adc27470ed3682b6236e44e3b18838673036c/opcodes/aarch64-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc.c?ref=116adc27470ed3682b6236e44e3b18838673036c",
      "patch": "@@ -294,6 +294,8 @@ const aarch64_field fields[] =\n     {  0,  5 }, /* SVE_Zt: SVE vector register, bits [4,0].  */\n     {  5,  1 }, /* SVE_i1: single-bit immediate.  */\n     { 22,  1 }, /* SVE_i3h: high bit of 3-bit immediate.  */\n+    { 11,  1 }, /* SVE_i3l: low bit of 3-bit immediate.  */\n+    { 19,  2 }, /* SVE_i3h2: two high bits of 3bit immediate, bits [20,19].  */\n     { 16,  3 }, /* SVE_imm3: 3-bit immediate field.  */\n     { 16,  4 }, /* SVE_imm4: 4-bit immediate field.  */\n     {  5,  5 }, /* SVE_imm5: 5-bit immediate field.  */\n@@ -1515,6 +1517,7 @@ operand_general_constraint_met_p (const aarch64_opnd_info *opnds, int idx,\n \t{\n \tcase AARCH64_OPND_SVE_Zm3_INDEX:\n \tcase AARCH64_OPND_SVE_Zm3_22_INDEX:\n+\tcase AARCH64_OPND_SVE_Zm3_11_INDEX:\n \tcase AARCH64_OPND_SVE_Zm4_INDEX:\n \t  size = get_operand_fields_width (get_operand_from_code (type));\n \t  shift = get_operand_specific_data (&aarch64_operands[type]);\n@@ -3303,6 +3306,7 @@ aarch64_print_operand (char *buf, size_t size, bfd_vma pc,\n \n     case AARCH64_OPND_SVE_Zm3_INDEX:\n     case AARCH64_OPND_SVE_Zm3_22_INDEX:\n+    case AARCH64_OPND_SVE_Zm3_11_INDEX:\n     case AARCH64_OPND_SVE_Zm4_INDEX:\n     case AARCH64_OPND_SVE_Zn_INDEX:\n       snprintf (buf, size, \"z%d.%s[%\" PRIi64 \"]\", opnd->reglane.regno,"
    },
    {
      "sha": "8803bcaae4818a3dbf7a72cdff5d369d96f7e77d",
      "filename": "opcodes/aarch64-opc.h",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/116adc27470ed3682b6236e44e3b18838673036c/opcodes/aarch64-opc.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/116adc27470ed3682b6236e44e3b18838673036c/opcodes/aarch64-opc.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc.h?ref=116adc27470ed3682b6236e44e3b18838673036c",
      "patch": "@@ -121,6 +121,8 @@ enum aarch64_field_kind\n   FLD_SVE_Zt,\n   FLD_SVE_i1,\n   FLD_SVE_i3h,\n+  FLD_SVE_i3l,\n+  FLD_SVE_i3h2,\n   FLD_SVE_imm3,\n   FLD_SVE_imm4,\n   FLD_SVE_imm5,"
    },
    {
      "sha": "d62c53b1afaf76b851be83877643adabba0458c3",
      "filename": "opcodes/aarch64-tbl.h",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/116adc27470ed3682b6236e44e3b18838673036c/opcodes/aarch64-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/116adc27470ed3682b6236e44e3b18838673036c/opcodes/aarch64-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-tbl.h?ref=116adc27470ed3682b6236e44e3b18838673036c",
      "patch": "@@ -4960,6 +4960,9 @@ struct aarch64_opcode aarch64_opcode_table[] =\n     Y(SVE_REG, sve_quad_index, \"SVE_Zm3_22_INDEX\", \t\t\t\\\n       3 << OPD_F_OD_LSB, F(FLD_SVE_i3h, FLD_SVE_Zm_16),\t\t\t\\\n       \"an indexed SVE vector register\")\t\t\t\t\t\\\n+    Y(SVE_REG, sve_quad_index, \"SVE_Zm3_11_INDEX\", \t\t\t\\\n+      3 << OPD_F_OD_LSB, F(FLD_SVE_i3h2, FLD_SVE_i3l, FLD_SVE_imm3),    \\\n+      \"an indexed SVE vector register\")\t\t\t\t\t\\\n     Y(SVE_REG, sve_quad_index, \"SVE_Zm4_INDEX\", \t\t\t\\\n       4 << OPD_F_OD_LSB, F(FLD_SVE_Zm_16),\t\t\t\t\\\n       \"an indexed SVE vector register\")\t\t\t\t\t\\"
    }
  ]
}