MIG: 22:31:00 : xml_input_file: mig_a.prj
MIG: 22:31:01 : Absolute path of xml_input_file: /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:31:01 : xml_input_file: mig_a.prj
MIG: 22:31:01 : Absolute path of xml_input_file: /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 11:28:40 : Running synthesis.xit
MIG: 11:28:40 : ################# RUNNING MIG BATCH ###################
MIG: 11:28:40 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0
MIG: 11:28:40 : synp_flow:  -- synthesis_mode: Other
MIG: 11:28:40 : outputDirectory: /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 11:28:40 : vivado_mode: xpg_pa
MIG: 11:28:40 :  locked false  
MIG: 11:28:40 : HDL Language: Verilog
MIG: 11:28:40 : compInfo: false
MIG: 11:28:40 : Vivado Options xc7a35t csg324 -1
MIG: 11:28:40 : 1: xc7a35t 2: csg324 3: -1
MIG: 11:28:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:28:40 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:28:40 : I am in catch area
MIG: 11:28:40 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 11:28:59 : XML_INPUT_FILE: /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 11:28:59 : Component_Name: mig_7series_0
MIG: 11:28:59 : Moving mig_7series_0_xmdf.tcl ...
MIG: 11:28:59 : Moving mig_7series_0.veo ...
MIG: 11:28:59 : Moving mig_7series_0 ...
MIG: 11:29:00 : Running vlog_synth_rpr.xit
MIG: 11:29:00 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 11:29:00 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 11:29:00 : ################# RUNNING MIG BATCH ###################
MIG: 11:29:00 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0
MIG: 11:29:00 : synp_flow:  -- synthesis_mode: Other
MIG: 11:29:00 : outputDirectory: /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 11:29:00 : vivado_mode: xpg_pa
MIG: 11:29:00 :  locked false  
MIG: 11:29:00 : HDL Language: Verilog
MIG: 11:29:00 : compInfo: false
MIG: 11:29:00 : Vivado Options xc7a35t csg324 -1
MIG: 11:29:00 : 1: xc7a35t 2: csg324 3: -1
MIG: 11:29:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:29:00 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:29:00 : I am in catch area
MIG: 11:29:00 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 11:29:13 : XML_INPUT_FILE: /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 11:29:13 : Component_Name: mig_7series_0
MIG: 11:29:13 : Moving mig_7series_0_xmdf.tcl ...
MIG: 11:29:13 : Moving mig_7series_0.veo ...
MIG: 11:29:13 : Moving mig_7series_0 ...
MIG: 11:29:13 : Running implementation.xit
MIG: 11:29:13 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 11:29:13 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 11:29:13 : ################# RUNNING MIG BATCH ###################
MIG: 11:29:13 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0
MIG: 11:29:13 : synp_flow:  -- synthesis_mode: Other
MIG: 11:29:13 : outputDirectory: /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 11:29:13 : vivado_mode: xpg_pa
MIG: 11:29:13 :  locked false  
MIG: 11:29:13 : HDL Language: Verilog
MIG: 11:29:13 : compInfo: false
MIG: 11:29:13 : Vivado Options xc7a35t csg324 -1
MIG: 11:29:13 : 1: xc7a35t 2: csg324 3: -1
MIG: 11:29:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:29:13 : xilinx_path: /opt/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:29:13 : I am in catch area
MIG: 11:29:13 : Running /opt/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 11:29:27 : XML_INPUT_FILE: /home/wordbox/Documents/CERN/Demo/TestDDR3/TestDDR3/TestDDR3.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 11:29:27 : Component_Name: mig_7series_0
MIG: 11:29:27 : Moving mig_7series_0_xmdf.tcl ...
MIG: 11:29:27 : Moving mig_7series_0.veo ...
MIG: 11:29:27 : Moving mig_7series_0 ...
