// Seed: 3445985166
`define pp_3 0
module module_0 (
    output logic id_0,
    output id_1,
    input id_2
);
  wire id_3 = id_3[1];
endmodule
