
---------- Begin Simulation Statistics ----------
final_tick                               2161982751694                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165029                       # Simulator instruction rate (inst/s)
host_mem_usage                               16959176                       # Number of bytes of host memory used
host_op_rate                                   287651                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    60.60                       # Real time elapsed on the host
host_tick_rate                               30037992                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000013                       # Number of instructions simulated
sim_ops                                      17430422                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001820                       # Number of seconds simulated
sim_ticks                                  1820172194                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          13                       # Number of instructions committed
system.cpu.committedOps                            26                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                          10                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             3                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          22                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               35                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         35                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   15                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  46                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            10                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        10     38.46%     38.46% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     38.46% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     38.46% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      3.85%     42.31% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   1      3.85%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     15.38%     61.54% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::MemRead                        5     19.23%     80.77% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.77% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   5     19.23%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         26                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4960                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       892974                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        53508                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       914730                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       592078                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       892974                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       300896                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          981664                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           24503                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        35522                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           4336102                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7572267                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        53508                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             808126                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1010615                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           60                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1290197                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17430396                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      6208301                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.807595                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.981240                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2094113     33.73%     33.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1077647     17.36%     51.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       349196      5.62%     56.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       505302      8.14%     64.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       375186      6.04%     70.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       333508      5.37%     76.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       353891      5.70%     81.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       108843      1.75%     83.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1010615     16.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      6208301                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            6120433                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        15963                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          13645926                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4799319                       # Number of loads committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch        48830                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass        33173      0.19%      0.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      8211057     47.11%     47.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       132619      0.76%     48.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        33729      0.19%     48.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       782008      4.49%     52.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     52.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     52.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     52.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     52.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     52.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     52.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     52.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     52.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     52.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138152      0.79%     53.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        23681      0.14%     53.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     53.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     53.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     53.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     53.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     53.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     53.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       886172      5.08%     58.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     58.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp          436      0.00%     58.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        36408      0.21%     58.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         4230      0.02%     58.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1400642      8.04%     67.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt         1992      0.01%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     67.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2922088     16.76%     83.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       472001      2.71%     86.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1877231     10.77%     97.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       474777      2.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17430396                       # Class of committed instruction
system.switch_cpus.commit.refs                5746097                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17430396                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.654735                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.654735                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1460797                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19321341                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2067098                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2564069                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          54998                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        255271                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5001476                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   861                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              977125                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   304                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              981664                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1432868                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4428972                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         18390                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               11258701                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          109996                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.149933                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1918177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       616581                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.719582                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      6402235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.080555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.567854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          3379671     52.79%     52.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           105245      1.64%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            88792      1.39%     55.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            99373      1.55%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           440124      6.87%     64.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           169640      2.65%     66.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           154989      2.42%     69.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           112346      1.75%     71.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1852055     28.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      6402235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8763616                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          5690450                       # number of floating regfile writes
system.switch_cpus.idleCycles                  145111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts        63254                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           840109                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.770038                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5994629                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             977123                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g 240669.048000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles          197750                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5068519                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          366                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6905                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1048178                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18720531                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5017506                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       122044                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18136394                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2227                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        128207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          54998                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        132828                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         2663                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       455074                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1038                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1761                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5          370                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        16468                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       269152                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       101385                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1761                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        47111                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        16143                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          17404973                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17986618                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.716322                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          12467564                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.747162                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18020073                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         24244329                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10673418                       # number of integer regfile writes
system.switch_cpus.ipc                       1.527336                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.527336                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41870      0.23%      0.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8690114     47.60%     47.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       137615      0.75%     48.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         35274      0.19%     48.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       804118      4.40%     53.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     53.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     53.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     53.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     53.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     53.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     53.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     53.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     53.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     53.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       149876      0.82%     54.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     54.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     54.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        24755      0.14%     54.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     54.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     54.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     54.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     54.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     54.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       887119      4.86%     58.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          436      0.00%     58.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        37307      0.20%     59.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         4550      0.02%     59.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1403704      7.69%     66.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt         2288      0.01%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3113482     17.05%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       511112      2.80%     86.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1937002     10.61%     97.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       477824      2.62%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18258446                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         6252851                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     12484147                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      6168449                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6397997                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              124659                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.006827                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           25116     20.15%     20.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     20.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             1      0.00%     20.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     20.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     20.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            596      0.48%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           380      0.30%     20.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     20.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1319      1.06%     21.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        10073      8.08%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     30.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          70495     56.55%     86.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6044      4.85%     91.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         9884      7.93%     99.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          751      0.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       12088384                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     30570319                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     11818169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13614187                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18719449                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18258446                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1082                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1289977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        10688                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1022                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2154210                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      6402235                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.851886                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.523472                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1827081     28.54%     28.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       516468      8.07%     36.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       795062     12.42%     49.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       960677     15.01%     64.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       487820      7.62%     71.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       628024      9.81%     81.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       396375      6.19%     87.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       525651      8.21%     95.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       265077      4.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6402235                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.788679                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1432868                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    58                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       279470                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       180008                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5068519                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1048178                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         7729431                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  6547346                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          471355                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      23244681                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents          786                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents         247507                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2182079                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          81960                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         18042                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      47850908                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19117448                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     25274771                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2688207                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         609684                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          54998                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1005594                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2029898                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8936163                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     25972920                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1223044                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             23918279                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37637051                       # The number of ROB writes
system.switch_cpus.timesIdled                    5621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        68991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       139006                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            209                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2162                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          324                       # Transaction distribution
system.membus.trans_dist::CleanEvict              229                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2245                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2162                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         9367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       302784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       302784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  302784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4407                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4407    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4407                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8552302                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22810162                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   1820172194                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             44214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        37189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        23767                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8795                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            25801                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           25801                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24279                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19935                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        72325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       136696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                209021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3074944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5286464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8361408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             760                       # Total snoops (count)
system.tol2bus.snoopTraffic                     20736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            70775                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003335                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057649                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  70539     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    236      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70775                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           72352836                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38140205                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20261699                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst        23260                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        42348                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65608                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        23260                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        42348                       # number of overall hits
system.l2.overall_hits::total                   65608                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1017                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         3382                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4407                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1017                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         3382                       # number of overall misses
system.l2.overall_misses::total                  4407                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     69017670                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    221236014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        290253684                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     69017670                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    221236014                       # number of overall miss cycles
system.l2.overall_miss_latency::total       290253684                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst        24277                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        45730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70015                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        24277                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        45730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70015                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.041892                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.073956                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062944                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.041892                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.073956                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062944                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 67863.982301                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 65415.734477                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 65861.965963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 67863.982301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 65415.734477                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 65861.965963                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 324                       # number of writebacks
system.l2.writebacks::total                       324                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         3382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4399                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         3382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4399                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     63221184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    201944664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    265165848                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     63221184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    201944664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    265165848                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.041892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.073956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062829                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.041892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.073956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.062829                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 62164.389381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 59711.609698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60278.665151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 62164.389381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 59711.609698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60278.665151                       # average overall mshr miss latency
system.l2.replacements                            760                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks        36865                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36865                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        23758                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            23758                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        23758                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        23758                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        23556                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23556                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2245                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2245                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    139321924                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     139321924                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        25801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.087012                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.087012                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 62058.763474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62058.763474                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2245                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2245                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    126512912                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    126512912                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.087012                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.087012                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 56353.190200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 56353.190200                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        23260                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              23260                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1017                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1019                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     69017670                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69017670                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        24277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.041892                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.041970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 67863.982301                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 67730.785083                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1017                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1017                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     63221184                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63221184                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.041892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.041888                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 62164.389381                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62164.389381                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     81914090                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     81914090                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        19929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.057053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.057336                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 72044.054529                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71665.870516                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     75431752                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     75431752                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.057053                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057035                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66342.789798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66342.789798                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2592.762373                       # Cycle average of tags in use
system.l2.tags.total_refs                      138977                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4578                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.357580                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              2160162580054                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.159831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   749.548764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1822.053792                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.182995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.444837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.632999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3818                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1770                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1978                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.932129                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1116410                       # Number of tag accesses
system.l2.tags.data_accesses                  1116410                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        65088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       216448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             282048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        65088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           20736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         3382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          324                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                324                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             70323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            210969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     35759254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    118916222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             154956768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        70323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     35759254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35829577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       11392329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11392329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       11392329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            70323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           210969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     35759254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    118916222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166349097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002085748950                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9319                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                257                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4399                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        324                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4399                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      324                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     92                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    33                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               29                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32202196                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16159864                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               104740690                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7476.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24318.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3416                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     186                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4399                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  324                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.713701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.374406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.020187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          424     43.35%     43.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          195     19.94%     63.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           88      9.00%     72.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           61      6.24%     78.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      3.07%     81.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      2.25%     83.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      1.43%     85.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      2.25%     87.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          122     12.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          978                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     268.937500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.629855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    767.360451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            12     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3     18.75%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      6.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.062500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.034987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7     43.75%     43.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      6.25%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 275648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   17472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  281536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                20736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       151.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    154.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1799614096                       # Total gap between requests
system.mem_ctrls.avgGap                     381031.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        65088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       210560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 35759254.104944318533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 115681362.837037160993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9599091.809881808236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         3382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          324                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     25927490                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     78813200                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23498942374                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25494.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23303.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  72527599.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         6384583.296000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         3151364.832000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        16797824.064000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       839472.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     150193805.664000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     377028139.488000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     491024652.720000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1045419842.544000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        574.352166                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1101223912                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     60580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    658358276                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         3919249.152000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1934501.184000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        11708176.032000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       549472.896000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     150193805.664000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     335037181.247999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     526396869.096000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1029739255.272000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.737274                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1181009334                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     60580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    578572854                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 2160162579500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10006                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1820162188                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           20                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1405589                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1405609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           20                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1405589                       # number of overall hits
system.cpu.icache.overall_hits::total         1405609                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        27279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          27281                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        27279                       # number of overall misses
system.cpu.icache.overall_misses::total         27281                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    273114706                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    273114706                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    273114706                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    273114706                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           22                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1432868                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1432890                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           22                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1432868                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1432890                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.019038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019039                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.019038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019039                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 10011.903149                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10011.169165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 10011.903149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10011.169165                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          241                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        23767                       # number of writebacks
system.cpu.icache.writebacks::total             23767                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         3002                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3002                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         3002                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3002                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        24277                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24277                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        24277                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24277                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    225952284                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    225952284                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    225952284                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    225952284                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.016943                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016943                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.016943                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016943                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  9307.257239                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9307.257239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  9307.257239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9307.257239                       # average overall mshr miss latency
system.cpu.icache.replacements                  23767                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           20                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1405589                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1405609                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        27279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         27281                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    273114706                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    273114706                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1432868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1432890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.019038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 10011.903149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10011.169165                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         3002                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3002                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        24277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    225952284                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    225952284                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.016943                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016943                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  9307.257239                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9307.257239                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.421121                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1429888                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24279                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.894024                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2160162580054                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000051                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.421070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000823                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11487399                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11487399                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      5409602                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5409606                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      5409602                       # number of overall hits
system.cpu.dcache.overall_hits::total         5409606                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        66286                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66292                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        66286                       # number of overall misses
system.cpu.dcache.overall_misses::total         66292                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    673772992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    673772992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    673772992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    673772992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5475888                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5475898                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5475888                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5475898                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.600000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.012105                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012106                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.600000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.012105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012106                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 10164.634946                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10163.714958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 10164.634946                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10163.714958                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        39162                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2921                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.407052                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36865                       # number of writebacks
system.cpu.dcache.writebacks::total             36865                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        20556                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20556                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        20556                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20556                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        45730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        45730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        45730                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        45730                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    510853872                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    510853872                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    510853872                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    510853872                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008351                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008351                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008351                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008351                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 11171.088388                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11171.088388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 11171.088388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11171.088388                       # average overall mshr miss latency
system.cpu.dcache.replacements                  45224                       # number of replacements
system.cpu.dcache.csize                      34970166                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4488702                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4488706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        40432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    359570482                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    359570482                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           10                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4529134                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4529144                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.600000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.008927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  8893.215324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8891.895791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        20502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        19930                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19930                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    211463480                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    211463480                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10610.310085                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10610.310085                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       920900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         920900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        25854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    314202510                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    314202510                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       946754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       946754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027308                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027308                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 12152.955442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12152.955442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        25800                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25800                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    299390392                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    299390392                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.027251                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027251                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 11604.278760                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11604.278760                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2161982751694                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.426796                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5455342                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45736                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.278949                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2160162580054                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000450                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.426346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000834                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          43852920                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         43852920                       # Number of data accesses

---------- End Simulation Statistics   ----------
