;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -807, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP #12, @200
	SUB 12, @10
	SUB #0, @0
	JMP 807, @-50
	SUB 0, 0
	MOV #0, 20
	SUB #0, @0
	CMP @0, @2
	SUB #0, @0
	SUB @0, 16
	SUB 18, 10
	SUB #12, @0
	SUB @121, 106
	SUB -207, <-126
	SUB 0, 0
	SUB #127, 206
	DAT #0, #14
	SUB #127, 206
	SUB 0, 0
	SUB #60, @-200
	SUB @121, 101
	SUB #60, @-200
	JMP 112, <10
	SUB @121, 101
	SUB #72, @-200
	SUB #72, @-200
	MOV @-127, 100
	MOV 807, <-50
	MOV 807, <-50
	SUB -0, 9
	SUB 1, 20
	ADD <-30, 9
	ADD <-30, 9
	SUB #12, @200
	JMZ -200, #2
	CMP @10, 10
	SUB 112, @10
	CMP -207, <-126
	DJN -1, @-20
	DJN -1, @-20
	CMP @0, @2
	SPL 0, <332
	CMP -207, <-177
	CMP @0, @2
	MOV -1, <-20
