Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 28 09:47:49 2020
| Host         : DESKTOP-VJ7SO95 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   179 |
| Unused register locations in slices containing registers |   422 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |           15 |
|     10 |            4 |
|     12 |            1 |
|    16+ |          157 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             410 |           78 |
| No           | No                    | Yes                    |              20 |            4 |
| No           | Yes                   | No                     |             466 |           84 |
| Yes          | No                    | No                     |            1024 |          143 |
| Yes          | No                    | Yes                    |            6944 |          993 |
| Yes          | Yes                   | No                     |             890 |          124 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/bit_sync                                                                                                            |                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data[4]_i_1__0_n_0                                                                                         |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_i2s_adi_0/U0/ctrlif/rd_addr[3]_i_1_n_0                                                                                                          |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0                                                                                                   |                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                       | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_i2s_adi_0/U0/ctrl/clkgen/bclk_count[7]_i_1_n_0                                                                                                  |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_i2s_adi_0/U0/ctrl/clkgen/lrclk_count[7]_i_1_n_0                                                                                                 |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                       | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                       | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                       | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                       | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                       | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                       | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[28]                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/p_0_in__0                                                                                                             |                                                                                                                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                       | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                      | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                | design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                                              |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr[2]_i_1_n_0                                                               |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                            |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr[2]_i_1__0_n_0                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                              |                                                                                                                                            |                2 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG_reg[0][0]                                                                                               | design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                                              |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_i2s_adi_0/U0/ctrlif/E[0]                                                                                                                        | design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                            |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[13]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[15]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[22]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[3]                                                                     | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[16]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[7]                                                                     | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[11]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[21]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[24]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[2]                                                                     | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[12]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[23]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[26]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[27]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[28]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[14]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[29]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[19]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[25]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[8]                                                                     | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[1]                                                                     | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[0]                                                                     | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[5]                                                                     | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[11]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[10]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[0]                                                                     | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[3]                                                                     | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[4]                                                                     | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[5]                                                                     | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[6]                                                                     | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[7]                                                                     | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[1]                                                                     | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[2]                                                                     | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[9]                                                                     | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[8]                                                                     | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[23]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[35]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[31]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[32]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[20]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[25]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[15]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[37]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[38]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[19]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[24]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[13]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[12]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[39]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[21]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[30]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[36]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[34]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[14]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[26]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[33]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[29]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[27]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[17]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[18]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[22]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[28]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[16]                                                                    | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[37]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[34]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[38]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[31]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[30]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[39]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[36]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[35]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[32]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[33]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[10]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[9]                                                                     | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[20]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[6]                                                                     | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[4]                                                                     | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[17]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/en_bus_2[18]                                                                    | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |                4 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                            |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/data_latched[0]_3                                                                                                   |                                                                                                                                            |                5 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_i2s_adi_0/U0/ctrl/tx_gen.tx/p_3_in                                                                                                              | design_1_i/axi_i2s_adi_0/U0/ctrl/tx_gen.tx/gen[0].data_int[0][31]_i_1_n_0                                                                  |                4 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                                              |               11 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg_rden                                                                              | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/bit_sync                                                                                                            | design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_int[0][31]_i_1__0_n_0                                                               |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/p_0_in__1                                                                                            |                                                                                                                                            |                4 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_i2s_adi_0/U0/ctrlif/p_0_in                                                                                                                      |                                                                                                                                            |                4 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg_rden                                                                              | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                            |               12 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/rise_detector/E[0]                                                         | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2_n_0                               |               20 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/rise_detector/E[0]                                                         | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2_n_0                               |               17 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |               14 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |               10 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                            |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |               15 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               10 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                8 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               17 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                            |               79 |            412 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/rise_detector/en                                                                      | design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |              273 |           1950 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/rise_detector/en                                                                      | design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/AR[0]                                               |              283 |           1950 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


