<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>master_fix</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_convolution1_fix_fu_568</InstName>
<ModuleName>convolution1_fix</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>568</ID>
</Instance>
<Instance>
<InstName>grp_convolution2_fix_fu_602</InstName>
<ModuleName>convolution2_fix</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>602</ID>
</Instance>
<Instance>
<InstName>grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618</InstName>
<ModuleName>master_fix_Pipeline_VITIS_LOOP_324_1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>618</ID>
</Instance>
<Instance>
<InstName>grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630</InstName>
<ModuleName>master_fix_Pipeline_VITIS_LOOP_335_3</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>630</ID>
<InstancesList>
<Instance>
<InstName>grp_exp_32_13_s_fu_111</InstName>
<ModuleName>exp_32_13_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>111</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>grp_exp_32_13_s_fu_651</InstName>
<ModuleName>exp_32_13_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>651</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>convolution1_fix</Name>
<Loops>
<VITIS_LOOP_176_1>
<VITIS_LOOP_178_2>
<VITIS_LOOP_180_3></VITIS_LOOP_180_3>
</VITIS_LOOP_178_2>
</VITIS_LOOP_176_1>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.150</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>23577</Best-caseLatency>
<Average-caseLatency>42009</Average-caseLatency>
<Worst-caseLatency>45081</Worst-caseLatency>
<Best-caseRealTimeLatency>0.236 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.420 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>23577 ~ 45081</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_176_1>
<Name>VITIS_LOOP_176_1</Name>
<TripCount>8</TripCount>
<Latency>23576 ~ 45080</Latency>
<AbsoluteTimeLatency>0.236 ms ~ 0.451 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2947</min>
<max>5635</max>
</range>
</IterationLatency>
<PipelineDepth>2947 ~ 5635</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_178_2>
<Name>VITIS_LOOP_178_2</Name>
<TripCount>128</TripCount>
<Latency>2944 ~ 5632</Latency>
<AbsoluteTimeLatency>29.440 us ~ 56.320 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>23</min>
<max>44</max>
</range>
</IterationLatency>
<PipelineDepth>23 ~ 44</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_180_3>
<Name>VITIS_LOOP_180_3</Name>
<TripCount>3</TripCount>
<Latency>21 ~ 42</Latency>
<AbsoluteTimeLatency>0.210 us ~ 0.420 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>7</min>
<max>14</max>
</range>
</IterationLatency>
<PipelineDepth>7 ~ 14</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_180_3>
</VITIS_LOOP_178_2>
</VITIS_LOOP_176_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>624</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>34</DSP>
<AVAIL_DSP>1728</AVAIL_DSP>
<UTIL_DSP>1</UTIL_DSP>
<FF>1514</FF>
<AVAIL_FF>460800</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>3101</LUT>
<AVAIL_LUT>230400</AVAIL_LUT>
<UTIL_LUT>1</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>96</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>convolution1_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>convolution1_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>convolution1_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>convolution1_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>convolution1_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>convolution1_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address1</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce1</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q1</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_0_0_address0</name>
<Object>out_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_0_0_ce0</name>
<Object>out_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_0_0_we0</name>
<Object>out_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_0_0_d0</name>
<Object>out_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>convolution2_fix</Name>
<Loops>
<VITIS_LOOP_213_1>
<VITIS_LOOP_215_2>
<VITIS_LOOP_221_4></VITIS_LOOP_221_4>
<VITIS_LOOP_226_5></VITIS_LOOP_226_5>
<VITIS_LOOP_231_6></VITIS_LOOP_231_6>
<VITIS_LOOP_235_7></VITIS_LOOP_235_7>
</VITIS_LOOP_215_2>
</VITIS_LOOP_213_1>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.030</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>14161</Best-caseLatency>
<Average-caseLatency>26929</Average-caseLatency>
<Worst-caseLatency>35665</Worst-caseLatency>
<Best-caseRealTimeLatency>0.142 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.269 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.357 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>14161 ~ 35665</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_213_1>
<Name>VITIS_LOOP_213_1</Name>
<TripCount>16</TripCount>
<Latency>14160 ~ 35664</Latency>
<AbsoluteTimeLatency>0.142 ms ~ 0.357 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>885</min>
<max>2229</max>
</range>
</IterationLatency>
<PipelineDepth>885 ~ 2229</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_215_2>
<Name>VITIS_LOOP_215_2</Name>
<TripCount>42</TripCount>
<Latency>882 ~ 2226</Latency>
<AbsoluteTimeLatency>8.820 us ~ 22.260 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>21</min>
<max>53</max>
</range>
</IterationLatency>
<PipelineDepth>21 ~ 53</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_221_4>
<Name>VITIS_LOOP_221_4</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_221_4>
<VITIS_LOOP_226_5>
<Name>VITIS_LOOP_226_5</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_226_5>
<VITIS_LOOP_231_6>
<Name>VITIS_LOOP_231_6</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_231_6>
<VITIS_LOOP_235_7>
<Name>VITIS_LOOP_235_7</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_235_7>
</VITIS_LOOP_215_2>
</VITIS_LOOP_213_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>4</BRAM_18K>
<AVAIL_BRAM>624</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>10</DSP>
<AVAIL_DSP>1728</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>358</FF>
<AVAIL_FF>460800</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1259</LUT>
<AVAIL_LUT>230400</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>96</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>convolution2_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_address0</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_ce0</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_q0</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_address1</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_ce1</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_0_0_0_0_q1</name>
<Object>m_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_0_0_0_address0</name>
<Object>out_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_0_0_0_ce0</name>
<Object>out_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_0_0_0_we0</name>
<Object>out_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_0_0_0_0_d0</name>
<Object>out_0_0_0_0</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>master_fix_Pipeline_VITIS_LOOP_324_1</Name>
<Loops>
<VITIS_LOOP_324_1></VITIS_LOOP_324_1>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>1.017</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6</Best-caseLatency>
<Average-caseLatency>6</Average-caseLatency>
<Worst-caseLatency>6</Worst-caseLatency>
<Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_324_1>
<Name>VITIS_LOOP_324_1</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
<PipelineType>yes</PipelineType>
</VITIS_LOOP_324_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>133</FF>
<AVAIL_FF>460800</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>66</LUT>
<AVAIL_LUT>230400</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>624</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>1728</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>96</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>master_fix_Pipeline_VITIS_LOOP_324_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>master_fix_Pipeline_VITIS_LOOP_324_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>master_fix_Pipeline_VITIS_LOOP_324_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>master_fix_Pipeline_VITIS_LOOP_324_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>master_fix_Pipeline_VITIS_LOOP_324_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>master_fix_Pipeline_VITIS_LOOP_324_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>den2_V_0_0_05</name>
<Object>den2_V_0_0_05</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>den2_V_0_1_06</name>
<Object>den2_V_0_1_06</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>den2_V_0_2_07</name>
<Object>den2_V_0_2_07</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>den2_V_0_3_08</name>
<Object>den2_V_0_3_08</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_V_3_04_out</name>
<Object>m_V_3_04_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_V_3_04_out_ap_vld</name>
<Object>m_V_3_04_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_V_2_03_out</name>
<Object>m_V_2_03_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_V_2_03_out_ap_vld</name>
<Object>m_V_2_03_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_V_1_02_out</name>
<Object>m_V_1_02_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_V_1_02_out_ap_vld</name>
<Object>m_V_1_02_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_V_0_01_out</name>
<Object>m_V_0_01_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_V_0_01_out_ap_vld</name>
<Object>m_V_0_01_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>exp_32_13_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<TargetInitiationInterval>4294967295</TargetInitiationInterval>
<EstimatedClockPeriod>7.216</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3</Best-caseLatency>
<Average-caseLatency>3</Average-caseLatency>
<Worst-caseLatency>3</Worst-caseLatency>
<Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>4</PipelineDepth>
<PipelineType>yes</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>5</BRAM_18K>
<AVAIL_BRAM>624</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>20</DSP>
<AVAIL_DSP>1728</AVAIL_DSP>
<UTIL_DSP>1</UTIL_DSP>
<FF>283</FF>
<AVAIL_FF>460800</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>586</LUT>
<AVAIL_LUT>230400</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>96</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>exp&lt;32, 13&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>exp&lt;32, 13&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>exp&lt;32, 13&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>exp&lt;32, 13&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>exp&lt;32, 13&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>exp&lt;32, 13&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>exp&lt;32, 13&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>x</name>
<Object>x</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>master_fix_Pipeline_VITIS_LOOP_335_3</Name>
<Loops>
<VITIS_LOOP_335_3></VITIS_LOOP_335_3>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.216</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>64</Best-caseLatency>
<Average-caseLatency>64</Average-caseLatency>
<Worst-caseLatency>64</Worst-caseLatency>
<Best-caseRealTimeLatency>0.640 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.640 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.640 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>64</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_335_3>
<Name>VITIS_LOOP_335_3</Name>
<TripCount>4</TripCount>
<Latency>62</Latency>
<AbsoluteTimeLatency>0.620 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>60</PipelineDepth>
<PipelineType>yes</PipelineType>
</VITIS_LOOP_335_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>5869</FF>
<AVAIL_FF>460800</AVAIL_FF>
<UTIL_FF>1</UTIL_FF>
<LUT>4386</LUT>
<AVAIL_LUT>230400</AVAIL_LUT>
<UTIL_LUT>1</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>624</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>1728</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>96</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>master_fix_Pipeline_VITIS_LOOP_335_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>master_fix_Pipeline_VITIS_LOOP_335_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>master_fix_Pipeline_VITIS_LOOP_335_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>master_fix_Pipeline_VITIS_LOOP_335_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>master_fix_Pipeline_VITIS_LOOP_335_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>master_fix_Pipeline_VITIS_LOOP_335_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_exp_32_13_s_fu_651_p_din1</name>
<Object>master_fix_Pipeline_VITIS_LOOP_335_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_exp_32_13_s_fu_651_p_dout0</name>
<Object>master_fix_Pipeline_VITIS_LOOP_335_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_exp_32_13_s_fu_651_p_start</name>
<Object>master_fix_Pipeline_VITIS_LOOP_335_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_exp_32_13_s_fu_651_p_ready</name>
<Object>master_fix_Pipeline_VITIS_LOOP_335_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_exp_32_13_s_fu_651_p_done</name>
<Object>master_fix_Pipeline_VITIS_LOOP_335_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_exp_32_13_s_fu_651_p_idle</name>
<Object>master_fix_Pipeline_VITIS_LOOP_335_3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_V_0_01_reload</name>
<Object>m_V_0_01_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_V_1_02_reload</name>
<Object>m_V_1_02_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_V_2_03_reload</name>
<Object>m_V_2_03_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_V_3_04_reload</name>
<Object>m_V_3_04_reload</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv_i_i84</name>
<Object>conv_i_i84</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_address0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_ce0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_we0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_d0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>master_fix</Name>
<Loops>
<VITIS_LOOP_250_1>
<VITIS_LOOP_252_2>
<VITIS_LOOP_258_3></VITIS_LOOP_258_3>
</VITIS_LOOP_252_2>
</VITIS_LOOP_250_1>
<VITIS_LOOP_270_1>
<VITIS_LOOP_272_2></VITIS_LOOP_272_2>
</VITIS_LOOP_270_1>
<VITIS_LOOP_290_1>
<VITIS_LOOP_293_2>
<VITIS_LOOP_297_4></VITIS_LOOP_297_4>
</VITIS_LOOP_293_2>
</VITIS_LOOP_290_1>
<VITIS_LOOP_311_1>
<VITIS_LOOP_314_2></VITIS_LOOP_314_2>
</VITIS_LOOP_311_1>
<VITIS_LOOP_330_2></VITIS_LOOP_330_2>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.216</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>47870</Best-caseLatency>
<Average-caseLatency>89150</Average-caseLatency>
<Worst-caseLatency>111198</Worst-caseLatency>
<Best-caseRealTimeLatency>0.479 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.891 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>47871 ~ 111199</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_250_1>
<Name>VITIS_LOOP_250_1</Name>
<TripCount>8</TripCount>
<Latency>176 ~ 20496</Latency>
<AbsoluteTimeLatency>1.760 us ~ 0.205 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>22</min>
<max>2562</max>
</range>
</IterationLatency>
<PipelineDepth>22 ~ 2562</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_252_2>
<Name>VITIS_LOOP_252_2</Name>
<TripCount>
<range>
<min>1</min>
<max>128</max>
</range>
</TripCount>
<Latency>20 ~ 2560</Latency>
<AbsoluteTimeLatency>0.200 us ~ 25.600 us</AbsoluteTimeLatency>
<IterationLatency>20</IterationLatency>
<PipelineDepth>20</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_258_3>
<Name>VITIS_LOOP_258_3</Name>
<TripCount>3</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_258_3>
</VITIS_LOOP_252_2>
</VITIS_LOOP_250_1>
<VITIS_LOOP_270_1>
<Name>VITIS_LOOP_270_1</Name>
<TripCount>16</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
<IterationLatency>128</IterationLatency>
<PipelineDepth>128</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_272_2>
<Name>VITIS_LOOP_272_2</Name>
<TripCount>42</TripCount>
<Latency>126</Latency>
<AbsoluteTimeLatency>1.260 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_272_2>
</VITIS_LOOP_270_1>
<VITIS_LOOP_290_1>
<Name>VITIS_LOOP_290_1</Name>
<TripCount>16</TripCount>
<Latency>7664</Latency>
<AbsoluteTimeLatency>76.640 us</AbsoluteTimeLatency>
<IterationLatency>479</IterationLatency>
<PipelineDepth>479</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_293_2>
<Name>VITIS_LOOP_293_2</Name>
<TripCount>14</TripCount>
<Latency>476</Latency>
<AbsoluteTimeLatency>4.760 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_297_4>
<Name>VITIS_LOOP_297_4</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_297_4>
</VITIS_LOOP_293_2>
</VITIS_LOOP_290_1>
<VITIS_LOOP_311_1>
<Name>VITIS_LOOP_311_1</Name>
<TripCount>4</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>1.360 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<PipelineType>no</PipelineType>
<VITIS_LOOP_314_2>
<Name>VITIS_LOOP_314_2</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_314_2>
</VITIS_LOOP_311_1>
<VITIS_LOOP_330_2>
<Name>VITIS_LOOP_330_2</Name>
<TripCount>4</TripCount>
<Latency>28</Latency>
<AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
<PipelineDepth>7</PipelineDepth>
<PipelineType>no</PipelineType>
</VITIS_LOOP_330_2>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>28</BRAM_18K>
<AVAIL_BRAM>624</AVAIL_BRAM>
<UTIL_BRAM>4</UTIL_BRAM>
<DSP>68</DSP>
<AVAIL_DSP>1728</AVAIL_DSP>
<UTIL_DSP>3</UTIL_DSP>
<FF>8989</FF>
<AVAIL_FF>460800</AVAIL_FF>
<UTIL_FF>1</UTIL_FF>
<LUT>11034</LUT>
<AVAIL_LUT>230400</AVAIL_LUT>
<UTIL_LUT>4</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>96</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_address1</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_ce1</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_q1</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_address0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_ce0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_we0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_d0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
