
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.77

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: binary_count[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     7    0.10    0.77    1.21    1.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.77    0.00    1.41 ^ binary_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ binary_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.33    0.33   library removal time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: data_in[2] (input port clocked by core_clock)
Endpoint: binary_count[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.05    0.00    0.00    0.20 v data_in[2] (in)
                                         data_in[2] (net)
                  0.00    0.00    0.20 v _50_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    0.40 v _50_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02_ (net)
                  0.07    0.00    0.40 v binary_count[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ binary_count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: binary_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     7    0.10    0.77    1.21    1.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.77    0.00    1.41 ^ binary_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ binary_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library recovery time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  8.46   slack (MET)


Startpoint: binary_count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.16    0.47    0.47 ^ binary_count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         binary_out[2] (net)
                  0.16    0.00    0.47 ^ _82_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.24    0.43    0.90 v _82_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _42_ (net)
                  0.24    0.00    0.90 v _72_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     2    0.02    0.12    0.72    1.62 ^ _72_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _30_ (net)
                  0.12    0.00    1.62 ^ _74_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     1    0.01    0.05    0.15    1.77 ^ _74_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _32_ (net)
                  0.05    0.00    1.77 ^ _75_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.15    0.08    1.85 v _75_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _33_ (net)
                  0.15    0.00    1.85 v _79_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.26    2.11 v _79_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _06_ (net)
                  0.09    0.00    2.11 v gray_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.11   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ gray_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.77   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: binary_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     7    0.10    0.77    1.21    1.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.77    0.00    1.41 ^ binary_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ binary_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library recovery time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  8.46   slack (MET)


Startpoint: binary_count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.16    0.47    0.47 ^ binary_count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         binary_out[2] (net)
                  0.16    0.00    0.47 ^ _82_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.24    0.43    0.90 v _82_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _42_ (net)
                  0.24    0.00    0.90 v _72_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     2    0.02    0.12    0.72    1.62 ^ _72_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _30_ (net)
                  0.12    0.00    1.62 ^ _74_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     1    0.01    0.05    0.15    1.77 ^ _74_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _32_ (net)
                  0.05    0.00    1.77 ^ _75_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.15    0.08    1.85 v _75_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _33_ (net)
                  0.15    0.00    1.85 v _79_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.26    2.11 v _79_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _06_ (net)
                  0.09    0.00    2.11 v gray_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.11   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ gray_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  7.77   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-03   1.79e-04   4.20e-09   1.31e-03  39.3%
Combinational          1.54e-03   4.85e-04   1.05e-08   2.02e-03  60.7%
Clock                  0.00e+00   0.00e+00   7.93e-09   7.93e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.67e-03   6.65e-04   2.26e-08   3.34e-03 100.0%
                          80.1%      19.9%       0.0%
