mkdir -p /project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/cache/icarus
make -C /project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/cache/icarus -f /project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/mkdv.mk \
	MKDV_RUNDIR=/project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/rundir \
	MKDV_CACHEDIR=/project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/cache/icarus \
	build-icarus || (echo "FAIL: exit status $?" > status.txt; exit 1)
make[1]: Entering directory '/project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/cache/icarus'
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57: warning: Port 8 (ra_raddr) of fwrisc_dbg_bfm expects 5 bits, got 6.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57:        : Pruning 1 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57: warning: Port 10 (rb_raddr) of fwrisc_dbg_bfm expects 5 bits, got 6.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57:        : Pruning 1 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57: warning: Port 12 (rd_waddr) of fwrisc_dbg_bfm expects 5 bits, got 6.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57:        : Pruning 1 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57: warning: Port 8 (ra_raddr) of fwrisc_dbg_bfm expects 5 bits, got 6.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57:        : Pruning 1 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57: warning: Port 10 (rb_raddr) of fwrisc_dbg_bfm expects 5 bits, got 6.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57:        : Pruning 1 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57: warning: Port 12 (rd_waddr) of fwrisc_dbg_bfm expects 5 bits, got 6.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57:        : Pruning 1 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57: warning: Port 8 (ra_raddr) of fwrisc_dbg_bfm expects 5 bits, got 6.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57:        : Pruning 1 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57: warning: Port 10 (rb_raddr) of fwrisc_dbg_bfm expects 5 bits, got 6.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57:        : Pruning 1 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57: warning: Port 12 (rd_waddr) of fwrisc_dbg_bfm expects 5 bits, got 6.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57:        : Pruning 1 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57: warning: Port 8 (ra_raddr) of fwrisc_dbg_bfm expects 5 bits, got 6.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57:        : Pruning 1 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57: warning: Port 10 (rb_raddr) of fwrisc_dbg_bfm expects 5 bits, got 6.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57:        : Pruning 1 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57: warning: Port 12 (rd_waddr) of fwrisc_dbg_bfm expects 5 bits, got 6.
/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv:57:        : Pruning 1 high bits of the expression.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:129: warning: Port 3 (r_adr) of fw_local_intc_wb expects 4 bits, got 16.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:129:        : Pruning 12 high bits of the expression.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:129: warning: Port 3 (r_adr) of fw_local_intc_wb expects 4 bits, got 16.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:129:        : Pruning 12 high bits of the expression.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:129: warning: Port 3 (r_adr) of fw_local_intc_wb expects 4 bits, got 16.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:129:        : Pruning 12 high bits of the expression.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:129: warning: Port 3 (r_adr) of fw_local_intc_wb expects 4 bits, got 16.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:129:        : Pruning 12 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwpic/verilog/rtl/fwpic_wb.v:52: warning: Port 3 (adr) of fwpic expects 2 bits, got 32.
/project/fun/openlane/clusterv-soc/packages/fwpic/verilog/rtl/fwpic_wb.v:52:        : Pruning 30 high bits of the expression.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:140: warning: Port 3 (rt_adr) of fwpic_wb expects 32 bits, got 16.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:140:        : Padding 16 high bits of the port.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:152: warning: Port 3 (rt_adr) of fwspi_initiator expects 4 bits, got 16.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:152:        : Pruning 12 high bits of the expression.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:163: warning: Port 3 (rt_adr) of fwspi_initiator expects 4 bits, got 16.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:163:        : Pruning 12 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/fwuart_16550_wb.v:202: warning: Port 9 (wb_dat_i) of uart_wb expects 8 bits, got 32.
/project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/fwuart_16550_wb.v:202:        : Pruning 24 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/fwuart_16550_wb.v:202: warning: Port 10 (wb_dat_o) of uart_wb expects 8 bits, got 32.
/project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/fwuart_16550_wb.v:202:        : Padding 24 high bits of the expression.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:174: warning: Port 3 (rt_adr) of fwuart_16550_wb expects 5 bits, got 16.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:174:        : Pruning 11 high bits of the expression.
/project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/fwperiph_dma_wb.v:1084: warning: Port 2 (adr) of fwperiph_dma_dbg expects 32 bits, got 8.
/project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/fwperiph_dma_wb.v:1084:        : Padding 24 high bits of the port.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:192: warning: Port 3 (rt_adr) of fwperiph_dma_wb expects 12 bits, got 16.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:192:        : Pruning 4 high bits of the expression.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:192: warning: Port 30 (dma_req_i) of fwperiph_dma_wb expects 8 bits, got 4.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v:192:        : Padding 4 high bits of the port.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_mgmt_if.v:86: warning: Port 3 (rt_adr) of fwspi_initiator expects 4 bits, got 32.
/project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_mgmt_if.v:86:        : Pruning 28 high bits of the expression.
/project/fun/openlane/clusterv-soc/verilog/rtl//user_project_wrapper.v:256: warning: Port 12 (regs_adr) of clusterv_periph_subsys expects 16 bits, got 32.
/project/fun/openlane/clusterv-soc/verilog/rtl//user_project_wrapper.v:256:        : Pruning 16 high bits of the expression.
make[1]: Leaving directory '/project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/cache/icarus'
#@echo "INCFILES: /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_none.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_icestorm.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_vcs.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_icarus.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_cocotb.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_vlsim.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_openlane.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_ncsim.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_questa.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_quartus.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_sby.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_pybfms.mk sby none questa icestorm vlsim quartus openlane icarus questa icestorm quartus openlane cocotb pybfms"
# Save environment variables for inspection
make[1]: Entering directory '/project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/rundir'
Pre-Run:  
make[1]: Leaving directory '/project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/rundir'
make[1]: Entering directory '/project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/rundir'
make BOOT=flash -f /project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper//tests/baremetal/baremetal.mk baremetal/smoke.elf
make[2]: Entering directory '/project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/rundir'
riscv64-zephyr-elf-gcc -x c -march=rv32i -DBOOT_FLASH -E /project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/tests/baremetal//baremetal.ld.pp -o - | grep -v '^#' > baremetal.ld
riscv64-zephyr-elf-gcc -march=rv32i -DBOOT_FLASH   -c -o smoke.o /project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/tests/baremetal/smoke.c
riscv64-zephyr-elf-gcc -DBOOT_FLASH   -c -o crt0.o /project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/tests/baremetal/crt0.S
mkdir -p `dirname baremetal/smoke.elf`
riscv64-zephyr-elf-gcc -o baremetal/smoke.elf -march=rv32i -DBOOT_FLASH smoke.o crt0.o \
	-static -mcmodel=medany -nostartfiles \
	-Tbaremetal.ld
rm smoke.o crt0.o
make[2]: Leaving directory '/project/fun/openlane/clusterv-soc/verilog/dv/user_project_wrapper/rundir'
     -.--ns INFO     cocotb.gpi                         ..mbed/gpi_embed.cpp:78   in set_program_name_in_venv        Did not detect Python virtual environment. Using system-wide Python interpreter
     -.--ns INFO     cocotb.gpi                         ../gpi/GpiCommon.cpp:99   in gpi_print_registered_impl       VPI registered
     0.00ns INFO     Running on Icarus Verilog version 11.0 (stable)
     0.00ns INFO     Running tests with cocotb v1.6.1 from /project/fun/openlane/clusterv-soc/packages/python/lib64/python3.6/site-packages/cocotb
     0.00ns INFO     Seeding Python random module with 1642442419
     0.00ns WARNING  Pytest not found, assertion rewriting will not occur
     0.00ns INFO     Found test user_project_wrapper_tests.user_project_wrapper_test_base.entry
     0.00ns INFO     running entry (1/1)
/project/fun/openlane/clusterv-soc/packages/pybfms/src/pybfms/backend.py:50: RuntimeWarning: Timer setup with value 0, which might exhibit undefined behavior in some simulators
  return Timer(time_ps, units)
BFM: user_project_wrapper_tb.u_pin_gpio : gpio_bfms.GpioBfm.GpioBfm
BFM: user_project_wrapper_tb.u_mgmt_bfm : wishbone_bfms.wb_initiator_bfm.WbInitiatorBfm
BFM: user_project_wrapper_tb.u_dut.tiles[0].u_tile.u_core.fwrisc.u_tracer.u_dbg.u_dbg : riscv_debug_bfms.riscv_debug_bfm.RiscvDebugBfm
BFM: user_project_wrapper_tb.u_dut.tiles[1].u_tile.u_core.fwrisc.u_tracer.u_dbg.u_dbg : riscv_debug_bfms.riscv_debug_bfm.RiscvDebugBfm
BFM: user_project_wrapper_tb.u_dut.tiles[2].u_tile.u_core.fwrisc.u_tracer.u_dbg.u_dbg : riscv_debug_bfms.riscv_debug_bfm.RiscvDebugBfm
BFM: user_project_wrapper_tb.u_dut.tiles[3].u_tile.u_core.fwrisc.u_tracer.u_dbg.u_dbg : riscv_debug_bfms.riscv_debug_bfm.RiscvDebugBfm
