Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu May  9 00:17:04 2024
| Host         : chengjie-RedmiBook-14-II running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (98)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (98)
5. checking no_input_delay (0)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (98)
-------------------------
 There are 98 register/latch pins with no clock driven by root clock pin: system_i/slow_clock_generator_0/inst/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (98)
-------------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.806        0.000                      0                 5110        0.038        0.000                      0                 5082        3.020        0.000                       0                  2937  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
adc_clk     {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 4.000}        8.000           125.000         
rx_clk      {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk             2.082        0.000                      0                  769        0.099        0.000                      0                  741        3.020        0.000                       0                   674  
clk_fpga_0          1.806        0.000                      0                 4341        0.038        0.000                      0                 4341        3.020        0.000                       0                  2263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             2.267        0.000                      0                   99        0.210        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 7.135ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[5]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     4.470 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     4.470    system_i/axis_red_pitaya_adc_0/inst/adc_dat_a[5]
    ILOGIC_X0Y33         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.535 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[5]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.535    system_i/axis_red_pitaya_adc_0/inst/OPT_ZHD_N_int_dat_a_reg_reg[5]
    ILOGIC_X0Y33         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.550    12.462    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y33         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000    12.462    
                         clock uncertainty           -0.035    12.427    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)        0.191    12.618    system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 7.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[4]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     4.468 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     4.468    system_i/axis_red_pitaya_adc_0/inst/adc_dat_a[4]
    ILOGIC_X0Y34         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.533 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.533    system_i/axis_red_pitaya_adc_0/inst/OPT_ZHD_N_int_dat_a_reg_reg[4]
    ILOGIC_X0Y34         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.550    12.462    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y34         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000    12.462    
                         clock uncertainty           -0.035    12.427    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)        0.191    12.618    system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 adc_dat_a_i[11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 7.119ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 r  adc_dat_a_i[11] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[11]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     4.454 r  adc_dat_a_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     4.454    system_i/axis_red_pitaya_adc_0/inst/adc_dat_a[11]
    ILOGIC_X0Y30         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.519 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.519    system_i/axis_red_pitaya_adc_0/inst/OPT_ZHD_N_int_dat_a_reg_reg[11]
    ILOGIC_X0Y30         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.546    12.458    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y30         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.035    12.423    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)        0.191    12.614    system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 adc_dat_a_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 7.113ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 r  adc_dat_a_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     4.448 r  adc_dat_a_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.448    system_i/axis_red_pitaya_adc_0/inst/adc_dat_a[3]
    ILOGIC_X0Y29         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.513 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.513    system_i/axis_red_pitaya_adc_0/inst/OPT_ZHD_N_int_dat_a_reg_reg[3]
    ILOGIC_X0Y29         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.546    12.458    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y29         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.035    12.423    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)        0.191    12.614    system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 7.117ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[2]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     4.452 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     4.452    system_i/axis_red_pitaya_adc_0/inst/adc_dat_a[2]
    ILOGIC_X0Y36         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.517 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.517    system_i/axis_red_pitaya_adc_0/inst/OPT_ZHD_N_int_dat_a_reg_reg[2]
    ILOGIC_X0Y36         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.551    12.463    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y36         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.035    12.428    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)        0.191    12.619    system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 adc_dat_a_i[0]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 7.110ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 r  adc_dat_a_i[0] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[0]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     4.445 r  adc_dat_a_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     4.445    system_i/axis_red_pitaya_adc_0/inst/adc_dat_a[0]
    ILOGIC_X0Y35         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.510 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.510    system_i/axis_red_pitaya_adc_0/inst/OPT_ZHD_N_int_dat_a_reg_reg[0]
    ILOGIC_X0Y35         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.551    12.463    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y35         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.035    12.428    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)        0.191    12.619    system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 7.089ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[6]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     4.424 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     4.424    system_i/axis_red_pitaya_adc_0/inst/adc_dat_a[6]
    ILOGIC_X0Y41         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.489 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[6]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.489    system_i/axis_red_pitaya_adc_0/inst/OPT_ZHD_N_int_dat_a_reg_reg[6]
    ILOGIC_X0Y41         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.555    12.467    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y41         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)        0.191    12.623    system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 adc_dat_a_i[12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 7.078ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 r  adc_dat_a_i[12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[12]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     4.413 r  adc_dat_a_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     4.413    system_i/axis_red_pitaya_adc_0/inst/adc_dat_a[12]
    ILOGIC_X0Y32         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.478 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.478    system_i/axis_red_pitaya_adc_0/inst/OPT_ZHD_N_int_dat_a_reg_reg[12]
    ILOGIC_X0Y32         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.549    12.461    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y32         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000    12.461    
                         clock uncertainty           -0.035    12.426    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)        0.191    12.617    system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 7.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     4.418 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     4.418    system_i/axis_red_pitaya_adc_0/inst/adc_dat_a[7]
    ILOGIC_X0Y42         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.483 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[7]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.483    system_i/axis_red_pitaya_adc_0/inst/OPT_ZHD_N_int_dat_a_reg_reg[7]
    ILOGIC_X0Y42         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.555    12.467    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y42         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)        0.191    12.623    system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 7.069ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[8]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     4.404 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     4.404    system_i/axis_red_pitaya_adc_0/inst/adc_dat_a[8]
    ILOGIC_X0Y43         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.469 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[8]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.469    system_i/axis_red_pitaya_adc_0/inst/OPT_ZHD_N_int_dat_a_reg_reg[8]
    ILOGIC_X0Y43         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.555    12.467    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y43         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)        0.191    12.623    system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  2.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.279ns (59.801%)  route 0.188ns (40.199%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.556     1.611    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X20Y35         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][0]/Q
                         net (fo=2, routed)           0.188     1.963    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][0]
    SLICE_X25Y36         LUT3 (Prop_lut3_I1_O)        0.045     2.008 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.008    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_7_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.078 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry/O[0]
                         net (fo=1, routed)           0.000     2.078    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_n_7
    SLICE_X25Y36         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.823     1.969    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X25Y36         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[0]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X25Y36         FDRE (Hold_fdre_C_D)         0.105     1.979    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_i/slow_clock_generator_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.567     1.622    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X13Y49         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  system_i/slow_clock_generator_0/inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.882    system_i/slow_clock_generator_0/inst/counter_reg[15]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.042 r  system_i/slow_clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    system_i/slow_clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.097 r  system_i/slow_clock_generator_0/inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.097    system_i/slow_clock_generator_0/inst/counter_reg[16]_i_1_n_7
    SLICE_X13Y50         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.834     1.980    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X13Y50         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[16]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.995    system_i/slow_clock_generator_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/slow_clock_generator_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.567     1.622    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X13Y49         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  system_i/slow_clock_generator_0/inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.882    system_i/slow_clock_generator_0/inst/counter_reg[15]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.042 r  system_i/slow_clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    system_i/slow_clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.108 r  system_i/slow_clock_generator_0/inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.108    system_i/slow_clock_generator_0/inst/counter_reg[16]_i_1_n_5
    SLICE_X13Y50         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.834     1.980    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X13Y50         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[18]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.995    system_i/slow_clock_generator_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.559     1.614    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X23Y41         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[8]/Q
                         net (fo=1, routed)           0.056     1.811    system_i/adc_smooth_mossbauer_0/inst/p_0_in[8]
    SLICE_X23Y41         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.827     1.973    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X23Y41         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[8]/C
                         clock pessimism             -0.359     1.614    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.078     1.692    system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.559     1.614    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X23Y41         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[6]/Q
                         net (fo=1, routed)           0.056     1.811    system_i/adc_smooth_mossbauer_0/inst/p_0_in[6]
    SLICE_X23Y41         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.827     1.973    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X23Y41         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[6]/C
                         clock pessimism             -0.359     1.614    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.076     1.690    system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.559     1.614    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X23Y41         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[11]/Q
                         net (fo=1, routed)           0.056     1.811    system_i/adc_smooth_mossbauer_0/inst/p_0_in[11]
    SLICE_X23Y41         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.827     1.973    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X23Y41         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[11]/C
                         clock pessimism             -0.359     1.614    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.075     1.689    system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.559     1.614    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X23Y41         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[5]/Q
                         net (fo=1, routed)           0.056     1.811    system_i/adc_smooth_mossbauer_0/inst/p_0_in[5]
    SLICE_X23Y41         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.827     1.973    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X23Y41         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[5]/C
                         clock pessimism             -0.359     1.614    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.071     1.685    system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.315ns (62.681%)  route 0.188ns (37.319%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.556     1.611    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X20Y35         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][0]/Q
                         net (fo=2, routed)           0.188     1.963    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1023][0]
    SLICE_X25Y36         LUT3 (Prop_lut3_I1_O)        0.045     2.008 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.008    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_i_7_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.114 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry/O[1]
                         net (fo=1, routed)           0.000     2.114    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry_n_6
    SLICE_X25Y36         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.823     1.969    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X25Y36         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[1]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X25Y36         FDRE (Hold_fdre_C_D)         0.105     1.979    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 system_i/slow_clock_generator_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.567     1.622    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X13Y49         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  system_i/slow_clock_generator_0/inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.882    system_i/slow_clock_generator_0/inst/counter_reg[15]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.042 r  system_i/slow_clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    system_i/slow_clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.133 r  system_i/slow_clock_generator_0/inst/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.133    system_i/slow_clock_generator_0/inst/counter_reg[16]_i_1_n_6
    SLICE_X13Y50         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.834     1.980    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X13Y50         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[17]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.995    system_i/slow_clock_generator_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 system_i/slow_clock_generator_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.567     1.622    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X13Y49         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  system_i/slow_clock_generator_0/inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.882    system_i/slow_clock_generator_0/inst/counter_reg[15]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.042 r  system_i/slow_clock_generator_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    system_i/slow_clock_generator_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.133 r  system_i/slow_clock_generator_0/inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.133    system_i/slow_clock_generator_0/inst/counter_reg[16]_i_1_n_4
    SLICE_X13Y50         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.834     1.980    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X13Y50         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[19]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.995    system_i/slow_clock_generator_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[383][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y43   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[383][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y42   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[895][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X24Y42   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[895][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y34   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[895][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y35   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[895][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X20Y28   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[415][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X24Y32   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[415][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y42   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[927][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X24Y41   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[927][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X20Y46   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[383][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y25   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[383][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X20Y43   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[895][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y46   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[415][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y34    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[415][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y46   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[447][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y34    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[447][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y46   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[479][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X20Y44   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[95][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y33   system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[95][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.250ns (24.484%)  route 3.855ns (75.516%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.670     2.978    system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y55          FDRE                                         r  system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     3.496 f  system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=4, routed)           1.127     4.623    system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[2]
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.124     4.747 r  system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.019     5.766    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[3]
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.153     5.919 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.508     6.427    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.331     6.758 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.334     7.092    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.216 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.868     8.083    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.589    10.781    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.116    10.897    
                         clock uncertainty           -0.125    10.772    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     9.889    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 2.066ns (36.990%)  route 3.519ns (63.010%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 10.732 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.598     6.004    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y59          LUT4 (Prop_lut4_I0_O)        0.153     6.157 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_2/O
                         net (fo=5, routed)           0.845     7.003    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.331     7.334 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/gen_no_arbiter.m_grant_hot_i[0]_inv_i_3/O
                         net (fo=1, routed)           0.623     7.957    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0_0[0]
    SLICE_X1Y58          LUT6 (Prop_lut6_I2_O)        0.124     8.081 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2/O
                         net (fo=2, routed)           0.454     8.534    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2_n_0
    SLICE_X3Y57          LUT3 (Prop_lut3_I2_O)        0.124     8.658 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     8.658    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X3Y57          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.540    10.732    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y57          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.116    10.848    
                         clock uncertainty           -0.125    10.723    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)        0.029    10.752    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 2.066ns (36.987%)  route 3.520ns (63.012%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.598     6.004    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y59          LUT4 (Prop_lut4_I0_O)        0.153     6.157 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_2/O
                         net (fo=5, routed)           0.845     7.003    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.331     7.334 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/gen_no_arbiter.m_grant_hot_i[0]_inv_i_3/O
                         net (fo=1, routed)           0.623     7.957    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0_0[0]
    SLICE_X1Y58          LUT6 (Prop_lut6_I2_O)        0.124     8.081 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2/O
                         net (fo=2, routed)           0.454     8.534    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124     8.658 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     8.658    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.541    10.733    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y56          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                         clock pessimism              0.116    10.849    
                         clock uncertainty           -0.125    10.724    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.029    10.753    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.608ns (33.485%)  route 3.194ns (66.515%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.598     6.004    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     6.128 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.025     7.153    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X10Y59         LUT5 (Prop_lut5_I2_O)        0.150     7.303 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.572     7.875    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X11Y59         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.495    10.687    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y59         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.116    10.803    
                         clock uncertainty           -0.125    10.678    
    SLICE_X11Y59         FDRE (Setup_fdre_C_CE)      -0.429    10.249    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.249    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.608ns (33.485%)  route 3.194ns (66.515%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.598     6.004    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     6.128 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.025     7.153    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X10Y59         LUT5 (Prop_lut5_I2_O)        0.150     7.303 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.572     7.875    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X11Y59         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.495    10.687    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y59         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.116    10.803    
                         clock uncertainty           -0.125    10.678    
    SLICE_X11Y59         FDRE (Setup_fdre_C_CE)      -0.429    10.249    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.249    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.608ns (33.485%)  route 3.194ns (66.515%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.598     6.004    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     6.128 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.025     7.153    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X10Y59         LUT5 (Prop_lut5_I2_O)        0.150     7.303 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.572     7.875    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X11Y59         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.495    10.687    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y59         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.116    10.803    
                         clock uncertainty           -0.125    10.678    
    SLICE_X11Y59         FDRE (Setup_fdre_C_CE)      -0.429    10.249    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         10.249    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.608ns (33.485%)  route 3.194ns (66.515%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.598     6.004    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     6.128 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.025     7.153    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X10Y59         LUT5 (Prop_lut5_I2_O)        0.150     7.303 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.572     7.875    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X11Y59         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.495    10.687    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y59         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.116    10.803    
                         clock uncertainty           -0.125    10.678    
    SLICE_X11Y59         FDRE (Setup_fdre_C_CE)      -0.429    10.249    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         10.249    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.611ns (33.291%)  route 3.228ns (66.709%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.718     6.125    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     6.249 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=6, routed)           0.807     7.056    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.153     7.209 r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.703     7.912    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X6Y60          FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.494    10.686    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y60          FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X6Y60          FDRE (Setup_fdre_C_CE)      -0.372    10.305    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.305    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.611ns (33.291%)  route 3.228ns (66.709%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.718     6.125    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     6.249 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=6, routed)           0.807     7.056    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.153     7.209 r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.703     7.912    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X6Y60          FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.494    10.686    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y60          FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X6Y60          FDRE (Setup_fdre_C_CE)      -0.372    10.305    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.305    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.611ns (33.291%)  route 3.228ns (66.709%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.718     6.125    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     6.249 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=6, routed)           0.807     7.056    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X2Y61          LUT5 (Prop_lut5_I2_O)        0.153     7.209 r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.703     7.912    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X6Y60          FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.494    10.686    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y60          FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X6Y60          FDRE (Setup_fdre_C_CE)      -0.372    10.305    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         10.305    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  2.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.957%)  route 0.230ns (62.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.558     0.899    system_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[8]/Q
                         net (fo=1, routed)           0.230     1.270    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[23]
    SLICE_X19Y53         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.830     1.200    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y53         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y53         FDRE (Hold_fdre_C_D)         0.066     1.232    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.315%)  route 0.237ns (62.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.560     0.901    system_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[22]/Q
                         net (fo=1, routed)           0.237     1.278    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[9]
    SLICE_X17Y42         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.830     1.200    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y42         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.072     1.238    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.182    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y42          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.850     1.220    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.801%)  route 0.213ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.560     0.901    system_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X23Y44         FDRE                                         r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[17]/Q
                         net (fo=1, routed)           0.213     1.255    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[14]
    SLICE_X17Y43         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.831     1.201    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y43         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.046     1.213    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.998%)  route 0.240ns (63.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.558     0.899    system_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[9]/Q
                         net (fo=1, routed)           0.240     1.280    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[22]
    SLICE_X19Y53         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.830     1.200    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y53         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y53         FDRE (Hold_fdre_C_D)         0.070     1.236    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.295%)  route 0.216ns (53.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.557     0.898    system_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y59         FDSE                                         r  system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDSE (Prop_fdse_C_Q)         0.141     1.039 r  system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11]/Q
                         net (fo=2, routed)           0.216     1.254    system_i/axi_gpio_5/U0/gpio_core_1/gpio_io_t[20]
    SLICE_X21Y57         LUT5 (Prop_lut5_I1_O)        0.045     1.299 r  system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     1.299    system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg1[11]_i_1_n_0
    SLICE_X21Y57         FDRE                                         r  system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.828     1.198    system_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y57         FDRE                                         r  system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg1_reg[11]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y57         FDRE (Hold_fdre_C_D)         0.091     1.255    system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.180%)  route 0.217ns (53.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.557     0.898    system_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y59         FDSE                                         r  system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDSE (Prop_fdse_C_Q)         0.141     1.039 r  system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11]/Q
                         net (fo=2, routed)           0.217     1.255    system_i/axi_gpio_5/U0/gpio_core_1/gpio_io_t[20]
    SLICE_X21Y57         LUT5 (Prop_lut5_I1_O)        0.045     1.300 r  system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg2[11]_i_1/O
                         net (fo=1, routed)           0.000     1.300    system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg2[11]_i_1_n_0
    SLICE_X21Y57         FDRE                                         r  system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.828     1.198    system_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y57         FDRE                                         r  system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg2_reg[11]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y57         FDRE (Hold_fdre_C_D)         0.092     1.256    system_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[11].reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.044%)  route 0.193ns (47.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.558     0.899    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y53         FDSE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y53         FDSE (Prop_fdse_C_Q)         0.164     1.063 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11]/Q
                         net (fo=1, routed)           0.193     1.255    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_t[20]
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.300 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[11].reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     1.300    system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[11].reg1[11]_i_1_n_0
    SLICE_X22Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[11].reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.827     1.197    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y55         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[11].reg1_reg[11]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y55         FDRE (Hold_fdre_C_D)         0.091     1.254    system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[11].reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.450%)  route 0.232ns (58.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.565     0.906    system_i/axi_gpio_5/U0/s_axi_aclk
    SLICE_X10Y52         FDRE                                         r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.232     1.301    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X10Y47         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.835     1.205    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y47         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.076     1.252    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.369%)  route 0.247ns (63.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.560     0.901    system_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.247     1.288    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X17Y45         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.831     1.201    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.070     1.237    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y37   system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X19Y61   system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y61   system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y33   system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y37   system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y34   system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y37   system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y39   system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X21Y42   system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X24Y60   system_i/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y53    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y53    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y51    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y53    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y53    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y53    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y53    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y55    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X0Y55    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y45   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y44   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 2.417ns (34.246%)  route 4.641ns (65.754%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.674     2.982    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     3.500 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           2.332     5.832    system_i/forward_skim/inst/DURATION[2]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.956 r  system_i/forward_skim/inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.956    system_i/forward_skim/inst/counter0_carry_i_3_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.506 r  system_i/forward_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.506    system_i/forward_skim/inst/counter0_carry_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  system_i/forward_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.620    system_i/forward_skim/inst/counter0_carry__0_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  system_i/forward_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.734    system_i/forward_skim/inst/counter0_carry__1_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  system_i/forward_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.849    system_i/forward_skim/inst/counter0_carry__2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  system_i/forward_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.963    system_i/forward_skim/inst/counter0_carry__3_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  system_i/forward_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.077    system_i/forward_skim/inst/counter0_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  system_i/forward_skim/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.191    system_i/forward_skim/inst/counter0_carry__5_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.430 r  system_i/forward_skim/inst/counter0_carry__6/O[2]
                         net (fo=1, routed)           2.308     9.738    system_i/forward_skim/inst/counter0[31]
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.302    10.040 r  system_i/forward_skim/inst/counter[31]_i_2/O
                         net (fo=1, routed)           0.000    10.040    system_i/forward_skim/inst/p_0_in[31]
    SLICE_X26Y54         FDRE                                         r  system_i/forward_skim/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.489    12.401    system_i/forward_skim/inst/clk
    SLICE_X26Y54         FDRE                                         r  system_i/forward_skim/inst/counter_reg[31]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X26Y54         FDRE (Setup_fdre_C_D)        0.031    12.307    system_i/forward_skim/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 2.397ns (36.224%)  route 4.220ns (63.776%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.674     2.982    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     3.500 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           2.332     5.832    system_i/forward_skim/inst/DURATION[2]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.956 r  system_i/forward_skim/inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.956    system_i/forward_skim/inst/counter0_carry_i_3_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.506 r  system_i/forward_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.506    system_i/forward_skim/inst/counter0_carry_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  system_i/forward_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.620    system_i/forward_skim/inst/counter0_carry__0_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  system_i/forward_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.734    system_i/forward_skim/inst/counter0_carry__1_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  system_i/forward_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.849    system_i/forward_skim/inst/counter0_carry__2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  system_i/forward_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.963    system_i/forward_skim/inst/counter0_carry__3_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  system_i/forward_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.077    system_i/forward_skim/inst/counter0_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  system_i/forward_skim/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.191    system_i/forward_skim/inst/counter0_carry__5_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.413 r  system_i/forward_skim/inst/counter0_carry__6/O[0]
                         net (fo=1, routed)           1.887     9.300    system_i/forward_skim/inst/counter0[29]
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.299     9.599 r  system_i/forward_skim/inst/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.599    system_i/forward_skim/inst/p_0_in[29]
    SLICE_X26Y54         FDRE                                         r  system_i/forward_skim/inst/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.489    12.401    system_i/forward_skim/inst/clk
    SLICE_X26Y54         FDRE                                         r  system_i/forward_skim/inst/counter_reg[29]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X26Y54         FDRE (Setup_fdre_C_D)        0.029    12.305    system_i/forward_skim/inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 2.417ns (36.854%)  route 4.141ns (63.146%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.674     2.982    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     3.500 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           2.569     6.069    system_i/back_skim/inst/DURATION[2]
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.193 r  system_i/back_skim/inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.193    system_i/back_skim/inst/counter0_carry_i_3_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.743 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.743    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.857 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.857    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.971 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.085 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.086    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.200    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  system_i/back_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.314    system_i/back_skim/inst/counter0_carry__4_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  system_i/back_skim/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.428    system_i/back_skim/inst/counter0_carry__5_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.667 r  system_i/back_skim/inst/counter0_carry__6/O[2]
                         net (fo=1, routed)           1.572     9.238    system_i/back_skim/inst/counter0[31]
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.302     9.540 r  system_i/back_skim/inst/counter[31]_i_2/O
                         net (fo=1, routed)           0.000     9.540    system_i/back_skim/inst/p_0_in[31]
    SLICE_X28Y54         FDRE                                         r  system_i/back_skim/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.489    12.401    system_i/back_skim/inst/clk
    SLICE_X28Y54         FDRE                                         r  system_i/back_skim/inst/counter_reg[31]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.081    12.357    system_i/back_skim/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 2.055ns (31.654%)  route 4.437ns (68.346%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT6=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.674     2.982    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     3.500 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           2.332     5.832    system_i/forward_skim/inst/DURATION[2]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.956 r  system_i/forward_skim/inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.956    system_i/forward_skim/inst/counter0_carry_i_3_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.506 r  system_i/forward_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.506    system_i/forward_skim/inst/counter0_carry_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  system_i/forward_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.620    system_i/forward_skim/inst/counter0_carry__0_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  system_i/forward_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.734    system_i/forward_skim/inst/counter0_carry__1_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  system_i/forward_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.849    system_i/forward_skim/inst/counter0_carry__2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.071 r  system_i/forward_skim/inst/counter0_carry__3/O[0]
                         net (fo=1, routed)           2.104     9.175    system_i/forward_skim/inst/counter0[17]
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.299     9.474 r  system_i/forward_skim/inst/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.474    system_i/forward_skim/inst/p_0_in[17]
    SLICE_X27Y51         FDRE                                         r  system_i/forward_skim/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.490    12.402    system_i/forward_skim/inst/clk
    SLICE_X27Y51         FDRE                                         r  system_i/forward_skim/inst/counter_reg[17]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X27Y51         FDRE (Setup_fdre_C_D)        0.029    12.306    system_i/forward_skim/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.478ns  (logic 2.267ns (34.995%)  route 4.211ns (65.005%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT6=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.674     2.982    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     3.500 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           2.332     5.832    system_i/forward_skim/inst/DURATION[2]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.956 r  system_i/forward_skim/inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.956    system_i/forward_skim/inst/counter0_carry_i_3_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.506 r  system_i/forward_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.506    system_i/forward_skim/inst/counter0_carry_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  system_i/forward_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.620    system_i/forward_skim/inst/counter0_carry__0_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  system_i/forward_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.734    system_i/forward_skim/inst/counter0_carry__1_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  system_i/forward_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.849    system_i/forward_skim/inst/counter0_carry__2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  system_i/forward_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.963    system_i/forward_skim/inst/counter0_carry__3_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.276 r  system_i/forward_skim/inst/counter0_carry__4/O[3]
                         net (fo=1, routed)           1.878     9.154    system_i/forward_skim/inst/counter0[24]
    SLICE_X27Y52         LUT6 (Prop_lut6_I5_O)        0.306     9.460 r  system_i/forward_skim/inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.460    system_i/forward_skim/inst/p_0_in[24]
    SLICE_X27Y52         FDRE                                         r  system_i/forward_skim/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.490    12.402    system_i/forward_skim/inst/clk
    SLICE_X27Y52         FDRE                                         r  system_i/forward_skim/inst/counter_reg[24]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X27Y52         FDRE (Setup_fdre_C_D)        0.029    12.306    system_i/forward_skim/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 2.399ns (37.051%)  route 4.076ns (62.949%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.674     2.982    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     3.500 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           2.332     5.832    system_i/forward_skim/inst/DURATION[2]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.956 r  system_i/forward_skim/inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.956    system_i/forward_skim/inst/counter0_carry_i_3_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.506 r  system_i/forward_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.506    system_i/forward_skim/inst/counter0_carry_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  system_i/forward_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.620    system_i/forward_skim/inst/counter0_carry__0_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  system_i/forward_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.734    system_i/forward_skim/inst/counter0_carry__1_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  system_i/forward_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.849    system_i/forward_skim/inst/counter0_carry__2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  system_i/forward_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.963    system_i/forward_skim/inst/counter0_carry__3_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  system_i/forward_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.077    system_i/forward_skim/inst/counter0_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.411 r  system_i/forward_skim/inst/counter0_carry__5/O[1]
                         net (fo=1, routed)           1.743     9.154    system_i/forward_skim/inst/counter0[26]
    SLICE_X25Y54         LUT6 (Prop_lut6_I5_O)        0.303     9.457 r  system_i/forward_skim/inst/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.457    system_i/forward_skim/inst/p_0_in[26]
    SLICE_X25Y54         FDRE                                         r  system_i/forward_skim/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.485    12.397    system_i/forward_skim/inst/clk
    SLICE_X25Y54         FDRE                                         r  system_i/forward_skim/inst/counter_reg[26]/C
                         clock pessimism              0.000    12.397    
                         clock uncertainty           -0.125    12.272    
    SLICE_X25Y54         FDRE (Setup_fdre_C_D)        0.031    12.303    system_i/forward_skim/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 2.513ns (38.815%)  route 3.961ns (61.185%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.674     2.982    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     3.500 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           2.332     5.832    system_i/forward_skim/inst/DURATION[2]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.956 r  system_i/forward_skim/inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.956    system_i/forward_skim/inst/counter0_carry_i_3_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.506 r  system_i/forward_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.506    system_i/forward_skim/inst/counter0_carry_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  system_i/forward_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.620    system_i/forward_skim/inst/counter0_carry__0_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  system_i/forward_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.734    system_i/forward_skim/inst/counter0_carry__1_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  system_i/forward_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.849    system_i/forward_skim/inst/counter0_carry__2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  system_i/forward_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.963    system_i/forward_skim/inst/counter0_carry__3_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  system_i/forward_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.077    system_i/forward_skim/inst/counter0_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  system_i/forward_skim/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.191    system_i/forward_skim/inst/counter0_carry__5_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.525 r  system_i/forward_skim/inst/counter0_carry__6/O[1]
                         net (fo=1, routed)           1.628     9.153    system_i/forward_skim/inst/counter0[30]
    SLICE_X26Y54         LUT6 (Prop_lut6_I5_O)        0.303     9.456 r  system_i/forward_skim/inst/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.456    system_i/forward_skim/inst/p_0_in[30]
    SLICE_X26Y54         FDRE                                         r  system_i/forward_skim/inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.489    12.401    system_i/forward_skim/inst/clk
    SLICE_X26Y54         FDRE                                         r  system_i/forward_skim/inst/counter_reg[30]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X26Y54         FDRE (Setup_fdre_C_D)        0.031    12.307    system_i/forward_skim/inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 2.303ns (35.760%)  route 4.137ns (64.240%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.674     2.982    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     3.500 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           2.332     5.832    system_i/forward_skim/inst/DURATION[2]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.956 r  system_i/forward_skim/inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.956    system_i/forward_skim/inst/counter0_carry_i_3_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.506 r  system_i/forward_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.506    system_i/forward_skim/inst/counter0_carry_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  system_i/forward_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.620    system_i/forward_skim/inst/counter0_carry__0_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  system_i/forward_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.734    system_i/forward_skim/inst/counter0_carry__1_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  system_i/forward_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.849    system_i/forward_skim/inst/counter0_carry__2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  system_i/forward_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.963    system_i/forward_skim/inst/counter0_carry__3_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  system_i/forward_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.077    system_i/forward_skim/inst/counter0_carry__4_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.316 r  system_i/forward_skim/inst/counter0_carry__5/O[2]
                         net (fo=1, routed)           1.804     9.120    system_i/forward_skim/inst/counter0[27]
    SLICE_X25Y54         LUT6 (Prop_lut6_I5_O)        0.302     9.422 r  system_i/forward_skim/inst/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.422    system_i/forward_skim/inst/p_0_in[27]
    SLICE_X25Y54         FDRE                                         r  system_i/forward_skim/inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.485    12.397    system_i/forward_skim/inst/clk
    SLICE_X25Y54         FDRE                                         r  system_i/forward_skim/inst/counter_reg[27]/C
                         clock pessimism              0.000    12.397    
                         clock uncertainty           -0.125    12.272    
    SLICE_X25Y54         FDRE (Setup_fdre_C_D)        0.031    12.303    system_i/forward_skim/inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_threshold_0/inst/vgl_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 3.185ns (49.110%)  route 3.300ns (50.890%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.669     2.977    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y44         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.419     3.396 f  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=5, routed)           1.407     4.803    system_i/low_threshold_0/inst/input_low[1]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.296     5.099 r  system_i/low_threshold_0/inst/_carry_i_2/O
                         net (fo=1, routed)           0.000     5.099    system_i/low_threshold_0/inst/_carry_i_2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.649 r  system_i/low_threshold_0/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/low_threshold_0/inst/_carry_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/low_threshold_0/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/low_threshold_0/inst/_carry__0_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.097 r  system_i/low_threshold_0/inst/_carry__1/O[1]
                         net (fo=2, routed)           0.884     6.982    system_i/low_threshold_0/inst/vgl1[9]
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.303     7.285 r  system_i/low_threshold_0/inst/__27_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.285    system_i/low_threshold_0/inst/__27_carry__1_i_3_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  system_i/low_threshold_0/inst/__27_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.835    system_i/low_threshold_0/inst/__27_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.148 r  system_i/low_threshold_0/inst/__27_carry__2/O[3]
                         net (fo=1, routed)           1.009     9.156    system_i/low_threshold_0/inst/vgl0
    SLICE_X24Y45         LUT3 (Prop_lut3_I2_O)        0.306     9.462 r  system_i/low_threshold_0/inst/vgl_i_1/O
                         net (fo=1, routed)           0.000     9.462    system_i/low_threshold_0/inst/vgl_i_1_n_0
    SLICE_X24Y45         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.495    12.407    system_i/low_threshold_0/inst/adc_clk
    SLICE_X24Y45         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X24Y45         FDRE (Setup_fdre_C_D)        0.077    12.359    system_i/low_threshold_0/inst/vgl_reg
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 2.075ns (32.348%)  route 4.340ns (67.652%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT6=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        1.674     2.982    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     3.500 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           2.332     5.832    system_i/forward_skim/inst/DURATION[2]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.956 r  system_i/forward_skim/inst/counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.956    system_i/forward_skim/inst/counter0_carry_i_3_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.506 r  system_i/forward_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.506    system_i/forward_skim/inst/counter0_carry_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.620 r  system_i/forward_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.620    system_i/forward_skim/inst/counter0_carry__0_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.734 r  system_i/forward_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.734    system_i/forward_skim/inst/counter0_carry__1_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  system_i/forward_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.849    system_i/forward_skim/inst/counter0_carry__2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.088 r  system_i/forward_skim/inst/counter0_carry__3/O[2]
                         net (fo=1, routed)           2.007     9.095    system_i/forward_skim/inst/counter0[19]
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.302     9.397 r  system_i/forward_skim/inst/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.397    system_i/forward_skim/inst/p_0_in[19]
    SLICE_X27Y51         FDRE                                         r  system_i/forward_skim/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         1.490    12.402    system_i/forward_skim/inst/clk
    SLICE_X27Y51         FDRE                                         r  system_i/forward_skim/inst/counter_reg[19]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X27Y51         FDRE (Setup_fdre_C_D)        0.031    12.308    system_i/forward_skim/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  2.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.227ns (15.137%)  route 1.273ns (84.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.561     0.902    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.128     1.030 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=5, routed)           1.273     2.302    system_i/forward_skim/inst/DURATION[0]
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.099     2.401 r  system_i/forward_skim/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.401    system_i/forward_skim/inst/p_0_in[0]
    SLICE_X23Y46         FDRE                                         r  system_i/forward_skim/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.828     1.974    system_i/forward_skim/inst/clk
    SLICE_X23Y46         FDRE                                         r  system_i/forward_skim/inst/counter_reg[0]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.092     2.191    system_i/forward_skim/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.401ns (26.588%)  route 1.107ns (73.412%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.561     0.902    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y48         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.128     1.030 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=5, routed)           0.661     1.691    system_i/back_skim/inst/DURATION[11]
    SLICE_X26Y48         LUT1 (Prop_lut1_I0_O)        0.099     1.790 r  system_i/back_skim/inst/counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.790    system_i/back_skim/inst/counter0_carry__1_i_2_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.856 r  system_i/back_skim/inst/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.446     2.302    system_i/back_skim/inst/counter0[11]
    SLICE_X27Y48         LUT6 (Prop_lut6_I5_O)        0.108     2.410 r  system_i/back_skim/inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.410    system_i/back_skim/inst/p_0_in[11]
    SLICE_X27Y48         FDRE                                         r  system_i/back_skim/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.832     1.978    system_i/back_skim/inst/clk
    SLICE_X27Y48         FDRE                                         r  system_i/back_skim/inst/counter_reg[11]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X27Y48         FDRE (Hold_fdre_C_D)         0.092     2.195    system_i/back_skim/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.363ns (23.959%)  route 1.152ns (76.041%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.558     0.899    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y53         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=5, routed)           0.705     1.745    system_i/back_skim/inst/DURATION[29]
    SLICE_X26Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.790 r  system_i/back_skim/inst/counter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.790    system_i/back_skim/inst/counter0_carry__6_i_3_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.860 r  system_i/back_skim/inst/counter0_carry__6/O[0]
                         net (fo=1, routed)           0.447     2.307    system_i/back_skim/inst/counter0[29]
    SLICE_X27Y53         LUT6 (Prop_lut6_I5_O)        0.107     2.414 r  system_i/back_skim/inst/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     2.414    system_i/back_skim/inst/p_0_in[29]
    SLICE_X27Y53         FDRE                                         r  system_i/back_skim/inst/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.830     1.976    system_i/back_skim/inst/clk
    SLICE_X27Y53         FDRE                                         r  system_i/back_skim/inst/counter_reg[29]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X27Y53         FDRE (Hold_fdre_C_D)         0.092     2.193    system_i/back_skim/inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.391ns (25.212%)  route 1.160ns (74.788%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.561     0.902    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=5, routed)           0.777     1.819    system_i/back_skim/inst/DURATION[1]
    SLICE_X26Y46         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.143     1.962 r  system_i/back_skim/inst/counter0_carry/O[1]
                         net (fo=1, routed)           0.383     2.345    system_i/back_skim/inst/counter0[2]
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.107     2.452 r  system_i/back_skim/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.452    system_i/back_skim/inst/p_0_in[2]
    SLICE_X28Y46         FDRE                                         r  system_i/back_skim/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.831     1.977    system_i/back_skim/inst/clk
    SLICE_X28Y46         FDRE                                         r  system_i/back_skim/inst/counter_reg[2]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.121     2.223    system_i/back_skim/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.398ns (26.015%)  route 1.132ns (73.985%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.561     0.902    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y48         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.128     1.030 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=5, routed)           0.635     1.665    system_i/back_skim/inst/DURATION[10]
    SLICE_X26Y48         LUT1 (Prop_lut1_I0_O)        0.098     1.763 r  system_i/back_skim/inst/counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.763    system_i/back_skim/inst/counter0_carry__1_i_3_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.828 r  system_i/back_skim/inst/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.497     2.324    system_i/back_skim/inst/counter0[10]
    SLICE_X27Y48         LUT6 (Prop_lut6_I5_O)        0.107     2.431 r  system_i/back_skim/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.431    system_i/back_skim/inst/p_0_in[10]
    SLICE_X27Y48         FDRE                                         r  system_i/back_skim/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.832     1.978    system_i/back_skim/inst/clk
    SLICE_X27Y48         FDRE                                         r  system_i/back_skim/inst/counter_reg[10]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X27Y48         FDRE (Hold_fdre_C_D)         0.091     2.194    system_i/back_skim/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/high_threshold_0/inst/vlh_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.391ns (25.470%)  route 1.144ns (74.530%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.561     0.902    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y49         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=4, routed)           0.531     1.597    system_i/high_threshold_0/inst/input_high[12]
    SLICE_X20Y49         LUT4 (Prop_lut4_I0_O)        0.044     1.641 r  system_i/high_threshold_0/inst/vlh0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.641    system_i/high_threshold_0/inst/vlh0_carry__0_i_1_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.073     1.714 r  system_i/high_threshold_0/inst/vlh0_carry__0/CO[2]
                         net (fo=1, routed)           0.613     2.327    system_i/high_threshold_0/inst/vlh0_carry__0_n_1
    SLICE_X21Y50         LUT3 (Prop_lut3_I2_O)        0.110     2.437 r  system_i/high_threshold_0/inst/vlh_i_1/O
                         net (fo=1, routed)           0.000     2.437    system_i/high_threshold_0/inst/vlh_i_1_n_0
    SLICE_X21Y50         FDRE                                         r  system_i/high_threshold_0/inst/vlh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.830     1.976    system_i/high_threshold_0/inst/adc_clk
    SLICE_X21Y50         FDRE                                         r  system_i/high_threshold_0/inst/vlh_reg/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.091     2.192    system_i/high_threshold_0/inst/vlh_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.359ns (23.284%)  route 1.183ns (76.716%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.558     0.899    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y53         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=5, routed)           0.768     1.807    system_i/back_skim/inst/DURATION[28]
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  system_i/back_skim/inst/counter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000     1.852    system_i/back_skim/inst/counter0_carry__5_i_1_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.915 r  system_i/back_skim/inst/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.415     2.330    system_i/back_skim/inst/counter0[28]
    SLICE_X27Y53         LUT6 (Prop_lut6_I5_O)        0.110     2.440 r  system_i/back_skim/inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     2.440    system_i/back_skim/inst/p_0_in[28]
    SLICE_X27Y53         FDRE                                         r  system_i/back_skim/inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.830     1.976    system_i/back_skim/inst/clk
    SLICE_X27Y53         FDRE                                         r  system_i/back_skim/inst/counter_reg[28]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X27Y53         FDRE (Hold_fdre_C_D)         0.092     2.193    system_i/back_skim/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_threshold_0/inst/vgl_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.740ns (46.592%)  route 0.848ns (53.408%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.560     0.901    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y44         FDSE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDSE (Prop_fdse_C_Q)         0.128     1.029 r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=4, routed)           0.339     1.368    system_i/low_threshold_0/inst/input_low[5]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.164     1.532 r  system_i/low_threshold_0/inst/_carry__0/O[1]
                         net (fo=2, routed)           0.140     1.672    system_i/low_threshold_0/inst/vgl1[5]
    SLICE_X19Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.209     1.881 r  system_i/low_threshold_0/inst/__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.881    system_i/low_threshold_0/inst/__27_carry__0_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  system_i/low_threshold_0/inst/__27_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.920    system_i/low_threshold_0/inst/__27_carry__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.010 r  system_i/low_threshold_0/inst/__27_carry__2/O[3]
                         net (fo=1, routed)           0.369     2.379    system_i/low_threshold_0/inst/vgl0
    SLICE_X24Y45         LUT3 (Prop_lut3_I2_O)        0.110     2.489 r  system_i/low_threshold_0/inst/vgl_i_1/O
                         net (fo=1, routed)           0.000     2.489    system_i/low_threshold_0/inst/vgl_i_1_n_0
    SLICE_X24Y45         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.828     1.974    system_i/low_threshold_0/inst/adc_clk
    SLICE_X24Y45         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X24Y45         FDRE (Hold_fdre_C_D)         0.120     2.219    system_i/low_threshold_0/inst/vgl_reg
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.420ns (26.239%)  route 1.181ns (73.761%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.561     0.902    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=5, routed)           0.777     1.819    system_i/back_skim/inst/DURATION[1]
    SLICE_X26Y46         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.171     1.990 r  system_i/back_skim/inst/counter0_carry/O[2]
                         net (fo=1, routed)           0.404     2.394    system_i/back_skim/inst/counter0[3]
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.108     2.502 r  system_i/back_skim/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.502    system_i/back_skim/inst/p_0_in[3]
    SLICE_X28Y46         FDRE                                         r  system_i/back_skim/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.831     1.977    system_i/back_skim/inst/clk
    SLICE_X28Y46         FDRE                                         r  system_i/back_skim/inst/counter_reg[3]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.121     2.223    system_i/back_skim/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.515ns (32.037%)  route 1.092ns (67.963%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2264, routed)        0.561     0.902    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y48         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.128     1.030 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=5, routed)           0.661     1.691    system_i/back_skim/inst/DURATION[11]
    SLICE_X26Y48         LUT1 (Prop_lut1_I0_O)        0.099     1.790 r  system_i/back_skim/inst/counter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.790    system_i/back_skim/inst/counter0_carry__1_i_2_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.905 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.905    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.970 r  system_i/back_skim/inst/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.431     2.401    system_i/back_skim/inst/counter0[15]
    SLICE_X28Y49         LUT6 (Prop_lut6_I5_O)        0.108     2.509 r  system_i/back_skim/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.509    system_i/back_skim/inst/p_0_in[15]
    SLICE_X28Y49         FDRE                                         r  system_i/back_skim/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=673, routed)         0.832     1.978    system_i/back_skim/inst/clk
    SLICE_X28Y49         FDRE                                         r  system_i/back_skim/inst/counter_reg[15]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.121     2.224    system_i/back_skim/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.285    





