# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vsim work.tb_mux32t1 -voptargs=+acc
# vsim work.tb_mux32t1 -voptargs="+acc" 
# Start time: 09:27:21 on Sep 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-13) Recompile work.tb_mux32t1(mixed) because work.tb_mux32t1 has changed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.array32
# Loading work.tb_mux32t1(mixed)#1
# Loading work.mux32t1(dataflow)#1
do /home/jagaul/cpre381/Lab2/RegFile/tb_mux32t1.do
quit -sim
# End time: 09:28:42 on Sep 27,2025, Elapsed time: 0:01:21
# Errors: 0, Warnings: 2
vsim work.tb_mux32t1 -voptargs=+acc
# vsim work.tb_mux32t1 -voptargs="+acc" 
# Start time: 09:30:01 on Sep 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.array32
# Loading work.tb_mux32t1(mixed)#1
# Loading work.mux32t1(dataflow)#1
do /home/jagaul/cpre381/Lab2/RegFile/tb_mux32t1.do
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt2
restart -f -nowave
# ** Note: (vsim-8009) Loading existing optimized design _opt2
do /home/jagaul/cpre381/Lab2/RegFile/tb_mux32t1.do
quit -sim
# End time: 09:35:38 on Sep 27,2025, Elapsed time: 0:05:37
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_regfile
# vsim -voptargs="+acc" work.tb_regfile 
# Start time: 09:37:33 on Sep 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.array32
# Loading work.tb_regfile(mixed)#1
# Loading work.regfile(structural)#1
# Loading work.nbitregister(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.registerdecoder(structural)#1
do /home/jagaul/cpre381/Lab2/RegFile/RegFile.do
quit -sim
# End time: 09:39:43 on Sep 27,2025, Elapsed time: 0:02:10
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_nbitregister
# vsim -voptargs="+acc" work.tb_nbitregister 
# Start time: 09:54:41 on Sep 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_nbitregister(mixed)#1
# Loading work.nbitregister(structural)#1
# Loading work.dffg(mixed)#1
quit -sim
# End time: 09:55:14 on Sep 27,2025, Elapsed time: 0:00:33
# Errors: 0, Warnings: 1
do /home/jagaul/cpre381/Lab2/RegFile/tb_nBitRegister.do
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:07:37 on Sep 27,2025
# vcom -reportprogress 300 -2008 *.vhd 
# ** Error: (vcom-7) Failed to open design unit file "*.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:07:37 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro /home/jagaul/cpre381/Lab2/RegFile/tb_nBitRegister.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab2/RegFile/nBitRegister.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:07:53 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab2/RegFile/nBitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nBitRegister
# -- Compiling architecture structural of nBitRegister
# End time: 10:07:54 on Sep 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab2/RegFile/tb_nBitRegister.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:08:00 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab2/RegFile/tb_nBitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_nBitRegister
# -- Compiling architecture mixed of tb_nBitRegister
# End time: 10:08:00 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab2/RegFile/tb_nBitRegister.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:08:38 on Sep 27,2025
# vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab2/RegFile/tb_nBitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_nBitRegister
# -- Compiling architecture mixed of tb_nBitRegister
# End time: 10:08:38 on Sep 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do /home/jagaul/cpre381/Lab2/RegFile/tb_nBitRegister.do
# vsim -voptargs="+acc" work.tb_nBitRegister 
# Start time: 10:08:49 on Sep 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_nbitregister(mixed)#1
# Loading work.nbitregister(structural)#1
# Loading work.dffg(mixed)#1
# 0 ns
# 210 ns
do /home/jagaul/cpre381/Lab2/RegFile/tb_nBitRegister.do
# End time: 10:09:49 on Sep 27,2025, Elapsed time: 0:01:00
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_nBitRegister 
# Start time: 10:09:49 on Sep 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_nbitregister(mixed)#1
# Loading work.nbitregister(structural)#1
# Loading work.dffg(mixed)#1
# 0 ns
# 210 ns
# End time: 11:09:19 on Sep 27,2025, Elapsed time: 0:59:30
# Errors: 0, Warnings: 0
