Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat Mar 23 17:50:23 2024
| Host              : audacity running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_cdc -details -verbose -file ./Impl/TopDown/top-post-link-cdc.txt
| Design            : mkPcieTop
| Device            : xcvu095-ffva2104
| Speed File        : -2  PRODUCTION 1.26 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------

CDC Report

ID     Severity  Count  Description
-----  --------  -----  ------------------------------------------
CDC-3  Info         26  1-bit synchronized with ASYNC_REG property

Source Clock: pci_refclk
Destination Clock: host_pcieHostTop_ep7_CLK_epPcieClock
CDC Type: No Common Node

Row  ID     Severity  Description                                 Depth  Exception   Source (From)                                                    Destination (To)
---  -----  --------  ------------------------------------------  -----  ----------  ---------------------------------------------------------------  -------------------------------------------------------------------------------------------
  1  CDC-3  Info      1-bit synchronized with ASYNC_REG property      2  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/idle_reg/C  host_pcieHostTop_ep7/pcie_ep/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/D

Source Clock: pipe_clk
Destination Clock: pci_refclk
CDC Type: No Common Node

Row  ID     Severity  Description                                 Depth  Exception   Source (From)                                                                                                                                                                                                                                                                                                                                            Destination (To)
---  -----  --------  ------------------------------------------  -----  ----------  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  -----------------------------------------------------------------------------------------------------------
  1  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/D
  2  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]/D
  3  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[0]/D
  4  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0]/D
  5  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[0]/D
  6  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[0]/D
  7  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/sync_reg[0]/D
  8  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[0]/D
  9  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C                                                                                                                                                                                                                                                                                  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[0]/D
 10  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
 11  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D
 12  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/D
 13  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D
 14  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/D
 15  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D
 16  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D
 17  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D
 18  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
 19  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D
 20  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/D
 21  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D
 22  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/D
 23  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D
 24  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D
 25  CDC-3  Info      1-bit synchronized with ASYNC_REG property      4  False Path  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2  host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D

