Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr  7 13:23:54 2024
| Host         : Mingyi_TX running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 122
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 122        |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_1/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_20/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_1/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_20/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_20/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_21/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_12/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_18/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_20/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_22/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_12/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_1/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_20/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.101 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_12/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.101 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_18/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_18/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_2/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_1/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.147 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_12/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_1/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_19/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.159 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_11/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.159 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_19/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_21/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.191 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_18/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_21/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_11/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_1/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_13/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_31/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_27/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.255 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_4/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.281 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_19/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_4/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.310 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_2/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.324 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_13/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.338 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_2/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_2/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.358 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_12/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_21/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.383 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_18/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.397 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_19/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_21/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.414 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_12/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.422 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_19/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_12/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_19/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.441 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.480 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_2/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.482 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_2/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.524 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_19/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between design_1_i/conv_0/inst/grp_load_feature_fu_301/c_reg_182_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_load_feature_fu_301/feature_in_addr_reg_857_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_23/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.577 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_18/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.577 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.584 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_1/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.622 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_18/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.675 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_4/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.678 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_20/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_18/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.722 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_19/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.746 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_0/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.756 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_21/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.804 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_18/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.811 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_4/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.812 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_0/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.817 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_4/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.861 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_2/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.907 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_31/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.916 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_4/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.920 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_18/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.955 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.993 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -12.982 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -13.027 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -13.029 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -13.036 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -13.051 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -13.154 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -13.158 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -13.160 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -13.167 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -13.179 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -13.185 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -13.215 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -13.232 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -13.245 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -13.248 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -13.255 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -13.256 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -13.256 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -13.261 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -13.262 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -13.269 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -13.276 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -13.283 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -13.286 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -13.300 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -13.325 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -13.341 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -13.345 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -13.348 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -13.405 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -13.413 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -2.019 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_12/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -2.259 ns between design_1_i/conv_0/inst/grp_load_feature_fu_301/c_reg_182_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_load_feature_fu_301/feature_in_addr_reg_857_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between design_1_i/conv_0/inst/grp_multiply_fu_292/c_reg_110_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/weight_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_6/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -2.928 ns between design_1_i/conv_0/inst/grp_load_feature_fu_301/c_reg_182_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_load_feature_fu_301/feature_in_addr_reg_857_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -3.268 ns between design_1_i/conv_0/inst/grp_load_feature_fu_301/c_reg_182_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_load_feature_fu_301/feature_in_addr_reg_857_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -3.288 ns between design_1_i/conv_0/inst/grp_load_feature_fu_301/c_reg_182_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_load_feature_fu_301/feature_in_addr_reg_857_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -3.364 ns between design_1_i/conv_0/inst/grp_load_feature_fu_301/c_reg_182_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_load_feature_fu_301/feature_in_addr_reg_857_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -3.372 ns between design_1_i/conv_0/inst/grp_load_feature_fu_301/c_reg_182_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_load_feature_fu_301/feature_in_addr_reg_857_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -3.544 ns between design_1_i/conv_0/inst/grp_load_feature_fu_301/c_reg_182_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_load_feature_fu_301/feature_in_addr_reg_857_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -3.564 ns between design_1_i/conv_0/inst/grp_load_feature_fu_301/c_reg_182_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_load_feature_fu_301/feature_in_addr_reg_857_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -3.640 ns between design_1_i/conv_0/inst/grp_load_feature_fu_301/c_reg_182_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_load_feature_fu_301/feature_in_addr_reg_857_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -3.648 ns between design_1_i/conv_0/inst/grp_load_feature_fu_301/c_reg_182_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_load_feature_fu_301/feature_in_addr_reg_857_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -3.701 ns between design_1_i/conv_0/inst/grp_load_feature_fu_301/c_reg_182_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_load_feature_fu_301/feature_in_addr_reg_857_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -3.805 ns between design_1_i/conv_0/inst/grp_load_feature_fu_301/c_reg_182_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_load_feature_fu_301/feature_in_addr_reg_857_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -7.893 ns between design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


