$date
	Fri Apr 12 07:54:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sr_flip_flop $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % s $end
$scope module sr_ff_inst $end
$var wire 1 # clk $end
$var wire 1 $ r $end
$var wire 1 % s $end
$var reg 1 " q $end
$var reg 1 ! q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
0#
x"
x!
$end
#5
0!
1"
1#
1%
#10
0#
0$
#15
1#
0%
#20
0#
1$
#25
1!
0"
1#
1%
#30
0#
0$
#35
1#
0%
#40
0#
1$
#45
1#
