
POK_Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ad4  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08008c6c  08008c6c  00009c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c88  08008c88  0000a07c  2**0
                  CONTENTS
  4 .ARM          00000008  08008c88  08008c88  00009c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c90  08008c90  0000a07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c90  08008c90  00009c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c94  08008c94  00009c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08008c98  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a64  2000007c  08008d14  0000a07c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ae0  08008d14  0000aae0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a07c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014a93  00000000  00000000  0000a0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038c8  00000000  00000000  0001eb3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001158  00000000  00000000  00022408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d33  00000000  00000000  00023560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000189b7  00000000  00000000  00024293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017b21  00000000  00000000  0003cc4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ea0e  00000000  00000000  0005476b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e3179  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b30  00000000  00000000  000e31bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000e7cec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000007c 	.word	0x2000007c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008c54 	.word	0x08008c54

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000080 	.word	0x20000080
 80001d4:	08008c54 	.word	0x08008c54

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001ec:	f000 b96a 	b.w	80004c4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	460c      	mov	r4, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14e      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000214:	4694      	mov	ip, r2
 8000216:	458c      	cmp	ip, r1
 8000218:	4686      	mov	lr, r0
 800021a:	fab2 f282 	clz	r2, r2
 800021e:	d962      	bls.n	80002e6 <__udivmoddi4+0xde>
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0320 	rsb	r3, r2, #32
 8000226:	4091      	lsls	r1, r2
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000230:	4319      	orrs	r1, r3
 8000232:	fa00 fe02 	lsl.w	lr, r0, r2
 8000236:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800023a:	fa1f f68c 	uxth.w	r6, ip
 800023e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000242:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000246:	fb07 1114 	mls	r1, r7, r4, r1
 800024a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024e:	fb04 f106 	mul.w	r1, r4, r6
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800025e:	f080 8112 	bcs.w	8000486 <__udivmoddi4+0x27e>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 810f 	bls.w	8000486 <__udivmoddi4+0x27e>
 8000268:	3c02      	subs	r4, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a59      	subs	r1, r3, r1
 800026e:	fa1f f38e 	uxth.w	r3, lr
 8000272:	fbb1 f0f7 	udiv	r0, r1, r7
 8000276:	fb07 1110 	mls	r1, r7, r0, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb00 f606 	mul.w	r6, r0, r6
 8000282:	429e      	cmp	r6, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x94>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 800028e:	f080 80fc 	bcs.w	800048a <__udivmoddi4+0x282>
 8000292:	429e      	cmp	r6, r3
 8000294:	f240 80f9 	bls.w	800048a <__udivmoddi4+0x282>
 8000298:	4463      	add	r3, ip
 800029a:	3802      	subs	r0, #2
 800029c:	1b9b      	subs	r3, r3, r6
 800029e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002a2:	2100      	movs	r1, #0
 80002a4:	b11d      	cbz	r5, 80002ae <__udivmoddi4+0xa6>
 80002a6:	40d3      	lsrs	r3, r2
 80002a8:	2200      	movs	r2, #0
 80002aa:	e9c5 3200 	strd	r3, r2, [r5]
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d905      	bls.n	80002c2 <__udivmoddi4+0xba>
 80002b6:	b10d      	cbz	r5, 80002bc <__udivmoddi4+0xb4>
 80002b8:	e9c5 0100 	strd	r0, r1, [r5]
 80002bc:	2100      	movs	r1, #0
 80002be:	4608      	mov	r0, r1
 80002c0:	e7f5      	b.n	80002ae <__udivmoddi4+0xa6>
 80002c2:	fab3 f183 	clz	r1, r3
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d146      	bne.n	8000358 <__udivmoddi4+0x150>
 80002ca:	42a3      	cmp	r3, r4
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xcc>
 80002ce:	4290      	cmp	r0, r2
 80002d0:	f0c0 80f0 	bcc.w	80004b4 <__udivmoddi4+0x2ac>
 80002d4:	1a86      	subs	r6, r0, r2
 80002d6:	eb64 0303 	sbc.w	r3, r4, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	2d00      	cmp	r5, #0
 80002de:	d0e6      	beq.n	80002ae <__udivmoddi4+0xa6>
 80002e0:	e9c5 6300 	strd	r6, r3, [r5]
 80002e4:	e7e3      	b.n	80002ae <__udivmoddi4+0xa6>
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	f040 8090 	bne.w	800040c <__udivmoddi4+0x204>
 80002ec:	eba1 040c 	sub.w	r4, r1, ip
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	fa1f f78c 	uxth.w	r7, ip
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80002fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000302:	fb08 4416 	mls	r4, r8, r6, r4
 8000306:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800030a:	fb07 f006 	mul.w	r0, r7, r6
 800030e:	4298      	cmp	r0, r3
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x11c>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x11a>
 800031c:	4298      	cmp	r0, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 8000322:	4626      	mov	r6, r4
 8000324:	1a1c      	subs	r4, r3, r0
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb4 f0f8 	udiv	r0, r4, r8
 800032e:	fb08 4410 	mls	r4, r8, r0, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb00 f707 	mul.w	r7, r0, r7
 800033a:	429f      	cmp	r7, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x148>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x146>
 8000348:	429f      	cmp	r7, r3
 800034a:	f200 80b0 	bhi.w	80004ae <__udivmoddi4+0x2a6>
 800034e:	4620      	mov	r0, r4
 8000350:	1bdb      	subs	r3, r3, r7
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0x9c>
 8000358:	f1c1 0620 	rsb	r6, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 f706 	lsr.w	r7, r2, r6
 8000362:	431f      	orrs	r7, r3
 8000364:	fa20 fc06 	lsr.w	ip, r0, r6
 8000368:	fa04 f301 	lsl.w	r3, r4, r1
 800036c:	ea43 030c 	orr.w	r3, r3, ip
 8000370:	40f4      	lsrs	r4, r6
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	0c38      	lsrs	r0, r7, #16
 8000378:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800037c:	fbb4 fef0 	udiv	lr, r4, r0
 8000380:	fa1f fc87 	uxth.w	ip, r7
 8000384:	fb00 441e 	mls	r4, r0, lr, r4
 8000388:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800038c:	fb0e f90c 	mul.w	r9, lr, ip
 8000390:	45a1      	cmp	r9, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	d90a      	bls.n	80003ae <__udivmoddi4+0x1a6>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800039e:	f080 8084 	bcs.w	80004aa <__udivmoddi4+0x2a2>
 80003a2:	45a1      	cmp	r9, r4
 80003a4:	f240 8081 	bls.w	80004aa <__udivmoddi4+0x2a2>
 80003a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ac:	443c      	add	r4, r7
 80003ae:	eba4 0409 	sub.w	r4, r4, r9
 80003b2:	fa1f f983 	uxth.w	r9, r3
 80003b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ba:	fb00 4413 	mls	r4, r0, r3, r4
 80003be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d907      	bls.n	80003da <__udivmoddi4+0x1d2>
 80003ca:	193c      	adds	r4, r7, r4
 80003cc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003d0:	d267      	bcs.n	80004a2 <__udivmoddi4+0x29a>
 80003d2:	45a4      	cmp	ip, r4
 80003d4:	d965      	bls.n	80004a2 <__udivmoddi4+0x29a>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	443c      	add	r4, r7
 80003da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003de:	fba0 9302 	umull	r9, r3, r0, r2
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	429c      	cmp	r4, r3
 80003e8:	46ce      	mov	lr, r9
 80003ea:	469c      	mov	ip, r3
 80003ec:	d351      	bcc.n	8000492 <__udivmoddi4+0x28a>
 80003ee:	d04e      	beq.n	800048e <__udivmoddi4+0x286>
 80003f0:	b155      	cbz	r5, 8000408 <__udivmoddi4+0x200>
 80003f2:	ebb8 030e 	subs.w	r3, r8, lr
 80003f6:	eb64 040c 	sbc.w	r4, r4, ip
 80003fa:	fa04 f606 	lsl.w	r6, r4, r6
 80003fe:	40cb      	lsrs	r3, r1
 8000400:	431e      	orrs	r6, r3
 8000402:	40cc      	lsrs	r4, r1
 8000404:	e9c5 6400 	strd	r6, r4, [r5]
 8000408:	2100      	movs	r1, #0
 800040a:	e750      	b.n	80002ae <__udivmoddi4+0xa6>
 800040c:	f1c2 0320 	rsb	r3, r2, #32
 8000410:	fa20 f103 	lsr.w	r1, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	fa24 f303 	lsr.w	r3, r4, r3
 800041c:	4094      	lsls	r4, r2
 800041e:	430c      	orrs	r4, r1
 8000420:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000424:	fa00 fe02 	lsl.w	lr, r0, r2
 8000428:	fa1f f78c 	uxth.w	r7, ip
 800042c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000430:	fb08 3110 	mls	r1, r8, r0, r3
 8000434:	0c23      	lsrs	r3, r4, #16
 8000436:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043a:	fb00 f107 	mul.w	r1, r0, r7
 800043e:	4299      	cmp	r1, r3
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x24c>
 8000442:	eb1c 0303 	adds.w	r3, ip, r3
 8000446:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800044a:	d22c      	bcs.n	80004a6 <__udivmoddi4+0x29e>
 800044c:	4299      	cmp	r1, r3
 800044e:	d92a      	bls.n	80004a6 <__udivmoddi4+0x29e>
 8000450:	3802      	subs	r0, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a5b      	subs	r3, r3, r1
 8000456:	b2a4      	uxth	r4, r4
 8000458:	fbb3 f1f8 	udiv	r1, r3, r8
 800045c:	fb08 3311 	mls	r3, r8, r1, r3
 8000460:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000464:	fb01 f307 	mul.w	r3, r1, r7
 8000468:	42a3      	cmp	r3, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x276>
 800046c:	eb1c 0404 	adds.w	r4, ip, r4
 8000470:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000474:	d213      	bcs.n	800049e <__udivmoddi4+0x296>
 8000476:	42a3      	cmp	r3, r4
 8000478:	d911      	bls.n	800049e <__udivmoddi4+0x296>
 800047a:	3902      	subs	r1, #2
 800047c:	4464      	add	r4, ip
 800047e:	1ae4      	subs	r4, r4, r3
 8000480:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000484:	e739      	b.n	80002fa <__udivmoddi4+0xf2>
 8000486:	4604      	mov	r4, r0
 8000488:	e6f0      	b.n	800026c <__udivmoddi4+0x64>
 800048a:	4608      	mov	r0, r1
 800048c:	e706      	b.n	800029c <__udivmoddi4+0x94>
 800048e:	45c8      	cmp	r8, r9
 8000490:	d2ae      	bcs.n	80003f0 <__udivmoddi4+0x1e8>
 8000492:	ebb9 0e02 	subs.w	lr, r9, r2
 8000496:	eb63 0c07 	sbc.w	ip, r3, r7
 800049a:	3801      	subs	r0, #1
 800049c:	e7a8      	b.n	80003f0 <__udivmoddi4+0x1e8>
 800049e:	4631      	mov	r1, r6
 80004a0:	e7ed      	b.n	800047e <__udivmoddi4+0x276>
 80004a2:	4603      	mov	r3, r0
 80004a4:	e799      	b.n	80003da <__udivmoddi4+0x1d2>
 80004a6:	4630      	mov	r0, r6
 80004a8:	e7d4      	b.n	8000454 <__udivmoddi4+0x24c>
 80004aa:	46d6      	mov	lr, sl
 80004ac:	e77f      	b.n	80003ae <__udivmoddi4+0x1a6>
 80004ae:	4463      	add	r3, ip
 80004b0:	3802      	subs	r0, #2
 80004b2:	e74d      	b.n	8000350 <__udivmoddi4+0x148>
 80004b4:	4606      	mov	r6, r0
 80004b6:	4623      	mov	r3, r4
 80004b8:	4608      	mov	r0, r1
 80004ba:	e70f      	b.n	80002dc <__udivmoddi4+0xd4>
 80004bc:	3e02      	subs	r6, #2
 80004be:	4463      	add	r3, ip
 80004c0:	e730      	b.n	8000324 <__udivmoddi4+0x11c>
 80004c2:	bf00      	nop

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b084      	sub	sp, #16
 80004cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ce:	f000 fd47 	bl	8000f60 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d2:	f000 f8e9 	bl	80006a8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80004d6:	f000 f94f 	bl	8000778 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004da:	f000 fa2f 	bl	800093c <MX_GPIO_Init>
  MX_I2C1_Init();
 80004de:	f000 f96b 	bl	80007b8 <MX_I2C1_Init>
  MX_I2S2_Init();
 80004e2:	f000 f997 	bl	8000814 <MX_I2S2_Init>
  MX_I2S3_Init();
 80004e6:	f000 f9c3 	bl	8000870 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004ea:	f000 f9f1 	bl	80008d0 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004ee:	f007 ff5b 	bl	80083a8 <MX_USB_HOST_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t button = 0;
 80004f2:	2300      	movs	r3, #0
 80004f4:	73fb      	strb	r3, [r7, #15]
  int i_1 = 3;
 80004f6:	2303      	movs	r3, #3
 80004f8:	60bb      	str	r3, [r7, #8]
  while (1)
  {
	 if (button == 0){
 80004fa:	7bfb      	ldrb	r3, [r7, #15]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d164      	bne.n	80005ca <main+0x102>
		 for (int i = i_1; i <=6; i++){
 8000500:	68bb      	ldr	r3, [r7, #8]
 8000502:	607b      	str	r3, [r7, #4]
 8000504:	e059      	b.n	80005ba <main+0xf2>
			if (i == 3){
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	2b03      	cmp	r3, #3
 800050a:	d10e      	bne.n	800052a <main+0x62>
				HAL_GPIO_WritePin (LD3_GPIO_Port, LD3_Pin, 1);
 800050c:	2201      	movs	r2, #1
 800050e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000512:	4863      	ldr	r0, [pc, #396]	@ (80006a0 <main+0x1d8>)
 8000514:	f001 f868 	bl	80015e8 <HAL_GPIO_WritePin>
				HAL_Delay (200);
 8000518:	20c8      	movs	r0, #200	@ 0xc8
 800051a:	f000 fd93 	bl	8001044 <HAL_Delay>
				HAL_GPIO_WritePin (LD3_GPIO_Port, LD3_Pin, 0);
 800051e:	2200      	movs	r2, #0
 8000520:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000524:	485e      	ldr	r0, [pc, #376]	@ (80006a0 <main+0x1d8>)
 8000526:	f001 f85f 	bl	80015e8 <HAL_GPIO_WritePin>
			}

			if(i == 4){
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	2b04      	cmp	r3, #4
 800052e:	d10e      	bne.n	800054e <main+0x86>
				HAL_GPIO_WritePin (LD4_GPIO_Port, LD4_Pin, 1);
 8000530:	2201      	movs	r2, #1
 8000532:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000536:	485a      	ldr	r0, [pc, #360]	@ (80006a0 <main+0x1d8>)
 8000538:	f001 f856 	bl	80015e8 <HAL_GPIO_WritePin>
				HAL_Delay (200);
 800053c:	20c8      	movs	r0, #200	@ 0xc8
 800053e:	f000 fd81 	bl	8001044 <HAL_Delay>
				HAL_GPIO_WritePin (LD4_GPIO_Port, LD4_Pin, 0);
 8000542:	2200      	movs	r2, #0
 8000544:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000548:	4855      	ldr	r0, [pc, #340]	@ (80006a0 <main+0x1d8>)
 800054a:	f001 f84d 	bl	80015e8 <HAL_GPIO_WritePin>
			}

			if(i == 5){
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	2b05      	cmp	r3, #5
 8000552:	d10e      	bne.n	8000572 <main+0xaa>
				HAL_GPIO_WritePin (LD6_GPIO_Port, LD6_Pin, 1);
 8000554:	2201      	movs	r2, #1
 8000556:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800055a:	4851      	ldr	r0, [pc, #324]	@ (80006a0 <main+0x1d8>)
 800055c:	f001 f844 	bl	80015e8 <HAL_GPIO_WritePin>
				HAL_Delay (200);
 8000560:	20c8      	movs	r0, #200	@ 0xc8
 8000562:	f000 fd6f 	bl	8001044 <HAL_Delay>
				HAL_GPIO_WritePin (LD6_GPIO_Port, LD6_Pin, 0);
 8000566:	2200      	movs	r2, #0
 8000568:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800056c:	484c      	ldr	r0, [pc, #304]	@ (80006a0 <main+0x1d8>)
 800056e:	f001 f83b 	bl	80015e8 <HAL_GPIO_WritePin>
			}

			if(i == 6){
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	2b06      	cmp	r3, #6
 8000576:	d10e      	bne.n	8000596 <main+0xce>
				HAL_GPIO_WritePin (LD5_GPIO_Port, LD5_Pin, 1);
 8000578:	2201      	movs	r2, #1
 800057a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800057e:	4848      	ldr	r0, [pc, #288]	@ (80006a0 <main+0x1d8>)
 8000580:	f001 f832 	bl	80015e8 <HAL_GPIO_WritePin>
				HAL_Delay (200);
 8000584:	20c8      	movs	r0, #200	@ 0xc8
 8000586:	f000 fd5d 	bl	8001044 <HAL_Delay>
				HAL_GPIO_WritePin (LD5_GPIO_Port, LD5_Pin, 0);
 800058a:	2200      	movs	r2, #0
 800058c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000590:	4843      	ldr	r0, [pc, #268]	@ (80006a0 <main+0x1d8>)
 8000592:	f001 f829 	bl	80015e8 <HAL_GPIO_WritePin>
			}
			HAL_Delay (200);
 8000596:	20c8      	movs	r0, #200	@ 0xc8
 8000598:	f000 fd54 	bl	8001044 <HAL_Delay>
			if (HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_1) == GPIO_PIN_SET){
 800059c:	2102      	movs	r1, #2
 800059e:	4841      	ldr	r0, [pc, #260]	@ (80006a4 <main+0x1dc>)
 80005a0:	f001 f80a 	bl	80015b8 <HAL_GPIO_ReadPin>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b01      	cmp	r3, #1
 80005a8:	d104      	bne.n	80005b4 <main+0xec>
				button = 1;
 80005aa:	2301      	movs	r3, #1
 80005ac:	73fb      	strb	r3, [r7, #15]
				i_1 = i;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	60bb      	str	r3, [r7, #8]
				break;
 80005b2:	e005      	b.n	80005c0 <main+0xf8>
		 for (int i = i_1; i <=6; i++){
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	3301      	adds	r3, #1
 80005b8:	607b      	str	r3, [r7, #4]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	2b06      	cmp	r3, #6
 80005be:	dda2      	ble.n	8000506 <main+0x3e>
			}
		}
		if (button == 0){
 80005c0:	7bfb      	ldrb	r3, [r7, #15]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d101      	bne.n	80005ca <main+0x102>
			i_1 = 3;
 80005c6:	2303      	movs	r3, #3
 80005c8:	60bb      	str	r3, [r7, #8]
		}
	}
	if (button == 1) {
 80005ca:	7bfb      	ldrb	r3, [r7, #15]
 80005cc:	2b01      	cmp	r3, #1
 80005ce:	d164      	bne.n	800069a <main+0x1d2>
		for (int i = i_1; i >=3; i--){
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	603b      	str	r3, [r7, #0]
 80005d4:	e059      	b.n	800068a <main+0x1c2>
			if (i == 3){
 80005d6:	683b      	ldr	r3, [r7, #0]
 80005d8:	2b03      	cmp	r3, #3
 80005da:	d10e      	bne.n	80005fa <main+0x132>
				HAL_GPIO_WritePin (LD3_GPIO_Port, LD3_Pin, 1);
 80005dc:	2201      	movs	r2, #1
 80005de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005e2:	482f      	ldr	r0, [pc, #188]	@ (80006a0 <main+0x1d8>)
 80005e4:	f001 f800 	bl	80015e8 <HAL_GPIO_WritePin>
				HAL_Delay (200);
 80005e8:	20c8      	movs	r0, #200	@ 0xc8
 80005ea:	f000 fd2b 	bl	8001044 <HAL_Delay>
				HAL_GPIO_WritePin (LD3_GPIO_Port, LD3_Pin, 0);
 80005ee:	2200      	movs	r2, #0
 80005f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005f4:	482a      	ldr	r0, [pc, #168]	@ (80006a0 <main+0x1d8>)
 80005f6:	f000 fff7 	bl	80015e8 <HAL_GPIO_WritePin>
			}
			if(i == 4){
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	2b04      	cmp	r3, #4
 80005fe:	d10e      	bne.n	800061e <main+0x156>
				HAL_GPIO_WritePin (LD4_GPIO_Port, LD4_Pin, 1);
 8000600:	2201      	movs	r2, #1
 8000602:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000606:	4826      	ldr	r0, [pc, #152]	@ (80006a0 <main+0x1d8>)
 8000608:	f000 ffee 	bl	80015e8 <HAL_GPIO_WritePin>
				HAL_Delay (200);
 800060c:	20c8      	movs	r0, #200	@ 0xc8
 800060e:	f000 fd19 	bl	8001044 <HAL_Delay>
				HAL_GPIO_WritePin (LD4_GPIO_Port, LD4_Pin, 0);
 8000612:	2200      	movs	r2, #0
 8000614:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000618:	4821      	ldr	r0, [pc, #132]	@ (80006a0 <main+0x1d8>)
 800061a:	f000 ffe5 	bl	80015e8 <HAL_GPIO_WritePin>
			}
			if(i == 5){
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	2b05      	cmp	r3, #5
 8000622:	d10e      	bne.n	8000642 <main+0x17a>
				HAL_GPIO_WritePin (LD6_GPIO_Port, LD6_Pin, 1);
 8000624:	2201      	movs	r2, #1
 8000626:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800062a:	481d      	ldr	r0, [pc, #116]	@ (80006a0 <main+0x1d8>)
 800062c:	f000 ffdc 	bl	80015e8 <HAL_GPIO_WritePin>
				HAL_Delay (200);
 8000630:	20c8      	movs	r0, #200	@ 0xc8
 8000632:	f000 fd07 	bl	8001044 <HAL_Delay>
				HAL_GPIO_WritePin (LD6_GPIO_Port, LD6_Pin, 0);
 8000636:	2200      	movs	r2, #0
 8000638:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800063c:	4818      	ldr	r0, [pc, #96]	@ (80006a0 <main+0x1d8>)
 800063e:	f000 ffd3 	bl	80015e8 <HAL_GPIO_WritePin>
			}
			if(i == 6){
 8000642:	683b      	ldr	r3, [r7, #0]
 8000644:	2b06      	cmp	r3, #6
 8000646:	d10e      	bne.n	8000666 <main+0x19e>
				HAL_GPIO_WritePin (LD5_GPIO_Port, LD5_Pin, 1);
 8000648:	2201      	movs	r2, #1
 800064a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800064e:	4814      	ldr	r0, [pc, #80]	@ (80006a0 <main+0x1d8>)
 8000650:	f000 ffca 	bl	80015e8 <HAL_GPIO_WritePin>
				HAL_Delay (200);
 8000654:	20c8      	movs	r0, #200	@ 0xc8
 8000656:	f000 fcf5 	bl	8001044 <HAL_Delay>
				HAL_GPIO_WritePin (LD5_GPIO_Port, LD5_Pin, 0);
 800065a:	2200      	movs	r2, #0
 800065c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000660:	480f      	ldr	r0, [pc, #60]	@ (80006a0 <main+0x1d8>)
 8000662:	f000 ffc1 	bl	80015e8 <HAL_GPIO_WritePin>
			}
			HAL_Delay (200);
 8000666:	20c8      	movs	r0, #200	@ 0xc8
 8000668:	f000 fcec 	bl	8001044 <HAL_Delay>
			if (HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_1) == GPIO_PIN_SET){
 800066c:	2102      	movs	r1, #2
 800066e:	480d      	ldr	r0, [pc, #52]	@ (80006a4 <main+0x1dc>)
 8000670:	f000 ffa2 	bl	80015b8 <HAL_GPIO_ReadPin>
 8000674:	4603      	mov	r3, r0
 8000676:	2b01      	cmp	r3, #1
 8000678:	d104      	bne.n	8000684 <main+0x1bc>
				button = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	73fb      	strb	r3, [r7, #15]
				i_1 = i;
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	60bb      	str	r3, [r7, #8]
				break;
 8000682:	e005      	b.n	8000690 <main+0x1c8>
		for (int i = i_1; i >=3; i--){
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	3b01      	subs	r3, #1
 8000688:	603b      	str	r3, [r7, #0]
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	2b02      	cmp	r3, #2
 800068e:	dca2      	bgt.n	80005d6 <main+0x10e>
			}
		}
		if (button == 1){
 8000690:	7bfb      	ldrb	r3, [r7, #15]
 8000692:	2b01      	cmp	r3, #1
 8000694:	d101      	bne.n	800069a <main+0x1d2>
			i_1 = 6;
 8000696:	2306      	movs	r3, #6
 8000698:	60bb      	str	r3, [r7, #8]
//	HAL_GPIO_WritePin (LD5_GPIO_Port, LD5_Pin, 1);
//	HAL_Delay (200);
//	HAL_GPIO_WritePin (LD5_GPIO_Port, LD5_Pin, 0);
//	HAL_Delay (200);
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800069a:	f007 feab 	bl	80083f4 <MX_USB_HOST_Process>
	 if (button == 0){
 800069e:	e72c      	b.n	80004fa <main+0x32>
 80006a0:	40020c00 	.word	0x40020c00
 80006a4:	40020000 	.word	0x40020000

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b094      	sub	sp, #80	@ 0x50
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	f107 0320 	add.w	r3, r7, #32
 80006b2:	2230      	movs	r2, #48	@ 0x30
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f008 fa3e 	bl	8008b38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	f107 030c 	add.w	r3, r7, #12
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	605a      	str	r2, [r3, #4]
 80006c6:	609a      	str	r2, [r3, #8]
 80006c8:	60da      	str	r2, [r3, #12]
 80006ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
 80006d0:	4b27      	ldr	r3, [pc, #156]	@ (8000770 <SystemClock_Config+0xc8>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d4:	4a26      	ldr	r2, [pc, #152]	@ (8000770 <SystemClock_Config+0xc8>)
 80006d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006da:	6413      	str	r3, [r2, #64]	@ 0x40
 80006dc:	4b24      	ldr	r3, [pc, #144]	@ (8000770 <SystemClock_Config+0xc8>)
 80006de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006e4:	60bb      	str	r3, [r7, #8]
 80006e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e8:	2300      	movs	r3, #0
 80006ea:	607b      	str	r3, [r7, #4]
 80006ec:	4b21      	ldr	r3, [pc, #132]	@ (8000774 <SystemClock_Config+0xcc>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a20      	ldr	r2, [pc, #128]	@ (8000774 <SystemClock_Config+0xcc>)
 80006f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006f6:	6013      	str	r3, [r2, #0]
 80006f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000774 <SystemClock_Config+0xcc>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000700:	607b      	str	r3, [r7, #4]
 8000702:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000704:	2301      	movs	r3, #1
 8000706:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000708:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800070c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070e:	2302      	movs	r3, #2
 8000710:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000712:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000716:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000718:	2304      	movs	r3, #4
 800071a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800071c:	23c0      	movs	r3, #192	@ 0xc0
 800071e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000720:	2304      	movs	r3, #4
 8000722:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000724:	2308      	movs	r3, #8
 8000726:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000728:	f107 0320 	add.w	r3, r7, #32
 800072c:	4618      	mov	r0, r3
 800072e:	f003 fe8d 	bl	800444c <HAL_RCC_OscConfig>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000738:	f000 f9da 	bl	8000af0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073c:	230f      	movs	r3, #15
 800073e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000740:	2302      	movs	r3, #2
 8000742:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000748:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800074c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800074e:	2300      	movs	r3, #0
 8000750:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000752:	f107 030c 	add.w	r3, r7, #12
 8000756:	2103      	movs	r1, #3
 8000758:	4618      	mov	r0, r3
 800075a:	f004 f8ef 	bl	800493c <HAL_RCC_ClockConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000764:	f000 f9c4 	bl	8000af0 <Error_Handler>
  }
}
 8000768:	bf00      	nop
 800076a:	3750      	adds	r7, #80	@ 0x50
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	40023800 	.word	0x40023800
 8000774:	40007000 	.word	0x40007000

08000778 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b086      	sub	sp, #24
 800077c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800077e:	463b      	mov	r3, r7
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
 800078a:	611a      	str	r2, [r3, #16]
 800078c:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800078e:	2301      	movs	r3, #1
 8000790:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8000792:	23c8      	movs	r3, #200	@ 0xc8
 8000794:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8000796:	2305      	movs	r3, #5
 8000798:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800079a:	2302      	movs	r3, #2
 800079c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800079e:	463b      	mov	r3, r7
 80007a0:	4618      	mov	r0, r3
 80007a2:	f004 fad7 	bl	8004d54 <HAL_RCCEx_PeriphCLKConfig>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 80007ac:	f000 f9a0 	bl	8000af0 <Error_Handler>
  }
}
 80007b0:	bf00      	nop
 80007b2:	3718      	adds	r7, #24
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007bc:	4b12      	ldr	r3, [pc, #72]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007be:	4a13      	ldr	r2, [pc, #76]	@ (800080c <MX_I2C1_Init+0x54>)
 80007c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007c2:	4b11      	ldr	r3, [pc, #68]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007c4:	4a12      	ldr	r2, [pc, #72]	@ (8000810 <MX_I2C1_Init+0x58>)
 80007c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007de:	2200      	movs	r2, #0
 80007e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007e2:	4b09      	ldr	r3, [pc, #36]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007e8:	4b07      	ldr	r3, [pc, #28]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ee:	4b06      	ldr	r3, [pc, #24]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007f4:	4804      	ldr	r0, [pc, #16]	@ (8000808 <MX_I2C1_Init+0x50>)
 80007f6:	f003 f845 	bl	8003884 <HAL_I2C_Init>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000800:	f000 f976 	bl	8000af0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000804:	bf00      	nop
 8000806:	bd80      	pop	{r7, pc}
 8000808:	20000098 	.word	0x20000098
 800080c:	40005400 	.word	0x40005400
 8000810:	000186a0 	.word	0x000186a0

08000814 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000818:	4b12      	ldr	r3, [pc, #72]	@ (8000864 <MX_I2S2_Init+0x50>)
 800081a:	4a13      	ldr	r2, [pc, #76]	@ (8000868 <MX_I2S2_Init+0x54>)
 800081c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800081e:	4b11      	ldr	r3, [pc, #68]	@ (8000864 <MX_I2S2_Init+0x50>)
 8000820:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000824:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000826:	4b0f      	ldr	r3, [pc, #60]	@ (8000864 <MX_I2S2_Init+0x50>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 800082c:	4b0d      	ldr	r3, [pc, #52]	@ (8000864 <MX_I2S2_Init+0x50>)
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000832:	4b0c      	ldr	r3, [pc, #48]	@ (8000864 <MX_I2S2_Init+0x50>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000838:	4b0a      	ldr	r3, [pc, #40]	@ (8000864 <MX_I2S2_Init+0x50>)
 800083a:	4a0c      	ldr	r2, [pc, #48]	@ (800086c <MX_I2S2_Init+0x58>)
 800083c:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800083e:	4b09      	ldr	r3, [pc, #36]	@ (8000864 <MX_I2S2_Init+0x50>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000844:	4b07      	ldr	r3, [pc, #28]	@ (8000864 <MX_I2S2_Init+0x50>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 800084a:	4b06      	ldr	r3, [pc, #24]	@ (8000864 <MX_I2S2_Init+0x50>)
 800084c:	2201      	movs	r2, #1
 800084e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000850:	4804      	ldr	r0, [pc, #16]	@ (8000864 <MX_I2S2_Init+0x50>)
 8000852:	f003 f95b 	bl	8003b0c <HAL_I2S_Init>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 800085c:	f000 f948 	bl	8000af0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000860:	bf00      	nop
 8000862:	bd80      	pop	{r7, pc}
 8000864:	200000ec 	.word	0x200000ec
 8000868:	40003800 	.word	0x40003800
 800086c:	00017700 	.word	0x00017700

08000870 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000874:	4b13      	ldr	r3, [pc, #76]	@ (80008c4 <MX_I2S3_Init+0x54>)
 8000876:	4a14      	ldr	r2, [pc, #80]	@ (80008c8 <MX_I2S3_Init+0x58>)
 8000878:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800087a:	4b12      	ldr	r3, [pc, #72]	@ (80008c4 <MX_I2S3_Init+0x54>)
 800087c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000880:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000882:	4b10      	ldr	r3, [pc, #64]	@ (80008c4 <MX_I2S3_Init+0x54>)
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000888:	4b0e      	ldr	r3, [pc, #56]	@ (80008c4 <MX_I2S3_Init+0x54>)
 800088a:	2200      	movs	r2, #0
 800088c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800088e:	4b0d      	ldr	r3, [pc, #52]	@ (80008c4 <MX_I2S3_Init+0x54>)
 8000890:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000894:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000896:	4b0b      	ldr	r3, [pc, #44]	@ (80008c4 <MX_I2S3_Init+0x54>)
 8000898:	4a0c      	ldr	r2, [pc, #48]	@ (80008cc <MX_I2S3_Init+0x5c>)
 800089a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800089c:	4b09      	ldr	r3, [pc, #36]	@ (80008c4 <MX_I2S3_Init+0x54>)
 800089e:	2200      	movs	r2, #0
 80008a0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80008a2:	4b08      	ldr	r3, [pc, #32]	@ (80008c4 <MX_I2S3_Init+0x54>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80008a8:	4b06      	ldr	r3, [pc, #24]	@ (80008c4 <MX_I2S3_Init+0x54>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80008ae:	4805      	ldr	r0, [pc, #20]	@ (80008c4 <MX_I2S3_Init+0x54>)
 80008b0:	f003 f92c 	bl	8003b0c <HAL_I2S_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80008ba:	f000 f919 	bl	8000af0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20000134 	.word	0x20000134
 80008c8:	40003c00 	.word	0x40003c00
 80008cc:	00017700 	.word	0x00017700

080008d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008d4:	4b17      	ldr	r3, [pc, #92]	@ (8000934 <MX_SPI1_Init+0x64>)
 80008d6:	4a18      	ldr	r2, [pc, #96]	@ (8000938 <MX_SPI1_Init+0x68>)
 80008d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008da:	4b16      	ldr	r3, [pc, #88]	@ (8000934 <MX_SPI1_Init+0x64>)
 80008dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008e2:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <MX_SPI1_Init+0x64>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008e8:	4b12      	ldr	r3, [pc, #72]	@ (8000934 <MX_SPI1_Init+0x64>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008ee:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <MX_SPI1_Init+0x64>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000934 <MX_SPI1_Init+0x64>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <MX_SPI1_Init+0x64>)
 80008fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000900:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000902:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <MX_SPI1_Init+0x64>)
 8000904:	2200      	movs	r2, #0
 8000906:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000908:	4b0a      	ldr	r3, [pc, #40]	@ (8000934 <MX_SPI1_Init+0x64>)
 800090a:	2200      	movs	r2, #0
 800090c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800090e:	4b09      	ldr	r3, [pc, #36]	@ (8000934 <MX_SPI1_Init+0x64>)
 8000910:	2200      	movs	r2, #0
 8000912:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000914:	4b07      	ldr	r3, [pc, #28]	@ (8000934 <MX_SPI1_Init+0x64>)
 8000916:	2200      	movs	r2, #0
 8000918:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800091a:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <MX_SPI1_Init+0x64>)
 800091c:	220a      	movs	r2, #10
 800091e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000920:	4804      	ldr	r0, [pc, #16]	@ (8000934 <MX_SPI1_Init+0x64>)
 8000922:	f004 fb69 	bl	8004ff8 <HAL_SPI_Init>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800092c:	f000 f8e0 	bl	8000af0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000930:	bf00      	nop
 8000932:	bd80      	pop	{r7, pc}
 8000934:	2000017c 	.word	0x2000017c
 8000938:	40013000 	.word	0x40013000

0800093c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b08c      	sub	sp, #48	@ 0x30
 8000940:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000942:	f107 031c 	add.w	r3, r7, #28
 8000946:	2200      	movs	r2, #0
 8000948:	601a      	str	r2, [r3, #0]
 800094a:	605a      	str	r2, [r3, #4]
 800094c:	609a      	str	r2, [r3, #8]
 800094e:	60da      	str	r2, [r3, #12]
 8000950:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	61bb      	str	r3, [r7, #24]
 8000956:	4b61      	ldr	r3, [pc, #388]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	4a60      	ldr	r2, [pc, #384]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 800095c:	f043 0310 	orr.w	r3, r3, #16
 8000960:	6313      	str	r3, [r2, #48]	@ 0x30
 8000962:	4b5e      	ldr	r3, [pc, #376]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000966:	f003 0310 	and.w	r3, r3, #16
 800096a:	61bb      	str	r3, [r7, #24]
 800096c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	617b      	str	r3, [r7, #20]
 8000972:	4b5a      	ldr	r3, [pc, #360]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000976:	4a59      	ldr	r2, [pc, #356]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 8000978:	f043 0304 	orr.w	r3, r3, #4
 800097c:	6313      	str	r3, [r2, #48]	@ 0x30
 800097e:	4b57      	ldr	r3, [pc, #348]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000982:	f003 0304 	and.w	r3, r3, #4
 8000986:	617b      	str	r3, [r7, #20]
 8000988:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	613b      	str	r3, [r7, #16]
 800098e:	4b53      	ldr	r3, [pc, #332]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000992:	4a52      	ldr	r2, [pc, #328]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 8000994:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000998:	6313      	str	r3, [r2, #48]	@ 0x30
 800099a:	4b50      	ldr	r3, [pc, #320]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009a2:	613b      	str	r3, [r7, #16]
 80009a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	60fb      	str	r3, [r7, #12]
 80009aa:	4b4c      	ldr	r3, [pc, #304]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	4a4b      	ldr	r2, [pc, #300]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b6:	4b49      	ldr	r3, [pc, #292]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	f003 0301 	and.w	r3, r3, #1
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	60bb      	str	r3, [r7, #8]
 80009c6:	4b45      	ldr	r3, [pc, #276]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	4a44      	ldr	r2, [pc, #272]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 80009cc:	f043 0302 	orr.w	r3, r3, #2
 80009d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009d2:	4b42      	ldr	r3, [pc, #264]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d6:	f003 0302 	and.w	r3, r3, #2
 80009da:	60bb      	str	r3, [r7, #8]
 80009dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	607b      	str	r3, [r7, #4]
 80009e2:	4b3e      	ldr	r3, [pc, #248]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	4a3d      	ldr	r2, [pc, #244]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 80009e8:	f043 0308 	orr.w	r3, r3, #8
 80009ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ee:	4b3b      	ldr	r3, [pc, #236]	@ (8000adc <MX_GPIO_Init+0x1a0>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	f003 0308 	and.w	r3, r3, #8
 80009f6:	607b      	str	r3, [r7, #4]
 80009f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80009fa:	2200      	movs	r2, #0
 80009fc:	2108      	movs	r1, #8
 80009fe:	4838      	ldr	r0, [pc, #224]	@ (8000ae0 <MX_GPIO_Init+0x1a4>)
 8000a00:	f000 fdf2 	bl	80015e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000a04:	2201      	movs	r2, #1
 8000a06:	2101      	movs	r1, #1
 8000a08:	4836      	ldr	r0, [pc, #216]	@ (8000ae4 <MX_GPIO_Init+0x1a8>)
 8000a0a:	f000 fded 	bl	80015e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000a14:	4834      	ldr	r0, [pc, #208]	@ (8000ae8 <MX_GPIO_Init+0x1ac>)
 8000a16:	f000 fde7 	bl	80015e8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8000a1a:	2304      	movs	r3, #4
 8000a1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8000a26:	f107 031c 	add.w	r3, r7, #28
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	482c      	ldr	r0, [pc, #176]	@ (8000ae0 <MX_GPIO_Init+0x1a4>)
 8000a2e:	f000 fc3f 	bl	80012b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000a32:	2308      	movs	r3, #8
 8000a34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a36:	2301      	movs	r3, #1
 8000a38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000a42:	f107 031c 	add.w	r3, r7, #28
 8000a46:	4619      	mov	r1, r3
 8000a48:	4825      	ldr	r0, [pc, #148]	@ (8000ae0 <MX_GPIO_Init+0x1a4>)
 8000a4a:	f000 fc31 	bl	80012b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8000a4e:	2332      	movs	r3, #50	@ 0x32
 8000a50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a52:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a5c:	f107 031c 	add.w	r3, r7, #28
 8000a60:	4619      	mov	r1, r3
 8000a62:	481f      	ldr	r0, [pc, #124]	@ (8000ae0 <MX_GPIO_Init+0x1a4>)
 8000a64:	f000 fc24 	bl	80012b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a70:	2300      	movs	r3, #0
 8000a72:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a74:	2300      	movs	r3, #0
 8000a76:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a78:	f107 031c 	add.w	r3, r7, #28
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4819      	ldr	r0, [pc, #100]	@ (8000ae4 <MX_GPIO_Init+0x1a8>)
 8000a80:	f000 fc16 	bl	80012b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a84:	2301      	movs	r3, #1
 8000a86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a88:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a92:	f107 031c 	add.w	r3, r7, #28
 8000a96:	4619      	mov	r1, r3
 8000a98:	4814      	ldr	r0, [pc, #80]	@ (8000aec <MX_GPIO_Init+0x1b0>)
 8000a9a:	f000 fc09 	bl	80012b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a9e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000aa2:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aac:	2300      	movs	r3, #0
 8000aae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ab0:	f107 031c 	add.w	r3, r7, #28
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	480c      	ldr	r0, [pc, #48]	@ (8000ae8 <MX_GPIO_Init+0x1ac>)
 8000ab8:	f000 fbfa 	bl	80012b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000abc:	2320      	movs	r3, #32
 8000abe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ac8:	f107 031c 	add.w	r3, r7, #28
 8000acc:	4619      	mov	r1, r3
 8000ace:	4806      	ldr	r0, [pc, #24]	@ (8000ae8 <MX_GPIO_Init+0x1ac>)
 8000ad0:	f000 fbee 	bl	80012b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ad4:	bf00      	nop
 8000ad6:	3730      	adds	r7, #48	@ 0x30
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40023800 	.word	0x40023800
 8000ae0:	40021000 	.word	0x40021000
 8000ae4:	40020800 	.word	0x40020800
 8000ae8:	40020c00 	.word	0x40020c00
 8000aec:	40020000 	.word	0x40020000

08000af0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af4:	b672      	cpsid	i
}
 8000af6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000af8:	bf00      	nop
 8000afa:	e7fd      	b.n	8000af8 <Error_Handler+0x8>

08000afc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	607b      	str	r3, [r7, #4]
 8000b06:	4b10      	ldr	r3, [pc, #64]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b12:	4b0d      	ldr	r3, [pc, #52]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1e:	2300      	movs	r3, #0
 8000b20:	603b      	str	r3, [r7, #0]
 8000b22:	4b09      	ldr	r3, [pc, #36]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b26:	4a08      	ldr	r2, [pc, #32]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b2e:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b36:	603b      	str	r3, [r7, #0]
 8000b38:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b3a:	2007      	movs	r0, #7
 8000b3c:	f000 fb76 	bl	800122c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b40:	bf00      	nop
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40023800 	.word	0x40023800

08000b4c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08a      	sub	sp, #40	@ 0x28
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a19      	ldr	r2, [pc, #100]	@ (8000bd0 <HAL_I2C_MspInit+0x84>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d12c      	bne.n	8000bc8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	613b      	str	r3, [r7, #16]
 8000b72:	4b18      	ldr	r3, [pc, #96]	@ (8000bd4 <HAL_I2C_MspInit+0x88>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b76:	4a17      	ldr	r2, [pc, #92]	@ (8000bd4 <HAL_I2C_MspInit+0x88>)
 8000b78:	f043 0302 	orr.w	r3, r3, #2
 8000b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7e:	4b15      	ldr	r3, [pc, #84]	@ (8000bd4 <HAL_I2C_MspInit+0x88>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b82:	f003 0302 	and.w	r3, r3, #2
 8000b86:	613b      	str	r3, [r7, #16]
 8000b88:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000b8a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000b8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b90:	2312      	movs	r3, #18
 8000b92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b94:	2301      	movs	r3, #1
 8000b96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b9c:	2304      	movs	r3, #4
 8000b9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ba0:	f107 0314 	add.w	r3, r7, #20
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	480c      	ldr	r0, [pc, #48]	@ (8000bd8 <HAL_I2C_MspInit+0x8c>)
 8000ba8:	f000 fb82 	bl	80012b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bac:	2300      	movs	r3, #0
 8000bae:	60fb      	str	r3, [r7, #12]
 8000bb0:	4b08      	ldr	r3, [pc, #32]	@ (8000bd4 <HAL_I2C_MspInit+0x88>)
 8000bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb4:	4a07      	ldr	r2, [pc, #28]	@ (8000bd4 <HAL_I2C_MspInit+0x88>)
 8000bb6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000bba:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bbc:	4b05      	ldr	r3, [pc, #20]	@ (8000bd4 <HAL_I2C_MspInit+0x88>)
 8000bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bc4:	60fb      	str	r3, [r7, #12]
 8000bc6:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000bc8:	bf00      	nop
 8000bca:	3728      	adds	r7, #40	@ 0x28
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	40005400 	.word	0x40005400
 8000bd4:	40023800 	.word	0x40023800
 8000bd8:	40020400 	.word	0x40020400

08000bdc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b08e      	sub	sp, #56	@ 0x38
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	605a      	str	r2, [r3, #4]
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	60da      	str	r2, [r3, #12]
 8000bf2:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a59      	ldr	r2, [pc, #356]	@ (8000d60 <HAL_I2S_MspInit+0x184>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d15b      	bne.n	8000cb6 <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	623b      	str	r3, [r7, #32]
 8000c02:	4b58      	ldr	r3, [pc, #352]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c06:	4a57      	ldr	r2, [pc, #348]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000c08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c0e:	4b55      	ldr	r3, [pc, #340]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c16:	623b      	str	r3, [r7, #32]
 8000c18:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	61fb      	str	r3, [r7, #28]
 8000c1e:	4b51      	ldr	r3, [pc, #324]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c22:	4a50      	ldr	r2, [pc, #320]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000c24:	f043 0304 	orr.w	r3, r3, #4
 8000c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2a:	4b4e      	ldr	r3, [pc, #312]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2e:	f003 0304 	and.w	r3, r3, #4
 8000c32:	61fb      	str	r3, [r7, #28]
 8000c34:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	61bb      	str	r3, [r7, #24]
 8000c3a:	4b4a      	ldr	r3, [pc, #296]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3e:	4a49      	ldr	r2, [pc, #292]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000c40:	f043 0302 	orr.w	r3, r3, #2
 8000c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c46:	4b47      	ldr	r3, [pc, #284]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4a:	f003 0302 	and.w	r3, r3, #2
 8000c4e:	61bb      	str	r3, [r7, #24]
 8000c50:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c52:	2304      	movs	r3, #4
 8000c54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c56:	2302      	movs	r3, #2
 8000c58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8000c62:	2306      	movs	r3, #6
 8000c64:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	483e      	ldr	r0, [pc, #248]	@ (8000d68 <HAL_I2S_MspInit+0x18c>)
 8000c6e:	f000 fb1f 	bl	80012b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000c72:	2308      	movs	r3, #8
 8000c74:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c76:	2302      	movs	r3, #2
 8000c78:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c82:	2305      	movs	r3, #5
 8000c84:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000c86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4836      	ldr	r0, [pc, #216]	@ (8000d68 <HAL_I2S_MspInit+0x18c>)
 8000c8e:	f000 fb0f 	bl	80012b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8000c92:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c96:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ca4:	2305      	movs	r3, #5
 8000ca6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cac:	4619      	mov	r1, r3
 8000cae:	482f      	ldr	r0, [pc, #188]	@ (8000d6c <HAL_I2S_MspInit+0x190>)
 8000cb0:	f000 fafe 	bl	80012b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000cb4:	e04f      	b.n	8000d56 <HAL_I2S_MspInit+0x17a>
  else if(hi2s->Instance==SPI3)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a2d      	ldr	r2, [pc, #180]	@ (8000d70 <HAL_I2S_MspInit+0x194>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d14a      	bne.n	8000d56 <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]
 8000cc4:	4b27      	ldr	r3, [pc, #156]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc8:	4a26      	ldr	r2, [pc, #152]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000cca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cce:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cd0:	4b24      	ldr	r3, [pc, #144]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000cd8:	617b      	str	r3, [r7, #20]
 8000cda:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cdc:	2300      	movs	r3, #0
 8000cde:	613b      	str	r3, [r7, #16]
 8000ce0:	4b20      	ldr	r3, [pc, #128]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce4:	4a1f      	ldr	r2, [pc, #124]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000ce6:	f043 0301 	orr.w	r3, r3, #1
 8000cea:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cec:	4b1d      	ldr	r3, [pc, #116]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf0:	f003 0301 	and.w	r3, r3, #1
 8000cf4:	613b      	str	r3, [r7, #16]
 8000cf6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	60fb      	str	r3, [r7, #12]
 8000cfc:	4b19      	ldr	r3, [pc, #100]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d00:	4a18      	ldr	r2, [pc, #96]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000d02:	f043 0304 	orr.w	r3, r3, #4
 8000d06:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d08:	4b16      	ldr	r3, [pc, #88]	@ (8000d64 <HAL_I2S_MspInit+0x188>)
 8000d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0c:	f003 0304 	and.w	r3, r3, #4
 8000d10:	60fb      	str	r3, [r7, #12]
 8000d12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000d14:	2310      	movs	r3, #16
 8000d16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d20:	2300      	movs	r3, #0
 8000d22:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d24:	2306      	movs	r3, #6
 8000d26:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000d28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4811      	ldr	r0, [pc, #68]	@ (8000d74 <HAL_I2S_MspInit+0x198>)
 8000d30:	f000 fabe 	bl	80012b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000d34:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000d38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d42:	2300      	movs	r3, #0
 8000d44:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d46:	2306      	movs	r3, #6
 8000d48:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4805      	ldr	r0, [pc, #20]	@ (8000d68 <HAL_I2S_MspInit+0x18c>)
 8000d52:	f000 faad 	bl	80012b0 <HAL_GPIO_Init>
}
 8000d56:	bf00      	nop
 8000d58:	3738      	adds	r7, #56	@ 0x38
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	40003800 	.word	0x40003800
 8000d64:	40023800 	.word	0x40023800
 8000d68:	40020800 	.word	0x40020800
 8000d6c:	40020400 	.word	0x40020400
 8000d70:	40003c00 	.word	0x40003c00
 8000d74:	40020000 	.word	0x40020000

08000d78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b08a      	sub	sp, #40	@ 0x28
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d80:	f107 0314 	add.w	r3, r7, #20
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]
 8000d88:	605a      	str	r2, [r3, #4]
 8000d8a:	609a      	str	r2, [r3, #8]
 8000d8c:	60da      	str	r2, [r3, #12]
 8000d8e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a19      	ldr	r2, [pc, #100]	@ (8000dfc <HAL_SPI_MspInit+0x84>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d12b      	bne.n	8000df2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	613b      	str	r3, [r7, #16]
 8000d9e:	4b18      	ldr	r3, [pc, #96]	@ (8000e00 <HAL_SPI_MspInit+0x88>)
 8000da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000da2:	4a17      	ldr	r2, [pc, #92]	@ (8000e00 <HAL_SPI_MspInit+0x88>)
 8000da4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000da8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000daa:	4b15      	ldr	r3, [pc, #84]	@ (8000e00 <HAL_SPI_MspInit+0x88>)
 8000dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000db2:	613b      	str	r3, [r7, #16]
 8000db4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	60fb      	str	r3, [r7, #12]
 8000dba:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <HAL_SPI_MspInit+0x88>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dbe:	4a10      	ldr	r2, [pc, #64]	@ (8000e00 <HAL_SPI_MspInit+0x88>)
 8000dc0:	f043 0301 	orr.w	r3, r3, #1
 8000dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e00 <HAL_SPI_MspInit+0x88>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	60fb      	str	r3, [r7, #12]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000dd2:	23e0      	movs	r3, #224	@ 0xe0
 8000dd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dde:	2303      	movs	r3, #3
 8000de0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000de2:	2305      	movs	r3, #5
 8000de4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de6:	f107 0314 	add.w	r3, r7, #20
 8000dea:	4619      	mov	r1, r3
 8000dec:	4805      	ldr	r0, [pc, #20]	@ (8000e04 <HAL_SPI_MspInit+0x8c>)
 8000dee:	f000 fa5f 	bl	80012b0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000df2:	bf00      	nop
 8000df4:	3728      	adds	r7, #40	@ 0x28
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	40013000 	.word	0x40013000
 8000e00:	40023800 	.word	0x40023800
 8000e04:	40020000 	.word	0x40020000

08000e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <NMI_Handler+0x4>

08000e10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e14:	bf00      	nop
 8000e16:	e7fd      	b.n	8000e14 <HardFault_Handler+0x4>

08000e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <MemManage_Handler+0x4>

08000e20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e24:	bf00      	nop
 8000e26:	e7fd      	b.n	8000e24 <BusFault_Handler+0x4>

08000e28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e2c:	bf00      	nop
 8000e2e:	e7fd      	b.n	8000e2c <UsageFault_Handler+0x4>

08000e30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr

08000e3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e42:	bf00      	nop
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr

08000e5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e5e:	f000 f8d1 	bl	8001004 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000e6c:	4802      	ldr	r0, [pc, #8]	@ (8000e78 <OTG_FS_IRQHandler+0x10>)
 8000e6e:	f000 feb5 	bl	8001bdc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	200005b8 	.word	0x200005b8

08000e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e84:	4a14      	ldr	r2, [pc, #80]	@ (8000ed8 <_sbrk+0x5c>)
 8000e86:	4b15      	ldr	r3, [pc, #84]	@ (8000edc <_sbrk+0x60>)
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e90:	4b13      	ldr	r3, [pc, #76]	@ (8000ee0 <_sbrk+0x64>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d102      	bne.n	8000e9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e98:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <_sbrk+0x64>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	@ (8000ee4 <_sbrk+0x68>)
 8000e9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ee0 <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d207      	bcs.n	8000ebc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eac:	f007 fe5c 	bl	8008b68 <__errno>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	220c      	movs	r2, #12
 8000eb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000eba:	e009      	b.n	8000ed0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ebc:	4b08      	ldr	r3, [pc, #32]	@ (8000ee0 <_sbrk+0x64>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ec2:	4b07      	ldr	r3, [pc, #28]	@ (8000ee0 <_sbrk+0x64>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	4a05      	ldr	r2, [pc, #20]	@ (8000ee0 <_sbrk+0x64>)
 8000ecc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ece:	68fb      	ldr	r3, [r7, #12]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20020000 	.word	0x20020000
 8000edc:	00000400 	.word	0x00000400
 8000ee0:	200001d4 	.word	0x200001d4
 8000ee4:	20000ae0 	.word	0x20000ae0

08000ee8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000eec:	4b06      	ldr	r3, [pc, #24]	@ (8000f08 <SystemInit+0x20>)
 8000eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ef2:	4a05      	ldr	r2, [pc, #20]	@ (8000f08 <SystemInit+0x20>)
 8000ef4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ef8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f0c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f44 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f10:	f7ff ffea 	bl	8000ee8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f14:	480c      	ldr	r0, [pc, #48]	@ (8000f48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f16:	490d      	ldr	r1, [pc, #52]	@ (8000f4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f18:	4a0d      	ldr	r2, [pc, #52]	@ (8000f50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f1c:	e002      	b.n	8000f24 <LoopCopyDataInit>

08000f1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f22:	3304      	adds	r3, #4

08000f24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f28:	d3f9      	bcc.n	8000f1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f2c:	4c0a      	ldr	r4, [pc, #40]	@ (8000f58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f30:	e001      	b.n	8000f36 <LoopFillZerobss>

08000f32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f34:	3204      	adds	r2, #4

08000f36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f38:	d3fb      	bcc.n	8000f32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f3a:	f007 fe1b 	bl	8008b74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f3e:	f7ff fac3 	bl	80004c8 <main>
  bx  lr    
 8000f42:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f4c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000f50:	08008c98 	.word	0x08008c98
  ldr r2, =_sbss
 8000f54:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000f58:	20000ae0 	.word	0x20000ae0

08000f5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f5c:	e7fe      	b.n	8000f5c <ADC_IRQHandler>
	...

08000f60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f64:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa0 <HAL_Init+0x40>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a0d      	ldr	r2, [pc, #52]	@ (8000fa0 <HAL_Init+0x40>)
 8000f6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f70:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa0 <HAL_Init+0x40>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa0 <HAL_Init+0x40>)
 8000f76:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f7c:	4b08      	ldr	r3, [pc, #32]	@ (8000fa0 <HAL_Init+0x40>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a07      	ldr	r2, [pc, #28]	@ (8000fa0 <HAL_Init+0x40>)
 8000f82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f88:	2003      	movs	r0, #3
 8000f8a:	f000 f94f 	bl	800122c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f000 f808 	bl	8000fa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f94:	f7ff fdb2 	bl	8000afc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f98:	2300      	movs	r3, #0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40023c00 	.word	0x40023c00

08000fa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fac:	4b12      	ldr	r3, [pc, #72]	@ (8000ff8 <HAL_InitTick+0x54>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	4b12      	ldr	r3, [pc, #72]	@ (8000ffc <HAL_InitTick+0x58>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 f967 	bl	8001296 <HAL_SYSTICK_Config>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e00e      	b.n	8000ff0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2b0f      	cmp	r3, #15
 8000fd6:	d80a      	bhi.n	8000fee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	6879      	ldr	r1, [r7, #4]
 8000fdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000fe0:	f000 f92f 	bl	8001242 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fe4:	4a06      	ldr	r2, [pc, #24]	@ (8001000 <HAL_InitTick+0x5c>)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fea:	2300      	movs	r3, #0
 8000fec:	e000      	b.n	8000ff0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000000 	.word	0x20000000
 8000ffc:	20000008 	.word	0x20000008
 8001000:	20000004 	.word	0x20000004

08001004 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001008:	4b06      	ldr	r3, [pc, #24]	@ (8001024 <HAL_IncTick+0x20>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	461a      	mov	r2, r3
 800100e:	4b06      	ldr	r3, [pc, #24]	@ (8001028 <HAL_IncTick+0x24>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4413      	add	r3, r2
 8001014:	4a04      	ldr	r2, [pc, #16]	@ (8001028 <HAL_IncTick+0x24>)
 8001016:	6013      	str	r3, [r2, #0]
}
 8001018:	bf00      	nop
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	20000008 	.word	0x20000008
 8001028:	200001d8 	.word	0x200001d8

0800102c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  return uwTick;
 8001030:	4b03      	ldr	r3, [pc, #12]	@ (8001040 <HAL_GetTick+0x14>)
 8001032:	681b      	ldr	r3, [r3, #0]
}
 8001034:	4618      	mov	r0, r3
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	200001d8 	.word	0x200001d8

08001044 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800104c:	f7ff ffee 	bl	800102c <HAL_GetTick>
 8001050:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800105c:	d005      	beq.n	800106a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800105e:	4b0a      	ldr	r3, [pc, #40]	@ (8001088 <HAL_Delay+0x44>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	461a      	mov	r2, r3
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	4413      	add	r3, r2
 8001068:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800106a:	bf00      	nop
 800106c:	f7ff ffde 	bl	800102c <HAL_GetTick>
 8001070:	4602      	mov	r2, r0
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	68fa      	ldr	r2, [r7, #12]
 8001078:	429a      	cmp	r2, r3
 800107a:	d8f7      	bhi.n	800106c <HAL_Delay+0x28>
  {
  }
}
 800107c:	bf00      	nop
 800107e:	bf00      	nop
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000008 	.word	0x20000008

0800108c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800108c:	b480      	push	{r7}
 800108e:	b085      	sub	sp, #20
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	f003 0307 	and.w	r3, r3, #7
 800109a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800109c:	4b0c      	ldr	r3, [pc, #48]	@ (80010d0 <__NVIC_SetPriorityGrouping+0x44>)
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010a2:	68ba      	ldr	r2, [r7, #8]
 80010a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010a8:	4013      	ands	r3, r2
 80010aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010be:	4a04      	ldr	r2, [pc, #16]	@ (80010d0 <__NVIC_SetPriorityGrouping+0x44>)
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	60d3      	str	r3, [r2, #12]
}
 80010c4:	bf00      	nop
 80010c6:	3714      	adds	r7, #20
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	e000ed00 	.word	0xe000ed00

080010d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010d8:	4b04      	ldr	r3, [pc, #16]	@ (80010ec <__NVIC_GetPriorityGrouping+0x18>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	0a1b      	lsrs	r3, r3, #8
 80010de:	f003 0307 	and.w	r3, r3, #7
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	e000ed00 	.word	0xe000ed00

080010f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	db0b      	blt.n	800111a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	f003 021f 	and.w	r2, r3, #31
 8001108:	4907      	ldr	r1, [pc, #28]	@ (8001128 <__NVIC_EnableIRQ+0x38>)
 800110a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110e:	095b      	lsrs	r3, r3, #5
 8001110:	2001      	movs	r0, #1
 8001112:	fa00 f202 	lsl.w	r2, r0, r2
 8001116:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	e000e100 	.word	0xe000e100

0800112c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	6039      	str	r1, [r7, #0]
 8001136:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113c:	2b00      	cmp	r3, #0
 800113e:	db0a      	blt.n	8001156 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	b2da      	uxtb	r2, r3
 8001144:	490c      	ldr	r1, [pc, #48]	@ (8001178 <__NVIC_SetPriority+0x4c>)
 8001146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114a:	0112      	lsls	r2, r2, #4
 800114c:	b2d2      	uxtb	r2, r2
 800114e:	440b      	add	r3, r1
 8001150:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001154:	e00a      	b.n	800116c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	b2da      	uxtb	r2, r3
 800115a:	4908      	ldr	r1, [pc, #32]	@ (800117c <__NVIC_SetPriority+0x50>)
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	f003 030f 	and.w	r3, r3, #15
 8001162:	3b04      	subs	r3, #4
 8001164:	0112      	lsls	r2, r2, #4
 8001166:	b2d2      	uxtb	r2, r2
 8001168:	440b      	add	r3, r1
 800116a:	761a      	strb	r2, [r3, #24]
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr
 8001178:	e000e100 	.word	0xe000e100
 800117c:	e000ed00 	.word	0xe000ed00

08001180 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001180:	b480      	push	{r7}
 8001182:	b089      	sub	sp, #36	@ 0x24
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	f003 0307 	and.w	r3, r3, #7
 8001192:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	f1c3 0307 	rsb	r3, r3, #7
 800119a:	2b04      	cmp	r3, #4
 800119c:	bf28      	it	cs
 800119e:	2304      	movcs	r3, #4
 80011a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	3304      	adds	r3, #4
 80011a6:	2b06      	cmp	r3, #6
 80011a8:	d902      	bls.n	80011b0 <NVIC_EncodePriority+0x30>
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	3b03      	subs	r3, #3
 80011ae:	e000      	b.n	80011b2 <NVIC_EncodePriority+0x32>
 80011b0:	2300      	movs	r3, #0
 80011b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	43da      	mvns	r2, r3
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	401a      	ands	r2, r3
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	fa01 f303 	lsl.w	r3, r1, r3
 80011d2:	43d9      	mvns	r1, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d8:	4313      	orrs	r3, r2
         );
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3724      	adds	r7, #36	@ 0x24
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
	...

080011e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	3b01      	subs	r3, #1
 80011f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011f8:	d301      	bcc.n	80011fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011fa:	2301      	movs	r3, #1
 80011fc:	e00f      	b.n	800121e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001228 <SysTick_Config+0x40>)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	3b01      	subs	r3, #1
 8001204:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001206:	210f      	movs	r1, #15
 8001208:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800120c:	f7ff ff8e 	bl	800112c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001210:	4b05      	ldr	r3, [pc, #20]	@ (8001228 <SysTick_Config+0x40>)
 8001212:	2200      	movs	r2, #0
 8001214:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001216:	4b04      	ldr	r3, [pc, #16]	@ (8001228 <SysTick_Config+0x40>)
 8001218:	2207      	movs	r2, #7
 800121a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800121c:	2300      	movs	r3, #0
}
 800121e:	4618      	mov	r0, r3
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	e000e010 	.word	0xe000e010

0800122c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f7ff ff29 	bl	800108c <__NVIC_SetPriorityGrouping>
}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001242:	b580      	push	{r7, lr}
 8001244:	b086      	sub	sp, #24
 8001246:	af00      	add	r7, sp, #0
 8001248:	4603      	mov	r3, r0
 800124a:	60b9      	str	r1, [r7, #8]
 800124c:	607a      	str	r2, [r7, #4]
 800124e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001254:	f7ff ff3e 	bl	80010d4 <__NVIC_GetPriorityGrouping>
 8001258:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	68b9      	ldr	r1, [r7, #8]
 800125e:	6978      	ldr	r0, [r7, #20]
 8001260:	f7ff ff8e 	bl	8001180 <NVIC_EncodePriority>
 8001264:	4602      	mov	r2, r0
 8001266:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800126a:	4611      	mov	r1, r2
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff ff5d 	bl	800112c <__NVIC_SetPriority>
}
 8001272:	bf00      	nop
 8001274:	3718      	adds	r7, #24
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800127a:	b580      	push	{r7, lr}
 800127c:	b082      	sub	sp, #8
 800127e:	af00      	add	r7, sp, #0
 8001280:	4603      	mov	r3, r0
 8001282:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff31 	bl	80010f0 <__NVIC_EnableIRQ>
}
 800128e:	bf00      	nop
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}

08001296 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	b082      	sub	sp, #8
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff ffa2 	bl	80011e8 <SysTick_Config>
 80012a4:	4603      	mov	r3, r0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b089      	sub	sp, #36	@ 0x24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012ba:	2300      	movs	r3, #0
 80012bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012be:	2300      	movs	r3, #0
 80012c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012c2:	2300      	movs	r3, #0
 80012c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012c6:	2300      	movs	r3, #0
 80012c8:	61fb      	str	r3, [r7, #28]
 80012ca:	e159      	b.n	8001580 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012cc:	2201      	movs	r2, #1
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	fa02 f303 	lsl.w	r3, r2, r3
 80012d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	697a      	ldr	r2, [r7, #20]
 80012dc:	4013      	ands	r3, r2
 80012de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	f040 8148 	bne.w	800157a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f003 0303 	and.w	r3, r3, #3
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d005      	beq.n	8001302 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d130      	bne.n	8001364 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001308:	69fb      	ldr	r3, [r7, #28]
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	2203      	movs	r2, #3
 800130e:	fa02 f303 	lsl.w	r3, r2, r3
 8001312:	43db      	mvns	r3, r3
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	4013      	ands	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	68da      	ldr	r2, [r3, #12]
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	4313      	orrs	r3, r2
 800132a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	69ba      	ldr	r2, [r7, #24]
 8001330:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001338:	2201      	movs	r2, #1
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	43db      	mvns	r3, r3
 8001342:	69ba      	ldr	r2, [r7, #24]
 8001344:	4013      	ands	r3, r2
 8001346:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	091b      	lsrs	r3, r3, #4
 800134e:	f003 0201 	and.w	r2, r3, #1
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	4313      	orrs	r3, r2
 800135c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f003 0303 	and.w	r3, r3, #3
 800136c:	2b03      	cmp	r3, #3
 800136e:	d017      	beq.n	80013a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	2203      	movs	r2, #3
 800137c:	fa02 f303 	lsl.w	r3, r2, r3
 8001380:	43db      	mvns	r3, r3
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	4013      	ands	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	689a      	ldr	r2, [r3, #8]
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	4313      	orrs	r3, r2
 8001398:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f003 0303 	and.w	r3, r3, #3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d123      	bne.n	80013f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	08da      	lsrs	r2, r3, #3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	3208      	adds	r2, #8
 80013b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	f003 0307 	and.w	r3, r3, #7
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	220f      	movs	r2, #15
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	43db      	mvns	r3, r3
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	4013      	ands	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	691a      	ldr	r2, [r3, #16]
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	f003 0307 	and.w	r3, r3, #7
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	08da      	lsrs	r2, r3, #3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	3208      	adds	r2, #8
 80013ee:	69b9      	ldr	r1, [r7, #24]
 80013f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	2203      	movs	r2, #3
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	43db      	mvns	r3, r3
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4013      	ands	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f003 0203 	and.w	r2, r3, #3
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	4313      	orrs	r3, r2
 8001420:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	69ba      	ldr	r2, [r7, #24]
 8001426:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001430:	2b00      	cmp	r3, #0
 8001432:	f000 80a2 	beq.w	800157a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	4b57      	ldr	r3, [pc, #348]	@ (8001598 <HAL_GPIO_Init+0x2e8>)
 800143c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800143e:	4a56      	ldr	r2, [pc, #344]	@ (8001598 <HAL_GPIO_Init+0x2e8>)
 8001440:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001444:	6453      	str	r3, [r2, #68]	@ 0x44
 8001446:	4b54      	ldr	r3, [pc, #336]	@ (8001598 <HAL_GPIO_Init+0x2e8>)
 8001448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001452:	4a52      	ldr	r2, [pc, #328]	@ (800159c <HAL_GPIO_Init+0x2ec>)
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	089b      	lsrs	r3, r3, #2
 8001458:	3302      	adds	r3, #2
 800145a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800145e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	f003 0303 	and.w	r3, r3, #3
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	220f      	movs	r2, #15
 800146a:	fa02 f303 	lsl.w	r3, r2, r3
 800146e:	43db      	mvns	r3, r3
 8001470:	69ba      	ldr	r2, [r7, #24]
 8001472:	4013      	ands	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a49      	ldr	r2, [pc, #292]	@ (80015a0 <HAL_GPIO_Init+0x2f0>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d019      	beq.n	80014b2 <HAL_GPIO_Init+0x202>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a48      	ldr	r2, [pc, #288]	@ (80015a4 <HAL_GPIO_Init+0x2f4>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d013      	beq.n	80014ae <HAL_GPIO_Init+0x1fe>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a47      	ldr	r2, [pc, #284]	@ (80015a8 <HAL_GPIO_Init+0x2f8>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d00d      	beq.n	80014aa <HAL_GPIO_Init+0x1fa>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a46      	ldr	r2, [pc, #280]	@ (80015ac <HAL_GPIO_Init+0x2fc>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d007      	beq.n	80014a6 <HAL_GPIO_Init+0x1f6>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a45      	ldr	r2, [pc, #276]	@ (80015b0 <HAL_GPIO_Init+0x300>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d101      	bne.n	80014a2 <HAL_GPIO_Init+0x1f2>
 800149e:	2304      	movs	r3, #4
 80014a0:	e008      	b.n	80014b4 <HAL_GPIO_Init+0x204>
 80014a2:	2307      	movs	r3, #7
 80014a4:	e006      	b.n	80014b4 <HAL_GPIO_Init+0x204>
 80014a6:	2303      	movs	r3, #3
 80014a8:	e004      	b.n	80014b4 <HAL_GPIO_Init+0x204>
 80014aa:	2302      	movs	r3, #2
 80014ac:	e002      	b.n	80014b4 <HAL_GPIO_Init+0x204>
 80014ae:	2301      	movs	r3, #1
 80014b0:	e000      	b.n	80014b4 <HAL_GPIO_Init+0x204>
 80014b2:	2300      	movs	r3, #0
 80014b4:	69fa      	ldr	r2, [r7, #28]
 80014b6:	f002 0203 	and.w	r2, r2, #3
 80014ba:	0092      	lsls	r2, r2, #2
 80014bc:	4093      	lsls	r3, r2
 80014be:	69ba      	ldr	r2, [r7, #24]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014c4:	4935      	ldr	r1, [pc, #212]	@ (800159c <HAL_GPIO_Init+0x2ec>)
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	089b      	lsrs	r3, r3, #2
 80014ca:	3302      	adds	r3, #2
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014d2:	4b38      	ldr	r3, [pc, #224]	@ (80015b4 <HAL_GPIO_Init+0x304>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	43db      	mvns	r3, r3
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	4013      	ands	r3, r2
 80014e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d003      	beq.n	80014f6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014f6:	4a2f      	ldr	r2, [pc, #188]	@ (80015b4 <HAL_GPIO_Init+0x304>)
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014fc:	4b2d      	ldr	r3, [pc, #180]	@ (80015b4 <HAL_GPIO_Init+0x304>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	43db      	mvns	r3, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4013      	ands	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001514:	2b00      	cmp	r3, #0
 8001516:	d003      	beq.n	8001520 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	4313      	orrs	r3, r2
 800151e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001520:	4a24      	ldr	r2, [pc, #144]	@ (80015b4 <HAL_GPIO_Init+0x304>)
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001526:	4b23      	ldr	r3, [pc, #140]	@ (80015b4 <HAL_GPIO_Init+0x304>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	43db      	mvns	r3, r3
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	4013      	ands	r3, r2
 8001534:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d003      	beq.n	800154a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	4313      	orrs	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800154a:	4a1a      	ldr	r2, [pc, #104]	@ (80015b4 <HAL_GPIO_Init+0x304>)
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001550:	4b18      	ldr	r3, [pc, #96]	@ (80015b4 <HAL_GPIO_Init+0x304>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	43db      	mvns	r3, r3
 800155a:	69ba      	ldr	r2, [r7, #24]
 800155c:	4013      	ands	r3, r2
 800155e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001568:	2b00      	cmp	r3, #0
 800156a:	d003      	beq.n	8001574 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	4313      	orrs	r3, r2
 8001572:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001574:	4a0f      	ldr	r2, [pc, #60]	@ (80015b4 <HAL_GPIO_Init+0x304>)
 8001576:	69bb      	ldr	r3, [r7, #24]
 8001578:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	3301      	adds	r3, #1
 800157e:	61fb      	str	r3, [r7, #28]
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	2b0f      	cmp	r3, #15
 8001584:	f67f aea2 	bls.w	80012cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001588:	bf00      	nop
 800158a:	bf00      	nop
 800158c:	3724      	adds	r7, #36	@ 0x24
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	40023800 	.word	0x40023800
 800159c:	40013800 	.word	0x40013800
 80015a0:	40020000 	.word	0x40020000
 80015a4:	40020400 	.word	0x40020400
 80015a8:	40020800 	.word	0x40020800
 80015ac:	40020c00 	.word	0x40020c00
 80015b0:	40021000 	.word	0x40021000
 80015b4:	40013c00 	.word	0x40013c00

080015b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	460b      	mov	r3, r1
 80015c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	691a      	ldr	r2, [r3, #16]
 80015c8:	887b      	ldrh	r3, [r7, #2]
 80015ca:	4013      	ands	r3, r2
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d002      	beq.n	80015d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80015d0:	2301      	movs	r3, #1
 80015d2:	73fb      	strb	r3, [r7, #15]
 80015d4:	e001      	b.n	80015da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015d6:	2300      	movs	r3, #0
 80015d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015da:	7bfb      	ldrb	r3, [r7, #15]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3714      	adds	r7, #20
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	460b      	mov	r3, r1
 80015f2:	807b      	strh	r3, [r7, #2]
 80015f4:	4613      	mov	r3, r2
 80015f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015f8:	787b      	ldrb	r3, [r7, #1]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d003      	beq.n	8001606 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015fe:	887a      	ldrh	r2, [r7, #2]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001604:	e003      	b.n	800160e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001606:	887b      	ldrh	r3, [r7, #2]
 8001608:	041a      	lsls	r2, r3, #16
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	619a      	str	r2, [r3, #24]
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	b086      	sub	sp, #24
 800161e:	af02      	add	r7, sp, #8
 8001620:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d101      	bne.n	800162c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e059      	b.n	80016e0 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001638:	b2db      	uxtb	r3, r3
 800163a:	2b00      	cmp	r3, #0
 800163c:	d106      	bne.n	800164c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f006 ff0c 	bl	8008464 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2203      	movs	r2, #3
 8001650:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800165a:	d102      	bne.n	8001662 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2200      	movs	r2, #0
 8001660:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4618      	mov	r0, r3
 8001668:	f003 fdc4 	bl	80051f4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6818      	ldr	r0, [r3, #0]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	7c1a      	ldrb	r2, [r3, #16]
 8001674:	f88d 2000 	strb.w	r2, [sp]
 8001678:	3304      	adds	r3, #4
 800167a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800167c:	f003 fd45 	bl	800510a <USB_CoreInit>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d005      	beq.n	8001692 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2202      	movs	r2, #2
 800168a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e026      	b.n	80016e0 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2101      	movs	r1, #1
 8001698:	4618      	mov	r0, r3
 800169a:	f003 fdbc 	bl	8005216 <USB_SetCurrentMode>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d005      	beq.n	80016b0 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2202      	movs	r2, #2
 80016a8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e017      	b.n	80016e0 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6818      	ldr	r0, [r3, #0]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	7c1a      	ldrb	r2, [r3, #16]
 80016b8:	f88d 2000 	strb.w	r2, [sp]
 80016bc:	3304      	adds	r3, #4
 80016be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016c0:	f003 ff5e 	bl	8005580 <USB_HostInit>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d005      	beq.n	80016d6 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2202      	movs	r2, #2
 80016ce:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e004      	b.n	80016e0 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2201      	movs	r2, #1
 80016da:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80016de:	2300      	movs	r3, #0
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80016e8:	b590      	push	{r4, r7, lr}
 80016ea:	b08b      	sub	sp, #44	@ 0x2c
 80016ec:	af04      	add	r7, sp, #16
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	4608      	mov	r0, r1
 80016f2:	4611      	mov	r1, r2
 80016f4:	461a      	mov	r2, r3
 80016f6:	4603      	mov	r3, r0
 80016f8:	70fb      	strb	r3, [r7, #3]
 80016fa:	460b      	mov	r3, r1
 80016fc:	70bb      	strb	r3, [r7, #2]
 80016fe:	4613      	mov	r3, r2
 8001700:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001702:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001704:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800170c:	2b01      	cmp	r3, #1
 800170e:	d101      	bne.n	8001714 <HAL_HCD_HC_Init+0x2c>
 8001710:	2302      	movs	r3, #2
 8001712:	e09d      	b.n	8001850 <HAL_HCD_HC_Init+0x168>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2201      	movs	r2, #1
 8001718:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800171c:	78fa      	ldrb	r2, [r7, #3]
 800171e:	6879      	ldr	r1, [r7, #4]
 8001720:	4613      	mov	r3, r2
 8001722:	011b      	lsls	r3, r3, #4
 8001724:	1a9b      	subs	r3, r3, r2
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	440b      	add	r3, r1
 800172a:	3319      	adds	r3, #25
 800172c:	2200      	movs	r2, #0
 800172e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001730:	78fa      	ldrb	r2, [r7, #3]
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	4613      	mov	r3, r2
 8001736:	011b      	lsls	r3, r3, #4
 8001738:	1a9b      	subs	r3, r3, r2
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	440b      	add	r3, r1
 800173e:	3314      	adds	r3, #20
 8001740:	787a      	ldrb	r2, [r7, #1]
 8001742:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001744:	78fa      	ldrb	r2, [r7, #3]
 8001746:	6879      	ldr	r1, [r7, #4]
 8001748:	4613      	mov	r3, r2
 800174a:	011b      	lsls	r3, r3, #4
 800174c:	1a9b      	subs	r3, r3, r2
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	440b      	add	r3, r1
 8001752:	3315      	adds	r3, #21
 8001754:	78fa      	ldrb	r2, [r7, #3]
 8001756:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001758:	78fa      	ldrb	r2, [r7, #3]
 800175a:	6879      	ldr	r1, [r7, #4]
 800175c:	4613      	mov	r3, r2
 800175e:	011b      	lsls	r3, r3, #4
 8001760:	1a9b      	subs	r3, r3, r2
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	440b      	add	r3, r1
 8001766:	3326      	adds	r3, #38	@ 0x26
 8001768:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800176c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800176e:	78fa      	ldrb	r2, [r7, #3]
 8001770:	78bb      	ldrb	r3, [r7, #2]
 8001772:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001776:	b2d8      	uxtb	r0, r3
 8001778:	6879      	ldr	r1, [r7, #4]
 800177a:	4613      	mov	r3, r2
 800177c:	011b      	lsls	r3, r3, #4
 800177e:	1a9b      	subs	r3, r3, r2
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	440b      	add	r3, r1
 8001784:	3316      	adds	r3, #22
 8001786:	4602      	mov	r2, r0
 8001788:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800178a:	78fb      	ldrb	r3, [r7, #3]
 800178c:	4619      	mov	r1, r3
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f000 fbc8 	bl	8001f24 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001794:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001798:	2b00      	cmp	r3, #0
 800179a:	da0a      	bge.n	80017b2 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800179c:	78fa      	ldrb	r2, [r7, #3]
 800179e:	6879      	ldr	r1, [r7, #4]
 80017a0:	4613      	mov	r3, r2
 80017a2:	011b      	lsls	r3, r3, #4
 80017a4:	1a9b      	subs	r3, r3, r2
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	440b      	add	r3, r1
 80017aa:	3317      	adds	r3, #23
 80017ac:	2201      	movs	r2, #1
 80017ae:	701a      	strb	r2, [r3, #0]
 80017b0:	e009      	b.n	80017c6 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80017b2:	78fa      	ldrb	r2, [r7, #3]
 80017b4:	6879      	ldr	r1, [r7, #4]
 80017b6:	4613      	mov	r3, r2
 80017b8:	011b      	lsls	r3, r3, #4
 80017ba:	1a9b      	subs	r3, r3, r2
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	440b      	add	r3, r1
 80017c0:	3317      	adds	r3, #23
 80017c2:	2200      	movs	r2, #0
 80017c4:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4618      	mov	r0, r3
 80017cc:	f004 f826 	bl	800581c <USB_GetHostSpeed>
 80017d0:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80017d2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d10b      	bne.n	80017f2 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80017da:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d107      	bne.n	80017f2 <HAL_HCD_HC_Init+0x10a>
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d104      	bne.n	80017f2 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	2bbc      	cmp	r3, #188	@ 0xbc
 80017ec:	d901      	bls.n	80017f2 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80017ee:	23bc      	movs	r3, #188	@ 0xbc
 80017f0:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80017f2:	78fa      	ldrb	r2, [r7, #3]
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	4613      	mov	r3, r2
 80017f8:	011b      	lsls	r3, r3, #4
 80017fa:	1a9b      	subs	r3, r3, r2
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	440b      	add	r3, r1
 8001800:	3318      	adds	r3, #24
 8001802:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001806:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001808:	78fa      	ldrb	r2, [r7, #3]
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	b298      	uxth	r0, r3
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	4613      	mov	r3, r2
 8001812:	011b      	lsls	r3, r3, #4
 8001814:	1a9b      	subs	r3, r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	440b      	add	r3, r1
 800181a:	3328      	adds	r3, #40	@ 0x28
 800181c:	4602      	mov	r2, r0
 800181e:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6818      	ldr	r0, [r3, #0]
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	b29b      	uxth	r3, r3
 8001828:	787c      	ldrb	r4, [r7, #1]
 800182a:	78ba      	ldrb	r2, [r7, #2]
 800182c:	78f9      	ldrb	r1, [r7, #3]
 800182e:	9302      	str	r3, [sp, #8]
 8001830:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001834:	9301      	str	r3, [sp, #4]
 8001836:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800183a:	9300      	str	r3, [sp, #0]
 800183c:	4623      	mov	r3, r4
 800183e:	f004 f815 	bl	800586c <USB_HC_Init>
 8001842:	4603      	mov	r3, r0
 8001844:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800184e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001850:	4618      	mov	r0, r3
 8001852:	371c      	adds	r7, #28
 8001854:	46bd      	mov	sp, r7
 8001856:	bd90      	pop	{r4, r7, pc}

08001858 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	460b      	mov	r3, r1
 8001862:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001864:	2300      	movs	r3, #0
 8001866:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800186e:	2b01      	cmp	r3, #1
 8001870:	d101      	bne.n	8001876 <HAL_HCD_HC_Halt+0x1e>
 8001872:	2302      	movs	r3, #2
 8001874:	e00f      	b.n	8001896 <HAL_HCD_HC_Halt+0x3e>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2201      	movs	r2, #1
 800187a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	78fa      	ldrb	r2, [r7, #3]
 8001884:	4611      	mov	r1, r2
 8001886:	4618      	mov	r0, r3
 8001888:	f004 fb5b 	bl	8005f42 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2200      	movs	r2, #0
 8001890:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001894:	7bfb      	ldrb	r3, [r7, #15]
}
 8001896:	4618      	mov	r0, r3
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	4608      	mov	r0, r1
 80018aa:	4611      	mov	r1, r2
 80018ac:	461a      	mov	r2, r3
 80018ae:	4603      	mov	r3, r0
 80018b0:	70fb      	strb	r3, [r7, #3]
 80018b2:	460b      	mov	r3, r1
 80018b4:	70bb      	strb	r3, [r7, #2]
 80018b6:	4613      	mov	r3, r2
 80018b8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80018ba:	78fa      	ldrb	r2, [r7, #3]
 80018bc:	6879      	ldr	r1, [r7, #4]
 80018be:	4613      	mov	r3, r2
 80018c0:	011b      	lsls	r3, r3, #4
 80018c2:	1a9b      	subs	r3, r3, r2
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	440b      	add	r3, r1
 80018c8:	3317      	adds	r3, #23
 80018ca:	78ba      	ldrb	r2, [r7, #2]
 80018cc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80018ce:	78fa      	ldrb	r2, [r7, #3]
 80018d0:	6879      	ldr	r1, [r7, #4]
 80018d2:	4613      	mov	r3, r2
 80018d4:	011b      	lsls	r3, r3, #4
 80018d6:	1a9b      	subs	r3, r3, r2
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	440b      	add	r3, r1
 80018dc:	3326      	adds	r3, #38	@ 0x26
 80018de:	787a      	ldrb	r2, [r7, #1]
 80018e0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80018e2:	7c3b      	ldrb	r3, [r7, #16]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d114      	bne.n	8001912 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80018e8:	78fa      	ldrb	r2, [r7, #3]
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	4613      	mov	r3, r2
 80018ee:	011b      	lsls	r3, r3, #4
 80018f0:	1a9b      	subs	r3, r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	440b      	add	r3, r1
 80018f6:	332a      	adds	r3, #42	@ 0x2a
 80018f8:	2203      	movs	r2, #3
 80018fa:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80018fc:	78fa      	ldrb	r2, [r7, #3]
 80018fe:	6879      	ldr	r1, [r7, #4]
 8001900:	4613      	mov	r3, r2
 8001902:	011b      	lsls	r3, r3, #4
 8001904:	1a9b      	subs	r3, r3, r2
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	440b      	add	r3, r1
 800190a:	3319      	adds	r3, #25
 800190c:	7f3a      	ldrb	r2, [r7, #28]
 800190e:	701a      	strb	r2, [r3, #0]
 8001910:	e009      	b.n	8001926 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001912:	78fa      	ldrb	r2, [r7, #3]
 8001914:	6879      	ldr	r1, [r7, #4]
 8001916:	4613      	mov	r3, r2
 8001918:	011b      	lsls	r3, r3, #4
 800191a:	1a9b      	subs	r3, r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	440b      	add	r3, r1
 8001920:	332a      	adds	r3, #42	@ 0x2a
 8001922:	2202      	movs	r2, #2
 8001924:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001926:	787b      	ldrb	r3, [r7, #1]
 8001928:	2b03      	cmp	r3, #3
 800192a:	f200 8102 	bhi.w	8001b32 <HAL_HCD_HC_SubmitRequest+0x292>
 800192e:	a201      	add	r2, pc, #4	@ (adr r2, 8001934 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001934:	08001945 	.word	0x08001945
 8001938:	08001b1d 	.word	0x08001b1d
 800193c:	08001a09 	.word	0x08001a09
 8001940:	08001a93 	.word	0x08001a93
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001944:	7c3b      	ldrb	r3, [r7, #16]
 8001946:	2b01      	cmp	r3, #1
 8001948:	f040 80f5 	bne.w	8001b36 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 800194c:	78bb      	ldrb	r3, [r7, #2]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d12d      	bne.n	80019ae <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001952:	8b3b      	ldrh	r3, [r7, #24]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d109      	bne.n	800196c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001958:	78fa      	ldrb	r2, [r7, #3]
 800195a:	6879      	ldr	r1, [r7, #4]
 800195c:	4613      	mov	r3, r2
 800195e:	011b      	lsls	r3, r3, #4
 8001960:	1a9b      	subs	r3, r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	440b      	add	r3, r1
 8001966:	333d      	adds	r3, #61	@ 0x3d
 8001968:	2201      	movs	r2, #1
 800196a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 800196c:	78fa      	ldrb	r2, [r7, #3]
 800196e:	6879      	ldr	r1, [r7, #4]
 8001970:	4613      	mov	r3, r2
 8001972:	011b      	lsls	r3, r3, #4
 8001974:	1a9b      	subs	r3, r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	440b      	add	r3, r1
 800197a:	333d      	adds	r3, #61	@ 0x3d
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d10a      	bne.n	8001998 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001982:	78fa      	ldrb	r2, [r7, #3]
 8001984:	6879      	ldr	r1, [r7, #4]
 8001986:	4613      	mov	r3, r2
 8001988:	011b      	lsls	r3, r3, #4
 800198a:	1a9b      	subs	r3, r3, r2
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	440b      	add	r3, r1
 8001990:	332a      	adds	r3, #42	@ 0x2a
 8001992:	2200      	movs	r2, #0
 8001994:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001996:	e0ce      	b.n	8001b36 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001998:	78fa      	ldrb	r2, [r7, #3]
 800199a:	6879      	ldr	r1, [r7, #4]
 800199c:	4613      	mov	r3, r2
 800199e:	011b      	lsls	r3, r3, #4
 80019a0:	1a9b      	subs	r3, r3, r2
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	440b      	add	r3, r1
 80019a6:	332a      	adds	r3, #42	@ 0x2a
 80019a8:	2202      	movs	r2, #2
 80019aa:	701a      	strb	r2, [r3, #0]
      break;
 80019ac:	e0c3      	b.n	8001b36 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80019ae:	78fa      	ldrb	r2, [r7, #3]
 80019b0:	6879      	ldr	r1, [r7, #4]
 80019b2:	4613      	mov	r3, r2
 80019b4:	011b      	lsls	r3, r3, #4
 80019b6:	1a9b      	subs	r3, r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	440b      	add	r3, r1
 80019bc:	331a      	adds	r3, #26
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	f040 80b8 	bne.w	8001b36 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80019c6:	78fa      	ldrb	r2, [r7, #3]
 80019c8:	6879      	ldr	r1, [r7, #4]
 80019ca:	4613      	mov	r3, r2
 80019cc:	011b      	lsls	r3, r3, #4
 80019ce:	1a9b      	subs	r3, r3, r2
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	440b      	add	r3, r1
 80019d4:	333c      	adds	r3, #60	@ 0x3c
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d10a      	bne.n	80019f2 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019dc:	78fa      	ldrb	r2, [r7, #3]
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	4613      	mov	r3, r2
 80019e2:	011b      	lsls	r3, r3, #4
 80019e4:	1a9b      	subs	r3, r3, r2
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	440b      	add	r3, r1
 80019ea:	332a      	adds	r3, #42	@ 0x2a
 80019ec:	2200      	movs	r2, #0
 80019ee:	701a      	strb	r2, [r3, #0]
      break;
 80019f0:	e0a1      	b.n	8001b36 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019f2:	78fa      	ldrb	r2, [r7, #3]
 80019f4:	6879      	ldr	r1, [r7, #4]
 80019f6:	4613      	mov	r3, r2
 80019f8:	011b      	lsls	r3, r3, #4
 80019fa:	1a9b      	subs	r3, r3, r2
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	440b      	add	r3, r1
 8001a00:	332a      	adds	r3, #42	@ 0x2a
 8001a02:	2202      	movs	r2, #2
 8001a04:	701a      	strb	r2, [r3, #0]
      break;
 8001a06:	e096      	b.n	8001b36 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001a08:	78bb      	ldrb	r3, [r7, #2]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d120      	bne.n	8001a50 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a0e:	78fa      	ldrb	r2, [r7, #3]
 8001a10:	6879      	ldr	r1, [r7, #4]
 8001a12:	4613      	mov	r3, r2
 8001a14:	011b      	lsls	r3, r3, #4
 8001a16:	1a9b      	subs	r3, r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	440b      	add	r3, r1
 8001a1c:	333d      	adds	r3, #61	@ 0x3d
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d10a      	bne.n	8001a3a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a24:	78fa      	ldrb	r2, [r7, #3]
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	011b      	lsls	r3, r3, #4
 8001a2c:	1a9b      	subs	r3, r3, r2
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	440b      	add	r3, r1
 8001a32:	332a      	adds	r3, #42	@ 0x2a
 8001a34:	2200      	movs	r2, #0
 8001a36:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001a38:	e07e      	b.n	8001b38 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a3a:	78fa      	ldrb	r2, [r7, #3]
 8001a3c:	6879      	ldr	r1, [r7, #4]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	011b      	lsls	r3, r3, #4
 8001a42:	1a9b      	subs	r3, r3, r2
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	440b      	add	r3, r1
 8001a48:	332a      	adds	r3, #42	@ 0x2a
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	701a      	strb	r2, [r3, #0]
      break;
 8001a4e:	e073      	b.n	8001b38 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a50:	78fa      	ldrb	r2, [r7, #3]
 8001a52:	6879      	ldr	r1, [r7, #4]
 8001a54:	4613      	mov	r3, r2
 8001a56:	011b      	lsls	r3, r3, #4
 8001a58:	1a9b      	subs	r3, r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	333c      	adds	r3, #60	@ 0x3c
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d10a      	bne.n	8001a7c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a66:	78fa      	ldrb	r2, [r7, #3]
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	011b      	lsls	r3, r3, #4
 8001a6e:	1a9b      	subs	r3, r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	440b      	add	r3, r1
 8001a74:	332a      	adds	r3, #42	@ 0x2a
 8001a76:	2200      	movs	r2, #0
 8001a78:	701a      	strb	r2, [r3, #0]
      break;
 8001a7a:	e05d      	b.n	8001b38 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a7c:	78fa      	ldrb	r2, [r7, #3]
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	4613      	mov	r3, r2
 8001a82:	011b      	lsls	r3, r3, #4
 8001a84:	1a9b      	subs	r3, r3, r2
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	440b      	add	r3, r1
 8001a8a:	332a      	adds	r3, #42	@ 0x2a
 8001a8c:	2202      	movs	r2, #2
 8001a8e:	701a      	strb	r2, [r3, #0]
      break;
 8001a90:	e052      	b.n	8001b38 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001a92:	78bb      	ldrb	r3, [r7, #2]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d120      	bne.n	8001ada <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a98:	78fa      	ldrb	r2, [r7, #3]
 8001a9a:	6879      	ldr	r1, [r7, #4]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	011b      	lsls	r3, r3, #4
 8001aa0:	1a9b      	subs	r3, r3, r2
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	440b      	add	r3, r1
 8001aa6:	333d      	adds	r3, #61	@ 0x3d
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d10a      	bne.n	8001ac4 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001aae:	78fa      	ldrb	r2, [r7, #3]
 8001ab0:	6879      	ldr	r1, [r7, #4]
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	011b      	lsls	r3, r3, #4
 8001ab6:	1a9b      	subs	r3, r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	440b      	add	r3, r1
 8001abc:	332a      	adds	r3, #42	@ 0x2a
 8001abe:	2200      	movs	r2, #0
 8001ac0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001ac2:	e039      	b.n	8001b38 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ac4:	78fa      	ldrb	r2, [r7, #3]
 8001ac6:	6879      	ldr	r1, [r7, #4]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	011b      	lsls	r3, r3, #4
 8001acc:	1a9b      	subs	r3, r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	440b      	add	r3, r1
 8001ad2:	332a      	adds	r3, #42	@ 0x2a
 8001ad4:	2202      	movs	r2, #2
 8001ad6:	701a      	strb	r2, [r3, #0]
      break;
 8001ad8:	e02e      	b.n	8001b38 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001ada:	78fa      	ldrb	r2, [r7, #3]
 8001adc:	6879      	ldr	r1, [r7, #4]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	011b      	lsls	r3, r3, #4
 8001ae2:	1a9b      	subs	r3, r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	440b      	add	r3, r1
 8001ae8:	333c      	adds	r3, #60	@ 0x3c
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d10a      	bne.n	8001b06 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001af0:	78fa      	ldrb	r2, [r7, #3]
 8001af2:	6879      	ldr	r1, [r7, #4]
 8001af4:	4613      	mov	r3, r2
 8001af6:	011b      	lsls	r3, r3, #4
 8001af8:	1a9b      	subs	r3, r3, r2
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	440b      	add	r3, r1
 8001afe:	332a      	adds	r3, #42	@ 0x2a
 8001b00:	2200      	movs	r2, #0
 8001b02:	701a      	strb	r2, [r3, #0]
      break;
 8001b04:	e018      	b.n	8001b38 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b06:	78fa      	ldrb	r2, [r7, #3]
 8001b08:	6879      	ldr	r1, [r7, #4]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	011b      	lsls	r3, r3, #4
 8001b0e:	1a9b      	subs	r3, r3, r2
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	440b      	add	r3, r1
 8001b14:	332a      	adds	r3, #42	@ 0x2a
 8001b16:	2202      	movs	r2, #2
 8001b18:	701a      	strb	r2, [r3, #0]
      break;
 8001b1a:	e00d      	b.n	8001b38 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b1c:	78fa      	ldrb	r2, [r7, #3]
 8001b1e:	6879      	ldr	r1, [r7, #4]
 8001b20:	4613      	mov	r3, r2
 8001b22:	011b      	lsls	r3, r3, #4
 8001b24:	1a9b      	subs	r3, r3, r2
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	440b      	add	r3, r1
 8001b2a:	332a      	adds	r3, #42	@ 0x2a
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	701a      	strb	r2, [r3, #0]
      break;
 8001b30:	e002      	b.n	8001b38 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001b32:	bf00      	nop
 8001b34:	e000      	b.n	8001b38 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001b36:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001b38:	78fa      	ldrb	r2, [r7, #3]
 8001b3a:	6879      	ldr	r1, [r7, #4]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	011b      	lsls	r3, r3, #4
 8001b40:	1a9b      	subs	r3, r3, r2
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	440b      	add	r3, r1
 8001b46:	332c      	adds	r3, #44	@ 0x2c
 8001b48:	697a      	ldr	r2, [r7, #20]
 8001b4a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001b4c:	78fa      	ldrb	r2, [r7, #3]
 8001b4e:	8b39      	ldrh	r1, [r7, #24]
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	4613      	mov	r3, r2
 8001b54:	011b      	lsls	r3, r3, #4
 8001b56:	1a9b      	subs	r3, r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	4403      	add	r3, r0
 8001b5c:	3334      	adds	r3, #52	@ 0x34
 8001b5e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001b60:	78fa      	ldrb	r2, [r7, #3]
 8001b62:	6879      	ldr	r1, [r7, #4]
 8001b64:	4613      	mov	r3, r2
 8001b66:	011b      	lsls	r3, r3, #4
 8001b68:	1a9b      	subs	r3, r3, r2
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	440b      	add	r3, r1
 8001b6e:	334c      	adds	r3, #76	@ 0x4c
 8001b70:	2200      	movs	r2, #0
 8001b72:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001b74:	78fa      	ldrb	r2, [r7, #3]
 8001b76:	6879      	ldr	r1, [r7, #4]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	011b      	lsls	r3, r3, #4
 8001b7c:	1a9b      	subs	r3, r3, r2
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	440b      	add	r3, r1
 8001b82:	3338      	adds	r3, #56	@ 0x38
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001b88:	78fa      	ldrb	r2, [r7, #3]
 8001b8a:	6879      	ldr	r1, [r7, #4]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	011b      	lsls	r3, r3, #4
 8001b90:	1a9b      	subs	r3, r3, r2
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	440b      	add	r3, r1
 8001b96:	3315      	adds	r3, #21
 8001b98:	78fa      	ldrb	r2, [r7, #3]
 8001b9a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001b9c:	78fa      	ldrb	r2, [r7, #3]
 8001b9e:	6879      	ldr	r1, [r7, #4]
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	011b      	lsls	r3, r3, #4
 8001ba4:	1a9b      	subs	r3, r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	440b      	add	r3, r1
 8001baa:	334d      	adds	r3, #77	@ 0x4d
 8001bac:	2200      	movs	r2, #0
 8001bae:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6818      	ldr	r0, [r3, #0]
 8001bb4:	78fa      	ldrb	r2, [r7, #3]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	011b      	lsls	r3, r3, #4
 8001bba:	1a9b      	subs	r3, r3, r2
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	3310      	adds	r3, #16
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	1d19      	adds	r1, r3, #4
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	799b      	ldrb	r3, [r3, #6]
 8001bca:	461a      	mov	r2, r3
 8001bcc:	f003 ff64 	bl	8005a98 <USB_HC_StartXfer>
 8001bd0:	4603      	mov	r3, r0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop

08001bdc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f003 fc85 	bl	8005502 <USB_GetMode>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	f040 80fb 	bne.w	8001df6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f003 fc48 	bl	800549a <USB_ReadInterrupts>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	f000 80f1 	beq.w	8001df4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f003 fc3f 	bl	800549a <USB_ReadInterrupts>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001c26:	d104      	bne.n	8001c32 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001c30:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f003 fc2f 	bl	800549a <USB_ReadInterrupts>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001c46:	d104      	bne.n	8001c52 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001c50:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f003 fc1f 	bl	800549a <USB_ReadInterrupts>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001c66:	d104      	bne.n	8001c72 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c70:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f003 fc0f 	bl	800549a <USB_ReadInterrupts>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	f003 0302 	and.w	r3, r3, #2
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d103      	bne.n	8001c8e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2202      	movs	r2, #2
 8001c8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f003 fc01 	bl	800549a <USB_ReadInterrupts>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001ca2:	d120      	bne.n	8001ce6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001cac:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d113      	bne.n	8001ce6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001cbe:	2110      	movs	r1, #16
 8001cc0:	6938      	ldr	r0, [r7, #16]
 8001cc2:	f003 faf4 	bl	80052ae <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001cc6:	6938      	ldr	r0, [r7, #16]
 8001cc8:	f003 fb23 	bl	8005312 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	7a5b      	ldrb	r3, [r3, #9]
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d105      	bne.n	8001ce0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2101      	movs	r1, #1
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f003 fcfe 	bl	80056dc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f006 fc3d 	bl	8008560 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f003 fbd5 	bl	800549a <USB_ReadInterrupts>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001cf6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cfa:	d102      	bne.n	8001d02 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f001 fd4d 	bl	800379c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f003 fbc7 	bl	800549a <USB_ReadInterrupts>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	f003 0308 	and.w	r3, r3, #8
 8001d12:	2b08      	cmp	r3, #8
 8001d14:	d106      	bne.n	8001d24 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f006 fc06 	bl	8008528 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2208      	movs	r2, #8
 8001d22:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f003 fbb6 	bl	800549a <USB_ReadInterrupts>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001d38:	d139      	bne.n	8001dae <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f004 f8ee 	bl	8005f20 <USB_HC_ReadInterrupt>
 8001d44:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d46:	2300      	movs	r3, #0
 8001d48:	617b      	str	r3, [r7, #20]
 8001d4a:	e025      	b.n	8001d98 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	f003 030f 	and.w	r3, r3, #15
 8001d52:	68ba      	ldr	r2, [r7, #8]
 8001d54:	fa22 f303 	lsr.w	r3, r2, r3
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d018      	beq.n	8001d92 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	015a      	lsls	r2, r3, #5
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4413      	add	r3, r2
 8001d68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d76:	d106      	bne.n	8001d86 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f000 f905 	bl	8001f8e <HCD_HC_IN_IRQHandler>
 8001d84:	e005      	b.n	8001d92 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f000 ff67 	bl	8002c60 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	3301      	adds	r3, #1
 8001d96:	617b      	str	r3, [r7, #20]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	795b      	ldrb	r3, [r3, #5]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d3d3      	bcc.n	8001d4c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001dac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f003 fb71 	bl	800549a <USB_ReadInterrupts>
 8001db8:	4603      	mov	r3, r0
 8001dba:	f003 0310 	and.w	r3, r3, #16
 8001dbe:	2b10      	cmp	r3, #16
 8001dc0:	d101      	bne.n	8001dc6 <HAL_HCD_IRQHandler+0x1ea>
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e000      	b.n	8001dc8 <HAL_HCD_IRQHandler+0x1ec>
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d014      	beq.n	8001df6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	699a      	ldr	r2, [r3, #24]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f022 0210 	bic.w	r2, r2, #16
 8001dda:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f001 fbfe 	bl	80035de <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	699a      	ldr	r2, [r3, #24]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f042 0210 	orr.w	r2, r2, #16
 8001df0:	619a      	str	r2, [r3, #24]
 8001df2:	e000      	b.n	8001df6 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001df4:	bf00      	nop
    }
  }
}
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d101      	bne.n	8001e12 <HAL_HCD_Start+0x16>
 8001e0e:	2302      	movs	r3, #2
 8001e10:	e013      	b.n	8001e3a <HAL_HCD_Start+0x3e>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2101      	movs	r1, #1
 8001e20:	4618      	mov	r0, r3
 8001e22:	f003 fcc2 	bl	80057aa <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f003 f9d1 	bl	80051d2 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b082      	sub	sp, #8
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d101      	bne.n	8001e58 <HAL_HCD_Stop+0x16>
 8001e54:	2302      	movs	r3, #2
 8001e56:	e00d      	b.n	8001e74 <HAL_HCD_Stop+0x32>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f004 f98c 	bl	8006182 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001e72:	2300      	movs	r3, #0
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f003 fc64 	bl	8005756 <USB_ResetPort>
 8001e8e:	4603      	mov	r3, r0
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3708      	adds	r7, #8
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001ea4:	78fa      	ldrb	r2, [r7, #3]
 8001ea6:	6879      	ldr	r1, [r7, #4]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	011b      	lsls	r3, r3, #4
 8001eac:	1a9b      	subs	r3, r3, r2
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	440b      	add	r3, r1
 8001eb2:	334c      	adds	r3, #76	@ 0x4c
 8001eb4:	781b      	ldrb	r3, [r3, #0]
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b083      	sub	sp, #12
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
 8001eca:	460b      	mov	r3, r1
 8001ecc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001ece:	78fa      	ldrb	r2, [r7, #3]
 8001ed0:	6879      	ldr	r1, [r7, #4]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	011b      	lsls	r3, r3, #4
 8001ed6:	1a9b      	subs	r3, r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	440b      	add	r3, r1
 8001edc:	3338      	adds	r3, #56	@ 0x38
 8001ede:	681b      	ldr	r3, [r3, #0]
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f003 fca6 	bl	800584a <USB_GetCurrentFrame>
 8001efe:	4603      	mov	r3, r0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3708      	adds	r7, #8
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f003 fc81 	bl	800581c <USB_GetHostSpeed>
 8001f1a:	4603      	mov	r3, r0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3708      	adds	r7, #8
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001f30:	78fa      	ldrb	r2, [r7, #3]
 8001f32:	6879      	ldr	r1, [r7, #4]
 8001f34:	4613      	mov	r3, r2
 8001f36:	011b      	lsls	r3, r3, #4
 8001f38:	1a9b      	subs	r3, r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	440b      	add	r3, r1
 8001f3e:	331a      	adds	r3, #26
 8001f40:	2200      	movs	r2, #0
 8001f42:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001f44:	78fa      	ldrb	r2, [r7, #3]
 8001f46:	6879      	ldr	r1, [r7, #4]
 8001f48:	4613      	mov	r3, r2
 8001f4a:	011b      	lsls	r3, r3, #4
 8001f4c:	1a9b      	subs	r3, r3, r2
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	440b      	add	r3, r1
 8001f52:	331b      	adds	r3, #27
 8001f54:	2200      	movs	r2, #0
 8001f56:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001f58:	78fa      	ldrb	r2, [r7, #3]
 8001f5a:	6879      	ldr	r1, [r7, #4]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	011b      	lsls	r3, r3, #4
 8001f60:	1a9b      	subs	r3, r3, r2
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	440b      	add	r3, r1
 8001f66:	3325      	adds	r3, #37	@ 0x25
 8001f68:	2200      	movs	r2, #0
 8001f6a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001f6c:	78fa      	ldrb	r2, [r7, #3]
 8001f6e:	6879      	ldr	r1, [r7, #4]
 8001f70:	4613      	mov	r3, r2
 8001f72:	011b      	lsls	r3, r3, #4
 8001f74:	1a9b      	subs	r3, r3, r2
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	440b      	add	r3, r1
 8001f7a:	3324      	adds	r3, #36	@ 0x24
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001f80:	2300      	movs	r3, #0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	b086      	sub	sp, #24
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
 8001f96:	460b      	mov	r3, r1
 8001f98:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	78fa      	ldrb	r2, [r7, #3]
 8001faa:	4611      	mov	r1, r2
 8001fac:	4618      	mov	r0, r3
 8001fae:	f003 fa87 	bl	80054c0 <USB_ReadChInterrupts>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	2b04      	cmp	r3, #4
 8001fba:	d11a      	bne.n	8001ff2 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001fbc:	78fb      	ldrb	r3, [r7, #3]
 8001fbe:	015a      	lsls	r2, r3, #5
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fc8:	461a      	mov	r2, r3
 8001fca:	2304      	movs	r3, #4
 8001fcc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001fce:	78fa      	ldrb	r2, [r7, #3]
 8001fd0:	6879      	ldr	r1, [r7, #4]
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	011b      	lsls	r3, r3, #4
 8001fd6:	1a9b      	subs	r3, r3, r2
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	440b      	add	r3, r1
 8001fdc:	334d      	adds	r3, #77	@ 0x4d
 8001fde:	2207      	movs	r2, #7
 8001fe0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	78fa      	ldrb	r2, [r7, #3]
 8001fe8:	4611      	mov	r1, r2
 8001fea:	4618      	mov	r0, r3
 8001fec:	f003 ffa9 	bl	8005f42 <USB_HC_Halt>
 8001ff0:	e09e      	b.n	8002130 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	78fa      	ldrb	r2, [r7, #3]
 8001ff8:	4611      	mov	r1, r2
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f003 fa60 	bl	80054c0 <USB_ReadChInterrupts>
 8002000:	4603      	mov	r3, r0
 8002002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002006:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800200a:	d11b      	bne.n	8002044 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800200c:	78fb      	ldrb	r3, [r7, #3]
 800200e:	015a      	lsls	r2, r3, #5
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	4413      	add	r3, r2
 8002014:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002018:	461a      	mov	r2, r3
 800201a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800201e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002020:	78fa      	ldrb	r2, [r7, #3]
 8002022:	6879      	ldr	r1, [r7, #4]
 8002024:	4613      	mov	r3, r2
 8002026:	011b      	lsls	r3, r3, #4
 8002028:	1a9b      	subs	r3, r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	440b      	add	r3, r1
 800202e:	334d      	adds	r3, #77	@ 0x4d
 8002030:	2208      	movs	r2, #8
 8002032:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	78fa      	ldrb	r2, [r7, #3]
 800203a:	4611      	mov	r1, r2
 800203c:	4618      	mov	r0, r3
 800203e:	f003 ff80 	bl	8005f42 <USB_HC_Halt>
 8002042:	e075      	b.n	8002130 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	78fa      	ldrb	r2, [r7, #3]
 800204a:	4611      	mov	r1, r2
 800204c:	4618      	mov	r0, r3
 800204e:	f003 fa37 	bl	80054c0 <USB_ReadChInterrupts>
 8002052:	4603      	mov	r3, r0
 8002054:	f003 0308 	and.w	r3, r3, #8
 8002058:	2b08      	cmp	r3, #8
 800205a:	d11a      	bne.n	8002092 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800205c:	78fb      	ldrb	r3, [r7, #3]
 800205e:	015a      	lsls	r2, r3, #5
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	4413      	add	r3, r2
 8002064:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002068:	461a      	mov	r2, r3
 800206a:	2308      	movs	r3, #8
 800206c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800206e:	78fa      	ldrb	r2, [r7, #3]
 8002070:	6879      	ldr	r1, [r7, #4]
 8002072:	4613      	mov	r3, r2
 8002074:	011b      	lsls	r3, r3, #4
 8002076:	1a9b      	subs	r3, r3, r2
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	440b      	add	r3, r1
 800207c:	334d      	adds	r3, #77	@ 0x4d
 800207e:	2206      	movs	r2, #6
 8002080:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	78fa      	ldrb	r2, [r7, #3]
 8002088:	4611      	mov	r1, r2
 800208a:	4618      	mov	r0, r3
 800208c:	f003 ff59 	bl	8005f42 <USB_HC_Halt>
 8002090:	e04e      	b.n	8002130 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	78fa      	ldrb	r2, [r7, #3]
 8002098:	4611      	mov	r1, r2
 800209a:	4618      	mov	r0, r3
 800209c:	f003 fa10 	bl	80054c0 <USB_ReadChInterrupts>
 80020a0:	4603      	mov	r3, r0
 80020a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020aa:	d11b      	bne.n	80020e4 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80020ac:	78fb      	ldrb	r3, [r7, #3]
 80020ae:	015a      	lsls	r2, r3, #5
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	4413      	add	r3, r2
 80020b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020b8:	461a      	mov	r2, r3
 80020ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020be:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80020c0:	78fa      	ldrb	r2, [r7, #3]
 80020c2:	6879      	ldr	r1, [r7, #4]
 80020c4:	4613      	mov	r3, r2
 80020c6:	011b      	lsls	r3, r3, #4
 80020c8:	1a9b      	subs	r3, r3, r2
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	440b      	add	r3, r1
 80020ce:	334d      	adds	r3, #77	@ 0x4d
 80020d0:	2209      	movs	r2, #9
 80020d2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	78fa      	ldrb	r2, [r7, #3]
 80020da:	4611      	mov	r1, r2
 80020dc:	4618      	mov	r0, r3
 80020de:	f003 ff30 	bl	8005f42 <USB_HC_Halt>
 80020e2:	e025      	b.n	8002130 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	78fa      	ldrb	r2, [r7, #3]
 80020ea:	4611      	mov	r1, r2
 80020ec:	4618      	mov	r0, r3
 80020ee:	f003 f9e7 	bl	80054c0 <USB_ReadChInterrupts>
 80020f2:	4603      	mov	r3, r0
 80020f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020f8:	2b80      	cmp	r3, #128	@ 0x80
 80020fa:	d119      	bne.n	8002130 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80020fc:	78fb      	ldrb	r3, [r7, #3]
 80020fe:	015a      	lsls	r2, r3, #5
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	4413      	add	r3, r2
 8002104:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002108:	461a      	mov	r2, r3
 800210a:	2380      	movs	r3, #128	@ 0x80
 800210c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800210e:	78fa      	ldrb	r2, [r7, #3]
 8002110:	6879      	ldr	r1, [r7, #4]
 8002112:	4613      	mov	r3, r2
 8002114:	011b      	lsls	r3, r3, #4
 8002116:	1a9b      	subs	r3, r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	440b      	add	r3, r1
 800211c:	334d      	adds	r3, #77	@ 0x4d
 800211e:	2207      	movs	r2, #7
 8002120:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	78fa      	ldrb	r2, [r7, #3]
 8002128:	4611      	mov	r1, r2
 800212a:	4618      	mov	r0, r3
 800212c:	f003 ff09 	bl	8005f42 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	78fa      	ldrb	r2, [r7, #3]
 8002136:	4611      	mov	r1, r2
 8002138:	4618      	mov	r0, r3
 800213a:	f003 f9c1 	bl	80054c0 <USB_ReadChInterrupts>
 800213e:	4603      	mov	r3, r0
 8002140:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002144:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002148:	d112      	bne.n	8002170 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	78fa      	ldrb	r2, [r7, #3]
 8002150:	4611      	mov	r1, r2
 8002152:	4618      	mov	r0, r3
 8002154:	f003 fef5 	bl	8005f42 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002158:	78fb      	ldrb	r3, [r7, #3]
 800215a:	015a      	lsls	r2, r3, #5
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	4413      	add	r3, r2
 8002160:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002164:	461a      	mov	r2, r3
 8002166:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800216a:	6093      	str	r3, [r2, #8]
 800216c:	f000 bd75 	b.w	8002c5a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	78fa      	ldrb	r2, [r7, #3]
 8002176:	4611      	mov	r1, r2
 8002178:	4618      	mov	r0, r3
 800217a:	f003 f9a1 	bl	80054c0 <USB_ReadChInterrupts>
 800217e:	4603      	mov	r3, r0
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	2b01      	cmp	r3, #1
 8002186:	f040 8128 	bne.w	80023da <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800218a:	78fb      	ldrb	r3, [r7, #3]
 800218c:	015a      	lsls	r2, r3, #5
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	4413      	add	r3, r2
 8002192:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002196:	461a      	mov	r2, r3
 8002198:	2320      	movs	r3, #32
 800219a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800219c:	78fa      	ldrb	r2, [r7, #3]
 800219e:	6879      	ldr	r1, [r7, #4]
 80021a0:	4613      	mov	r3, r2
 80021a2:	011b      	lsls	r3, r3, #4
 80021a4:	1a9b      	subs	r3, r3, r2
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	440b      	add	r3, r1
 80021aa:	331b      	adds	r3, #27
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d119      	bne.n	80021e6 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80021b2:	78fa      	ldrb	r2, [r7, #3]
 80021b4:	6879      	ldr	r1, [r7, #4]
 80021b6:	4613      	mov	r3, r2
 80021b8:	011b      	lsls	r3, r3, #4
 80021ba:	1a9b      	subs	r3, r3, r2
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	440b      	add	r3, r1
 80021c0:	331b      	adds	r3, #27
 80021c2:	2200      	movs	r2, #0
 80021c4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80021c6:	78fb      	ldrb	r3, [r7, #3]
 80021c8:	015a      	lsls	r2, r3, #5
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	4413      	add	r3, r2
 80021ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	78fa      	ldrb	r2, [r7, #3]
 80021d6:	0151      	lsls	r1, r2, #5
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	440a      	add	r2, r1
 80021dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80021e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021e4:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	799b      	ldrb	r3, [r3, #6]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d01b      	beq.n	8002226 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80021ee:	78fa      	ldrb	r2, [r7, #3]
 80021f0:	6879      	ldr	r1, [r7, #4]
 80021f2:	4613      	mov	r3, r2
 80021f4:	011b      	lsls	r3, r3, #4
 80021f6:	1a9b      	subs	r3, r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	440b      	add	r3, r1
 80021fc:	3330      	adds	r3, #48	@ 0x30
 80021fe:	6819      	ldr	r1, [r3, #0]
 8002200:	78fb      	ldrb	r3, [r7, #3]
 8002202:	015a      	lsls	r2, r3, #5
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	4413      	add	r3, r2
 8002208:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002212:	78fa      	ldrb	r2, [r7, #3]
 8002214:	1ac9      	subs	r1, r1, r3
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	4613      	mov	r3, r2
 800221a:	011b      	lsls	r3, r3, #4
 800221c:	1a9b      	subs	r3, r3, r2
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	4403      	add	r3, r0
 8002222:	3338      	adds	r3, #56	@ 0x38
 8002224:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002226:	78fa      	ldrb	r2, [r7, #3]
 8002228:	6879      	ldr	r1, [r7, #4]
 800222a:	4613      	mov	r3, r2
 800222c:	011b      	lsls	r3, r3, #4
 800222e:	1a9b      	subs	r3, r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	440b      	add	r3, r1
 8002234:	334d      	adds	r3, #77	@ 0x4d
 8002236:	2201      	movs	r2, #1
 8002238:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800223a:	78fa      	ldrb	r2, [r7, #3]
 800223c:	6879      	ldr	r1, [r7, #4]
 800223e:	4613      	mov	r3, r2
 8002240:	011b      	lsls	r3, r3, #4
 8002242:	1a9b      	subs	r3, r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	440b      	add	r3, r1
 8002248:	3344      	adds	r3, #68	@ 0x44
 800224a:	2200      	movs	r2, #0
 800224c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800224e:	78fb      	ldrb	r3, [r7, #3]
 8002250:	015a      	lsls	r2, r3, #5
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	4413      	add	r3, r2
 8002256:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800225a:	461a      	mov	r2, r3
 800225c:	2301      	movs	r3, #1
 800225e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002260:	78fa      	ldrb	r2, [r7, #3]
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	4613      	mov	r3, r2
 8002266:	011b      	lsls	r3, r3, #4
 8002268:	1a9b      	subs	r3, r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	440b      	add	r3, r1
 800226e:	3326      	adds	r3, #38	@ 0x26
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00a      	beq.n	800228c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002276:	78fa      	ldrb	r2, [r7, #3]
 8002278:	6879      	ldr	r1, [r7, #4]
 800227a:	4613      	mov	r3, r2
 800227c:	011b      	lsls	r3, r3, #4
 800227e:	1a9b      	subs	r3, r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	440b      	add	r3, r1
 8002284:	3326      	adds	r3, #38	@ 0x26
 8002286:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002288:	2b02      	cmp	r3, #2
 800228a:	d110      	bne.n	80022ae <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	78fa      	ldrb	r2, [r7, #3]
 8002292:	4611      	mov	r1, r2
 8002294:	4618      	mov	r0, r3
 8002296:	f003 fe54 	bl	8005f42 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800229a:	78fb      	ldrb	r3, [r7, #3]
 800229c:	015a      	lsls	r2, r3, #5
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	4413      	add	r3, r2
 80022a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022a6:	461a      	mov	r2, r3
 80022a8:	2310      	movs	r3, #16
 80022aa:	6093      	str	r3, [r2, #8]
 80022ac:	e03d      	b.n	800232a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80022ae:	78fa      	ldrb	r2, [r7, #3]
 80022b0:	6879      	ldr	r1, [r7, #4]
 80022b2:	4613      	mov	r3, r2
 80022b4:	011b      	lsls	r3, r3, #4
 80022b6:	1a9b      	subs	r3, r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	440b      	add	r3, r1
 80022bc:	3326      	adds	r3, #38	@ 0x26
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	2b03      	cmp	r3, #3
 80022c2:	d00a      	beq.n	80022da <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80022c4:	78fa      	ldrb	r2, [r7, #3]
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	4613      	mov	r3, r2
 80022ca:	011b      	lsls	r3, r3, #4
 80022cc:	1a9b      	subs	r3, r3, r2
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	440b      	add	r3, r1
 80022d2:	3326      	adds	r3, #38	@ 0x26
 80022d4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d127      	bne.n	800232a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80022da:	78fb      	ldrb	r3, [r7, #3]
 80022dc:	015a      	lsls	r2, r3, #5
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	4413      	add	r3, r2
 80022e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	78fa      	ldrb	r2, [r7, #3]
 80022ea:	0151      	lsls	r1, r2, #5
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	440a      	add	r2, r1
 80022f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80022f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80022f8:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80022fa:	78fa      	ldrb	r2, [r7, #3]
 80022fc:	6879      	ldr	r1, [r7, #4]
 80022fe:	4613      	mov	r3, r2
 8002300:	011b      	lsls	r3, r3, #4
 8002302:	1a9b      	subs	r3, r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	440b      	add	r3, r1
 8002308:	334c      	adds	r3, #76	@ 0x4c
 800230a:	2201      	movs	r2, #1
 800230c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800230e:	78fa      	ldrb	r2, [r7, #3]
 8002310:	6879      	ldr	r1, [r7, #4]
 8002312:	4613      	mov	r3, r2
 8002314:	011b      	lsls	r3, r3, #4
 8002316:	1a9b      	subs	r3, r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	440b      	add	r3, r1
 800231c:	334c      	adds	r3, #76	@ 0x4c
 800231e:	781a      	ldrb	r2, [r3, #0]
 8002320:	78fb      	ldrb	r3, [r7, #3]
 8002322:	4619      	mov	r1, r3
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	f006 f929 	bl	800857c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	799b      	ldrb	r3, [r3, #6]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d13b      	bne.n	80023aa <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002332:	78fa      	ldrb	r2, [r7, #3]
 8002334:	6879      	ldr	r1, [r7, #4]
 8002336:	4613      	mov	r3, r2
 8002338:	011b      	lsls	r3, r3, #4
 800233a:	1a9b      	subs	r3, r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	440b      	add	r3, r1
 8002340:	3338      	adds	r3, #56	@ 0x38
 8002342:	6819      	ldr	r1, [r3, #0]
 8002344:	78fa      	ldrb	r2, [r7, #3]
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	4613      	mov	r3, r2
 800234a:	011b      	lsls	r3, r3, #4
 800234c:	1a9b      	subs	r3, r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	4403      	add	r3, r0
 8002352:	3328      	adds	r3, #40	@ 0x28
 8002354:	881b      	ldrh	r3, [r3, #0]
 8002356:	440b      	add	r3, r1
 8002358:	1e59      	subs	r1, r3, #1
 800235a:	78fa      	ldrb	r2, [r7, #3]
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	4613      	mov	r3, r2
 8002360:	011b      	lsls	r3, r3, #4
 8002362:	1a9b      	subs	r3, r3, r2
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	4403      	add	r3, r0
 8002368:	3328      	adds	r3, #40	@ 0x28
 800236a:	881b      	ldrh	r3, [r3, #0]
 800236c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002370:	f003 0301 	and.w	r3, r3, #1
 8002374:	2b00      	cmp	r3, #0
 8002376:	f000 8470 	beq.w	8002c5a <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800237a:	78fa      	ldrb	r2, [r7, #3]
 800237c:	6879      	ldr	r1, [r7, #4]
 800237e:	4613      	mov	r3, r2
 8002380:	011b      	lsls	r3, r3, #4
 8002382:	1a9b      	subs	r3, r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	333c      	adds	r3, #60	@ 0x3c
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	78fa      	ldrb	r2, [r7, #3]
 800238e:	f083 0301 	eor.w	r3, r3, #1
 8002392:	b2d8      	uxtb	r0, r3
 8002394:	6879      	ldr	r1, [r7, #4]
 8002396:	4613      	mov	r3, r2
 8002398:	011b      	lsls	r3, r3, #4
 800239a:	1a9b      	subs	r3, r3, r2
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	440b      	add	r3, r1
 80023a0:	333c      	adds	r3, #60	@ 0x3c
 80023a2:	4602      	mov	r2, r0
 80023a4:	701a      	strb	r2, [r3, #0]
 80023a6:	f000 bc58 	b.w	8002c5a <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80023aa:	78fa      	ldrb	r2, [r7, #3]
 80023ac:	6879      	ldr	r1, [r7, #4]
 80023ae:	4613      	mov	r3, r2
 80023b0:	011b      	lsls	r3, r3, #4
 80023b2:	1a9b      	subs	r3, r3, r2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	440b      	add	r3, r1
 80023b8:	333c      	adds	r3, #60	@ 0x3c
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	78fa      	ldrb	r2, [r7, #3]
 80023be:	f083 0301 	eor.w	r3, r3, #1
 80023c2:	b2d8      	uxtb	r0, r3
 80023c4:	6879      	ldr	r1, [r7, #4]
 80023c6:	4613      	mov	r3, r2
 80023c8:	011b      	lsls	r3, r3, #4
 80023ca:	1a9b      	subs	r3, r3, r2
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	440b      	add	r3, r1
 80023d0:	333c      	adds	r3, #60	@ 0x3c
 80023d2:	4602      	mov	r2, r0
 80023d4:	701a      	strb	r2, [r3, #0]
 80023d6:	f000 bc40 	b.w	8002c5a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	78fa      	ldrb	r2, [r7, #3]
 80023e0:	4611      	mov	r1, r2
 80023e2:	4618      	mov	r0, r3
 80023e4:	f003 f86c 	bl	80054c0 <USB_ReadChInterrupts>
 80023e8:	4603      	mov	r3, r0
 80023ea:	f003 0320 	and.w	r3, r3, #32
 80023ee:	2b20      	cmp	r3, #32
 80023f0:	d131      	bne.n	8002456 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80023f2:	78fb      	ldrb	r3, [r7, #3]
 80023f4:	015a      	lsls	r2, r3, #5
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	4413      	add	r3, r2
 80023fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023fe:	461a      	mov	r2, r3
 8002400:	2320      	movs	r3, #32
 8002402:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002404:	78fa      	ldrb	r2, [r7, #3]
 8002406:	6879      	ldr	r1, [r7, #4]
 8002408:	4613      	mov	r3, r2
 800240a:	011b      	lsls	r3, r3, #4
 800240c:	1a9b      	subs	r3, r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	440b      	add	r3, r1
 8002412:	331a      	adds	r3, #26
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	2b01      	cmp	r3, #1
 8002418:	f040 841f 	bne.w	8002c5a <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 800241c:	78fa      	ldrb	r2, [r7, #3]
 800241e:	6879      	ldr	r1, [r7, #4]
 8002420:	4613      	mov	r3, r2
 8002422:	011b      	lsls	r3, r3, #4
 8002424:	1a9b      	subs	r3, r3, r2
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	440b      	add	r3, r1
 800242a:	331b      	adds	r3, #27
 800242c:	2201      	movs	r2, #1
 800242e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002430:	78fa      	ldrb	r2, [r7, #3]
 8002432:	6879      	ldr	r1, [r7, #4]
 8002434:	4613      	mov	r3, r2
 8002436:	011b      	lsls	r3, r3, #4
 8002438:	1a9b      	subs	r3, r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	440b      	add	r3, r1
 800243e:	334d      	adds	r3, #77	@ 0x4d
 8002440:	2203      	movs	r2, #3
 8002442:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	78fa      	ldrb	r2, [r7, #3]
 800244a:	4611      	mov	r1, r2
 800244c:	4618      	mov	r0, r3
 800244e:	f003 fd78 	bl	8005f42 <USB_HC_Halt>
 8002452:	f000 bc02 	b.w	8002c5a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	78fa      	ldrb	r2, [r7, #3]
 800245c:	4611      	mov	r1, r2
 800245e:	4618      	mov	r0, r3
 8002460:	f003 f82e 	bl	80054c0 <USB_ReadChInterrupts>
 8002464:	4603      	mov	r3, r0
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	2b02      	cmp	r3, #2
 800246c:	f040 8305 	bne.w	8002a7a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002470:	78fb      	ldrb	r3, [r7, #3]
 8002472:	015a      	lsls	r2, r3, #5
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	4413      	add	r3, r2
 8002478:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800247c:	461a      	mov	r2, r3
 800247e:	2302      	movs	r3, #2
 8002480:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002482:	78fa      	ldrb	r2, [r7, #3]
 8002484:	6879      	ldr	r1, [r7, #4]
 8002486:	4613      	mov	r3, r2
 8002488:	011b      	lsls	r3, r3, #4
 800248a:	1a9b      	subs	r3, r3, r2
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	440b      	add	r3, r1
 8002490:	334d      	adds	r3, #77	@ 0x4d
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	2b01      	cmp	r3, #1
 8002496:	d114      	bne.n	80024c2 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002498:	78fa      	ldrb	r2, [r7, #3]
 800249a:	6879      	ldr	r1, [r7, #4]
 800249c:	4613      	mov	r3, r2
 800249e:	011b      	lsls	r3, r3, #4
 80024a0:	1a9b      	subs	r3, r3, r2
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	440b      	add	r3, r1
 80024a6:	334d      	adds	r3, #77	@ 0x4d
 80024a8:	2202      	movs	r2, #2
 80024aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80024ac:	78fa      	ldrb	r2, [r7, #3]
 80024ae:	6879      	ldr	r1, [r7, #4]
 80024b0:	4613      	mov	r3, r2
 80024b2:	011b      	lsls	r3, r3, #4
 80024b4:	1a9b      	subs	r3, r3, r2
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	440b      	add	r3, r1
 80024ba:	334c      	adds	r3, #76	@ 0x4c
 80024bc:	2201      	movs	r2, #1
 80024be:	701a      	strb	r2, [r3, #0]
 80024c0:	e2cc      	b.n	8002a5c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80024c2:	78fa      	ldrb	r2, [r7, #3]
 80024c4:	6879      	ldr	r1, [r7, #4]
 80024c6:	4613      	mov	r3, r2
 80024c8:	011b      	lsls	r3, r3, #4
 80024ca:	1a9b      	subs	r3, r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	440b      	add	r3, r1
 80024d0:	334d      	adds	r3, #77	@ 0x4d
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	2b06      	cmp	r3, #6
 80024d6:	d114      	bne.n	8002502 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024d8:	78fa      	ldrb	r2, [r7, #3]
 80024da:	6879      	ldr	r1, [r7, #4]
 80024dc:	4613      	mov	r3, r2
 80024de:	011b      	lsls	r3, r3, #4
 80024e0:	1a9b      	subs	r3, r3, r2
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	440b      	add	r3, r1
 80024e6:	334d      	adds	r3, #77	@ 0x4d
 80024e8:	2202      	movs	r2, #2
 80024ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80024ec:	78fa      	ldrb	r2, [r7, #3]
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	4613      	mov	r3, r2
 80024f2:	011b      	lsls	r3, r3, #4
 80024f4:	1a9b      	subs	r3, r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	440b      	add	r3, r1
 80024fa:	334c      	adds	r3, #76	@ 0x4c
 80024fc:	2205      	movs	r2, #5
 80024fe:	701a      	strb	r2, [r3, #0]
 8002500:	e2ac      	b.n	8002a5c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002502:	78fa      	ldrb	r2, [r7, #3]
 8002504:	6879      	ldr	r1, [r7, #4]
 8002506:	4613      	mov	r3, r2
 8002508:	011b      	lsls	r3, r3, #4
 800250a:	1a9b      	subs	r3, r3, r2
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	440b      	add	r3, r1
 8002510:	334d      	adds	r3, #77	@ 0x4d
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	2b07      	cmp	r3, #7
 8002516:	d00b      	beq.n	8002530 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002518:	78fa      	ldrb	r2, [r7, #3]
 800251a:	6879      	ldr	r1, [r7, #4]
 800251c:	4613      	mov	r3, r2
 800251e:	011b      	lsls	r3, r3, #4
 8002520:	1a9b      	subs	r3, r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	440b      	add	r3, r1
 8002526:	334d      	adds	r3, #77	@ 0x4d
 8002528:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800252a:	2b09      	cmp	r3, #9
 800252c:	f040 80a6 	bne.w	800267c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002530:	78fa      	ldrb	r2, [r7, #3]
 8002532:	6879      	ldr	r1, [r7, #4]
 8002534:	4613      	mov	r3, r2
 8002536:	011b      	lsls	r3, r3, #4
 8002538:	1a9b      	subs	r3, r3, r2
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	440b      	add	r3, r1
 800253e:	334d      	adds	r3, #77	@ 0x4d
 8002540:	2202      	movs	r2, #2
 8002542:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002544:	78fa      	ldrb	r2, [r7, #3]
 8002546:	6879      	ldr	r1, [r7, #4]
 8002548:	4613      	mov	r3, r2
 800254a:	011b      	lsls	r3, r3, #4
 800254c:	1a9b      	subs	r3, r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	440b      	add	r3, r1
 8002552:	3344      	adds	r3, #68	@ 0x44
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	1c59      	adds	r1, r3, #1
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	4613      	mov	r3, r2
 800255c:	011b      	lsls	r3, r3, #4
 800255e:	1a9b      	subs	r3, r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4403      	add	r3, r0
 8002564:	3344      	adds	r3, #68	@ 0x44
 8002566:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002568:	78fa      	ldrb	r2, [r7, #3]
 800256a:	6879      	ldr	r1, [r7, #4]
 800256c:	4613      	mov	r3, r2
 800256e:	011b      	lsls	r3, r3, #4
 8002570:	1a9b      	subs	r3, r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	440b      	add	r3, r1
 8002576:	3344      	adds	r3, #68	@ 0x44
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2b02      	cmp	r3, #2
 800257c:	d943      	bls.n	8002606 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800257e:	78fa      	ldrb	r2, [r7, #3]
 8002580:	6879      	ldr	r1, [r7, #4]
 8002582:	4613      	mov	r3, r2
 8002584:	011b      	lsls	r3, r3, #4
 8002586:	1a9b      	subs	r3, r3, r2
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	440b      	add	r3, r1
 800258c:	3344      	adds	r3, #68	@ 0x44
 800258e:	2200      	movs	r2, #0
 8002590:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002592:	78fa      	ldrb	r2, [r7, #3]
 8002594:	6879      	ldr	r1, [r7, #4]
 8002596:	4613      	mov	r3, r2
 8002598:	011b      	lsls	r3, r3, #4
 800259a:	1a9b      	subs	r3, r3, r2
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	440b      	add	r3, r1
 80025a0:	331a      	adds	r3, #26
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d123      	bne.n	80025f0 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80025a8:	78fa      	ldrb	r2, [r7, #3]
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	4613      	mov	r3, r2
 80025ae:	011b      	lsls	r3, r3, #4
 80025b0:	1a9b      	subs	r3, r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	440b      	add	r3, r1
 80025b6:	331b      	adds	r3, #27
 80025b8:	2200      	movs	r2, #0
 80025ba:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80025bc:	78fa      	ldrb	r2, [r7, #3]
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	4613      	mov	r3, r2
 80025c2:	011b      	lsls	r3, r3, #4
 80025c4:	1a9b      	subs	r3, r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	440b      	add	r3, r1
 80025ca:	331c      	adds	r3, #28
 80025cc:	2200      	movs	r2, #0
 80025ce:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80025d0:	78fb      	ldrb	r3, [r7, #3]
 80025d2:	015a      	lsls	r2, r3, #5
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	4413      	add	r3, r2
 80025d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	78fa      	ldrb	r2, [r7, #3]
 80025e0:	0151      	lsls	r1, r2, #5
 80025e2:	693a      	ldr	r2, [r7, #16]
 80025e4:	440a      	add	r2, r1
 80025e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80025ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025ee:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80025f0:	78fa      	ldrb	r2, [r7, #3]
 80025f2:	6879      	ldr	r1, [r7, #4]
 80025f4:	4613      	mov	r3, r2
 80025f6:	011b      	lsls	r3, r3, #4
 80025f8:	1a9b      	subs	r3, r3, r2
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	440b      	add	r3, r1
 80025fe:	334c      	adds	r3, #76	@ 0x4c
 8002600:	2204      	movs	r2, #4
 8002602:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002604:	e229      	b.n	8002a5a <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002606:	78fa      	ldrb	r2, [r7, #3]
 8002608:	6879      	ldr	r1, [r7, #4]
 800260a:	4613      	mov	r3, r2
 800260c:	011b      	lsls	r3, r3, #4
 800260e:	1a9b      	subs	r3, r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	440b      	add	r3, r1
 8002614:	334c      	adds	r3, #76	@ 0x4c
 8002616:	2202      	movs	r2, #2
 8002618:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800261a:	78fa      	ldrb	r2, [r7, #3]
 800261c:	6879      	ldr	r1, [r7, #4]
 800261e:	4613      	mov	r3, r2
 8002620:	011b      	lsls	r3, r3, #4
 8002622:	1a9b      	subs	r3, r3, r2
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	440b      	add	r3, r1
 8002628:	3326      	adds	r3, #38	@ 0x26
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00b      	beq.n	8002648 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002630:	78fa      	ldrb	r2, [r7, #3]
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	4613      	mov	r3, r2
 8002636:	011b      	lsls	r3, r3, #4
 8002638:	1a9b      	subs	r3, r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	440b      	add	r3, r1
 800263e:	3326      	adds	r3, #38	@ 0x26
 8002640:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002642:	2b02      	cmp	r3, #2
 8002644:	f040 8209 	bne.w	8002a5a <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002648:	78fb      	ldrb	r3, [r7, #3]
 800264a:	015a      	lsls	r2, r3, #5
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	4413      	add	r3, r2
 8002650:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800265e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002666:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002668:	78fb      	ldrb	r3, [r7, #3]
 800266a:	015a      	lsls	r2, r3, #5
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	4413      	add	r3, r2
 8002670:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002674:	461a      	mov	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800267a:	e1ee      	b.n	8002a5a <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800267c:	78fa      	ldrb	r2, [r7, #3]
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	4613      	mov	r3, r2
 8002682:	011b      	lsls	r3, r3, #4
 8002684:	1a9b      	subs	r3, r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	440b      	add	r3, r1
 800268a:	334d      	adds	r3, #77	@ 0x4d
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	2b05      	cmp	r3, #5
 8002690:	f040 80c8 	bne.w	8002824 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002694:	78fa      	ldrb	r2, [r7, #3]
 8002696:	6879      	ldr	r1, [r7, #4]
 8002698:	4613      	mov	r3, r2
 800269a:	011b      	lsls	r3, r3, #4
 800269c:	1a9b      	subs	r3, r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	440b      	add	r3, r1
 80026a2:	334d      	adds	r3, #77	@ 0x4d
 80026a4:	2202      	movs	r2, #2
 80026a6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80026a8:	78fa      	ldrb	r2, [r7, #3]
 80026aa:	6879      	ldr	r1, [r7, #4]
 80026ac:	4613      	mov	r3, r2
 80026ae:	011b      	lsls	r3, r3, #4
 80026b0:	1a9b      	subs	r3, r3, r2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	440b      	add	r3, r1
 80026b6:	331b      	adds	r3, #27
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	f040 81ce 	bne.w	8002a5c <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80026c0:	78fa      	ldrb	r2, [r7, #3]
 80026c2:	6879      	ldr	r1, [r7, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	011b      	lsls	r3, r3, #4
 80026c8:	1a9b      	subs	r3, r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	3326      	adds	r3, #38	@ 0x26
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	2b03      	cmp	r3, #3
 80026d4:	d16b      	bne.n	80027ae <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80026d6:	78fa      	ldrb	r2, [r7, #3]
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	011b      	lsls	r3, r3, #4
 80026de:	1a9b      	subs	r3, r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	440b      	add	r3, r1
 80026e4:	3348      	adds	r3, #72	@ 0x48
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	1c59      	adds	r1, r3, #1
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	4613      	mov	r3, r2
 80026ee:	011b      	lsls	r3, r3, #4
 80026f0:	1a9b      	subs	r3, r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	4403      	add	r3, r0
 80026f6:	3348      	adds	r3, #72	@ 0x48
 80026f8:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80026fa:	78fa      	ldrb	r2, [r7, #3]
 80026fc:	6879      	ldr	r1, [r7, #4]
 80026fe:	4613      	mov	r3, r2
 8002700:	011b      	lsls	r3, r3, #4
 8002702:	1a9b      	subs	r3, r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	440b      	add	r3, r1
 8002708:	3348      	adds	r3, #72	@ 0x48
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2b02      	cmp	r3, #2
 800270e:	d943      	bls.n	8002798 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002710:	78fa      	ldrb	r2, [r7, #3]
 8002712:	6879      	ldr	r1, [r7, #4]
 8002714:	4613      	mov	r3, r2
 8002716:	011b      	lsls	r3, r3, #4
 8002718:	1a9b      	subs	r3, r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	440b      	add	r3, r1
 800271e:	3348      	adds	r3, #72	@ 0x48
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002724:	78fa      	ldrb	r2, [r7, #3]
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	4613      	mov	r3, r2
 800272a:	011b      	lsls	r3, r3, #4
 800272c:	1a9b      	subs	r3, r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	440b      	add	r3, r1
 8002732:	331b      	adds	r3, #27
 8002734:	2200      	movs	r2, #0
 8002736:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002738:	78fa      	ldrb	r2, [r7, #3]
 800273a:	6879      	ldr	r1, [r7, #4]
 800273c:	4613      	mov	r3, r2
 800273e:	011b      	lsls	r3, r3, #4
 8002740:	1a9b      	subs	r3, r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	440b      	add	r3, r1
 8002746:	3344      	adds	r3, #68	@ 0x44
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	2b02      	cmp	r3, #2
 800274c:	d809      	bhi.n	8002762 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800274e:	78fa      	ldrb	r2, [r7, #3]
 8002750:	6879      	ldr	r1, [r7, #4]
 8002752:	4613      	mov	r3, r2
 8002754:	011b      	lsls	r3, r3, #4
 8002756:	1a9b      	subs	r3, r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	440b      	add	r3, r1
 800275c:	331c      	adds	r3, #28
 800275e:	2201      	movs	r2, #1
 8002760:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002762:	78fb      	ldrb	r3, [r7, #3]
 8002764:	015a      	lsls	r2, r3, #5
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	4413      	add	r3, r2
 800276a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	78fa      	ldrb	r2, [r7, #3]
 8002772:	0151      	lsls	r1, r2, #5
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	440a      	add	r2, r1
 8002778:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800277c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002780:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8002782:	78fa      	ldrb	r2, [r7, #3]
 8002784:	6879      	ldr	r1, [r7, #4]
 8002786:	4613      	mov	r3, r2
 8002788:	011b      	lsls	r3, r3, #4
 800278a:	1a9b      	subs	r3, r3, r2
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	440b      	add	r3, r1
 8002790:	334c      	adds	r3, #76	@ 0x4c
 8002792:	2204      	movs	r2, #4
 8002794:	701a      	strb	r2, [r3, #0]
 8002796:	e014      	b.n	80027c2 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002798:	78fa      	ldrb	r2, [r7, #3]
 800279a:	6879      	ldr	r1, [r7, #4]
 800279c:	4613      	mov	r3, r2
 800279e:	011b      	lsls	r3, r3, #4
 80027a0:	1a9b      	subs	r3, r3, r2
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	440b      	add	r3, r1
 80027a6:	334c      	adds	r3, #76	@ 0x4c
 80027a8:	2202      	movs	r2, #2
 80027aa:	701a      	strb	r2, [r3, #0]
 80027ac:	e009      	b.n	80027c2 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80027ae:	78fa      	ldrb	r2, [r7, #3]
 80027b0:	6879      	ldr	r1, [r7, #4]
 80027b2:	4613      	mov	r3, r2
 80027b4:	011b      	lsls	r3, r3, #4
 80027b6:	1a9b      	subs	r3, r3, r2
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	440b      	add	r3, r1
 80027bc:	334c      	adds	r3, #76	@ 0x4c
 80027be:	2202      	movs	r2, #2
 80027c0:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027c2:	78fa      	ldrb	r2, [r7, #3]
 80027c4:	6879      	ldr	r1, [r7, #4]
 80027c6:	4613      	mov	r3, r2
 80027c8:	011b      	lsls	r3, r3, #4
 80027ca:	1a9b      	subs	r3, r3, r2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	440b      	add	r3, r1
 80027d0:	3326      	adds	r3, #38	@ 0x26
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d00b      	beq.n	80027f0 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80027d8:	78fa      	ldrb	r2, [r7, #3]
 80027da:	6879      	ldr	r1, [r7, #4]
 80027dc:	4613      	mov	r3, r2
 80027de:	011b      	lsls	r3, r3, #4
 80027e0:	1a9b      	subs	r3, r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	440b      	add	r3, r1
 80027e6:	3326      	adds	r3, #38	@ 0x26
 80027e8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	f040 8136 	bne.w	8002a5c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80027f0:	78fb      	ldrb	r3, [r7, #3]
 80027f2:	015a      	lsls	r2, r3, #5
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	4413      	add	r3, r2
 80027f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002806:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800280e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002810:	78fb      	ldrb	r3, [r7, #3]
 8002812:	015a      	lsls	r2, r3, #5
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	4413      	add	r3, r2
 8002818:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800281c:	461a      	mov	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6013      	str	r3, [r2, #0]
 8002822:	e11b      	b.n	8002a5c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002824:	78fa      	ldrb	r2, [r7, #3]
 8002826:	6879      	ldr	r1, [r7, #4]
 8002828:	4613      	mov	r3, r2
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	1a9b      	subs	r3, r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	440b      	add	r3, r1
 8002832:	334d      	adds	r3, #77	@ 0x4d
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	2b03      	cmp	r3, #3
 8002838:	f040 8081 	bne.w	800293e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800283c:	78fa      	ldrb	r2, [r7, #3]
 800283e:	6879      	ldr	r1, [r7, #4]
 8002840:	4613      	mov	r3, r2
 8002842:	011b      	lsls	r3, r3, #4
 8002844:	1a9b      	subs	r3, r3, r2
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	440b      	add	r3, r1
 800284a:	334d      	adds	r3, #77	@ 0x4d
 800284c:	2202      	movs	r2, #2
 800284e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002850:	78fa      	ldrb	r2, [r7, #3]
 8002852:	6879      	ldr	r1, [r7, #4]
 8002854:	4613      	mov	r3, r2
 8002856:	011b      	lsls	r3, r3, #4
 8002858:	1a9b      	subs	r3, r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	440b      	add	r3, r1
 800285e:	331b      	adds	r3, #27
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b01      	cmp	r3, #1
 8002864:	f040 80fa 	bne.w	8002a5c <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002868:	78fa      	ldrb	r2, [r7, #3]
 800286a:	6879      	ldr	r1, [r7, #4]
 800286c:	4613      	mov	r3, r2
 800286e:	011b      	lsls	r3, r3, #4
 8002870:	1a9b      	subs	r3, r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	440b      	add	r3, r1
 8002876:	334c      	adds	r3, #76	@ 0x4c
 8002878:	2202      	movs	r2, #2
 800287a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800287c:	78fb      	ldrb	r3, [r7, #3]
 800287e:	015a      	lsls	r2, r3, #5
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	4413      	add	r3, r2
 8002884:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	78fa      	ldrb	r2, [r7, #3]
 800288c:	0151      	lsls	r1, r2, #5
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	440a      	add	r2, r1
 8002892:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002896:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800289a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800289c:	78fb      	ldrb	r3, [r7, #3]
 800289e:	015a      	lsls	r2, r3, #5
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	4413      	add	r3, r2
 80028a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	78fa      	ldrb	r2, [r7, #3]
 80028ac:	0151      	lsls	r1, r2, #5
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	440a      	add	r2, r1
 80028b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028ba:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80028bc:	78fb      	ldrb	r3, [r7, #3]
 80028be:	015a      	lsls	r2, r3, #5
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	4413      	add	r3, r2
 80028c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	78fa      	ldrb	r2, [r7, #3]
 80028cc:	0151      	lsls	r1, r2, #5
 80028ce:	693a      	ldr	r2, [r7, #16]
 80028d0:	440a      	add	r2, r1
 80028d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028d6:	f023 0320 	bic.w	r3, r3, #32
 80028da:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028dc:	78fa      	ldrb	r2, [r7, #3]
 80028de:	6879      	ldr	r1, [r7, #4]
 80028e0:	4613      	mov	r3, r2
 80028e2:	011b      	lsls	r3, r3, #4
 80028e4:	1a9b      	subs	r3, r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	440b      	add	r3, r1
 80028ea:	3326      	adds	r3, #38	@ 0x26
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d00b      	beq.n	800290a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80028f2:	78fa      	ldrb	r2, [r7, #3]
 80028f4:	6879      	ldr	r1, [r7, #4]
 80028f6:	4613      	mov	r3, r2
 80028f8:	011b      	lsls	r3, r3, #4
 80028fa:	1a9b      	subs	r3, r3, r2
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	440b      	add	r3, r1
 8002900:	3326      	adds	r3, #38	@ 0x26
 8002902:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002904:	2b02      	cmp	r3, #2
 8002906:	f040 80a9 	bne.w	8002a5c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800290a:	78fb      	ldrb	r3, [r7, #3]
 800290c:	015a      	lsls	r2, r3, #5
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	4413      	add	r3, r2
 8002912:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002920:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002928:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800292a:	78fb      	ldrb	r3, [r7, #3]
 800292c:	015a      	lsls	r2, r3, #5
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	4413      	add	r3, r2
 8002932:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002936:	461a      	mov	r2, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6013      	str	r3, [r2, #0]
 800293c:	e08e      	b.n	8002a5c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800293e:	78fa      	ldrb	r2, [r7, #3]
 8002940:	6879      	ldr	r1, [r7, #4]
 8002942:	4613      	mov	r3, r2
 8002944:	011b      	lsls	r3, r3, #4
 8002946:	1a9b      	subs	r3, r3, r2
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	440b      	add	r3, r1
 800294c:	334d      	adds	r3, #77	@ 0x4d
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	2b04      	cmp	r3, #4
 8002952:	d143      	bne.n	80029dc <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002954:	78fa      	ldrb	r2, [r7, #3]
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	4613      	mov	r3, r2
 800295a:	011b      	lsls	r3, r3, #4
 800295c:	1a9b      	subs	r3, r3, r2
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	440b      	add	r3, r1
 8002962:	334d      	adds	r3, #77	@ 0x4d
 8002964:	2202      	movs	r2, #2
 8002966:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002968:	78fa      	ldrb	r2, [r7, #3]
 800296a:	6879      	ldr	r1, [r7, #4]
 800296c:	4613      	mov	r3, r2
 800296e:	011b      	lsls	r3, r3, #4
 8002970:	1a9b      	subs	r3, r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	440b      	add	r3, r1
 8002976:	334c      	adds	r3, #76	@ 0x4c
 8002978:	2202      	movs	r2, #2
 800297a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800297c:	78fa      	ldrb	r2, [r7, #3]
 800297e:	6879      	ldr	r1, [r7, #4]
 8002980:	4613      	mov	r3, r2
 8002982:	011b      	lsls	r3, r3, #4
 8002984:	1a9b      	subs	r3, r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	440b      	add	r3, r1
 800298a:	3326      	adds	r3, #38	@ 0x26
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d00a      	beq.n	80029a8 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002992:	78fa      	ldrb	r2, [r7, #3]
 8002994:	6879      	ldr	r1, [r7, #4]
 8002996:	4613      	mov	r3, r2
 8002998:	011b      	lsls	r3, r3, #4
 800299a:	1a9b      	subs	r3, r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	440b      	add	r3, r1
 80029a0:	3326      	adds	r3, #38	@ 0x26
 80029a2:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d159      	bne.n	8002a5c <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80029a8:	78fb      	ldrb	r3, [r7, #3]
 80029aa:	015a      	lsls	r2, r3, #5
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	4413      	add	r3, r2
 80029b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80029be:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80029c6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80029c8:	78fb      	ldrb	r3, [r7, #3]
 80029ca:	015a      	lsls	r2, r3, #5
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	4413      	add	r3, r2
 80029d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029d4:	461a      	mov	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6013      	str	r3, [r2, #0]
 80029da:	e03f      	b.n	8002a5c <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80029dc:	78fa      	ldrb	r2, [r7, #3]
 80029de:	6879      	ldr	r1, [r7, #4]
 80029e0:	4613      	mov	r3, r2
 80029e2:	011b      	lsls	r3, r3, #4
 80029e4:	1a9b      	subs	r3, r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	440b      	add	r3, r1
 80029ea:	334d      	adds	r3, #77	@ 0x4d
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	2b08      	cmp	r3, #8
 80029f0:	d126      	bne.n	8002a40 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80029f2:	78fa      	ldrb	r2, [r7, #3]
 80029f4:	6879      	ldr	r1, [r7, #4]
 80029f6:	4613      	mov	r3, r2
 80029f8:	011b      	lsls	r3, r3, #4
 80029fa:	1a9b      	subs	r3, r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	440b      	add	r3, r1
 8002a00:	334d      	adds	r3, #77	@ 0x4d
 8002a02:	2202      	movs	r2, #2
 8002a04:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002a06:	78fa      	ldrb	r2, [r7, #3]
 8002a08:	6879      	ldr	r1, [r7, #4]
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	011b      	lsls	r3, r3, #4
 8002a0e:	1a9b      	subs	r3, r3, r2
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	440b      	add	r3, r1
 8002a14:	3344      	adds	r3, #68	@ 0x44
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	1c59      	adds	r1, r3, #1
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	011b      	lsls	r3, r3, #4
 8002a20:	1a9b      	subs	r3, r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	4403      	add	r3, r0
 8002a26:	3344      	adds	r3, #68	@ 0x44
 8002a28:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002a2a:	78fa      	ldrb	r2, [r7, #3]
 8002a2c:	6879      	ldr	r1, [r7, #4]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	011b      	lsls	r3, r3, #4
 8002a32:	1a9b      	subs	r3, r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	440b      	add	r3, r1
 8002a38:	334c      	adds	r3, #76	@ 0x4c
 8002a3a:	2204      	movs	r2, #4
 8002a3c:	701a      	strb	r2, [r3, #0]
 8002a3e:	e00d      	b.n	8002a5c <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002a40:	78fa      	ldrb	r2, [r7, #3]
 8002a42:	6879      	ldr	r1, [r7, #4]
 8002a44:	4613      	mov	r3, r2
 8002a46:	011b      	lsls	r3, r3, #4
 8002a48:	1a9b      	subs	r3, r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	440b      	add	r3, r1
 8002a4e:	334d      	adds	r3, #77	@ 0x4d
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	f000 8100 	beq.w	8002c58 <HCD_HC_IN_IRQHandler+0xcca>
 8002a58:	e000      	b.n	8002a5c <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002a5a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002a5c:	78fa      	ldrb	r2, [r7, #3]
 8002a5e:	6879      	ldr	r1, [r7, #4]
 8002a60:	4613      	mov	r3, r2
 8002a62:	011b      	lsls	r3, r3, #4
 8002a64:	1a9b      	subs	r3, r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	440b      	add	r3, r1
 8002a6a:	334c      	adds	r3, #76	@ 0x4c
 8002a6c:	781a      	ldrb	r2, [r3, #0]
 8002a6e:	78fb      	ldrb	r3, [r7, #3]
 8002a70:	4619      	mov	r1, r3
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f005 fd82 	bl	800857c <HAL_HCD_HC_NotifyURBChange_Callback>
 8002a78:	e0ef      	b.n	8002c5a <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	78fa      	ldrb	r2, [r7, #3]
 8002a80:	4611      	mov	r1, r2
 8002a82:	4618      	mov	r0, r3
 8002a84:	f002 fd1c 	bl	80054c0 <USB_ReadChInterrupts>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a8e:	2b40      	cmp	r3, #64	@ 0x40
 8002a90:	d12f      	bne.n	8002af2 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002a92:	78fb      	ldrb	r3, [r7, #3]
 8002a94:	015a      	lsls	r2, r3, #5
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	4413      	add	r3, r2
 8002a9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	2340      	movs	r3, #64	@ 0x40
 8002aa2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002aa4:	78fa      	ldrb	r2, [r7, #3]
 8002aa6:	6879      	ldr	r1, [r7, #4]
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	011b      	lsls	r3, r3, #4
 8002aac:	1a9b      	subs	r3, r3, r2
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	440b      	add	r3, r1
 8002ab2:	334d      	adds	r3, #77	@ 0x4d
 8002ab4:	2205      	movs	r2, #5
 8002ab6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002ab8:	78fa      	ldrb	r2, [r7, #3]
 8002aba:	6879      	ldr	r1, [r7, #4]
 8002abc:	4613      	mov	r3, r2
 8002abe:	011b      	lsls	r3, r3, #4
 8002ac0:	1a9b      	subs	r3, r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	331a      	adds	r3, #26
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d109      	bne.n	8002ae2 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002ace:	78fa      	ldrb	r2, [r7, #3]
 8002ad0:	6879      	ldr	r1, [r7, #4]
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	011b      	lsls	r3, r3, #4
 8002ad6:	1a9b      	subs	r3, r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	440b      	add	r3, r1
 8002adc:	3344      	adds	r3, #68	@ 0x44
 8002ade:	2200      	movs	r2, #0
 8002ae0:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	78fa      	ldrb	r2, [r7, #3]
 8002ae8:	4611      	mov	r1, r2
 8002aea:	4618      	mov	r0, r3
 8002aec:	f003 fa29 	bl	8005f42 <USB_HC_Halt>
 8002af0:	e0b3      	b.n	8002c5a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	78fa      	ldrb	r2, [r7, #3]
 8002af8:	4611      	mov	r1, r2
 8002afa:	4618      	mov	r0, r3
 8002afc:	f002 fce0 	bl	80054c0 <USB_ReadChInterrupts>
 8002b00:	4603      	mov	r3, r0
 8002b02:	f003 0310 	and.w	r3, r3, #16
 8002b06:	2b10      	cmp	r3, #16
 8002b08:	f040 80a7 	bne.w	8002c5a <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002b0c:	78fa      	ldrb	r2, [r7, #3]
 8002b0e:	6879      	ldr	r1, [r7, #4]
 8002b10:	4613      	mov	r3, r2
 8002b12:	011b      	lsls	r3, r3, #4
 8002b14:	1a9b      	subs	r3, r3, r2
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	440b      	add	r3, r1
 8002b1a:	3326      	adds	r3, #38	@ 0x26
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	2b03      	cmp	r3, #3
 8002b20:	d11b      	bne.n	8002b5a <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b22:	78fa      	ldrb	r2, [r7, #3]
 8002b24:	6879      	ldr	r1, [r7, #4]
 8002b26:	4613      	mov	r3, r2
 8002b28:	011b      	lsls	r3, r3, #4
 8002b2a:	1a9b      	subs	r3, r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	440b      	add	r3, r1
 8002b30:	3344      	adds	r3, #68	@ 0x44
 8002b32:	2200      	movs	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002b36:	78fa      	ldrb	r2, [r7, #3]
 8002b38:	6879      	ldr	r1, [r7, #4]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	011b      	lsls	r3, r3, #4
 8002b3e:	1a9b      	subs	r3, r3, r2
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	440b      	add	r3, r1
 8002b44:	334d      	adds	r3, #77	@ 0x4d
 8002b46:	2204      	movs	r2, #4
 8002b48:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	78fa      	ldrb	r2, [r7, #3]
 8002b50:	4611      	mov	r1, r2
 8002b52:	4618      	mov	r0, r3
 8002b54:	f003 f9f5 	bl	8005f42 <USB_HC_Halt>
 8002b58:	e03f      	b.n	8002bda <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b5a:	78fa      	ldrb	r2, [r7, #3]
 8002b5c:	6879      	ldr	r1, [r7, #4]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	011b      	lsls	r3, r3, #4
 8002b62:	1a9b      	subs	r3, r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	440b      	add	r3, r1
 8002b68:	3326      	adds	r3, #38	@ 0x26
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d00a      	beq.n	8002b86 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002b70:	78fa      	ldrb	r2, [r7, #3]
 8002b72:	6879      	ldr	r1, [r7, #4]
 8002b74:	4613      	mov	r3, r2
 8002b76:	011b      	lsls	r3, r3, #4
 8002b78:	1a9b      	subs	r3, r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	3326      	adds	r3, #38	@ 0x26
 8002b80:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d129      	bne.n	8002bda <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b86:	78fa      	ldrb	r2, [r7, #3]
 8002b88:	6879      	ldr	r1, [r7, #4]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	011b      	lsls	r3, r3, #4
 8002b8e:	1a9b      	subs	r3, r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	440b      	add	r3, r1
 8002b94:	3344      	adds	r3, #68	@ 0x44
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	799b      	ldrb	r3, [r3, #6]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00a      	beq.n	8002bb8 <HCD_HC_IN_IRQHandler+0xc2a>
 8002ba2:	78fa      	ldrb	r2, [r7, #3]
 8002ba4:	6879      	ldr	r1, [r7, #4]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	011b      	lsls	r3, r3, #4
 8002baa:	1a9b      	subs	r3, r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	440b      	add	r3, r1
 8002bb0:	331b      	adds	r3, #27
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d110      	bne.n	8002bda <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002bb8:	78fa      	ldrb	r2, [r7, #3]
 8002bba:	6879      	ldr	r1, [r7, #4]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	011b      	lsls	r3, r3, #4
 8002bc0:	1a9b      	subs	r3, r3, r2
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	440b      	add	r3, r1
 8002bc6:	334d      	adds	r3, #77	@ 0x4d
 8002bc8:	2204      	movs	r2, #4
 8002bca:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	78fa      	ldrb	r2, [r7, #3]
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f003 f9b4 	bl	8005f42 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002bda:	78fa      	ldrb	r2, [r7, #3]
 8002bdc:	6879      	ldr	r1, [r7, #4]
 8002bde:	4613      	mov	r3, r2
 8002be0:	011b      	lsls	r3, r3, #4
 8002be2:	1a9b      	subs	r3, r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	440b      	add	r3, r1
 8002be8:	331b      	adds	r3, #27
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d129      	bne.n	8002c44 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002bf0:	78fa      	ldrb	r2, [r7, #3]
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	011b      	lsls	r3, r3, #4
 8002bf8:	1a9b      	subs	r3, r3, r2
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	440b      	add	r3, r1
 8002bfe:	331b      	adds	r3, #27
 8002c00:	2200      	movs	r2, #0
 8002c02:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002c04:	78fb      	ldrb	r3, [r7, #3]
 8002c06:	015a      	lsls	r2, r3, #5
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	78fa      	ldrb	r2, [r7, #3]
 8002c14:	0151      	lsls	r1, r2, #5
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	440a      	add	r2, r1
 8002c1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c22:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002c24:	78fb      	ldrb	r3, [r7, #3]
 8002c26:	015a      	lsls	r2, r3, #5
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	78fa      	ldrb	r2, [r7, #3]
 8002c34:	0151      	lsls	r1, r2, #5
 8002c36:	693a      	ldr	r2, [r7, #16]
 8002c38:	440a      	add	r2, r1
 8002c3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c3e:	f043 0320 	orr.w	r3, r3, #32
 8002c42:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002c44:	78fb      	ldrb	r3, [r7, #3]
 8002c46:	015a      	lsls	r2, r3, #5
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c50:	461a      	mov	r2, r3
 8002c52:	2310      	movs	r3, #16
 8002c54:	6093      	str	r3, [r2, #8]
 8002c56:	e000      	b.n	8002c5a <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002c58:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002c5a:	3718      	adds	r7, #24
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b086      	sub	sp, #24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	460b      	mov	r3, r1
 8002c6a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	78fa      	ldrb	r2, [r7, #3]
 8002c7c:	4611      	mov	r1, r2
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f002 fc1e 	bl	80054c0 <USB_ReadChInterrupts>
 8002c84:	4603      	mov	r3, r0
 8002c86:	f003 0304 	and.w	r3, r3, #4
 8002c8a:	2b04      	cmp	r3, #4
 8002c8c:	d11b      	bne.n	8002cc6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002c8e:	78fb      	ldrb	r3, [r7, #3]
 8002c90:	015a      	lsls	r2, r3, #5
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	4413      	add	r3, r2
 8002c96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	2304      	movs	r3, #4
 8002c9e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002ca0:	78fa      	ldrb	r2, [r7, #3]
 8002ca2:	6879      	ldr	r1, [r7, #4]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	011b      	lsls	r3, r3, #4
 8002ca8:	1a9b      	subs	r3, r3, r2
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	440b      	add	r3, r1
 8002cae:	334d      	adds	r3, #77	@ 0x4d
 8002cb0:	2207      	movs	r2, #7
 8002cb2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	78fa      	ldrb	r2, [r7, #3]
 8002cba:	4611      	mov	r1, r2
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f003 f940 	bl	8005f42 <USB_HC_Halt>
 8002cc2:	f000 bc89 	b.w	80035d8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	78fa      	ldrb	r2, [r7, #3]
 8002ccc:	4611      	mov	r1, r2
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f002 fbf6 	bl	80054c0 <USB_ReadChInterrupts>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	f003 0320 	and.w	r3, r3, #32
 8002cda:	2b20      	cmp	r3, #32
 8002cdc:	f040 8082 	bne.w	8002de4 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002ce0:	78fb      	ldrb	r3, [r7, #3]
 8002ce2:	015a      	lsls	r2, r3, #5
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cec:	461a      	mov	r2, r3
 8002cee:	2320      	movs	r3, #32
 8002cf0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002cf2:	78fa      	ldrb	r2, [r7, #3]
 8002cf4:	6879      	ldr	r1, [r7, #4]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	011b      	lsls	r3, r3, #4
 8002cfa:	1a9b      	subs	r3, r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	440b      	add	r3, r1
 8002d00:	3319      	adds	r3, #25
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d124      	bne.n	8002d52 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002d08:	78fa      	ldrb	r2, [r7, #3]
 8002d0a:	6879      	ldr	r1, [r7, #4]
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	011b      	lsls	r3, r3, #4
 8002d10:	1a9b      	subs	r3, r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	440b      	add	r3, r1
 8002d16:	3319      	adds	r3, #25
 8002d18:	2200      	movs	r2, #0
 8002d1a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d1c:	78fa      	ldrb	r2, [r7, #3]
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	011b      	lsls	r3, r3, #4
 8002d24:	1a9b      	subs	r3, r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	440b      	add	r3, r1
 8002d2a:	334c      	adds	r3, #76	@ 0x4c
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002d30:	78fa      	ldrb	r2, [r7, #3]
 8002d32:	6879      	ldr	r1, [r7, #4]
 8002d34:	4613      	mov	r3, r2
 8002d36:	011b      	lsls	r3, r3, #4
 8002d38:	1a9b      	subs	r3, r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	440b      	add	r3, r1
 8002d3e:	334d      	adds	r3, #77	@ 0x4d
 8002d40:	2203      	movs	r2, #3
 8002d42:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	78fa      	ldrb	r2, [r7, #3]
 8002d4a:	4611      	mov	r1, r2
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f003 f8f8 	bl	8005f42 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002d52:	78fa      	ldrb	r2, [r7, #3]
 8002d54:	6879      	ldr	r1, [r7, #4]
 8002d56:	4613      	mov	r3, r2
 8002d58:	011b      	lsls	r3, r3, #4
 8002d5a:	1a9b      	subs	r3, r3, r2
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	440b      	add	r3, r1
 8002d60:	331a      	adds	r3, #26
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	f040 8437 	bne.w	80035d8 <HCD_HC_OUT_IRQHandler+0x978>
 8002d6a:	78fa      	ldrb	r2, [r7, #3]
 8002d6c:	6879      	ldr	r1, [r7, #4]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	011b      	lsls	r3, r3, #4
 8002d72:	1a9b      	subs	r3, r3, r2
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	440b      	add	r3, r1
 8002d78:	331b      	adds	r3, #27
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f040 842b 	bne.w	80035d8 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002d82:	78fa      	ldrb	r2, [r7, #3]
 8002d84:	6879      	ldr	r1, [r7, #4]
 8002d86:	4613      	mov	r3, r2
 8002d88:	011b      	lsls	r3, r3, #4
 8002d8a:	1a9b      	subs	r3, r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	440b      	add	r3, r1
 8002d90:	3326      	adds	r3, #38	@ 0x26
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d009      	beq.n	8002dac <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002d98:	78fa      	ldrb	r2, [r7, #3]
 8002d9a:	6879      	ldr	r1, [r7, #4]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	011b      	lsls	r3, r3, #4
 8002da0:	1a9b      	subs	r3, r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	440b      	add	r3, r1
 8002da6:	331b      	adds	r3, #27
 8002da8:	2201      	movs	r2, #1
 8002daa:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002dac:	78fa      	ldrb	r2, [r7, #3]
 8002dae:	6879      	ldr	r1, [r7, #4]
 8002db0:	4613      	mov	r3, r2
 8002db2:	011b      	lsls	r3, r3, #4
 8002db4:	1a9b      	subs	r3, r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	440b      	add	r3, r1
 8002dba:	334d      	adds	r3, #77	@ 0x4d
 8002dbc:	2203      	movs	r2, #3
 8002dbe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	78fa      	ldrb	r2, [r7, #3]
 8002dc6:	4611      	mov	r1, r2
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f003 f8ba 	bl	8005f42 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002dce:	78fa      	ldrb	r2, [r7, #3]
 8002dd0:	6879      	ldr	r1, [r7, #4]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	011b      	lsls	r3, r3, #4
 8002dd6:	1a9b      	subs	r3, r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	440b      	add	r3, r1
 8002ddc:	3344      	adds	r3, #68	@ 0x44
 8002dde:	2200      	movs	r2, #0
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	e3f9      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	78fa      	ldrb	r2, [r7, #3]
 8002dea:	4611      	mov	r1, r2
 8002dec:	4618      	mov	r0, r3
 8002dee:	f002 fb67 	bl	80054c0 <USB_ReadChInterrupts>
 8002df2:	4603      	mov	r3, r0
 8002df4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002df8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dfc:	d111      	bne.n	8002e22 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002dfe:	78fb      	ldrb	r3, [r7, #3]
 8002e00:	015a      	lsls	r2, r3, #5
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	4413      	add	r3, r2
 8002e06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e10:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	78fa      	ldrb	r2, [r7, #3]
 8002e18:	4611      	mov	r1, r2
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f003 f891 	bl	8005f42 <USB_HC_Halt>
 8002e20:	e3da      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	78fa      	ldrb	r2, [r7, #3]
 8002e28:	4611      	mov	r1, r2
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f002 fb48 	bl	80054c0 <USB_ReadChInterrupts>
 8002e30:	4603      	mov	r3, r0
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d168      	bne.n	8002f0c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002e3a:	78fa      	ldrb	r2, [r7, #3]
 8002e3c:	6879      	ldr	r1, [r7, #4]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	011b      	lsls	r3, r3, #4
 8002e42:	1a9b      	subs	r3, r3, r2
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	440b      	add	r3, r1
 8002e48:	3344      	adds	r3, #68	@ 0x44
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	78fa      	ldrb	r2, [r7, #3]
 8002e54:	4611      	mov	r1, r2
 8002e56:	4618      	mov	r0, r3
 8002e58:	f002 fb32 	bl	80054c0 <USB_ReadChInterrupts>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e62:	2b40      	cmp	r3, #64	@ 0x40
 8002e64:	d112      	bne.n	8002e8c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	011b      	lsls	r3, r3, #4
 8002e6e:	1a9b      	subs	r3, r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	440b      	add	r3, r1
 8002e74:	3319      	adds	r3, #25
 8002e76:	2201      	movs	r2, #1
 8002e78:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002e7a:	78fb      	ldrb	r3, [r7, #3]
 8002e7c:	015a      	lsls	r2, r3, #5
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	4413      	add	r3, r2
 8002e82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e86:	461a      	mov	r2, r3
 8002e88:	2340      	movs	r3, #64	@ 0x40
 8002e8a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002e8c:	78fa      	ldrb	r2, [r7, #3]
 8002e8e:	6879      	ldr	r1, [r7, #4]
 8002e90:	4613      	mov	r3, r2
 8002e92:	011b      	lsls	r3, r3, #4
 8002e94:	1a9b      	subs	r3, r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	440b      	add	r3, r1
 8002e9a:	331b      	adds	r3, #27
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d019      	beq.n	8002ed6 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002ea2:	78fa      	ldrb	r2, [r7, #3]
 8002ea4:	6879      	ldr	r1, [r7, #4]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	1a9b      	subs	r3, r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	440b      	add	r3, r1
 8002eb0:	331b      	adds	r3, #27
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002eb6:	78fb      	ldrb	r3, [r7, #3]
 8002eb8:	015a      	lsls	r2, r3, #5
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	78fa      	ldrb	r2, [r7, #3]
 8002ec6:	0151      	lsls	r1, r2, #5
 8002ec8:	693a      	ldr	r2, [r7, #16]
 8002eca:	440a      	add	r2, r1
 8002ecc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002ed0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ed4:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002ed6:	78fb      	ldrb	r3, [r7, #3]
 8002ed8:	015a      	lsls	r2, r3, #5
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	4413      	add	r3, r2
 8002ede:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002ee8:	78fa      	ldrb	r2, [r7, #3]
 8002eea:	6879      	ldr	r1, [r7, #4]
 8002eec:	4613      	mov	r3, r2
 8002eee:	011b      	lsls	r3, r3, #4
 8002ef0:	1a9b      	subs	r3, r3, r2
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	334d      	adds	r3, #77	@ 0x4d
 8002ef8:	2201      	movs	r2, #1
 8002efa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	78fa      	ldrb	r2, [r7, #3]
 8002f02:	4611      	mov	r1, r2
 8002f04:	4618      	mov	r0, r3
 8002f06:	f003 f81c 	bl	8005f42 <USB_HC_Halt>
 8002f0a:	e365      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	78fa      	ldrb	r2, [r7, #3]
 8002f12:	4611      	mov	r1, r2
 8002f14:	4618      	mov	r0, r3
 8002f16:	f002 fad3 	bl	80054c0 <USB_ReadChInterrupts>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f20:	2b40      	cmp	r3, #64	@ 0x40
 8002f22:	d139      	bne.n	8002f98 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002f24:	78fa      	ldrb	r2, [r7, #3]
 8002f26:	6879      	ldr	r1, [r7, #4]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	011b      	lsls	r3, r3, #4
 8002f2c:	1a9b      	subs	r3, r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	440b      	add	r3, r1
 8002f32:	334d      	adds	r3, #77	@ 0x4d
 8002f34:	2205      	movs	r2, #5
 8002f36:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002f38:	78fa      	ldrb	r2, [r7, #3]
 8002f3a:	6879      	ldr	r1, [r7, #4]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	011b      	lsls	r3, r3, #4
 8002f40:	1a9b      	subs	r3, r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	440b      	add	r3, r1
 8002f46:	331a      	adds	r3, #26
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d109      	bne.n	8002f62 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002f4e:	78fa      	ldrb	r2, [r7, #3]
 8002f50:	6879      	ldr	r1, [r7, #4]
 8002f52:	4613      	mov	r3, r2
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	1a9b      	subs	r3, r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	440b      	add	r3, r1
 8002f5c:	3319      	adds	r3, #25
 8002f5e:	2201      	movs	r2, #1
 8002f60:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002f62:	78fa      	ldrb	r2, [r7, #3]
 8002f64:	6879      	ldr	r1, [r7, #4]
 8002f66:	4613      	mov	r3, r2
 8002f68:	011b      	lsls	r3, r3, #4
 8002f6a:	1a9b      	subs	r3, r3, r2
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	440b      	add	r3, r1
 8002f70:	3344      	adds	r3, #68	@ 0x44
 8002f72:	2200      	movs	r2, #0
 8002f74:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	78fa      	ldrb	r2, [r7, #3]
 8002f7c:	4611      	mov	r1, r2
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f002 ffdf 	bl	8005f42 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002f84:	78fb      	ldrb	r3, [r7, #3]
 8002f86:	015a      	lsls	r2, r3, #5
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f90:	461a      	mov	r2, r3
 8002f92:	2340      	movs	r3, #64	@ 0x40
 8002f94:	6093      	str	r3, [r2, #8]
 8002f96:	e31f      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	78fa      	ldrb	r2, [r7, #3]
 8002f9e:	4611      	mov	r1, r2
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f002 fa8d 	bl	80054c0 <USB_ReadChInterrupts>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	f003 0308 	and.w	r3, r3, #8
 8002fac:	2b08      	cmp	r3, #8
 8002fae:	d11a      	bne.n	8002fe6 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002fb0:	78fb      	ldrb	r3, [r7, #3]
 8002fb2:	015a      	lsls	r2, r3, #5
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	4413      	add	r3, r2
 8002fb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	2308      	movs	r3, #8
 8002fc0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002fc2:	78fa      	ldrb	r2, [r7, #3]
 8002fc4:	6879      	ldr	r1, [r7, #4]
 8002fc6:	4613      	mov	r3, r2
 8002fc8:	011b      	lsls	r3, r3, #4
 8002fca:	1a9b      	subs	r3, r3, r2
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	440b      	add	r3, r1
 8002fd0:	334d      	adds	r3, #77	@ 0x4d
 8002fd2:	2206      	movs	r2, #6
 8002fd4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	78fa      	ldrb	r2, [r7, #3]
 8002fdc:	4611      	mov	r1, r2
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f002 ffaf 	bl	8005f42 <USB_HC_Halt>
 8002fe4:	e2f8      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	78fa      	ldrb	r2, [r7, #3]
 8002fec:	4611      	mov	r1, r2
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f002 fa66 	bl	80054c0 <USB_ReadChInterrupts>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	f003 0310 	and.w	r3, r3, #16
 8002ffa:	2b10      	cmp	r3, #16
 8002ffc:	d144      	bne.n	8003088 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002ffe:	78fa      	ldrb	r2, [r7, #3]
 8003000:	6879      	ldr	r1, [r7, #4]
 8003002:	4613      	mov	r3, r2
 8003004:	011b      	lsls	r3, r3, #4
 8003006:	1a9b      	subs	r3, r3, r2
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	440b      	add	r3, r1
 800300c:	3344      	adds	r3, #68	@ 0x44
 800300e:	2200      	movs	r2, #0
 8003010:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003012:	78fa      	ldrb	r2, [r7, #3]
 8003014:	6879      	ldr	r1, [r7, #4]
 8003016:	4613      	mov	r3, r2
 8003018:	011b      	lsls	r3, r3, #4
 800301a:	1a9b      	subs	r3, r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	440b      	add	r3, r1
 8003020:	334d      	adds	r3, #77	@ 0x4d
 8003022:	2204      	movs	r2, #4
 8003024:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003026:	78fa      	ldrb	r2, [r7, #3]
 8003028:	6879      	ldr	r1, [r7, #4]
 800302a:	4613      	mov	r3, r2
 800302c:	011b      	lsls	r3, r3, #4
 800302e:	1a9b      	subs	r3, r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	440b      	add	r3, r1
 8003034:	3319      	adds	r3, #25
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d114      	bne.n	8003066 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800303c:	78fa      	ldrb	r2, [r7, #3]
 800303e:	6879      	ldr	r1, [r7, #4]
 8003040:	4613      	mov	r3, r2
 8003042:	011b      	lsls	r3, r3, #4
 8003044:	1a9b      	subs	r3, r3, r2
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	440b      	add	r3, r1
 800304a:	3318      	adds	r3, #24
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d109      	bne.n	8003066 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003052:	78fa      	ldrb	r2, [r7, #3]
 8003054:	6879      	ldr	r1, [r7, #4]
 8003056:	4613      	mov	r3, r2
 8003058:	011b      	lsls	r3, r3, #4
 800305a:	1a9b      	subs	r3, r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	440b      	add	r3, r1
 8003060:	3319      	adds	r3, #25
 8003062:	2201      	movs	r2, #1
 8003064:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	78fa      	ldrb	r2, [r7, #3]
 800306c:	4611      	mov	r1, r2
 800306e:	4618      	mov	r0, r3
 8003070:	f002 ff67 	bl	8005f42 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003074:	78fb      	ldrb	r3, [r7, #3]
 8003076:	015a      	lsls	r2, r3, #5
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	4413      	add	r3, r2
 800307c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003080:	461a      	mov	r2, r3
 8003082:	2310      	movs	r3, #16
 8003084:	6093      	str	r3, [r2, #8]
 8003086:	e2a7      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	78fa      	ldrb	r2, [r7, #3]
 800308e:	4611      	mov	r1, r2
 8003090:	4618      	mov	r0, r3
 8003092:	f002 fa15 	bl	80054c0 <USB_ReadChInterrupts>
 8003096:	4603      	mov	r3, r0
 8003098:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800309c:	2b80      	cmp	r3, #128	@ 0x80
 800309e:	f040 8083 	bne.w	80031a8 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	799b      	ldrb	r3, [r3, #6]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d111      	bne.n	80030ce <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80030aa:	78fa      	ldrb	r2, [r7, #3]
 80030ac:	6879      	ldr	r1, [r7, #4]
 80030ae:	4613      	mov	r3, r2
 80030b0:	011b      	lsls	r3, r3, #4
 80030b2:	1a9b      	subs	r3, r3, r2
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	440b      	add	r3, r1
 80030b8:	334d      	adds	r3, #77	@ 0x4d
 80030ba:	2207      	movs	r2, #7
 80030bc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	78fa      	ldrb	r2, [r7, #3]
 80030c4:	4611      	mov	r1, r2
 80030c6:	4618      	mov	r0, r3
 80030c8:	f002 ff3b 	bl	8005f42 <USB_HC_Halt>
 80030cc:	e062      	b.n	8003194 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80030ce:	78fa      	ldrb	r2, [r7, #3]
 80030d0:	6879      	ldr	r1, [r7, #4]
 80030d2:	4613      	mov	r3, r2
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	1a9b      	subs	r3, r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	440b      	add	r3, r1
 80030dc:	3344      	adds	r3, #68	@ 0x44
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	1c59      	adds	r1, r3, #1
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	4613      	mov	r3, r2
 80030e6:	011b      	lsls	r3, r3, #4
 80030e8:	1a9b      	subs	r3, r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4403      	add	r3, r0
 80030ee:	3344      	adds	r3, #68	@ 0x44
 80030f0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80030f2:	78fa      	ldrb	r2, [r7, #3]
 80030f4:	6879      	ldr	r1, [r7, #4]
 80030f6:	4613      	mov	r3, r2
 80030f8:	011b      	lsls	r3, r3, #4
 80030fa:	1a9b      	subs	r3, r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	440b      	add	r3, r1
 8003100:	3344      	adds	r3, #68	@ 0x44
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2b02      	cmp	r3, #2
 8003106:	d922      	bls.n	800314e <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003108:	78fa      	ldrb	r2, [r7, #3]
 800310a:	6879      	ldr	r1, [r7, #4]
 800310c:	4613      	mov	r3, r2
 800310e:	011b      	lsls	r3, r3, #4
 8003110:	1a9b      	subs	r3, r3, r2
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	440b      	add	r3, r1
 8003116:	3344      	adds	r3, #68	@ 0x44
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800311c:	78fa      	ldrb	r2, [r7, #3]
 800311e:	6879      	ldr	r1, [r7, #4]
 8003120:	4613      	mov	r3, r2
 8003122:	011b      	lsls	r3, r3, #4
 8003124:	1a9b      	subs	r3, r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	440b      	add	r3, r1
 800312a:	334c      	adds	r3, #76	@ 0x4c
 800312c:	2204      	movs	r2, #4
 800312e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003130:	78fa      	ldrb	r2, [r7, #3]
 8003132:	6879      	ldr	r1, [r7, #4]
 8003134:	4613      	mov	r3, r2
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	440b      	add	r3, r1
 800313e:	334c      	adds	r3, #76	@ 0x4c
 8003140:	781a      	ldrb	r2, [r3, #0]
 8003142:	78fb      	ldrb	r3, [r7, #3]
 8003144:	4619      	mov	r1, r3
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f005 fa18 	bl	800857c <HAL_HCD_HC_NotifyURBChange_Callback>
 800314c:	e022      	b.n	8003194 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800314e:	78fa      	ldrb	r2, [r7, #3]
 8003150:	6879      	ldr	r1, [r7, #4]
 8003152:	4613      	mov	r3, r2
 8003154:	011b      	lsls	r3, r3, #4
 8003156:	1a9b      	subs	r3, r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	440b      	add	r3, r1
 800315c:	334c      	adds	r3, #76	@ 0x4c
 800315e:	2202      	movs	r2, #2
 8003160:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003162:	78fb      	ldrb	r3, [r7, #3]
 8003164:	015a      	lsls	r2, r3, #5
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	4413      	add	r3, r2
 800316a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003178:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003180:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003182:	78fb      	ldrb	r3, [r7, #3]
 8003184:	015a      	lsls	r2, r3, #5
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	4413      	add	r3, r2
 800318a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800318e:	461a      	mov	r2, r3
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003194:	78fb      	ldrb	r3, [r7, #3]
 8003196:	015a      	lsls	r2, r3, #5
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	4413      	add	r3, r2
 800319c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031a0:	461a      	mov	r2, r3
 80031a2:	2380      	movs	r3, #128	@ 0x80
 80031a4:	6093      	str	r3, [r2, #8]
 80031a6:	e217      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	78fa      	ldrb	r2, [r7, #3]
 80031ae:	4611      	mov	r1, r2
 80031b0:	4618      	mov	r0, r3
 80031b2:	f002 f985 	bl	80054c0 <USB_ReadChInterrupts>
 80031b6:	4603      	mov	r3, r0
 80031b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031c0:	d11b      	bne.n	80031fa <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80031c2:	78fa      	ldrb	r2, [r7, #3]
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	4613      	mov	r3, r2
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	1a9b      	subs	r3, r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	440b      	add	r3, r1
 80031d0:	334d      	adds	r3, #77	@ 0x4d
 80031d2:	2209      	movs	r2, #9
 80031d4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	78fa      	ldrb	r2, [r7, #3]
 80031dc:	4611      	mov	r1, r2
 80031de:	4618      	mov	r0, r3
 80031e0:	f002 feaf 	bl	8005f42 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80031e4:	78fb      	ldrb	r3, [r7, #3]
 80031e6:	015a      	lsls	r2, r3, #5
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	4413      	add	r3, r2
 80031ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031f0:	461a      	mov	r2, r3
 80031f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031f6:	6093      	str	r3, [r2, #8]
 80031f8:	e1ee      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	78fa      	ldrb	r2, [r7, #3]
 8003200:	4611      	mov	r1, r2
 8003202:	4618      	mov	r0, r3
 8003204:	f002 f95c 	bl	80054c0 <USB_ReadChInterrupts>
 8003208:	4603      	mov	r3, r0
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b02      	cmp	r3, #2
 8003210:	f040 81df 	bne.w	80035d2 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003214:	78fb      	ldrb	r3, [r7, #3]
 8003216:	015a      	lsls	r2, r3, #5
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	4413      	add	r3, r2
 800321c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003220:	461a      	mov	r2, r3
 8003222:	2302      	movs	r3, #2
 8003224:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003226:	78fa      	ldrb	r2, [r7, #3]
 8003228:	6879      	ldr	r1, [r7, #4]
 800322a:	4613      	mov	r3, r2
 800322c:	011b      	lsls	r3, r3, #4
 800322e:	1a9b      	subs	r3, r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	440b      	add	r3, r1
 8003234:	334d      	adds	r3, #77	@ 0x4d
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	2b01      	cmp	r3, #1
 800323a:	f040 8093 	bne.w	8003364 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800323e:	78fa      	ldrb	r2, [r7, #3]
 8003240:	6879      	ldr	r1, [r7, #4]
 8003242:	4613      	mov	r3, r2
 8003244:	011b      	lsls	r3, r3, #4
 8003246:	1a9b      	subs	r3, r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	440b      	add	r3, r1
 800324c:	334d      	adds	r3, #77	@ 0x4d
 800324e:	2202      	movs	r2, #2
 8003250:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003252:	78fa      	ldrb	r2, [r7, #3]
 8003254:	6879      	ldr	r1, [r7, #4]
 8003256:	4613      	mov	r3, r2
 8003258:	011b      	lsls	r3, r3, #4
 800325a:	1a9b      	subs	r3, r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	440b      	add	r3, r1
 8003260:	334c      	adds	r3, #76	@ 0x4c
 8003262:	2201      	movs	r2, #1
 8003264:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003266:	78fa      	ldrb	r2, [r7, #3]
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	011b      	lsls	r3, r3, #4
 800326e:	1a9b      	subs	r3, r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	440b      	add	r3, r1
 8003274:	3326      	adds	r3, #38	@ 0x26
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	2b02      	cmp	r3, #2
 800327a:	d00b      	beq.n	8003294 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800327c:	78fa      	ldrb	r2, [r7, #3]
 800327e:	6879      	ldr	r1, [r7, #4]
 8003280:	4613      	mov	r3, r2
 8003282:	011b      	lsls	r3, r3, #4
 8003284:	1a9b      	subs	r3, r3, r2
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	440b      	add	r3, r1
 800328a:	3326      	adds	r3, #38	@ 0x26
 800328c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800328e:	2b03      	cmp	r3, #3
 8003290:	f040 8190 	bne.w	80035b4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	799b      	ldrb	r3, [r3, #6]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d115      	bne.n	80032c8 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800329c:	78fa      	ldrb	r2, [r7, #3]
 800329e:	6879      	ldr	r1, [r7, #4]
 80032a0:	4613      	mov	r3, r2
 80032a2:	011b      	lsls	r3, r3, #4
 80032a4:	1a9b      	subs	r3, r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	440b      	add	r3, r1
 80032aa:	333d      	adds	r3, #61	@ 0x3d
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	78fa      	ldrb	r2, [r7, #3]
 80032b0:	f083 0301 	eor.w	r3, r3, #1
 80032b4:	b2d8      	uxtb	r0, r3
 80032b6:	6879      	ldr	r1, [r7, #4]
 80032b8:	4613      	mov	r3, r2
 80032ba:	011b      	lsls	r3, r3, #4
 80032bc:	1a9b      	subs	r3, r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	440b      	add	r3, r1
 80032c2:	333d      	adds	r3, #61	@ 0x3d
 80032c4:	4602      	mov	r2, r0
 80032c6:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	799b      	ldrb	r3, [r3, #6]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	f040 8171 	bne.w	80035b4 <HCD_HC_OUT_IRQHandler+0x954>
 80032d2:	78fa      	ldrb	r2, [r7, #3]
 80032d4:	6879      	ldr	r1, [r7, #4]
 80032d6:	4613      	mov	r3, r2
 80032d8:	011b      	lsls	r3, r3, #4
 80032da:	1a9b      	subs	r3, r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	440b      	add	r3, r1
 80032e0:	3334      	adds	r3, #52	@ 0x34
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f000 8165 	beq.w	80035b4 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80032ea:	78fa      	ldrb	r2, [r7, #3]
 80032ec:	6879      	ldr	r1, [r7, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	1a9b      	subs	r3, r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	440b      	add	r3, r1
 80032f8:	3334      	adds	r3, #52	@ 0x34
 80032fa:	6819      	ldr	r1, [r3, #0]
 80032fc:	78fa      	ldrb	r2, [r7, #3]
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	4613      	mov	r3, r2
 8003302:	011b      	lsls	r3, r3, #4
 8003304:	1a9b      	subs	r3, r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	4403      	add	r3, r0
 800330a:	3328      	adds	r3, #40	@ 0x28
 800330c:	881b      	ldrh	r3, [r3, #0]
 800330e:	440b      	add	r3, r1
 8003310:	1e59      	subs	r1, r3, #1
 8003312:	78fa      	ldrb	r2, [r7, #3]
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	4613      	mov	r3, r2
 8003318:	011b      	lsls	r3, r3, #4
 800331a:	1a9b      	subs	r3, r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	4403      	add	r3, r0
 8003320:	3328      	adds	r3, #40	@ 0x28
 8003322:	881b      	ldrh	r3, [r3, #0]
 8003324:	fbb1 f3f3 	udiv	r3, r1, r3
 8003328:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	f003 0301 	and.w	r3, r3, #1
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 813f 	beq.w	80035b4 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003336:	78fa      	ldrb	r2, [r7, #3]
 8003338:	6879      	ldr	r1, [r7, #4]
 800333a:	4613      	mov	r3, r2
 800333c:	011b      	lsls	r3, r3, #4
 800333e:	1a9b      	subs	r3, r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	440b      	add	r3, r1
 8003344:	333d      	adds	r3, #61	@ 0x3d
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	78fa      	ldrb	r2, [r7, #3]
 800334a:	f083 0301 	eor.w	r3, r3, #1
 800334e:	b2d8      	uxtb	r0, r3
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	4613      	mov	r3, r2
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	1a9b      	subs	r3, r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	333d      	adds	r3, #61	@ 0x3d
 800335e:	4602      	mov	r2, r0
 8003360:	701a      	strb	r2, [r3, #0]
 8003362:	e127      	b.n	80035b4 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003364:	78fa      	ldrb	r2, [r7, #3]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	1a9b      	subs	r3, r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	334d      	adds	r3, #77	@ 0x4d
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	2b03      	cmp	r3, #3
 8003378:	d120      	bne.n	80033bc <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800337a:	78fa      	ldrb	r2, [r7, #3]
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	4613      	mov	r3, r2
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	1a9b      	subs	r3, r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	440b      	add	r3, r1
 8003388:	334d      	adds	r3, #77	@ 0x4d
 800338a:	2202      	movs	r2, #2
 800338c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800338e:	78fa      	ldrb	r2, [r7, #3]
 8003390:	6879      	ldr	r1, [r7, #4]
 8003392:	4613      	mov	r3, r2
 8003394:	011b      	lsls	r3, r3, #4
 8003396:	1a9b      	subs	r3, r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	440b      	add	r3, r1
 800339c:	331b      	adds	r3, #27
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	f040 8107 	bne.w	80035b4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033a6:	78fa      	ldrb	r2, [r7, #3]
 80033a8:	6879      	ldr	r1, [r7, #4]
 80033aa:	4613      	mov	r3, r2
 80033ac:	011b      	lsls	r3, r3, #4
 80033ae:	1a9b      	subs	r3, r3, r2
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	440b      	add	r3, r1
 80033b4:	334c      	adds	r3, #76	@ 0x4c
 80033b6:	2202      	movs	r2, #2
 80033b8:	701a      	strb	r2, [r3, #0]
 80033ba:	e0fb      	b.n	80035b4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80033bc:	78fa      	ldrb	r2, [r7, #3]
 80033be:	6879      	ldr	r1, [r7, #4]
 80033c0:	4613      	mov	r3, r2
 80033c2:	011b      	lsls	r3, r3, #4
 80033c4:	1a9b      	subs	r3, r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	440b      	add	r3, r1
 80033ca:	334d      	adds	r3, #77	@ 0x4d
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	2b04      	cmp	r3, #4
 80033d0:	d13a      	bne.n	8003448 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033d2:	78fa      	ldrb	r2, [r7, #3]
 80033d4:	6879      	ldr	r1, [r7, #4]
 80033d6:	4613      	mov	r3, r2
 80033d8:	011b      	lsls	r3, r3, #4
 80033da:	1a9b      	subs	r3, r3, r2
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	440b      	add	r3, r1
 80033e0:	334d      	adds	r3, #77	@ 0x4d
 80033e2:	2202      	movs	r2, #2
 80033e4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033e6:	78fa      	ldrb	r2, [r7, #3]
 80033e8:	6879      	ldr	r1, [r7, #4]
 80033ea:	4613      	mov	r3, r2
 80033ec:	011b      	lsls	r3, r3, #4
 80033ee:	1a9b      	subs	r3, r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	440b      	add	r3, r1
 80033f4:	334c      	adds	r3, #76	@ 0x4c
 80033f6:	2202      	movs	r2, #2
 80033f8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80033fa:	78fa      	ldrb	r2, [r7, #3]
 80033fc:	6879      	ldr	r1, [r7, #4]
 80033fe:	4613      	mov	r3, r2
 8003400:	011b      	lsls	r3, r3, #4
 8003402:	1a9b      	subs	r3, r3, r2
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	440b      	add	r3, r1
 8003408:	331b      	adds	r3, #27
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	2b01      	cmp	r3, #1
 800340e:	f040 80d1 	bne.w	80035b4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003412:	78fa      	ldrb	r2, [r7, #3]
 8003414:	6879      	ldr	r1, [r7, #4]
 8003416:	4613      	mov	r3, r2
 8003418:	011b      	lsls	r3, r3, #4
 800341a:	1a9b      	subs	r3, r3, r2
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	440b      	add	r3, r1
 8003420:	331b      	adds	r3, #27
 8003422:	2200      	movs	r2, #0
 8003424:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003426:	78fb      	ldrb	r3, [r7, #3]
 8003428:	015a      	lsls	r2, r3, #5
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	4413      	add	r3, r2
 800342e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	78fa      	ldrb	r2, [r7, #3]
 8003436:	0151      	lsls	r1, r2, #5
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	440a      	add	r2, r1
 800343c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003440:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003444:	6053      	str	r3, [r2, #4]
 8003446:	e0b5      	b.n	80035b4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003448:	78fa      	ldrb	r2, [r7, #3]
 800344a:	6879      	ldr	r1, [r7, #4]
 800344c:	4613      	mov	r3, r2
 800344e:	011b      	lsls	r3, r3, #4
 8003450:	1a9b      	subs	r3, r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	334d      	adds	r3, #77	@ 0x4d
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	2b05      	cmp	r3, #5
 800345c:	d114      	bne.n	8003488 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800345e:	78fa      	ldrb	r2, [r7, #3]
 8003460:	6879      	ldr	r1, [r7, #4]
 8003462:	4613      	mov	r3, r2
 8003464:	011b      	lsls	r3, r3, #4
 8003466:	1a9b      	subs	r3, r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	440b      	add	r3, r1
 800346c:	334d      	adds	r3, #77	@ 0x4d
 800346e:	2202      	movs	r2, #2
 8003470:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003472:	78fa      	ldrb	r2, [r7, #3]
 8003474:	6879      	ldr	r1, [r7, #4]
 8003476:	4613      	mov	r3, r2
 8003478:	011b      	lsls	r3, r3, #4
 800347a:	1a9b      	subs	r3, r3, r2
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	440b      	add	r3, r1
 8003480:	334c      	adds	r3, #76	@ 0x4c
 8003482:	2202      	movs	r2, #2
 8003484:	701a      	strb	r2, [r3, #0]
 8003486:	e095      	b.n	80035b4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003488:	78fa      	ldrb	r2, [r7, #3]
 800348a:	6879      	ldr	r1, [r7, #4]
 800348c:	4613      	mov	r3, r2
 800348e:	011b      	lsls	r3, r3, #4
 8003490:	1a9b      	subs	r3, r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	440b      	add	r3, r1
 8003496:	334d      	adds	r3, #77	@ 0x4d
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	2b06      	cmp	r3, #6
 800349c:	d114      	bne.n	80034c8 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800349e:	78fa      	ldrb	r2, [r7, #3]
 80034a0:	6879      	ldr	r1, [r7, #4]
 80034a2:	4613      	mov	r3, r2
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	1a9b      	subs	r3, r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	440b      	add	r3, r1
 80034ac:	334d      	adds	r3, #77	@ 0x4d
 80034ae:	2202      	movs	r2, #2
 80034b0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80034b2:	78fa      	ldrb	r2, [r7, #3]
 80034b4:	6879      	ldr	r1, [r7, #4]
 80034b6:	4613      	mov	r3, r2
 80034b8:	011b      	lsls	r3, r3, #4
 80034ba:	1a9b      	subs	r3, r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	440b      	add	r3, r1
 80034c0:	334c      	adds	r3, #76	@ 0x4c
 80034c2:	2205      	movs	r2, #5
 80034c4:	701a      	strb	r2, [r3, #0]
 80034c6:	e075      	b.n	80035b4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80034c8:	78fa      	ldrb	r2, [r7, #3]
 80034ca:	6879      	ldr	r1, [r7, #4]
 80034cc:	4613      	mov	r3, r2
 80034ce:	011b      	lsls	r3, r3, #4
 80034d0:	1a9b      	subs	r3, r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	440b      	add	r3, r1
 80034d6:	334d      	adds	r3, #77	@ 0x4d
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	2b07      	cmp	r3, #7
 80034dc:	d00a      	beq.n	80034f4 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80034de:	78fa      	ldrb	r2, [r7, #3]
 80034e0:	6879      	ldr	r1, [r7, #4]
 80034e2:	4613      	mov	r3, r2
 80034e4:	011b      	lsls	r3, r3, #4
 80034e6:	1a9b      	subs	r3, r3, r2
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	440b      	add	r3, r1
 80034ec:	334d      	adds	r3, #77	@ 0x4d
 80034ee:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80034f0:	2b09      	cmp	r3, #9
 80034f2:	d170      	bne.n	80035d6 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034f4:	78fa      	ldrb	r2, [r7, #3]
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	4613      	mov	r3, r2
 80034fa:	011b      	lsls	r3, r3, #4
 80034fc:	1a9b      	subs	r3, r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	440b      	add	r3, r1
 8003502:	334d      	adds	r3, #77	@ 0x4d
 8003504:	2202      	movs	r2, #2
 8003506:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003508:	78fa      	ldrb	r2, [r7, #3]
 800350a:	6879      	ldr	r1, [r7, #4]
 800350c:	4613      	mov	r3, r2
 800350e:	011b      	lsls	r3, r3, #4
 8003510:	1a9b      	subs	r3, r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	440b      	add	r3, r1
 8003516:	3344      	adds	r3, #68	@ 0x44
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	1c59      	adds	r1, r3, #1
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	4613      	mov	r3, r2
 8003520:	011b      	lsls	r3, r3, #4
 8003522:	1a9b      	subs	r3, r3, r2
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	4403      	add	r3, r0
 8003528:	3344      	adds	r3, #68	@ 0x44
 800352a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800352c:	78fa      	ldrb	r2, [r7, #3]
 800352e:	6879      	ldr	r1, [r7, #4]
 8003530:	4613      	mov	r3, r2
 8003532:	011b      	lsls	r3, r3, #4
 8003534:	1a9b      	subs	r3, r3, r2
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	440b      	add	r3, r1
 800353a:	3344      	adds	r3, #68	@ 0x44
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2b02      	cmp	r3, #2
 8003540:	d914      	bls.n	800356c <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003542:	78fa      	ldrb	r2, [r7, #3]
 8003544:	6879      	ldr	r1, [r7, #4]
 8003546:	4613      	mov	r3, r2
 8003548:	011b      	lsls	r3, r3, #4
 800354a:	1a9b      	subs	r3, r3, r2
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	440b      	add	r3, r1
 8003550:	3344      	adds	r3, #68	@ 0x44
 8003552:	2200      	movs	r2, #0
 8003554:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003556:	78fa      	ldrb	r2, [r7, #3]
 8003558:	6879      	ldr	r1, [r7, #4]
 800355a:	4613      	mov	r3, r2
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	1a9b      	subs	r3, r3, r2
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	440b      	add	r3, r1
 8003564:	334c      	adds	r3, #76	@ 0x4c
 8003566:	2204      	movs	r2, #4
 8003568:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800356a:	e022      	b.n	80035b2 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800356c:	78fa      	ldrb	r2, [r7, #3]
 800356e:	6879      	ldr	r1, [r7, #4]
 8003570:	4613      	mov	r3, r2
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	1a9b      	subs	r3, r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	440b      	add	r3, r1
 800357a:	334c      	adds	r3, #76	@ 0x4c
 800357c:	2202      	movs	r2, #2
 800357e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003580:	78fb      	ldrb	r3, [r7, #3]
 8003582:	015a      	lsls	r2, r3, #5
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	4413      	add	r3, r2
 8003588:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003596:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800359e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80035a0:	78fb      	ldrb	r3, [r7, #3]
 80035a2:	015a      	lsls	r2, r3, #5
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	4413      	add	r3, r2
 80035a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035ac:	461a      	mov	r2, r3
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80035b2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80035b4:	78fa      	ldrb	r2, [r7, #3]
 80035b6:	6879      	ldr	r1, [r7, #4]
 80035b8:	4613      	mov	r3, r2
 80035ba:	011b      	lsls	r3, r3, #4
 80035bc:	1a9b      	subs	r3, r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	440b      	add	r3, r1
 80035c2:	334c      	adds	r3, #76	@ 0x4c
 80035c4:	781a      	ldrb	r2, [r3, #0]
 80035c6:	78fb      	ldrb	r3, [r7, #3]
 80035c8:	4619      	mov	r1, r3
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f004 ffd6 	bl	800857c <HAL_HCD_HC_NotifyURBChange_Callback>
 80035d0:	e002      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80035d2:	bf00      	nop
 80035d4:	e000      	b.n	80035d8 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80035d6:	bf00      	nop
  }
}
 80035d8:	3718      	adds	r7, #24
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}

080035de <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80035de:	b580      	push	{r7, lr}
 80035e0:	b08a      	sub	sp, #40	@ 0x28
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ee:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6a1b      	ldr	r3, [r3, #32]
 80035f6:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	f003 030f 	and.w	r3, r3, #15
 80035fe:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	0c5b      	lsrs	r3, r3, #17
 8003604:	f003 030f 	and.w	r3, r3, #15
 8003608:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	091b      	lsrs	r3, r3, #4
 800360e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003612:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	2b02      	cmp	r3, #2
 8003618:	d004      	beq.n	8003624 <HCD_RXQLVL_IRQHandler+0x46>
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	2b05      	cmp	r3, #5
 800361e:	f000 80b6 	beq.w	800378e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003622:	e0b7      	b.n	8003794 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	2b00      	cmp	r3, #0
 8003628:	f000 80b3 	beq.w	8003792 <HCD_RXQLVL_IRQHandler+0x1b4>
 800362c:	6879      	ldr	r1, [r7, #4]
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	4613      	mov	r3, r2
 8003632:	011b      	lsls	r3, r3, #4
 8003634:	1a9b      	subs	r3, r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	332c      	adds	r3, #44	@ 0x2c
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2b00      	cmp	r3, #0
 8003640:	f000 80a7 	beq.w	8003792 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003644:	6879      	ldr	r1, [r7, #4]
 8003646:	69ba      	ldr	r2, [r7, #24]
 8003648:	4613      	mov	r3, r2
 800364a:	011b      	lsls	r3, r3, #4
 800364c:	1a9b      	subs	r3, r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	440b      	add	r3, r1
 8003652:	3338      	adds	r3, #56	@ 0x38
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	18d1      	adds	r1, r2, r3
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	69ba      	ldr	r2, [r7, #24]
 800365e:	4613      	mov	r3, r2
 8003660:	011b      	lsls	r3, r3, #4
 8003662:	1a9b      	subs	r3, r3, r2
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	4403      	add	r3, r0
 8003668:	3334      	adds	r3, #52	@ 0x34
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4299      	cmp	r1, r3
 800366e:	f200 8083 	bhi.w	8003778 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6818      	ldr	r0, [r3, #0]
 8003676:	6879      	ldr	r1, [r7, #4]
 8003678:	69ba      	ldr	r2, [r7, #24]
 800367a:	4613      	mov	r3, r2
 800367c:	011b      	lsls	r3, r3, #4
 800367e:	1a9b      	subs	r3, r3, r2
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	440b      	add	r3, r1
 8003684:	332c      	adds	r3, #44	@ 0x2c
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	693a      	ldr	r2, [r7, #16]
 800368a:	b292      	uxth	r2, r2
 800368c:	4619      	mov	r1, r3
 800368e:	f001 feac 	bl	80053ea <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003692:	6879      	ldr	r1, [r7, #4]
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	4613      	mov	r3, r2
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	1a9b      	subs	r3, r3, r2
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	440b      	add	r3, r1
 80036a0:	332c      	adds	r3, #44	@ 0x2c
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	18d1      	adds	r1, r2, r3
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	69ba      	ldr	r2, [r7, #24]
 80036ac:	4613      	mov	r3, r2
 80036ae:	011b      	lsls	r3, r3, #4
 80036b0:	1a9b      	subs	r3, r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	4403      	add	r3, r0
 80036b6:	332c      	adds	r3, #44	@ 0x2c
 80036b8:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80036ba:	6879      	ldr	r1, [r7, #4]
 80036bc:	69ba      	ldr	r2, [r7, #24]
 80036be:	4613      	mov	r3, r2
 80036c0:	011b      	lsls	r3, r3, #4
 80036c2:	1a9b      	subs	r3, r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	440b      	add	r3, r1
 80036c8:	3338      	adds	r3, #56	@ 0x38
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	18d1      	adds	r1, r2, r3
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	4613      	mov	r3, r2
 80036d6:	011b      	lsls	r3, r3, #4
 80036d8:	1a9b      	subs	r3, r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4403      	add	r3, r0
 80036de:	3338      	adds	r3, #56	@ 0x38
 80036e0:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	015a      	lsls	r2, r3, #5
 80036e6:	6a3b      	ldr	r3, [r7, #32]
 80036e8:	4413      	add	r3, r2
 80036ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	0cdb      	lsrs	r3, r3, #19
 80036f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036f6:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80036f8:	6879      	ldr	r1, [r7, #4]
 80036fa:	69ba      	ldr	r2, [r7, #24]
 80036fc:	4613      	mov	r3, r2
 80036fe:	011b      	lsls	r3, r3, #4
 8003700:	1a9b      	subs	r3, r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	440b      	add	r3, r1
 8003706:	3328      	adds	r3, #40	@ 0x28
 8003708:	881b      	ldrh	r3, [r3, #0]
 800370a:	461a      	mov	r2, r3
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	4293      	cmp	r3, r2
 8003710:	d13f      	bne.n	8003792 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d03c      	beq.n	8003792 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	015a      	lsls	r2, r3, #5
 800371c:	6a3b      	ldr	r3, [r7, #32]
 800371e:	4413      	add	r3, r2
 8003720:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800372e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003736:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	015a      	lsls	r2, r3, #5
 800373c:	6a3b      	ldr	r3, [r7, #32]
 800373e:	4413      	add	r3, r2
 8003740:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003744:	461a      	mov	r2, r3
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800374a:	6879      	ldr	r1, [r7, #4]
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	4613      	mov	r3, r2
 8003750:	011b      	lsls	r3, r3, #4
 8003752:	1a9b      	subs	r3, r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	440b      	add	r3, r1
 8003758:	333c      	adds	r3, #60	@ 0x3c
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	f083 0301 	eor.w	r3, r3, #1
 8003760:	b2d8      	uxtb	r0, r3
 8003762:	6879      	ldr	r1, [r7, #4]
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	4613      	mov	r3, r2
 8003768:	011b      	lsls	r3, r3, #4
 800376a:	1a9b      	subs	r3, r3, r2
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	440b      	add	r3, r1
 8003770:	333c      	adds	r3, #60	@ 0x3c
 8003772:	4602      	mov	r2, r0
 8003774:	701a      	strb	r2, [r3, #0]
      break;
 8003776:	e00c      	b.n	8003792 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003778:	6879      	ldr	r1, [r7, #4]
 800377a:	69ba      	ldr	r2, [r7, #24]
 800377c:	4613      	mov	r3, r2
 800377e:	011b      	lsls	r3, r3, #4
 8003780:	1a9b      	subs	r3, r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	334c      	adds	r3, #76	@ 0x4c
 8003788:	2204      	movs	r2, #4
 800378a:	701a      	strb	r2, [r3, #0]
      break;
 800378c:	e001      	b.n	8003792 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800378e:	bf00      	nop
 8003790:	e000      	b.n	8003794 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003792:	bf00      	nop
  }
}
 8003794:	bf00      	nop
 8003796:	3728      	adds	r7, #40	@ 0x28
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b086      	sub	sp, #24
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80037c8:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f003 0302 	and.w	r3, r3, #2
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d10b      	bne.n	80037ec <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d102      	bne.n	80037e4 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f004 feb0 	bl	8008544 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	f043 0302 	orr.w	r3, r3, #2
 80037ea:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d132      	bne.n	800385c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	f043 0308 	orr.w	r3, r3, #8
 80037fc:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f003 0304 	and.w	r3, r3, #4
 8003804:	2b04      	cmp	r3, #4
 8003806:	d126      	bne.n	8003856 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	7a5b      	ldrb	r3, [r3, #9]
 800380c:	2b02      	cmp	r3, #2
 800380e:	d113      	bne.n	8003838 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003816:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800381a:	d106      	bne.n	800382a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2102      	movs	r1, #2
 8003822:	4618      	mov	r0, r3
 8003824:	f001 ff5a 	bl	80056dc <USB_InitFSLSPClkSel>
 8003828:	e011      	b.n	800384e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2101      	movs	r1, #1
 8003830:	4618      	mov	r0, r3
 8003832:	f001 ff53 	bl	80056dc <USB_InitFSLSPClkSel>
 8003836:	e00a      	b.n	800384e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	79db      	ldrb	r3, [r3, #7]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d106      	bne.n	800384e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003846:	461a      	mov	r2, r3
 8003848:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800384c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f004 fea2 	bl	8008598 <HAL_HCD_PortEnabled_Callback>
 8003854:	e002      	b.n	800385c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f004 feac 	bl	80085b4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f003 0320 	and.w	r3, r3, #32
 8003862:	2b20      	cmp	r3, #32
 8003864:	d103      	bne.n	800386e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	f043 0320 	orr.w	r3, r3, #32
 800386c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003874:	461a      	mov	r2, r3
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	6013      	str	r3, [r2, #0]
}
 800387a:	bf00      	nop
 800387c:	3718      	adds	r7, #24
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
	...

08003884 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d101      	bne.n	8003896 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e12b      	b.n	8003aee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d106      	bne.n	80038b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f7fd f94e 	bl	8000b4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2224      	movs	r2, #36	@ 0x24
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f022 0201 	bic.w	r2, r2, #1
 80038c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038e8:	f001 fa20 	bl	8004d2c <HAL_RCC_GetPCLK1Freq>
 80038ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	4a81      	ldr	r2, [pc, #516]	@ (8003af8 <HAL_I2C_Init+0x274>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d807      	bhi.n	8003908 <HAL_I2C_Init+0x84>
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	4a80      	ldr	r2, [pc, #512]	@ (8003afc <HAL_I2C_Init+0x278>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	bf94      	ite	ls
 8003900:	2301      	movls	r3, #1
 8003902:	2300      	movhi	r3, #0
 8003904:	b2db      	uxtb	r3, r3
 8003906:	e006      	b.n	8003916 <HAL_I2C_Init+0x92>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	4a7d      	ldr	r2, [pc, #500]	@ (8003b00 <HAL_I2C_Init+0x27c>)
 800390c:	4293      	cmp	r3, r2
 800390e:	bf94      	ite	ls
 8003910:	2301      	movls	r3, #1
 8003912:	2300      	movhi	r3, #0
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d001      	beq.n	800391e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e0e7      	b.n	8003aee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	4a78      	ldr	r2, [pc, #480]	@ (8003b04 <HAL_I2C_Init+0x280>)
 8003922:	fba2 2303 	umull	r2, r3, r2, r3
 8003926:	0c9b      	lsrs	r3, r3, #18
 8003928:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68ba      	ldr	r2, [r7, #8]
 800393a:	430a      	orrs	r2, r1
 800393c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	6a1b      	ldr	r3, [r3, #32]
 8003944:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	4a6a      	ldr	r2, [pc, #424]	@ (8003af8 <HAL_I2C_Init+0x274>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d802      	bhi.n	8003958 <HAL_I2C_Init+0xd4>
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	3301      	adds	r3, #1
 8003956:	e009      	b.n	800396c <HAL_I2C_Init+0xe8>
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800395e:	fb02 f303 	mul.w	r3, r2, r3
 8003962:	4a69      	ldr	r2, [pc, #420]	@ (8003b08 <HAL_I2C_Init+0x284>)
 8003964:	fba2 2303 	umull	r2, r3, r2, r3
 8003968:	099b      	lsrs	r3, r3, #6
 800396a:	3301      	adds	r3, #1
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	6812      	ldr	r2, [r2, #0]
 8003970:	430b      	orrs	r3, r1
 8003972:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	69db      	ldr	r3, [r3, #28]
 800397a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800397e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	495c      	ldr	r1, [pc, #368]	@ (8003af8 <HAL_I2C_Init+0x274>)
 8003988:	428b      	cmp	r3, r1
 800398a:	d819      	bhi.n	80039c0 <HAL_I2C_Init+0x13c>
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	1e59      	subs	r1, r3, #1
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	fbb1 f3f3 	udiv	r3, r1, r3
 800399a:	1c59      	adds	r1, r3, #1
 800399c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80039a0:	400b      	ands	r3, r1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00a      	beq.n	80039bc <HAL_I2C_Init+0x138>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	1e59      	subs	r1, r3, #1
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80039b4:	3301      	adds	r3, #1
 80039b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039ba:	e051      	b.n	8003a60 <HAL_I2C_Init+0x1dc>
 80039bc:	2304      	movs	r3, #4
 80039be:	e04f      	b.n	8003a60 <HAL_I2C_Init+0x1dc>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d111      	bne.n	80039ec <HAL_I2C_Init+0x168>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	1e58      	subs	r0, r3, #1
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6859      	ldr	r1, [r3, #4]
 80039d0:	460b      	mov	r3, r1
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	440b      	add	r3, r1
 80039d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039da:	3301      	adds	r3, #1
 80039dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	bf0c      	ite	eq
 80039e4:	2301      	moveq	r3, #1
 80039e6:	2300      	movne	r3, #0
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	e012      	b.n	8003a12 <HAL_I2C_Init+0x18e>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	1e58      	subs	r0, r3, #1
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6859      	ldr	r1, [r3, #4]
 80039f4:	460b      	mov	r3, r1
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	0099      	lsls	r1, r3, #2
 80039fc:	440b      	add	r3, r1
 80039fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a02:	3301      	adds	r3, #1
 8003a04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	bf0c      	ite	eq
 8003a0c:	2301      	moveq	r3, #1
 8003a0e:	2300      	movne	r3, #0
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d001      	beq.n	8003a1a <HAL_I2C_Init+0x196>
 8003a16:	2301      	movs	r3, #1
 8003a18:	e022      	b.n	8003a60 <HAL_I2C_Init+0x1dc>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d10e      	bne.n	8003a40 <HAL_I2C_Init+0x1bc>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	1e58      	subs	r0, r3, #1
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6859      	ldr	r1, [r3, #4]
 8003a2a:	460b      	mov	r3, r1
 8003a2c:	005b      	lsls	r3, r3, #1
 8003a2e:	440b      	add	r3, r1
 8003a30:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a34:	3301      	adds	r3, #1
 8003a36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a3e:	e00f      	b.n	8003a60 <HAL_I2C_Init+0x1dc>
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	1e58      	subs	r0, r3, #1
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6859      	ldr	r1, [r3, #4]
 8003a48:	460b      	mov	r3, r1
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	440b      	add	r3, r1
 8003a4e:	0099      	lsls	r1, r3, #2
 8003a50:	440b      	add	r3, r1
 8003a52:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a56:	3301      	adds	r3, #1
 8003a58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a60:	6879      	ldr	r1, [r7, #4]
 8003a62:	6809      	ldr	r1, [r1, #0]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	69da      	ldr	r2, [r3, #28]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a1b      	ldr	r3, [r3, #32]
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	430a      	orrs	r2, r1
 8003a82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a8e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6911      	ldr	r1, [r2, #16]
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	68d2      	ldr	r2, [r2, #12]
 8003a9a:	4311      	orrs	r1, r2
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	6812      	ldr	r2, [r2, #0]
 8003aa0:	430b      	orrs	r3, r1
 8003aa2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	695a      	ldr	r2, [r3, #20]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	431a      	orrs	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	430a      	orrs	r2, r1
 8003abe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f042 0201 	orr.w	r2, r2, #1
 8003ace:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2220      	movs	r2, #32
 8003ada:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	000186a0 	.word	0x000186a0
 8003afc:	001e847f 	.word	0x001e847f
 8003b00:	003d08ff 	.word	0x003d08ff
 8003b04:	431bde83 	.word	0x431bde83
 8003b08:	10624dd3 	.word	0x10624dd3

08003b0c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b088      	sub	sp, #32
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e128      	b.n	8003d70 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d109      	bne.n	8003b3e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a90      	ldr	r2, [pc, #576]	@ (8003d78 <HAL_I2S_Init+0x26c>)
 8003b36:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f7fd f84f 	bl	8000bdc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2202      	movs	r2, #2
 8003b42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	69db      	ldr	r3, [r3, #28]
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	6812      	ldr	r2, [r2, #0]
 8003b50:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003b54:	f023 030f 	bic.w	r3, r3, #15
 8003b58:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d060      	beq.n	8003c2c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d102      	bne.n	8003b78 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003b72:	2310      	movs	r3, #16
 8003b74:	617b      	str	r3, [r7, #20]
 8003b76:	e001      	b.n	8003b7c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003b78:	2320      	movs	r3, #32
 8003b7a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	2b20      	cmp	r3, #32
 8003b82:	d802      	bhi.n	8003b8a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	005b      	lsls	r3, r3, #1
 8003b88:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003b8a:	2001      	movs	r0, #1
 8003b8c:	f001 f9d2 	bl	8004f34 <HAL_RCCEx_GetPeriphCLKFreq>
 8003b90:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b9a:	d125      	bne.n	8003be8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d010      	beq.n	8003bc6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bae:	4613      	mov	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	4413      	add	r3, r2
 8003bb4:	005b      	lsls	r3, r3, #1
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	695b      	ldr	r3, [r3, #20]
 8003bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc0:	3305      	adds	r3, #5
 8003bc2:	613b      	str	r3, [r7, #16]
 8003bc4:	e01f      	b.n	8003c06 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	68fa      	ldr	r2, [r7, #12]
 8003bcc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	4413      	add	r3, r2
 8003bd6:	005b      	lsls	r3, r3, #1
 8003bd8:	461a      	mov	r2, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	695b      	ldr	r3, [r3, #20]
 8003bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be2:	3305      	adds	r3, #5
 8003be4:	613b      	str	r3, [r7, #16]
 8003be6:	e00e      	b.n	8003c06 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003be8:	68fa      	ldr	r2, [r7, #12]
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	4413      	add	r3, r2
 8003bf6:	005b      	lsls	r3, r3, #1
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c02:	3305      	adds	r3, #5
 8003c04:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	4a5c      	ldr	r2, [pc, #368]	@ (8003d7c <HAL_I2S_Init+0x270>)
 8003c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c0e:	08db      	lsrs	r3, r3, #3
 8003c10:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	085b      	lsrs	r3, r3, #1
 8003c22:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	021b      	lsls	r3, r3, #8
 8003c28:	61bb      	str	r3, [r7, #24]
 8003c2a:	e003      	b.n	8003c34 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003c30:	2300      	movs	r3, #0
 8003c32:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d902      	bls.n	8003c40 <HAL_I2S_Init+0x134>
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	2bff      	cmp	r3, #255	@ 0xff
 8003c3e:	d907      	bls.n	8003c50 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c44:	f043 0210 	orr.w	r2, r3, #16
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e08f      	b.n	8003d70 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	691a      	ldr	r2, [r3, #16]
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	ea42 0103 	orr.w	r1, r2, r3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	69fa      	ldr	r2, [r7, #28]
 8003c60:	430a      	orrs	r2, r1
 8003c62:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003c6e:	f023 030f 	bic.w	r3, r3, #15
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	6851      	ldr	r1, [r2, #4]
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	6892      	ldr	r2, [r2, #8]
 8003c7a:	4311      	orrs	r1, r2
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	68d2      	ldr	r2, [r2, #12]
 8003c80:	4311      	orrs	r1, r2
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	6992      	ldr	r2, [r2, #24]
 8003c86:	430a      	orrs	r2, r1
 8003c88:	431a      	orrs	r2, r3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c92:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a1b      	ldr	r3, [r3, #32]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d161      	bne.n	8003d60 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a38      	ldr	r2, [pc, #224]	@ (8003d80 <HAL_I2S_Init+0x274>)
 8003ca0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a37      	ldr	r2, [pc, #220]	@ (8003d84 <HAL_I2S_Init+0x278>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d101      	bne.n	8003cb0 <HAL_I2S_Init+0x1a4>
 8003cac:	4b36      	ldr	r3, [pc, #216]	@ (8003d88 <HAL_I2S_Init+0x27c>)
 8003cae:	e001      	b.n	8003cb4 <HAL_I2S_Init+0x1a8>
 8003cb0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cb4:	69db      	ldr	r3, [r3, #28]
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	6812      	ldr	r2, [r2, #0]
 8003cba:	4932      	ldr	r1, [pc, #200]	@ (8003d84 <HAL_I2S_Init+0x278>)
 8003cbc:	428a      	cmp	r2, r1
 8003cbe:	d101      	bne.n	8003cc4 <HAL_I2S_Init+0x1b8>
 8003cc0:	4a31      	ldr	r2, [pc, #196]	@ (8003d88 <HAL_I2S_Init+0x27c>)
 8003cc2:	e001      	b.n	8003cc8 <HAL_I2S_Init+0x1bc>
 8003cc4:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003cc8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003ccc:	f023 030f 	bic.w	r3, r3, #15
 8003cd0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a2b      	ldr	r2, [pc, #172]	@ (8003d84 <HAL_I2S_Init+0x278>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d101      	bne.n	8003ce0 <HAL_I2S_Init+0x1d4>
 8003cdc:	4b2a      	ldr	r3, [pc, #168]	@ (8003d88 <HAL_I2S_Init+0x27c>)
 8003cde:	e001      	b.n	8003ce4 <HAL_I2S_Init+0x1d8>
 8003ce0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a25      	ldr	r2, [pc, #148]	@ (8003d84 <HAL_I2S_Init+0x278>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d101      	bne.n	8003cf6 <HAL_I2S_Init+0x1ea>
 8003cf2:	4b25      	ldr	r3, [pc, #148]	@ (8003d88 <HAL_I2S_Init+0x27c>)
 8003cf4:	e001      	b.n	8003cfa <HAL_I2S_Init+0x1ee>
 8003cf6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cfa:	69db      	ldr	r3, [r3, #28]
 8003cfc:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d06:	d003      	beq.n	8003d10 <HAL_I2S_Init+0x204>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d103      	bne.n	8003d18 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003d10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d14:	613b      	str	r3, [r7, #16]
 8003d16:	e001      	b.n	8003d1c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d26:	4313      	orrs	r3, r2
 8003d28:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d30:	4313      	orrs	r3, r2
 8003d32:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	699b      	ldr	r3, [r3, #24]
 8003d38:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	b29a      	uxth	r2, r3
 8003d3e:	897b      	ldrh	r3, [r7, #10]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003d48:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a0d      	ldr	r2, [pc, #52]	@ (8003d84 <HAL_I2S_Init+0x278>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d101      	bne.n	8003d58 <HAL_I2S_Init+0x24c>
 8003d54:	4b0c      	ldr	r3, [pc, #48]	@ (8003d88 <HAL_I2S_Init+0x27c>)
 8003d56:	e001      	b.n	8003d5c <HAL_I2S_Init+0x250>
 8003d58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d5c:	897a      	ldrh	r2, [r7, #10]
 8003d5e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3720      	adds	r7, #32
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	08003e83 	.word	0x08003e83
 8003d7c:	cccccccd 	.word	0xcccccccd
 8003d80:	08003f99 	.word	0x08003f99
 8003d84:	40003800 	.word	0x40003800
 8003d88:	40003400 	.word	0x40003400

08003d8c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd4:	881a      	ldrh	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de0:	1c9a      	adds	r2, r3, #2
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	3b01      	subs	r3, #1
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10e      	bne.n	8003e1c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	685a      	ldr	r2, [r3, #4]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e0c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2201      	movs	r2, #1
 8003e12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f7ff ffb8 	bl	8003d8c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e1c:	bf00      	nop
 8003e1e:	3708      	adds	r7, #8
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	68da      	ldr	r2, [r3, #12]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e36:	b292      	uxth	r2, r2
 8003e38:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e3e:	1c9a      	adds	r2, r3, #2
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	b29a      	uxth	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d10e      	bne.n	8003e7a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	685a      	ldr	r2, [r3, #4]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e6a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f7ff ff93 	bl	8003da0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e7a:	bf00      	nop
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b086      	sub	sp, #24
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	2b04      	cmp	r3, #4
 8003e9c:	d13a      	bne.n	8003f14 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	f003 0301 	and.w	r3, r3, #1
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d109      	bne.n	8003ebc <I2S_IRQHandler+0x3a>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eb2:	2b40      	cmp	r3, #64	@ 0x40
 8003eb4:	d102      	bne.n	8003ebc <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f7ff ffb4 	bl	8003e24 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ec2:	2b40      	cmp	r3, #64	@ 0x40
 8003ec4:	d126      	bne.n	8003f14 <I2S_IRQHandler+0x92>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f003 0320 	and.w	r3, r3, #32
 8003ed0:	2b20      	cmp	r3, #32
 8003ed2:	d11f      	bne.n	8003f14 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	685a      	ldr	r2, [r3, #4]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003ee2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	613b      	str	r3, [r7, #16]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68db      	ldr	r3, [r3, #12]
 8003eee:	613b      	str	r3, [r7, #16]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	613b      	str	r3, [r7, #16]
 8003ef8:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2201      	movs	r2, #1
 8003efe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f06:	f043 0202 	orr.w	r2, r3, #2
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f7ff ff50 	bl	8003db4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2b03      	cmp	r3, #3
 8003f1e:	d136      	bne.n	8003f8e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d109      	bne.n	8003f3e <I2S_IRQHandler+0xbc>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f34:	2b80      	cmp	r3, #128	@ 0x80
 8003f36:	d102      	bne.n	8003f3e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f7ff ff45 	bl	8003dc8 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	f003 0308 	and.w	r3, r3, #8
 8003f44:	2b08      	cmp	r3, #8
 8003f46:	d122      	bne.n	8003f8e <I2S_IRQHandler+0x10c>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f003 0320 	and.w	r3, r3, #32
 8003f52:	2b20      	cmp	r3, #32
 8003f54:	d11b      	bne.n	8003f8e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f64:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003f66:	2300      	movs	r3, #0
 8003f68:	60fb      	str	r3, [r7, #12]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	60fb      	str	r3, [r7, #12]
 8003f72:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f80:	f043 0204 	orr.w	r2, r3, #4
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f7ff ff13 	bl	8003db4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f8e:	bf00      	nop
 8003f90:	3718      	adds	r7, #24
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
	...

08003f98 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b088      	sub	sp, #32
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a92      	ldr	r2, [pc, #584]	@ (80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d101      	bne.n	8003fb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003fb2:	4b92      	ldr	r3, [pc, #584]	@ (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fb4:	e001      	b.n	8003fba <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003fb6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a8b      	ldr	r2, [pc, #556]	@ (80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d101      	bne.n	8003fd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003fd0:	4b8a      	ldr	r3, [pc, #552]	@ (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fd2:	e001      	b.n	8003fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003fd4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fe4:	d004      	beq.n	8003ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	f040 8099 	bne.w	8004122 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d107      	bne.n	800400a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004000:	2b00      	cmp	r3, #0
 8004002:	d002      	beq.n	800400a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f000 f925 	bl	8004254 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	f003 0301 	and.w	r3, r3, #1
 8004010:	2b01      	cmp	r3, #1
 8004012:	d107      	bne.n	8004024 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800401a:	2b00      	cmp	r3, #0
 800401c:	d002      	beq.n	8004024 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 f9c8 	bl	80043b4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800402a:	2b40      	cmp	r3, #64	@ 0x40
 800402c:	d13a      	bne.n	80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	f003 0320 	and.w	r3, r3, #32
 8004034:	2b00      	cmp	r3, #0
 8004036:	d035      	beq.n	80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a6e      	ldr	r2, [pc, #440]	@ (80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d101      	bne.n	8004046 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004042:	4b6e      	ldr	r3, [pc, #440]	@ (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004044:	e001      	b.n	800404a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004046:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800404a:	685a      	ldr	r2, [r3, #4]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4969      	ldr	r1, [pc, #420]	@ (80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004052:	428b      	cmp	r3, r1
 8004054:	d101      	bne.n	800405a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004056:	4b69      	ldr	r3, [pc, #420]	@ (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004058:	e001      	b.n	800405e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800405a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800405e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004062:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	685a      	ldr	r2, [r3, #4]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004072:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004074:	2300      	movs	r3, #0
 8004076:	60fb      	str	r3, [r7, #12]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	60fb      	str	r3, [r7, #12]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	60fb      	str	r3, [r7, #12]
 8004088:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2201      	movs	r2, #1
 800408e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004096:	f043 0202 	orr.w	r2, r3, #2
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f7ff fe88 	bl	8003db4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	f003 0308 	and.w	r3, r3, #8
 80040aa:	2b08      	cmp	r3, #8
 80040ac:	f040 80c3 	bne.w	8004236 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	f003 0320 	and.w	r3, r3, #32
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	f000 80bd 	beq.w	8004236 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	685a      	ldr	r2, [r3, #4]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040ca:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a49      	ldr	r2, [pc, #292]	@ (80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d101      	bne.n	80040da <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80040d6:	4b49      	ldr	r3, [pc, #292]	@ (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040d8:	e001      	b.n	80040de <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80040da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4944      	ldr	r1, [pc, #272]	@ (80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040e6:	428b      	cmp	r3, r1
 80040e8:	d101      	bne.n	80040ee <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80040ea:	4b44      	ldr	r3, [pc, #272]	@ (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040ec:	e001      	b.n	80040f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80040ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040f2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040f6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80040f8:	2300      	movs	r3, #0
 80040fa:	60bb      	str	r3, [r7, #8]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	60bb      	str	r3, [r7, #8]
 8004104:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004112:	f043 0204 	orr.w	r2, r3, #4
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7ff fe4a 	bl	8003db4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004120:	e089      	b.n	8004236 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b02      	cmp	r3, #2
 800412a:	d107      	bne.n	800413c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004132:	2b00      	cmp	r3, #0
 8004134:	d002      	beq.n	800413c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f000 f8be 	bl	80042b8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	f003 0301 	and.w	r3, r3, #1
 8004142:	2b01      	cmp	r3, #1
 8004144:	d107      	bne.n	8004156 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800414c:	2b00      	cmp	r3, #0
 800414e:	d002      	beq.n	8004156 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 f8fd 	bl	8004350 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004156:	69fb      	ldr	r3, [r7, #28]
 8004158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800415c:	2b40      	cmp	r3, #64	@ 0x40
 800415e:	d12f      	bne.n	80041c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	f003 0320 	and.w	r3, r3, #32
 8004166:	2b00      	cmp	r3, #0
 8004168:	d02a      	beq.n	80041c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004178:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a1e      	ldr	r2, [pc, #120]	@ (80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d101      	bne.n	8004188 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004184:	4b1d      	ldr	r3, [pc, #116]	@ (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004186:	e001      	b.n	800418c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004188:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800418c:	685a      	ldr	r2, [r3, #4]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4919      	ldr	r1, [pc, #100]	@ (80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004194:	428b      	cmp	r3, r1
 8004196:	d101      	bne.n	800419c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004198:	4b18      	ldr	r3, [pc, #96]	@ (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800419a:	e001      	b.n	80041a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800419c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041a0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80041a4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2201      	movs	r2, #1
 80041aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b2:	f043 0202 	orr.w	r2, r3, #2
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f7ff fdfa 	bl	8003db4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	f003 0308 	and.w	r3, r3, #8
 80041c6:	2b08      	cmp	r3, #8
 80041c8:	d136      	bne.n	8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	f003 0320 	and.w	r3, r3, #32
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d031      	beq.n	8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a07      	ldr	r2, [pc, #28]	@ (80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d101      	bne.n	80041e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80041de:	4b07      	ldr	r3, [pc, #28]	@ (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041e0:	e001      	b.n	80041e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80041e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041e6:	685a      	ldr	r2, [r3, #4]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4902      	ldr	r1, [pc, #8]	@ (80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041ee:	428b      	cmp	r3, r1
 80041f0:	d106      	bne.n	8004200 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80041f2:	4b02      	ldr	r3, [pc, #8]	@ (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041f4:	e006      	b.n	8004204 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80041f6:	bf00      	nop
 80041f8:	40003800 	.word	0x40003800
 80041fc:	40003400 	.word	0x40003400
 8004200:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004204:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004208:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	685a      	ldr	r2, [r3, #4]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004218:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2201      	movs	r2, #1
 800421e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004226:	f043 0204 	orr.w	r2, r3, #4
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f7ff fdc0 	bl	8003db4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004234:	e000      	b.n	8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004236:	bf00      	nop
}
 8004238:	bf00      	nop
 800423a:	3720      	adds	r7, #32
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004260:	1c99      	adds	r1, r3, #2
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	6251      	str	r1, [r2, #36]	@ 0x24
 8004266:	881a      	ldrh	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004272:	b29b      	uxth	r3, r3
 8004274:	3b01      	subs	r3, #1
 8004276:	b29a      	uxth	r2, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004280:	b29b      	uxth	r3, r3
 8004282:	2b00      	cmp	r3, #0
 8004284:	d113      	bne.n	80042ae <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	685a      	ldr	r2, [r3, #4]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004294:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800429a:	b29b      	uxth	r3, r3
 800429c:	2b00      	cmp	r3, #0
 800429e:	d106      	bne.n	80042ae <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f7ff ffc9 	bl	8004240 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042ae:	bf00      	nop
 80042b0:	3708      	adds	r7, #8
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
	...

080042b8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c4:	1c99      	adds	r1, r3, #2
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	6251      	str	r1, [r2, #36]	@ 0x24
 80042ca:	8819      	ldrh	r1, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004348 <I2SEx_TxISR_I2SExt+0x90>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d101      	bne.n	80042da <I2SEx_TxISR_I2SExt+0x22>
 80042d6:	4b1d      	ldr	r3, [pc, #116]	@ (800434c <I2SEx_TxISR_I2SExt+0x94>)
 80042d8:	e001      	b.n	80042de <I2SEx_TxISR_I2SExt+0x26>
 80042da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042de:	460a      	mov	r2, r1
 80042e0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	3b01      	subs	r3, #1
 80042ea:	b29a      	uxth	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d121      	bne.n	800433e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a12      	ldr	r2, [pc, #72]	@ (8004348 <I2SEx_TxISR_I2SExt+0x90>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d101      	bne.n	8004308 <I2SEx_TxISR_I2SExt+0x50>
 8004304:	4b11      	ldr	r3, [pc, #68]	@ (800434c <I2SEx_TxISR_I2SExt+0x94>)
 8004306:	e001      	b.n	800430c <I2SEx_TxISR_I2SExt+0x54>
 8004308:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800430c:	685a      	ldr	r2, [r3, #4]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	490d      	ldr	r1, [pc, #52]	@ (8004348 <I2SEx_TxISR_I2SExt+0x90>)
 8004314:	428b      	cmp	r3, r1
 8004316:	d101      	bne.n	800431c <I2SEx_TxISR_I2SExt+0x64>
 8004318:	4b0c      	ldr	r3, [pc, #48]	@ (800434c <I2SEx_TxISR_I2SExt+0x94>)
 800431a:	e001      	b.n	8004320 <I2SEx_TxISR_I2SExt+0x68>
 800431c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004320:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004324:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800432a:	b29b      	uxth	r3, r3
 800432c:	2b00      	cmp	r3, #0
 800432e:	d106      	bne.n	800433e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f7ff ff81 	bl	8004240 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800433e:	bf00      	nop
 8004340:	3708      	adds	r7, #8
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	40003800 	.word	0x40003800
 800434c:	40003400 	.word	0x40003400

08004350 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68d8      	ldr	r0, [r3, #12]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004362:	1c99      	adds	r1, r3, #2
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004368:	b282      	uxth	r2, r0
 800436a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004370:	b29b      	uxth	r3, r3
 8004372:	3b01      	subs	r3, #1
 8004374:	b29a      	uxth	r2, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800437e:	b29b      	uxth	r3, r3
 8004380:	2b00      	cmp	r3, #0
 8004382:	d113      	bne.n	80043ac <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	685a      	ldr	r2, [r3, #4]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004392:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004398:	b29b      	uxth	r3, r3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d106      	bne.n	80043ac <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2201      	movs	r2, #1
 80043a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f7ff ff4a 	bl	8004240 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043ac:	bf00      	nop
 80043ae:	3708      	adds	r7, #8
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b082      	sub	sp, #8
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a20      	ldr	r2, [pc, #128]	@ (8004444 <I2SEx_RxISR_I2SExt+0x90>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d101      	bne.n	80043ca <I2SEx_RxISR_I2SExt+0x16>
 80043c6:	4b20      	ldr	r3, [pc, #128]	@ (8004448 <I2SEx_RxISR_I2SExt+0x94>)
 80043c8:	e001      	b.n	80043ce <I2SEx_RxISR_I2SExt+0x1a>
 80043ca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043ce:	68d8      	ldr	r0, [r3, #12]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d4:	1c99      	adds	r1, r3, #2
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80043da:	b282      	uxth	r2, r0
 80043dc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	3b01      	subs	r3, #1
 80043e6:	b29a      	uxth	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043f0:	b29b      	uxth	r3, r3
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d121      	bne.n	800443a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a12      	ldr	r2, [pc, #72]	@ (8004444 <I2SEx_RxISR_I2SExt+0x90>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d101      	bne.n	8004404 <I2SEx_RxISR_I2SExt+0x50>
 8004400:	4b11      	ldr	r3, [pc, #68]	@ (8004448 <I2SEx_RxISR_I2SExt+0x94>)
 8004402:	e001      	b.n	8004408 <I2SEx_RxISR_I2SExt+0x54>
 8004404:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004408:	685a      	ldr	r2, [r3, #4]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	490d      	ldr	r1, [pc, #52]	@ (8004444 <I2SEx_RxISR_I2SExt+0x90>)
 8004410:	428b      	cmp	r3, r1
 8004412:	d101      	bne.n	8004418 <I2SEx_RxISR_I2SExt+0x64>
 8004414:	4b0c      	ldr	r3, [pc, #48]	@ (8004448 <I2SEx_RxISR_I2SExt+0x94>)
 8004416:	e001      	b.n	800441c <I2SEx_RxISR_I2SExt+0x68>
 8004418:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800441c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004420:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004426:	b29b      	uxth	r3, r3
 8004428:	2b00      	cmp	r3, #0
 800442a:	d106      	bne.n	800443a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f7ff ff03 	bl	8004240 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800443a:	bf00      	nop
 800443c:	3708      	adds	r7, #8
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	40003800 	.word	0x40003800
 8004448:	40003400 	.word	0x40003400

0800444c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d101      	bne.n	800445e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e267      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	d075      	beq.n	8004556 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800446a:	4b88      	ldr	r3, [pc, #544]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f003 030c 	and.w	r3, r3, #12
 8004472:	2b04      	cmp	r3, #4
 8004474:	d00c      	beq.n	8004490 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004476:	4b85      	ldr	r3, [pc, #532]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800447e:	2b08      	cmp	r3, #8
 8004480:	d112      	bne.n	80044a8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004482:	4b82      	ldr	r3, [pc, #520]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800448a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800448e:	d10b      	bne.n	80044a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004490:	4b7e      	ldr	r3, [pc, #504]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d05b      	beq.n	8004554 <HAL_RCC_OscConfig+0x108>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d157      	bne.n	8004554 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e242      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044b0:	d106      	bne.n	80044c0 <HAL_RCC_OscConfig+0x74>
 80044b2:	4b76      	ldr	r3, [pc, #472]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a75      	ldr	r2, [pc, #468]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044bc:	6013      	str	r3, [r2, #0]
 80044be:	e01d      	b.n	80044fc <HAL_RCC_OscConfig+0xb0>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044c8:	d10c      	bne.n	80044e4 <HAL_RCC_OscConfig+0x98>
 80044ca:	4b70      	ldr	r3, [pc, #448]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a6f      	ldr	r2, [pc, #444]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044d4:	6013      	str	r3, [r2, #0]
 80044d6:	4b6d      	ldr	r3, [pc, #436]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a6c      	ldr	r2, [pc, #432]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044e0:	6013      	str	r3, [r2, #0]
 80044e2:	e00b      	b.n	80044fc <HAL_RCC_OscConfig+0xb0>
 80044e4:	4b69      	ldr	r3, [pc, #420]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a68      	ldr	r2, [pc, #416]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044ee:	6013      	str	r3, [r2, #0]
 80044f0:	4b66      	ldr	r3, [pc, #408]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a65      	ldr	r2, [pc, #404]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d013      	beq.n	800452c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004504:	f7fc fd92 	bl	800102c <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800450a:	e008      	b.n	800451e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800450c:	f7fc fd8e 	bl	800102c <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b64      	cmp	r3, #100	@ 0x64
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e207      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800451e:	4b5b      	ldr	r3, [pc, #364]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d0f0      	beq.n	800450c <HAL_RCC_OscConfig+0xc0>
 800452a:	e014      	b.n	8004556 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800452c:	f7fc fd7e 	bl	800102c <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004534:	f7fc fd7a 	bl	800102c <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b64      	cmp	r3, #100	@ 0x64
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e1f3      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004546:	4b51      	ldr	r3, [pc, #324]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1f0      	bne.n	8004534 <HAL_RCC_OscConfig+0xe8>
 8004552:	e000      	b.n	8004556 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004554:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d063      	beq.n	800462a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004562:	4b4a      	ldr	r3, [pc, #296]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f003 030c 	and.w	r3, r3, #12
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00b      	beq.n	8004586 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800456e:	4b47      	ldr	r3, [pc, #284]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004576:	2b08      	cmp	r3, #8
 8004578:	d11c      	bne.n	80045b4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800457a:	4b44      	ldr	r3, [pc, #272]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d116      	bne.n	80045b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004586:	4b41      	ldr	r3, [pc, #260]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d005      	beq.n	800459e <HAL_RCC_OscConfig+0x152>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	2b01      	cmp	r3, #1
 8004598:	d001      	beq.n	800459e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e1c7      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800459e:	4b3b      	ldr	r3, [pc, #236]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	00db      	lsls	r3, r3, #3
 80045ac:	4937      	ldr	r1, [pc, #220]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045b2:	e03a      	b.n	800462a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d020      	beq.n	80045fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045bc:	4b34      	ldr	r3, [pc, #208]	@ (8004690 <HAL_RCC_OscConfig+0x244>)
 80045be:	2201      	movs	r2, #1
 80045c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c2:	f7fc fd33 	bl	800102c <HAL_GetTick>
 80045c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045c8:	e008      	b.n	80045dc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045ca:	f7fc fd2f 	bl	800102c <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d901      	bls.n	80045dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e1a8      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045dc:	4b2b      	ldr	r3, [pc, #172]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d0f0      	beq.n	80045ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045e8:	4b28      	ldr	r3, [pc, #160]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	691b      	ldr	r3, [r3, #16]
 80045f4:	00db      	lsls	r3, r3, #3
 80045f6:	4925      	ldr	r1, [pc, #148]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	600b      	str	r3, [r1, #0]
 80045fc:	e015      	b.n	800462a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045fe:	4b24      	ldr	r3, [pc, #144]	@ (8004690 <HAL_RCC_OscConfig+0x244>)
 8004600:	2200      	movs	r2, #0
 8004602:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004604:	f7fc fd12 	bl	800102c <HAL_GetTick>
 8004608:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800460a:	e008      	b.n	800461e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800460c:	f7fc fd0e 	bl	800102c <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	2b02      	cmp	r3, #2
 8004618:	d901      	bls.n	800461e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e187      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800461e:	4b1b      	ldr	r3, [pc, #108]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1f0      	bne.n	800460c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0308 	and.w	r3, r3, #8
 8004632:	2b00      	cmp	r3, #0
 8004634:	d036      	beq.n	80046a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d016      	beq.n	800466c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800463e:	4b15      	ldr	r3, [pc, #84]	@ (8004694 <HAL_RCC_OscConfig+0x248>)
 8004640:	2201      	movs	r2, #1
 8004642:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004644:	f7fc fcf2 	bl	800102c <HAL_GetTick>
 8004648:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800464a:	e008      	b.n	800465e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800464c:	f7fc fcee 	bl	800102c <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	2b02      	cmp	r3, #2
 8004658:	d901      	bls.n	800465e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800465a:	2303      	movs	r3, #3
 800465c:	e167      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800465e:	4b0b      	ldr	r3, [pc, #44]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004660:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	2b00      	cmp	r3, #0
 8004668:	d0f0      	beq.n	800464c <HAL_RCC_OscConfig+0x200>
 800466a:	e01b      	b.n	80046a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800466c:	4b09      	ldr	r3, [pc, #36]	@ (8004694 <HAL_RCC_OscConfig+0x248>)
 800466e:	2200      	movs	r2, #0
 8004670:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004672:	f7fc fcdb 	bl	800102c <HAL_GetTick>
 8004676:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004678:	e00e      	b.n	8004698 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800467a:	f7fc fcd7 	bl	800102c <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	2b02      	cmp	r3, #2
 8004686:	d907      	bls.n	8004698 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	e150      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
 800468c:	40023800 	.word	0x40023800
 8004690:	42470000 	.word	0x42470000
 8004694:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004698:	4b88      	ldr	r3, [pc, #544]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800469a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1ea      	bne.n	800467a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0304 	and.w	r3, r3, #4
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	f000 8097 	beq.w	80047e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046b2:	2300      	movs	r3, #0
 80046b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046b6:	4b81      	ldr	r3, [pc, #516]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80046b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d10f      	bne.n	80046e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046c2:	2300      	movs	r3, #0
 80046c4:	60bb      	str	r3, [r7, #8]
 80046c6:	4b7d      	ldr	r3, [pc, #500]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80046c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ca:	4a7c      	ldr	r2, [pc, #496]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80046cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80046d2:	4b7a      	ldr	r3, [pc, #488]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80046d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046da:	60bb      	str	r3, [r7, #8]
 80046dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046de:	2301      	movs	r3, #1
 80046e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e2:	4b77      	ldr	r3, [pc, #476]	@ (80048c0 <HAL_RCC_OscConfig+0x474>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d118      	bne.n	8004720 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046ee:	4b74      	ldr	r3, [pc, #464]	@ (80048c0 <HAL_RCC_OscConfig+0x474>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a73      	ldr	r2, [pc, #460]	@ (80048c0 <HAL_RCC_OscConfig+0x474>)
 80046f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046fa:	f7fc fc97 	bl	800102c <HAL_GetTick>
 80046fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004700:	e008      	b.n	8004714 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004702:	f7fc fc93 	bl	800102c <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	2b02      	cmp	r3, #2
 800470e:	d901      	bls.n	8004714 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e10c      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004714:	4b6a      	ldr	r3, [pc, #424]	@ (80048c0 <HAL_RCC_OscConfig+0x474>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800471c:	2b00      	cmp	r3, #0
 800471e:	d0f0      	beq.n	8004702 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	2b01      	cmp	r3, #1
 8004726:	d106      	bne.n	8004736 <HAL_RCC_OscConfig+0x2ea>
 8004728:	4b64      	ldr	r3, [pc, #400]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800472a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800472c:	4a63      	ldr	r2, [pc, #396]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800472e:	f043 0301 	orr.w	r3, r3, #1
 8004732:	6713      	str	r3, [r2, #112]	@ 0x70
 8004734:	e01c      	b.n	8004770 <HAL_RCC_OscConfig+0x324>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	2b05      	cmp	r3, #5
 800473c:	d10c      	bne.n	8004758 <HAL_RCC_OscConfig+0x30c>
 800473e:	4b5f      	ldr	r3, [pc, #380]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004742:	4a5e      	ldr	r2, [pc, #376]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004744:	f043 0304 	orr.w	r3, r3, #4
 8004748:	6713      	str	r3, [r2, #112]	@ 0x70
 800474a:	4b5c      	ldr	r3, [pc, #368]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800474c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800474e:	4a5b      	ldr	r2, [pc, #364]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004750:	f043 0301 	orr.w	r3, r3, #1
 8004754:	6713      	str	r3, [r2, #112]	@ 0x70
 8004756:	e00b      	b.n	8004770 <HAL_RCC_OscConfig+0x324>
 8004758:	4b58      	ldr	r3, [pc, #352]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800475a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800475c:	4a57      	ldr	r2, [pc, #348]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800475e:	f023 0301 	bic.w	r3, r3, #1
 8004762:	6713      	str	r3, [r2, #112]	@ 0x70
 8004764:	4b55      	ldr	r3, [pc, #340]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004768:	4a54      	ldr	r2, [pc, #336]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800476a:	f023 0304 	bic.w	r3, r3, #4
 800476e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d015      	beq.n	80047a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004778:	f7fc fc58 	bl	800102c <HAL_GetTick>
 800477c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800477e:	e00a      	b.n	8004796 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004780:	f7fc fc54 	bl	800102c <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800478e:	4293      	cmp	r3, r2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e0cb      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004796:	4b49      	ldr	r3, [pc, #292]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d0ee      	beq.n	8004780 <HAL_RCC_OscConfig+0x334>
 80047a2:	e014      	b.n	80047ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047a4:	f7fc fc42 	bl	800102c <HAL_GetTick>
 80047a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047aa:	e00a      	b.n	80047c2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ac:	f7fc fc3e 	bl	800102c <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e0b5      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047c2:	4b3e      	ldr	r3, [pc, #248]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80047c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d1ee      	bne.n	80047ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047ce:	7dfb      	ldrb	r3, [r7, #23]
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d105      	bne.n	80047e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047d4:	4b39      	ldr	r3, [pc, #228]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80047d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d8:	4a38      	ldr	r2, [pc, #224]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80047da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	699b      	ldr	r3, [r3, #24]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	f000 80a1 	beq.w	800492c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047ea:	4b34      	ldr	r3, [pc, #208]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 030c 	and.w	r3, r3, #12
 80047f2:	2b08      	cmp	r3, #8
 80047f4:	d05c      	beq.n	80048b0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	699b      	ldr	r3, [r3, #24]
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d141      	bne.n	8004882 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047fe:	4b31      	ldr	r3, [pc, #196]	@ (80048c4 <HAL_RCC_OscConfig+0x478>)
 8004800:	2200      	movs	r2, #0
 8004802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004804:	f7fc fc12 	bl	800102c <HAL_GetTick>
 8004808:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800480a:	e008      	b.n	800481e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800480c:	f7fc fc0e 	bl	800102c <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	2b02      	cmp	r3, #2
 8004818:	d901      	bls.n	800481e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e087      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800481e:	4b27      	ldr	r3, [pc, #156]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d1f0      	bne.n	800480c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	69da      	ldr	r2, [r3, #28]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a1b      	ldr	r3, [r3, #32]
 8004832:	431a      	orrs	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004838:	019b      	lsls	r3, r3, #6
 800483a:	431a      	orrs	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004840:	085b      	lsrs	r3, r3, #1
 8004842:	3b01      	subs	r3, #1
 8004844:	041b      	lsls	r3, r3, #16
 8004846:	431a      	orrs	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484c:	061b      	lsls	r3, r3, #24
 800484e:	491b      	ldr	r1, [pc, #108]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004850:	4313      	orrs	r3, r2
 8004852:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004854:	4b1b      	ldr	r3, [pc, #108]	@ (80048c4 <HAL_RCC_OscConfig+0x478>)
 8004856:	2201      	movs	r2, #1
 8004858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800485a:	f7fc fbe7 	bl	800102c <HAL_GetTick>
 800485e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004860:	e008      	b.n	8004874 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004862:	f7fc fbe3 	bl	800102c <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	2b02      	cmp	r3, #2
 800486e:	d901      	bls.n	8004874 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e05c      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004874:	4b11      	ldr	r3, [pc, #68]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d0f0      	beq.n	8004862 <HAL_RCC_OscConfig+0x416>
 8004880:	e054      	b.n	800492c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004882:	4b10      	ldr	r3, [pc, #64]	@ (80048c4 <HAL_RCC_OscConfig+0x478>)
 8004884:	2200      	movs	r2, #0
 8004886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004888:	f7fc fbd0 	bl	800102c <HAL_GetTick>
 800488c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800488e:	e008      	b.n	80048a2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004890:	f7fc fbcc 	bl	800102c <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	2b02      	cmp	r3, #2
 800489c:	d901      	bls.n	80048a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e045      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048a2:	4b06      	ldr	r3, [pc, #24]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1f0      	bne.n	8004890 <HAL_RCC_OscConfig+0x444>
 80048ae:	e03d      	b.n	800492c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	699b      	ldr	r3, [r3, #24]
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d107      	bne.n	80048c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e038      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
 80048bc:	40023800 	.word	0x40023800
 80048c0:	40007000 	.word	0x40007000
 80048c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004938 <HAL_RCC_OscConfig+0x4ec>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	699b      	ldr	r3, [r3, #24]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d028      	beq.n	8004928 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d121      	bne.n	8004928 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d11a      	bne.n	8004928 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048f2:	68fa      	ldr	r2, [r7, #12]
 80048f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048f8:	4013      	ands	r3, r2
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004900:	4293      	cmp	r3, r2
 8004902:	d111      	bne.n	8004928 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490e:	085b      	lsrs	r3, r3, #1
 8004910:	3b01      	subs	r3, #1
 8004912:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004914:	429a      	cmp	r2, r3
 8004916:	d107      	bne.n	8004928 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004922:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004924:	429a      	cmp	r2, r3
 8004926:	d001      	beq.n	800492c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e000      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3718      	adds	r7, #24
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	40023800 	.word	0x40023800

0800493c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e0cc      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004950:	4b68      	ldr	r3, [pc, #416]	@ (8004af4 <HAL_RCC_ClockConfig+0x1b8>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0307 	and.w	r3, r3, #7
 8004958:	683a      	ldr	r2, [r7, #0]
 800495a:	429a      	cmp	r2, r3
 800495c:	d90c      	bls.n	8004978 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800495e:	4b65      	ldr	r3, [pc, #404]	@ (8004af4 <HAL_RCC_ClockConfig+0x1b8>)
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	b2d2      	uxtb	r2, r2
 8004964:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004966:	4b63      	ldr	r3, [pc, #396]	@ (8004af4 <HAL_RCC_ClockConfig+0x1b8>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0307 	and.w	r3, r3, #7
 800496e:	683a      	ldr	r2, [r7, #0]
 8004970:	429a      	cmp	r2, r3
 8004972:	d001      	beq.n	8004978 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e0b8      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d020      	beq.n	80049c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0304 	and.w	r3, r3, #4
 800498c:	2b00      	cmp	r3, #0
 800498e:	d005      	beq.n	800499c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004990:	4b59      	ldr	r3, [pc, #356]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	4a58      	ldr	r2, [pc, #352]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004996:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800499a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0308 	and.w	r3, r3, #8
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d005      	beq.n	80049b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049a8:	4b53      	ldr	r3, [pc, #332]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	4a52      	ldr	r2, [pc, #328]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 80049ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049b4:	4b50      	ldr	r3, [pc, #320]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	494d      	ldr	r1, [pc, #308]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 80049c2:	4313      	orrs	r3, r2
 80049c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d044      	beq.n	8004a5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d107      	bne.n	80049ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049da:	4b47      	ldr	r3, [pc, #284]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d119      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e07f      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d003      	beq.n	80049fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049f6:	2b03      	cmp	r3, #3
 80049f8:	d107      	bne.n	8004a0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049fa:	4b3f      	ldr	r3, [pc, #252]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d109      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e06f      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a0a:	4b3b      	ldr	r3, [pc, #236]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d101      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e067      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a1a:	4b37      	ldr	r3, [pc, #220]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f023 0203 	bic.w	r2, r3, #3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	4934      	ldr	r1, [pc, #208]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a2c:	f7fc fafe 	bl	800102c <HAL_GetTick>
 8004a30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a32:	e00a      	b.n	8004a4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a34:	f7fc fafa 	bl	800102c <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e04f      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a4a:	4b2b      	ldr	r3, [pc, #172]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f003 020c 	and.w	r2, r3, #12
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d1eb      	bne.n	8004a34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a5c:	4b25      	ldr	r3, [pc, #148]	@ (8004af4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0307 	and.w	r3, r3, #7
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d20c      	bcs.n	8004a84 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a6a:	4b22      	ldr	r3, [pc, #136]	@ (8004af4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a6c:	683a      	ldr	r2, [r7, #0]
 8004a6e:	b2d2      	uxtb	r2, r2
 8004a70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a72:	4b20      	ldr	r3, [pc, #128]	@ (8004af4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0307 	and.w	r3, r3, #7
 8004a7a:	683a      	ldr	r2, [r7, #0]
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d001      	beq.n	8004a84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e032      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0304 	and.w	r3, r3, #4
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d008      	beq.n	8004aa2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a90:	4b19      	ldr	r3, [pc, #100]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	4916      	ldr	r1, [pc, #88]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0308 	and.w	r3, r3, #8
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d009      	beq.n	8004ac2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004aae:	4b12      	ldr	r3, [pc, #72]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	00db      	lsls	r3, r3, #3
 8004abc:	490e      	ldr	r1, [pc, #56]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ac2:	f000 f821 	bl	8004b08 <HAL_RCC_GetSysClockFreq>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	091b      	lsrs	r3, r3, #4
 8004ace:	f003 030f 	and.w	r3, r3, #15
 8004ad2:	490a      	ldr	r1, [pc, #40]	@ (8004afc <HAL_RCC_ClockConfig+0x1c0>)
 8004ad4:	5ccb      	ldrb	r3, [r1, r3]
 8004ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8004ada:	4a09      	ldr	r2, [pc, #36]	@ (8004b00 <HAL_RCC_ClockConfig+0x1c4>)
 8004adc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004ade:	4b09      	ldr	r3, [pc, #36]	@ (8004b04 <HAL_RCC_ClockConfig+0x1c8>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f7fc fa5e 	bl	8000fa4 <HAL_InitTick>

  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	40023c00 	.word	0x40023c00
 8004af8:	40023800 	.word	0x40023800
 8004afc:	08008c70 	.word	0x08008c70
 8004b00:	20000000 	.word	0x20000000
 8004b04:	20000004 	.word	0x20000004

08004b08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b0c:	b094      	sub	sp, #80	@ 0x50
 8004b0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b10:	2300      	movs	r3, #0
 8004b12:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b14:	2300      	movs	r3, #0
 8004b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b20:	4b79      	ldr	r3, [pc, #484]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f003 030c 	and.w	r3, r3, #12
 8004b28:	2b08      	cmp	r3, #8
 8004b2a:	d00d      	beq.n	8004b48 <HAL_RCC_GetSysClockFreq+0x40>
 8004b2c:	2b08      	cmp	r3, #8
 8004b2e:	f200 80e1 	bhi.w	8004cf4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d002      	beq.n	8004b3c <HAL_RCC_GetSysClockFreq+0x34>
 8004b36:	2b04      	cmp	r3, #4
 8004b38:	d003      	beq.n	8004b42 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b3a:	e0db      	b.n	8004cf4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b3c:	4b73      	ldr	r3, [pc, #460]	@ (8004d0c <HAL_RCC_GetSysClockFreq+0x204>)
 8004b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b40:	e0db      	b.n	8004cfa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b42:	4b73      	ldr	r3, [pc, #460]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b44:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b46:	e0d8      	b.n	8004cfa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b48:	4b6f      	ldr	r3, [pc, #444]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b50:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b52:	4b6d      	ldr	r3, [pc, #436]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d063      	beq.n	8004c26 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b5e:	4b6a      	ldr	r3, [pc, #424]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	099b      	lsrs	r3, r3, #6
 8004b64:	2200      	movs	r2, #0
 8004b66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b68:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b70:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b72:	2300      	movs	r3, #0
 8004b74:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b7a:	4622      	mov	r2, r4
 8004b7c:	462b      	mov	r3, r5
 8004b7e:	f04f 0000 	mov.w	r0, #0
 8004b82:	f04f 0100 	mov.w	r1, #0
 8004b86:	0159      	lsls	r1, r3, #5
 8004b88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b8c:	0150      	lsls	r0, r2, #5
 8004b8e:	4602      	mov	r2, r0
 8004b90:	460b      	mov	r3, r1
 8004b92:	4621      	mov	r1, r4
 8004b94:	1a51      	subs	r1, r2, r1
 8004b96:	6139      	str	r1, [r7, #16]
 8004b98:	4629      	mov	r1, r5
 8004b9a:	eb63 0301 	sbc.w	r3, r3, r1
 8004b9e:	617b      	str	r3, [r7, #20]
 8004ba0:	f04f 0200 	mov.w	r2, #0
 8004ba4:	f04f 0300 	mov.w	r3, #0
 8004ba8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bac:	4659      	mov	r1, fp
 8004bae:	018b      	lsls	r3, r1, #6
 8004bb0:	4651      	mov	r1, sl
 8004bb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bb6:	4651      	mov	r1, sl
 8004bb8:	018a      	lsls	r2, r1, #6
 8004bba:	4651      	mov	r1, sl
 8004bbc:	ebb2 0801 	subs.w	r8, r2, r1
 8004bc0:	4659      	mov	r1, fp
 8004bc2:	eb63 0901 	sbc.w	r9, r3, r1
 8004bc6:	f04f 0200 	mov.w	r2, #0
 8004bca:	f04f 0300 	mov.w	r3, #0
 8004bce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bd2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bd6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bda:	4690      	mov	r8, r2
 8004bdc:	4699      	mov	r9, r3
 8004bde:	4623      	mov	r3, r4
 8004be0:	eb18 0303 	adds.w	r3, r8, r3
 8004be4:	60bb      	str	r3, [r7, #8]
 8004be6:	462b      	mov	r3, r5
 8004be8:	eb49 0303 	adc.w	r3, r9, r3
 8004bec:	60fb      	str	r3, [r7, #12]
 8004bee:	f04f 0200 	mov.w	r2, #0
 8004bf2:	f04f 0300 	mov.w	r3, #0
 8004bf6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004bfa:	4629      	mov	r1, r5
 8004bfc:	024b      	lsls	r3, r1, #9
 8004bfe:	4621      	mov	r1, r4
 8004c00:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c04:	4621      	mov	r1, r4
 8004c06:	024a      	lsls	r2, r1, #9
 8004c08:	4610      	mov	r0, r2
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c0e:	2200      	movs	r2, #0
 8004c10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c18:	f7fb fade 	bl	80001d8 <__aeabi_uldivmod>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	460b      	mov	r3, r1
 8004c20:	4613      	mov	r3, r2
 8004c22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c24:	e058      	b.n	8004cd8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c26:	4b38      	ldr	r3, [pc, #224]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	099b      	lsrs	r3, r3, #6
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	4618      	mov	r0, r3
 8004c30:	4611      	mov	r1, r2
 8004c32:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c36:	623b      	str	r3, [r7, #32]
 8004c38:	2300      	movs	r3, #0
 8004c3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c3c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c40:	4642      	mov	r2, r8
 8004c42:	464b      	mov	r3, r9
 8004c44:	f04f 0000 	mov.w	r0, #0
 8004c48:	f04f 0100 	mov.w	r1, #0
 8004c4c:	0159      	lsls	r1, r3, #5
 8004c4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c52:	0150      	lsls	r0, r2, #5
 8004c54:	4602      	mov	r2, r0
 8004c56:	460b      	mov	r3, r1
 8004c58:	4641      	mov	r1, r8
 8004c5a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c5e:	4649      	mov	r1, r9
 8004c60:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c64:	f04f 0200 	mov.w	r2, #0
 8004c68:	f04f 0300 	mov.w	r3, #0
 8004c6c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c70:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c74:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c78:	ebb2 040a 	subs.w	r4, r2, sl
 8004c7c:	eb63 050b 	sbc.w	r5, r3, fp
 8004c80:	f04f 0200 	mov.w	r2, #0
 8004c84:	f04f 0300 	mov.w	r3, #0
 8004c88:	00eb      	lsls	r3, r5, #3
 8004c8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c8e:	00e2      	lsls	r2, r4, #3
 8004c90:	4614      	mov	r4, r2
 8004c92:	461d      	mov	r5, r3
 8004c94:	4643      	mov	r3, r8
 8004c96:	18e3      	adds	r3, r4, r3
 8004c98:	603b      	str	r3, [r7, #0]
 8004c9a:	464b      	mov	r3, r9
 8004c9c:	eb45 0303 	adc.w	r3, r5, r3
 8004ca0:	607b      	str	r3, [r7, #4]
 8004ca2:	f04f 0200 	mov.w	r2, #0
 8004ca6:	f04f 0300 	mov.w	r3, #0
 8004caa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cae:	4629      	mov	r1, r5
 8004cb0:	028b      	lsls	r3, r1, #10
 8004cb2:	4621      	mov	r1, r4
 8004cb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cb8:	4621      	mov	r1, r4
 8004cba:	028a      	lsls	r2, r1, #10
 8004cbc:	4610      	mov	r0, r2
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	61bb      	str	r3, [r7, #24]
 8004cc6:	61fa      	str	r2, [r7, #28]
 8004cc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ccc:	f7fb fa84 	bl	80001d8 <__aeabi_uldivmod>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	0c1b      	lsrs	r3, r3, #16
 8004cde:	f003 0303 	and.w	r3, r3, #3
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	005b      	lsls	r3, r3, #1
 8004ce6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004ce8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004cea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cf2:	e002      	b.n	8004cfa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cf4:	4b05      	ldr	r3, [pc, #20]	@ (8004d0c <HAL_RCC_GetSysClockFreq+0x204>)
 8004cf6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cf8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3750      	adds	r7, #80	@ 0x50
 8004d00:	46bd      	mov	sp, r7
 8004d02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d06:	bf00      	nop
 8004d08:	40023800 	.word	0x40023800
 8004d0c:	00f42400 	.word	0x00f42400
 8004d10:	007a1200 	.word	0x007a1200

08004d14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d14:	b480      	push	{r7}
 8004d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d18:	4b03      	ldr	r3, [pc, #12]	@ (8004d28 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	20000000 	.word	0x20000000

08004d2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d30:	f7ff fff0 	bl	8004d14 <HAL_RCC_GetHCLKFreq>
 8004d34:	4602      	mov	r2, r0
 8004d36:	4b05      	ldr	r3, [pc, #20]	@ (8004d4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	0a9b      	lsrs	r3, r3, #10
 8004d3c:	f003 0307 	and.w	r3, r3, #7
 8004d40:	4903      	ldr	r1, [pc, #12]	@ (8004d50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d42:	5ccb      	ldrb	r3, [r1, r3]
 8004d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	40023800 	.word	0x40023800
 8004d50:	08008c80 	.word	0x08008c80

08004d54 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b086      	sub	sp, #24
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004d60:	2300      	movs	r3, #0
 8004d62:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0301 	and.w	r3, r3, #1
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d105      	bne.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d038      	beq.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d7c:	4b68      	ldr	r3, [pc, #416]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d82:	f7fc f953 	bl	800102c <HAL_GetTick>
 8004d86:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d88:	e008      	b.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d8a:	f7fc f94f 	bl	800102c <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d901      	bls.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e0bd      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d9c:	4b61      	ldr	r3, [pc, #388]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1f0      	bne.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685a      	ldr	r2, [r3, #4]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	019b      	lsls	r3, r3, #6
 8004db2:	431a      	orrs	r2, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	071b      	lsls	r3, r3, #28
 8004dba:	495a      	ldr	r1, [pc, #360]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004dc2:	4b57      	ldr	r3, [pc, #348]	@ (8004f20 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004dc8:	f7fc f930 	bl	800102c <HAL_GetTick>
 8004dcc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004dce:	e008      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004dd0:	f7fc f92c 	bl	800102c <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	2b02      	cmp	r3, #2
 8004ddc:	d901      	bls.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e09a      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004de2:	4b50      	ldr	r3, [pc, #320]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d0f0      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	f000 8083 	beq.w	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	60fb      	str	r3, [r7, #12]
 8004e00:	4b48      	ldr	r3, [pc, #288]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e04:	4a47      	ldr	r2, [pc, #284]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e0c:	4b45      	ldr	r3, [pc, #276]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e14:	60fb      	str	r3, [r7, #12]
 8004e16:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004e18:	4b43      	ldr	r3, [pc, #268]	@ (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a42      	ldr	r2, [pc, #264]	@ (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e22:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004e24:	f7fc f902 	bl	800102c <HAL_GetTick>
 8004e28:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004e2a:	e008      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e2c:	f7fc f8fe 	bl	800102c <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d901      	bls.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e06c      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004e3e:	4b3a      	ldr	r3, [pc, #232]	@ (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d0f0      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e4a:	4b36      	ldr	r3, [pc, #216]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e52:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d02f      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	691b      	ldr	r3, [r3, #16]
 8004e5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e62:	693a      	ldr	r2, [r7, #16]
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d028      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e68:	4b2e      	ldr	r3, [pc, #184]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e70:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e72:	4b2e      	ldr	r3, [pc, #184]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004e74:	2201      	movs	r2, #1
 8004e76:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e78:	4b2c      	ldr	r3, [pc, #176]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004e7e:	4a29      	ldr	r2, [pc, #164]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e84:	4b27      	ldr	r3, [pc, #156]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e88:	f003 0301 	and.w	r3, r3, #1
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d114      	bne.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004e90:	f7fc f8cc 	bl	800102c <HAL_GetTick>
 8004e94:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e96:	e00a      	b.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e98:	f7fc f8c8 	bl	800102c <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d901      	bls.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e034      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eae:	4b1d      	ldr	r3, [pc, #116]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d0ee      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ec2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ec6:	d10d      	bne.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004ec8:	4b16      	ldr	r3, [pc, #88]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004ed8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004edc:	4911      	ldr	r1, [pc, #68]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	608b      	str	r3, [r1, #8]
 8004ee2:	e005      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8004ee4:	4b0f      	ldr	r3, [pc, #60]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	4a0e      	ldr	r2, [pc, #56]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eea:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004eee:	6093      	str	r3, [r2, #8]
 8004ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ef2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	691b      	ldr	r3, [r3, #16]
 8004ef8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004efc:	4909      	ldr	r1, [pc, #36]	@ (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004efe:	4313      	orrs	r3, r2
 8004f00:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0308 	and.w	r3, r3, #8
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d003      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	7d1a      	ldrb	r2, [r3, #20]
 8004f12:	4b07      	ldr	r3, [pc, #28]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004f14:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3718      	adds	r7, #24
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	42470068 	.word	0x42470068
 8004f24:	40023800 	.word	0x40023800
 8004f28:	40007000 	.word	0x40007000
 8004f2c:	42470e40 	.word	0x42470e40
 8004f30:	424711e0 	.word	0x424711e0

08004f34 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b087      	sub	sp, #28
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004f40:	2300      	movs	r3, #0
 8004f42:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004f44:	2300      	movs	r3, #0
 8004f46:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d141      	bne.n	8004fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004f52:	4b25      	ldr	r3, [pc, #148]	@ (8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f5a:	60fb      	str	r3, [r7, #12]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d006      	beq.n	8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004f68:	d131      	bne.n	8004fce <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004f6a:	4b20      	ldr	r3, [pc, #128]	@ (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004f6c:	617b      	str	r3, [r7, #20]
          break;
 8004f6e:	e031      	b.n	8004fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004f70:	4b1d      	ldr	r3, [pc, #116]	@ (8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f7c:	d109      	bne.n	8004f92 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004f80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f88:	4a19      	ldr	r2, [pc, #100]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f8e:	613b      	str	r3, [r7, #16]
 8004f90:	e008      	b.n	8004fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004f92:	4b15      	ldr	r3, [pc, #84]	@ (8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004f94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f9c:	4a15      	ldr	r2, [pc, #84]	@ (8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8004f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa2:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004fa4:	4b10      	ldr	r3, [pc, #64]	@ (8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004fa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004faa:	099b      	lsrs	r3, r3, #6
 8004fac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	fb02 f303 	mul.w	r3, r2, r3
 8004fb6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004fba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fbe:	0f1b      	lsrs	r3, r3, #28
 8004fc0:	f003 0307 	and.w	r3, r3, #7
 8004fc4:	68ba      	ldr	r2, [r7, #8]
 8004fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fca:	617b      	str	r3, [r7, #20]
          break;
 8004fcc:	e002      	b.n	8004fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	617b      	str	r3, [r7, #20]
          break;
 8004fd2:	bf00      	nop
        }
      }
      break;
 8004fd4:	e000      	b.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8004fd6:	bf00      	nop
    }
  }
  return frequency;
 8004fd8:	697b      	ldr	r3, [r7, #20]
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	371c      	adds	r7, #28
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	40023800 	.word	0x40023800
 8004fec:	00bb8000 	.word	0x00bb8000
 8004ff0:	007a1200 	.word	0x007a1200
 8004ff4:	00f42400 	.word	0x00f42400

08004ff8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e07b      	b.n	8005102 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500e:	2b00      	cmp	r3, #0
 8005010:	d108      	bne.n	8005024 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800501a:	d009      	beq.n	8005030 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	61da      	str	r2, [r3, #28]
 8005022:	e005      	b.n	8005030 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800503c:	b2db      	uxtb	r3, r3
 800503e:	2b00      	cmp	r3, #0
 8005040:	d106      	bne.n	8005050 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f7fb fe94 	bl	8000d78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2202      	movs	r2, #2
 8005054:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005066:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005078:	431a      	orrs	r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005082:	431a      	orrs	r2, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	691b      	ldr	r3, [r3, #16]
 8005088:	f003 0302 	and.w	r3, r3, #2
 800508c:	431a      	orrs	r2, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	431a      	orrs	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050a0:	431a      	orrs	r2, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	69db      	ldr	r3, [r3, #28]
 80050a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050aa:	431a      	orrs	r2, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a1b      	ldr	r3, [r3, #32]
 80050b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050b4:	ea42 0103 	orr.w	r1, r2, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050bc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	430a      	orrs	r2, r1
 80050c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	699b      	ldr	r3, [r3, #24]
 80050cc:	0c1b      	lsrs	r3, r3, #16
 80050ce:	f003 0104 	and.w	r1, r3, #4
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d6:	f003 0210 	and.w	r2, r3, #16
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	430a      	orrs	r2, r1
 80050e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	69da      	ldr	r2, [r3, #28]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005100:	2300      	movs	r3, #0
}
 8005102:	4618      	mov	r0, r3
 8005104:	3708      	adds	r7, #8
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}

0800510a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800510a:	b084      	sub	sp, #16
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	f107 001c 	add.w	r0, r7, #28
 8005118:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800511c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005120:	2b01      	cmp	r3, #1
 8005122:	d123      	bne.n	800516c <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005128:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005138:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800514c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005150:	2b01      	cmp	r3, #1
 8005152:	d105      	bne.n	8005160 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f000 f9dc 	bl	800551e <USB_CoreReset>
 8005166:	4603      	mov	r3, r0
 8005168:	73fb      	strb	r3, [r7, #15]
 800516a:	e01b      	b.n	80051a4 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f000 f9d0 	bl	800551e <USB_CoreReset>
 800517e:	4603      	mov	r3, r0
 8005180:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005182:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005186:	2b00      	cmp	r3, #0
 8005188:	d106      	bne.n	8005198 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800518e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	639a      	str	r2, [r3, #56]	@ 0x38
 8005196:	e005      	b.n	80051a4 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800519c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80051a4:	7fbb      	ldrb	r3, [r7, #30]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d10b      	bne.n	80051c2 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f043 0206 	orr.w	r2, r3, #6
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f043 0220 	orr.w	r2, r3, #32
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80051c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3710      	adds	r7, #16
 80051c8:	46bd      	mov	sp, r7
 80051ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80051ce:	b004      	add	sp, #16
 80051d0:	4770      	bx	lr

080051d2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051d2:	b480      	push	{r7}
 80051d4:	b083      	sub	sp, #12
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	f043 0201 	orr.w	r2, r3, #1
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	370c      	adds	r7, #12
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f023 0201 	bic.w	r2, r3, #1
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005208:	2300      	movs	r3, #0
}
 800520a:	4618      	mov	r0, r3
 800520c:	370c      	adds	r7, #12
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr

08005216 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005216:	b580      	push	{r7, lr}
 8005218:	b084      	sub	sp, #16
 800521a:	af00      	add	r7, sp, #0
 800521c:	6078      	str	r0, [r7, #4]
 800521e:	460b      	mov	r3, r1
 8005220:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005222:	2300      	movs	r3, #0
 8005224:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005232:	78fb      	ldrb	r3, [r7, #3]
 8005234:	2b01      	cmp	r3, #1
 8005236:	d115      	bne.n	8005264 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005244:	200a      	movs	r0, #10
 8005246:	f7fb fefd 	bl	8001044 <HAL_Delay>
      ms += 10U;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	330a      	adds	r3, #10
 800524e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 f956 	bl	8005502 <USB_GetMode>
 8005256:	4603      	mov	r3, r0
 8005258:	2b01      	cmp	r3, #1
 800525a:	d01e      	beq.n	800529a <USB_SetCurrentMode+0x84>
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005260:	d9f0      	bls.n	8005244 <USB_SetCurrentMode+0x2e>
 8005262:	e01a      	b.n	800529a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005264:	78fb      	ldrb	r3, [r7, #3]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d115      	bne.n	8005296 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005276:	200a      	movs	r0, #10
 8005278:	f7fb fee4 	bl	8001044 <HAL_Delay>
      ms += 10U;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	330a      	adds	r3, #10
 8005280:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 f93d 	bl	8005502 <USB_GetMode>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d005      	beq.n	800529a <USB_SetCurrentMode+0x84>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2bc7      	cmp	r3, #199	@ 0xc7
 8005292:	d9f0      	bls.n	8005276 <USB_SetCurrentMode+0x60>
 8005294:	e001      	b.n	800529a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e005      	b.n	80052a6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2bc8      	cmp	r3, #200	@ 0xc8
 800529e:	d101      	bne.n	80052a4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e000      	b.n	80052a6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3710      	adds	r7, #16
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}

080052ae <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80052ae:	b480      	push	{r7}
 80052b0:	b085      	sub	sp, #20
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	6078      	str	r0, [r7, #4]
 80052b6:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80052b8:	2300      	movs	r3, #0
 80052ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	3301      	adds	r3, #1
 80052c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80052c8:	d901      	bls.n	80052ce <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e01b      	b.n	8005306 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	daf2      	bge.n	80052bc <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80052d6:	2300      	movs	r3, #0
 80052d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	019b      	lsls	r3, r3, #6
 80052de:	f043 0220 	orr.w	r2, r3, #32
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	3301      	adds	r3, #1
 80052ea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80052f2:	d901      	bls.n	80052f8 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	e006      	b.n	8005306 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	f003 0320 	and.w	r3, r3, #32
 8005300:	2b20      	cmp	r3, #32
 8005302:	d0f0      	beq.n	80052e6 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3714      	adds	r7, #20
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr

08005312 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005312:	b480      	push	{r7}
 8005314:	b085      	sub	sp, #20
 8005316:	af00      	add	r7, sp, #0
 8005318:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800531a:	2300      	movs	r3, #0
 800531c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	3301      	adds	r3, #1
 8005322:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800532a:	d901      	bls.n	8005330 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e018      	b.n	8005362 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	691b      	ldr	r3, [r3, #16]
 8005334:	2b00      	cmp	r3, #0
 8005336:	daf2      	bge.n	800531e <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005338:	2300      	movs	r3, #0
 800533a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2210      	movs	r2, #16
 8005340:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	3301      	adds	r3, #1
 8005346:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800534e:	d901      	bls.n	8005354 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e006      	b.n	8005362 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	691b      	ldr	r3, [r3, #16]
 8005358:	f003 0310 	and.w	r3, r3, #16
 800535c:	2b10      	cmp	r3, #16
 800535e:	d0f0      	beq.n	8005342 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3714      	adds	r7, #20
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr

0800536e <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800536e:	b480      	push	{r7}
 8005370:	b089      	sub	sp, #36	@ 0x24
 8005372:	af00      	add	r7, sp, #0
 8005374:	60f8      	str	r0, [r7, #12]
 8005376:	60b9      	str	r1, [r7, #8]
 8005378:	4611      	mov	r1, r2
 800537a:	461a      	mov	r2, r3
 800537c:	460b      	mov	r3, r1
 800537e:	71fb      	strb	r3, [r7, #7]
 8005380:	4613      	mov	r3, r2
 8005382:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800538c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005390:	2b00      	cmp	r3, #0
 8005392:	d123      	bne.n	80053dc <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005394:	88bb      	ldrh	r3, [r7, #4]
 8005396:	3303      	adds	r3, #3
 8005398:	089b      	lsrs	r3, r3, #2
 800539a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800539c:	2300      	movs	r3, #0
 800539e:	61bb      	str	r3, [r7, #24]
 80053a0:	e018      	b.n	80053d4 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80053a2:	79fb      	ldrb	r3, [r7, #7]
 80053a4:	031a      	lsls	r2, r3, #12
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	4413      	add	r3, r2
 80053aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80053ae:	461a      	mov	r2, r3
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6013      	str	r3, [r2, #0]
      pSrc++;
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	3301      	adds	r3, #1
 80053ba:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	3301      	adds	r3, #1
 80053c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	3301      	adds	r3, #1
 80053c6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	3301      	adds	r3, #1
 80053cc:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	3301      	adds	r3, #1
 80053d2:	61bb      	str	r3, [r7, #24]
 80053d4:	69ba      	ldr	r2, [r7, #24]
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	429a      	cmp	r2, r3
 80053da:	d3e2      	bcc.n	80053a2 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3724      	adds	r7, #36	@ 0x24
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr

080053ea <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80053ea:	b480      	push	{r7}
 80053ec:	b08b      	sub	sp, #44	@ 0x2c
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	60f8      	str	r0, [r7, #12]
 80053f2:	60b9      	str	r1, [r7, #8]
 80053f4:	4613      	mov	r3, r2
 80053f6:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005400:	88fb      	ldrh	r3, [r7, #6]
 8005402:	089b      	lsrs	r3, r3, #2
 8005404:	b29b      	uxth	r3, r3
 8005406:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005408:	88fb      	ldrh	r3, [r7, #6]
 800540a:	f003 0303 	and.w	r3, r3, #3
 800540e:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005410:	2300      	movs	r3, #0
 8005412:	623b      	str	r3, [r7, #32]
 8005414:	e014      	b.n	8005440 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005420:	601a      	str	r2, [r3, #0]
    pDest++;
 8005422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005424:	3301      	adds	r3, #1
 8005426:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542a:	3301      	adds	r3, #1
 800542c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800542e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005430:	3301      	adds	r3, #1
 8005432:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005436:	3301      	adds	r3, #1
 8005438:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	3301      	adds	r3, #1
 800543e:	623b      	str	r3, [r7, #32]
 8005440:	6a3a      	ldr	r2, [r7, #32]
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	429a      	cmp	r2, r3
 8005446:	d3e6      	bcc.n	8005416 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005448:	8bfb      	ldrh	r3, [r7, #30]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d01e      	beq.n	800548c <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800544e:	2300      	movs	r3, #0
 8005450:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005452:	69bb      	ldr	r3, [r7, #24]
 8005454:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005458:	461a      	mov	r2, r3
 800545a:	f107 0310 	add.w	r3, r7, #16
 800545e:	6812      	ldr	r2, [r2, #0]
 8005460:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005462:	693a      	ldr	r2, [r7, #16]
 8005464:	6a3b      	ldr	r3, [r7, #32]
 8005466:	b2db      	uxtb	r3, r3
 8005468:	00db      	lsls	r3, r3, #3
 800546a:	fa22 f303 	lsr.w	r3, r2, r3
 800546e:	b2da      	uxtb	r2, r3
 8005470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005472:	701a      	strb	r2, [r3, #0]
      i++;
 8005474:	6a3b      	ldr	r3, [r7, #32]
 8005476:	3301      	adds	r3, #1
 8005478:	623b      	str	r3, [r7, #32]
      pDest++;
 800547a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800547c:	3301      	adds	r3, #1
 800547e:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005480:	8bfb      	ldrh	r3, [r7, #30]
 8005482:	3b01      	subs	r3, #1
 8005484:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005486:	8bfb      	ldrh	r3, [r7, #30]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1ea      	bne.n	8005462 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800548c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800548e:	4618      	mov	r0, r3
 8005490:	372c      	adds	r7, #44	@ 0x2c
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800549a:	b480      	push	{r7}
 800549c:	b085      	sub	sp, #20
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	699b      	ldr	r3, [r3, #24]
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	4013      	ands	r3, r2
 80054b0:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80054b2:	68fb      	ldr	r3, [r7, #12]
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3714      	adds	r7, #20
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b085      	sub	sp, #20
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	460b      	mov	r3, r1
 80054ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80054d0:	78fb      	ldrb	r3, [r7, #3]
 80054d2:	015a      	lsls	r2, r3, #5
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	4413      	add	r3, r2
 80054d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80054e0:	78fb      	ldrb	r3, [r7, #3]
 80054e2:	015a      	lsls	r2, r3, #5
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	4413      	add	r3, r2
 80054e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	68ba      	ldr	r2, [r7, #8]
 80054f0:	4013      	ands	r3, r2
 80054f2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80054f4:	68bb      	ldr	r3, [r7, #8]
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3714      	adds	r7, #20
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr

08005502 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005502:	b480      	push	{r7}
 8005504:	b083      	sub	sp, #12
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	695b      	ldr	r3, [r3, #20]
 800550e:	f003 0301 	and.w	r3, r3, #1
}
 8005512:	4618      	mov	r0, r3
 8005514:	370c      	adds	r7, #12
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr

0800551e <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800551e:	b480      	push	{r7}
 8005520:	b085      	sub	sp, #20
 8005522:	af00      	add	r7, sp, #0
 8005524:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005526:	2300      	movs	r3, #0
 8005528:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	3301      	adds	r3, #1
 800552e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005536:	d901      	bls.n	800553c <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e01b      	b.n	8005574 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	691b      	ldr	r3, [r3, #16]
 8005540:	2b00      	cmp	r3, #0
 8005542:	daf2      	bge.n	800552a <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005544:	2300      	movs	r3, #0
 8005546:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	691b      	ldr	r3, [r3, #16]
 800554c:	f043 0201 	orr.w	r2, r3, #1
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	3301      	adds	r3, #1
 8005558:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005560:	d901      	bls.n	8005566 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e006      	b.n	8005574 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	691b      	ldr	r3, [r3, #16]
 800556a:	f003 0301 	and.w	r3, r3, #1
 800556e:	2b01      	cmp	r3, #1
 8005570:	d0f0      	beq.n	8005554 <USB_CoreReset+0x36>

  return HAL_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3714      	adds	r7, #20
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr

08005580 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005580:	b084      	sub	sp, #16
 8005582:	b580      	push	{r7, lr}
 8005584:	b086      	sub	sp, #24
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
 800558a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800558e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005592:	2300      	movs	r3, #0
 8005594:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80055a0:	461a      	mov	r2, r3
 80055a2:	2300      	movs	r3, #0
 80055a4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055aa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d119      	bne.n	800560a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80055d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d10a      	bne.n	80055f4 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80055ec:	f043 0304 	orr.w	r3, r3, #4
 80055f0:	6013      	str	r3, [r2, #0]
 80055f2:	e014      	b.n	800561e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005602:	f023 0304 	bic.w	r3, r3, #4
 8005606:	6013      	str	r3, [r2, #0]
 8005608:	e009      	b.n	800561e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005618:	f023 0304 	bic.w	r3, r3, #4
 800561c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800561e:	2110      	movs	r1, #16
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f7ff fe44 	bl	80052ae <USB_FlushTxFifo>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d001      	beq.n	8005630 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f7ff fe6e 	bl	8005312 <USB_FlushRxFifo>
 8005636:	4603      	mov	r3, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	d001      	beq.n	8005640 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005640:	2300      	movs	r3, #0
 8005642:	613b      	str	r3, [r7, #16]
 8005644:	e015      	b.n	8005672 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	015a      	lsls	r2, r3, #5
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	4413      	add	r3, r2
 800564e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005652:	461a      	mov	r2, r3
 8005654:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005658:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	015a      	lsls	r2, r3, #5
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	4413      	add	r3, r2
 8005662:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005666:	461a      	mov	r2, r3
 8005668:	2300      	movs	r3, #0
 800566a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	3301      	adds	r3, #1
 8005670:	613b      	str	r3, [r7, #16]
 8005672:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005676:	461a      	mov	r2, r3
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	4293      	cmp	r3, r2
 800567c:	d3e3      	bcc.n	8005646 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800568a:	615a      	str	r2, [r3, #20]
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2280      	movs	r2, #128	@ 0x80
 8005690:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a0e      	ldr	r2, [pc, #56]	@ (80056d0 <USB_HostInit+0x150>)
 8005696:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a0e      	ldr	r2, [pc, #56]	@ (80056d4 <USB_HostInit+0x154>)
 800569c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80056a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d105      	bne.n	80056b4 <USB_HostInit+0x134>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	699b      	ldr	r3, [r3, #24]
 80056ac:	f043 0210 	orr.w	r2, r3, #16
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	699a      	ldr	r2, [r3, #24]
 80056b8:	4b07      	ldr	r3, [pc, #28]	@ (80056d8 <USB_HostInit+0x158>)
 80056ba:	4313      	orrs	r3, r2
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80056c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3718      	adds	r7, #24
 80056c6:	46bd      	mov	sp, r7
 80056c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80056cc:	b004      	add	sp, #16
 80056ce:	4770      	bx	lr
 80056d0:	00600080 	.word	0x00600080
 80056d4:	004000e0 	.word	0x004000e0
 80056d8:	a3200008 	.word	0xa3200008

080056dc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80056dc:	b480      	push	{r7}
 80056de:	b085      	sub	sp, #20
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	460b      	mov	r3, r1
 80056e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	68fa      	ldr	r2, [r7, #12]
 80056f6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80056fa:	f023 0303 	bic.w	r3, r3, #3
 80056fe:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	78fb      	ldrb	r3, [r7, #3]
 800570a:	f003 0303 	and.w	r3, r3, #3
 800570e:	68f9      	ldr	r1, [r7, #12]
 8005710:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005714:	4313      	orrs	r3, r2
 8005716:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005718:	78fb      	ldrb	r3, [r7, #3]
 800571a:	2b01      	cmp	r3, #1
 800571c:	d107      	bne.n	800572e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005724:	461a      	mov	r2, r3
 8005726:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800572a:	6053      	str	r3, [r2, #4]
 800572c:	e00c      	b.n	8005748 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800572e:	78fb      	ldrb	r3, [r7, #3]
 8005730:	2b02      	cmp	r3, #2
 8005732:	d107      	bne.n	8005744 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800573a:	461a      	mov	r2, r3
 800573c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005740:	6053      	str	r3, [r2, #4]
 8005742:	e001      	b.n	8005748 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	e000      	b.n	800574a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005748:	2300      	movs	r3, #0
}
 800574a:	4618      	mov	r0, r3
 800574c:	3714      	adds	r7, #20
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr

08005756 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8005756:	b580      	push	{r7, lr}
 8005758:	b084      	sub	sp, #16
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005762:	2300      	movs	r3, #0
 8005764:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005776:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005780:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005784:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005786:	2064      	movs	r0, #100	@ 0x64
 8005788:	f7fb fc5c 	bl	8001044 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005794:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005798:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800579a:	200a      	movs	r0, #10
 800579c:	f7fb fc52 	bl	8001044 <HAL_Delay>

  return HAL_OK;
 80057a0:	2300      	movs	r3, #0
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3710      	adds	r7, #16
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}

080057aa <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80057aa:	b480      	push	{r7}
 80057ac:	b085      	sub	sp, #20
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	6078      	str	r0, [r7, #4]
 80057b2:	460b      	mov	r3, r1
 80057b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80057ba:	2300      	movs	r3, #0
 80057bc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80057ce:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d109      	bne.n	80057ee <USB_DriveVbus+0x44>
 80057da:	78fb      	ldrb	r3, [r7, #3]
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d106      	bne.n	80057ee <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	68fa      	ldr	r2, [r7, #12]
 80057e4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80057e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80057ec:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80057f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057f8:	d109      	bne.n	800580e <USB_DriveVbus+0x64>
 80057fa:	78fb      	ldrb	r3, [r7, #3]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d106      	bne.n	800580e <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	68fa      	ldr	r2, [r7, #12]
 8005804:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005808:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800580c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3714      	adds	r7, #20
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800581c:	b480      	push	{r7}
 800581e:	b085      	sub	sp, #20
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005828:	2300      	movs	r3, #0
 800582a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	0c5b      	lsrs	r3, r3, #17
 800583a:	f003 0303 	and.w	r3, r3, #3
}
 800583e:	4618      	mov	r0, r3
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr

0800584a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800584a:	b480      	push	{r7}
 800584c:	b085      	sub	sp, #20
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	b29b      	uxth	r3, r3
}
 8005860:	4618      	mov	r0, r3
 8005862:	3714      	adds	r7, #20
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b088      	sub	sp, #32
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	4608      	mov	r0, r1
 8005876:	4611      	mov	r1, r2
 8005878:	461a      	mov	r2, r3
 800587a:	4603      	mov	r3, r0
 800587c:	70fb      	strb	r3, [r7, #3]
 800587e:	460b      	mov	r3, r1
 8005880:	70bb      	strb	r3, [r7, #2]
 8005882:	4613      	mov	r3, r2
 8005884:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005886:	2300      	movs	r3, #0
 8005888:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800588e:	78fb      	ldrb	r3, [r7, #3]
 8005890:	015a      	lsls	r2, r3, #5
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	4413      	add	r3, r2
 8005896:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800589a:	461a      	mov	r2, r3
 800589c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80058a0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80058a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80058a6:	2b03      	cmp	r3, #3
 80058a8:	d867      	bhi.n	800597a <USB_HC_Init+0x10e>
 80058aa:	a201      	add	r2, pc, #4	@ (adr r2, 80058b0 <USB_HC_Init+0x44>)
 80058ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b0:	080058c1 	.word	0x080058c1
 80058b4:	0800593d 	.word	0x0800593d
 80058b8:	080058c1 	.word	0x080058c1
 80058bc:	080058ff 	.word	0x080058ff
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80058c0:	78fb      	ldrb	r3, [r7, #3]
 80058c2:	015a      	lsls	r2, r3, #5
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	4413      	add	r3, r2
 80058c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058cc:	461a      	mov	r2, r3
 80058ce:	f240 439d 	movw	r3, #1181	@ 0x49d
 80058d2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80058d4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	da51      	bge.n	8005980 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80058dc:	78fb      	ldrb	r3, [r7, #3]
 80058de:	015a      	lsls	r2, r3, #5
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	4413      	add	r3, r2
 80058e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	78fa      	ldrb	r2, [r7, #3]
 80058ec:	0151      	lsls	r1, r2, #5
 80058ee:	693a      	ldr	r2, [r7, #16]
 80058f0:	440a      	add	r2, r1
 80058f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80058f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058fa:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80058fc:	e040      	b.n	8005980 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80058fe:	78fb      	ldrb	r3, [r7, #3]
 8005900:	015a      	lsls	r2, r3, #5
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	4413      	add	r3, r2
 8005906:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800590a:	461a      	mov	r2, r3
 800590c:	f240 639d 	movw	r3, #1693	@ 0x69d
 8005910:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005912:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005916:	2b00      	cmp	r3, #0
 8005918:	da34      	bge.n	8005984 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800591a:	78fb      	ldrb	r3, [r7, #3]
 800591c:	015a      	lsls	r2, r3, #5
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	4413      	add	r3, r2
 8005922:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	78fa      	ldrb	r2, [r7, #3]
 800592a:	0151      	lsls	r1, r2, #5
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	440a      	add	r2, r1
 8005930:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005934:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005938:	60d3      	str	r3, [r2, #12]
      }

      break;
 800593a:	e023      	b.n	8005984 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800593c:	78fb      	ldrb	r3, [r7, #3]
 800593e:	015a      	lsls	r2, r3, #5
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	4413      	add	r3, r2
 8005944:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005948:	461a      	mov	r2, r3
 800594a:	f240 2325 	movw	r3, #549	@ 0x225
 800594e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005950:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005954:	2b00      	cmp	r3, #0
 8005956:	da17      	bge.n	8005988 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005958:	78fb      	ldrb	r3, [r7, #3]
 800595a:	015a      	lsls	r2, r3, #5
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	4413      	add	r3, r2
 8005960:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	78fa      	ldrb	r2, [r7, #3]
 8005968:	0151      	lsls	r1, r2, #5
 800596a:	693a      	ldr	r2, [r7, #16]
 800596c:	440a      	add	r2, r1
 800596e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005972:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8005976:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005978:	e006      	b.n	8005988 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	77fb      	strb	r3, [r7, #31]
      break;
 800597e:	e004      	b.n	800598a <USB_HC_Init+0x11e>
      break;
 8005980:	bf00      	nop
 8005982:	e002      	b.n	800598a <USB_HC_Init+0x11e>
      break;
 8005984:	bf00      	nop
 8005986:	e000      	b.n	800598a <USB_HC_Init+0x11e>
      break;
 8005988:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800598a:	78fb      	ldrb	r3, [r7, #3]
 800598c:	015a      	lsls	r2, r3, #5
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	4413      	add	r3, r2
 8005992:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005996:	461a      	mov	r2, r3
 8005998:	2300      	movs	r3, #0
 800599a:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800599c:	78fb      	ldrb	r3, [r7, #3]
 800599e:	015a      	lsls	r2, r3, #5
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	4413      	add	r3, r2
 80059a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	78fa      	ldrb	r2, [r7, #3]
 80059ac:	0151      	lsls	r1, r2, #5
 80059ae:	693a      	ldr	r2, [r7, #16]
 80059b0:	440a      	add	r2, r1
 80059b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80059b6:	f043 0302 	orr.w	r3, r3, #2
 80059ba:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80059c2:	699a      	ldr	r2, [r3, #24]
 80059c4:	78fb      	ldrb	r3, [r7, #3]
 80059c6:	f003 030f 	and.w	r3, r3, #15
 80059ca:	2101      	movs	r1, #1
 80059cc:	fa01 f303 	lsl.w	r3, r1, r3
 80059d0:	6939      	ldr	r1, [r7, #16]
 80059d2:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80059d6:	4313      	orrs	r3, r2
 80059d8:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80059e6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	da03      	bge.n	80059f6 <USB_HC_Init+0x18a>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80059ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059f2:	61bb      	str	r3, [r7, #24]
 80059f4:	e001      	b.n	80059fa <USB_HC_Init+0x18e>
  }
  else
  {
    HCcharEpDir = 0U;
 80059f6:	2300      	movs	r3, #0
 80059f8:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f7ff ff0e 	bl	800581c <USB_GetHostSpeed>
 8005a00:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005a02:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005a06:	2b02      	cmp	r3, #2
 8005a08:	d106      	bne.n	8005a18 <USB_HC_Init+0x1ac>
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d003      	beq.n	8005a18 <USB_HC_Init+0x1ac>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005a10:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005a14:	617b      	str	r3, [r7, #20]
 8005a16:	e001      	b.n	8005a1c <USB_HC_Init+0x1b0>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005a1c:	787b      	ldrb	r3, [r7, #1]
 8005a1e:	059b      	lsls	r3, r3, #22
 8005a20:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005a24:	78bb      	ldrb	r3, [r7, #2]
 8005a26:	02db      	lsls	r3, r3, #11
 8005a28:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005a2c:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005a2e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005a32:	049b      	lsls	r3, r3, #18
 8005a34:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005a38:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8005a3a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005a3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005a40:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	431a      	orrs	r2, r3
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005a4a:	78fa      	ldrb	r2, [r7, #3]
 8005a4c:	0151      	lsls	r1, r2, #5
 8005a4e:	693a      	ldr	r2, [r7, #16]
 8005a50:	440a      	add	r2, r1
 8005a52:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005a56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005a5a:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005a5c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005a60:	2b03      	cmp	r3, #3
 8005a62:	d003      	beq.n	8005a6c <USB_HC_Init+0x200>
 8005a64:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d10f      	bne.n	8005a8c <USB_HC_Init+0x220>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005a6c:	78fb      	ldrb	r3, [r7, #3]
 8005a6e:	015a      	lsls	r2, r3, #5
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	4413      	add	r3, r2
 8005a74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	78fa      	ldrb	r2, [r7, #3]
 8005a7c:	0151      	lsls	r1, r2, #5
 8005a7e:	693a      	ldr	r2, [r7, #16]
 8005a80:	440a      	add	r2, r1
 8005a82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005a86:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005a8a:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005a8c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3720      	adds	r7, #32
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
 8005a96:	bf00      	nop

08005a98 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b08c      	sub	sp, #48	@ 0x30
 8005a9c:	af02      	add	r7, sp, #8
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	4613      	mov	r3, r2
 8005aa4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	785b      	ldrb	r3, [r3, #1]
 8005aae:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8005ab0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ab4:	837b      	strh	r3, [r7, #26]
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	799b      	ldrb	r3, [r3, #6]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d158      	bne.n	8005b70 <USB_HC_StartXfer+0xd8>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	78db      	ldrb	r3, [r3, #3]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d007      	beq.n	8005ada <USB_HC_StartXfer+0x42>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005aca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005acc:	68ba      	ldr	r2, [r7, #8]
 8005ace:	8a92      	ldrh	r2, [r2, #20]
 8005ad0:	fb03 f202 	mul.w	r2, r3, r2
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	61da      	str	r2, [r3, #28]
 8005ad8:	e079      	b.n	8005bce <USB_HC_StartXfer+0x136>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	7c9b      	ldrb	r3, [r3, #18]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d130      	bne.n	8005b44 <USB_HC_StartXfer+0xac>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	2bbc      	cmp	r3, #188	@ 0xbc
 8005ae8:	d918      	bls.n	8005b1c <USB_HC_StartXfer+0x84>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	8a9b      	ldrh	r3, [r3, #20]
 8005aee:	461a      	mov	r2, r3
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	69da      	ldr	r2, [r3, #28]
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d003      	beq.n	8005b0c <USB_HC_StartXfer+0x74>
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	d103      	bne.n	8005b14 <USB_HC_StartXfer+0x7c>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	2202      	movs	r2, #2
 8005b10:	60da      	str	r2, [r3, #12]
 8005b12:	e05c      	b.n	8005bce <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	2201      	movs	r2, #1
 8005b18:	60da      	str	r2, [r3, #12]
 8005b1a:	e058      	b.n	8005bce <USB_HC_StartXfer+0x136>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	6a1a      	ldr	r2, [r3, #32]
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d007      	beq.n	8005b3c <USB_HC_StartXfer+0xa4>
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	d003      	beq.n	8005b3c <USB_HC_StartXfer+0xa4>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	2204      	movs	r2, #4
 8005b38:	60da      	str	r2, [r3, #12]
 8005b3a:	e048      	b.n	8005bce <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	2203      	movs	r2, #3
 8005b40:	60da      	str	r2, [r3, #12]
 8005b42:	e044      	b.n	8005bce <USB_HC_StartXfer+0x136>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8005b44:	79fb      	ldrb	r3, [r7, #7]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d10d      	bne.n	8005b66 <USB_HC_StartXfer+0xce>
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	68ba      	ldr	r2, [r7, #8]
 8005b50:	8a92      	ldrh	r2, [r2, #20]
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d907      	bls.n	8005b66 <USB_HC_StartXfer+0xce>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005b56:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005b58:	68ba      	ldr	r2, [r7, #8]
 8005b5a:	8a92      	ldrh	r2, [r2, #20]
 8005b5c:	fb03 f202 	mul.w	r2, r3, r2
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	61da      	str	r2, [r3, #28]
 8005b64:	e033      	b.n	8005bce <USB_HC_StartXfer+0x136>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	6a1a      	ldr	r2, [r3, #32]
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	61da      	str	r2, [r3, #28]
 8005b6e:	e02e      	b.n	8005bce <USB_HC_StartXfer+0x136>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	6a1b      	ldr	r3, [r3, #32]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d018      	beq.n	8005baa <USB_HC_StartXfer+0x112>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	6a1b      	ldr	r3, [r3, #32]
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	8a92      	ldrh	r2, [r2, #20]
 8005b80:	4413      	add	r3, r2
 8005b82:	3b01      	subs	r3, #1
 8005b84:	68ba      	ldr	r2, [r7, #8]
 8005b86:	8a92      	ldrh	r2, [r2, #20]
 8005b88:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b8c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8005b8e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005b90:	8b7b      	ldrh	r3, [r7, #26]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d90b      	bls.n	8005bae <USB_HC_StartXfer+0x116>
      {
        num_packets = max_hc_pkt_count;
 8005b96:	8b7b      	ldrh	r3, [r7, #26]
 8005b98:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005b9a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005b9c:	68ba      	ldr	r2, [r7, #8]
 8005b9e:	8a92      	ldrh	r2, [r2, #20]
 8005ba0:	fb03 f202 	mul.w	r2, r3, r2
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	61da      	str	r2, [r3, #28]
 8005ba8:	e001      	b.n	8005bae <USB_HC_StartXfer+0x116>
      }
    }
    else
    {
      num_packets = 1U;
 8005baa:	2301      	movs	r3, #1
 8005bac:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	78db      	ldrb	r3, [r3, #3]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d007      	beq.n	8005bc6 <USB_HC_StartXfer+0x12e>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005bb6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	8a92      	ldrh	r2, [r2, #20]
 8005bbc:	fb03 f202 	mul.w	r2, r3, r2
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	61da      	str	r2, [r3, #28]
 8005bc4:	e003      	b.n	8005bce <USB_HC_StartXfer+0x136>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	6a1a      	ldr	r2, [r3, #32]
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	69db      	ldr	r3, [r3, #28]
 8005bd2:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005bd6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005bd8:	04d9      	lsls	r1, r3, #19
 8005bda:	4ba4      	ldr	r3, [pc, #656]	@ (8005e6c <USB_HC_StartXfer+0x3d4>)
 8005bdc:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005bde:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	7d9b      	ldrb	r3, [r3, #22]
 8005be4:	075b      	lsls	r3, r3, #29
 8005be6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005bea:	69f9      	ldr	r1, [r7, #28]
 8005bec:	0148      	lsls	r0, r1, #5
 8005bee:	6a39      	ldr	r1, [r7, #32]
 8005bf0:	4401      	add	r1, r0
 8005bf2:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005bf6:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005bf8:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005bfa:	79fb      	ldrb	r3, [r7, #7]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d009      	beq.n	8005c14 <USB_HC_StartXfer+0x17c>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	6999      	ldr	r1, [r3, #24]
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	015a      	lsls	r2, r3, #5
 8005c08:	6a3b      	ldr	r3, [r7, #32]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c10:	460a      	mov	r2, r1
 8005c12:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005c14:	6a3b      	ldr	r3, [r7, #32]
 8005c16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f003 0301 	and.w	r3, r3, #1
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	bf0c      	ite	eq
 8005c24:	2301      	moveq	r3, #1
 8005c26:	2300      	movne	r3, #0
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	015a      	lsls	r2, r3, #5
 8005c30:	6a3b      	ldr	r3, [r7, #32]
 8005c32:	4413      	add	r3, r2
 8005c34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	69fa      	ldr	r2, [r7, #28]
 8005c3c:	0151      	lsls	r1, r2, #5
 8005c3e:	6a3a      	ldr	r2, [r7, #32]
 8005c40:	440a      	add	r2, r1
 8005c42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c46:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005c4a:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005c4c:	69fb      	ldr	r3, [r7, #28]
 8005c4e:	015a      	lsls	r2, r3, #5
 8005c50:	6a3b      	ldr	r3, [r7, #32]
 8005c52:	4413      	add	r3, r2
 8005c54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	7e7b      	ldrb	r3, [r7, #25]
 8005c5c:	075b      	lsls	r3, r3, #29
 8005c5e:	69f9      	ldr	r1, [r7, #28]
 8005c60:	0148      	lsls	r0, r1, #5
 8005c62:	6a39      	ldr	r1, [r7, #32]
 8005c64:	4401      	add	r1, r0
 8005c66:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	799b      	ldrb	r3, [r3, #6]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	f040 80c4 	bne.w	8005e00 <USB_HC_StartXfer+0x368>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	7c5b      	ldrb	r3, [r3, #17]
 8005c7c:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8005c7e:	68ba      	ldr	r2, [r7, #8]
 8005c80:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005c82:	4313      	orrs	r3, r2
 8005c84:	69fa      	ldr	r2, [r7, #28]
 8005c86:	0151      	lsls	r1, r2, #5
 8005c88:	6a3a      	ldr	r2, [r7, #32]
 8005c8a:	440a      	add	r2, r1
 8005c8c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8005c90:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005c94:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8005c96:	69fb      	ldr	r3, [r7, #28]
 8005c98:	015a      	lsls	r2, r3, #5
 8005c9a:	6a3b      	ldr	r3, [r7, #32]
 8005c9c:	4413      	add	r3, r2
 8005c9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	69fa      	ldr	r2, [r7, #28]
 8005ca6:	0151      	lsls	r1, r2, #5
 8005ca8:	6a3a      	ldr	r2, [r7, #32]
 8005caa:	440a      	add	r2, r1
 8005cac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005cb0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005cb4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	79db      	ldrb	r3, [r3, #7]
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d123      	bne.n	8005d06 <USB_HC_StartXfer+0x26e>
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	78db      	ldrb	r3, [r3, #3]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d11f      	bne.n	8005d06 <USB_HC_StartXfer+0x26e>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	015a      	lsls	r2, r3, #5
 8005cca:	6a3b      	ldr	r3, [r7, #32]
 8005ccc:	4413      	add	r3, r2
 8005cce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	69fa      	ldr	r2, [r7, #28]
 8005cd6:	0151      	lsls	r1, r2, #5
 8005cd8:	6a3a      	ldr	r2, [r7, #32]
 8005cda:	440a      	add	r2, r1
 8005cdc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ce4:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8005ce6:	69fb      	ldr	r3, [r7, #28]
 8005ce8:	015a      	lsls	r2, r3, #5
 8005cea:	6a3b      	ldr	r3, [r7, #32]
 8005cec:	4413      	add	r3, r2
 8005cee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	69fa      	ldr	r2, [r7, #28]
 8005cf6:	0151      	lsls	r1, r2, #5
 8005cf8:	6a3a      	ldr	r2, [r7, #32]
 8005cfa:	440a      	add	r2, r1
 8005cfc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005d00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d04:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	7c9b      	ldrb	r3, [r3, #18]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d003      	beq.n	8005d16 <USB_HC_StartXfer+0x27e>
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	7c9b      	ldrb	r3, [r3, #18]
 8005d12:	2b03      	cmp	r3, #3
 8005d14:	d117      	bne.n	8005d46 <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d113      	bne.n	8005d46 <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	78db      	ldrb	r3, [r3, #3]
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d10f      	bne.n	8005d46 <USB_HC_StartXfer+0x2ae>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	015a      	lsls	r2, r3, #5
 8005d2a:	6a3b      	ldr	r3, [r7, #32]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	69fa      	ldr	r2, [r7, #28]
 8005d36:	0151      	lsls	r1, r2, #5
 8005d38:	6a3a      	ldr	r2, [r7, #32]
 8005d3a:	440a      	add	r2, r1
 8005d3c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d44:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	7c9b      	ldrb	r3, [r3, #18]
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d163      	bne.n	8005e16 <USB_HC_StartXfer+0x37e>
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	78db      	ldrb	r3, [r3, #3]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d15f      	bne.n	8005e16 <USB_HC_StartXfer+0x37e>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	2b03      	cmp	r3, #3
 8005d5e:	d859      	bhi.n	8005e14 <USB_HC_StartXfer+0x37c>
 8005d60:	a201      	add	r2, pc, #4	@ (adr r2, 8005d68 <USB_HC_StartXfer+0x2d0>)
 8005d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d66:	bf00      	nop
 8005d68:	08005d79 	.word	0x08005d79
 8005d6c:	08005d9b 	.word	0x08005d9b
 8005d70:	08005dbd 	.word	0x08005dbd
 8005d74:	08005ddf 	.word	0x08005ddf
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	015a      	lsls	r2, r3, #5
 8005d7c:	6a3b      	ldr	r3, [r7, #32]
 8005d7e:	4413      	add	r3, r2
 8005d80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	69fa      	ldr	r2, [r7, #28]
 8005d88:	0151      	lsls	r1, r2, #5
 8005d8a:	6a3a      	ldr	r2, [r7, #32]
 8005d8c:	440a      	add	r2, r1
 8005d8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005d92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d96:	6053      	str	r3, [r2, #4]
          break;
 8005d98:	e03d      	b.n	8005e16 <USB_HC_StartXfer+0x37e>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	015a      	lsls	r2, r3, #5
 8005d9e:	6a3b      	ldr	r3, [r7, #32]
 8005da0:	4413      	add	r3, r2
 8005da2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	69fa      	ldr	r2, [r7, #28]
 8005daa:	0151      	lsls	r1, r2, #5
 8005dac:	6a3a      	ldr	r2, [r7, #32]
 8005dae:	440a      	add	r2, r1
 8005db0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005db4:	f043 030e 	orr.w	r3, r3, #14
 8005db8:	6053      	str	r3, [r2, #4]
          break;
 8005dba:	e02c      	b.n	8005e16 <USB_HC_StartXfer+0x37e>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	015a      	lsls	r2, r3, #5
 8005dc0:	6a3b      	ldr	r3, [r7, #32]
 8005dc2:	4413      	add	r3, r2
 8005dc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	69fa      	ldr	r2, [r7, #28]
 8005dcc:	0151      	lsls	r1, r2, #5
 8005dce:	6a3a      	ldr	r2, [r7, #32]
 8005dd0:	440a      	add	r2, r1
 8005dd2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005dd6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005dda:	6053      	str	r3, [r2, #4]
          break;
 8005ddc:	e01b      	b.n	8005e16 <USB_HC_StartXfer+0x37e>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8005dde:	69fb      	ldr	r3, [r7, #28]
 8005de0:	015a      	lsls	r2, r3, #5
 8005de2:	6a3b      	ldr	r3, [r7, #32]
 8005de4:	4413      	add	r3, r2
 8005de6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	69fa      	ldr	r2, [r7, #28]
 8005dee:	0151      	lsls	r1, r2, #5
 8005df0:	6a3a      	ldr	r2, [r7, #32]
 8005df2:	440a      	add	r2, r1
 8005df4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005df8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005dfc:	6053      	str	r3, [r2, #4]
          break;
 8005dfe:	e00a      	b.n	8005e16 <USB_HC_StartXfer+0x37e>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005e00:	69fb      	ldr	r3, [r7, #28]
 8005e02:	015a      	lsls	r2, r3, #5
 8005e04:	6a3b      	ldr	r3, [r7, #32]
 8005e06:	4413      	add	r3, r2
 8005e08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	2300      	movs	r3, #0
 8005e10:	6053      	str	r3, [r2, #4]
 8005e12:	e000      	b.n	8005e16 <USB_HC_StartXfer+0x37e>
          break;
 8005e14:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005e16:	69fb      	ldr	r3, [r7, #28]
 8005e18:	015a      	lsls	r2, r3, #5
 8005e1a:	6a3b      	ldr	r3, [r7, #32]
 8005e1c:	4413      	add	r3, r2
 8005e1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005e2c:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	78db      	ldrb	r3, [r3, #3]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d004      	beq.n	8005e40 <USB_HC_StartXfer+0x3a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e3c:	613b      	str	r3, [r7, #16]
 8005e3e:	e003      	b.n	8005e48 <USB_HC_StartXfer+0x3b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005e46:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005e4e:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	015a      	lsls	r2, r3, #5
 8005e54:	6a3b      	ldr	r3, [r7, #32]
 8005e56:	4413      	add	r3, r2
 8005e58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005e62:	79fb      	ldrb	r3, [r7, #7]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d003      	beq.n	8005e70 <USB_HC_StartXfer+0x3d8>
  {
    return HAL_OK;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	e055      	b.n	8005f18 <USB_HC_StartXfer+0x480>
 8005e6c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	78db      	ldrb	r3, [r3, #3]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d14e      	bne.n	8005f16 <USB_HC_StartXfer+0x47e>
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	6a1b      	ldr	r3, [r3, #32]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d04a      	beq.n	8005f16 <USB_HC_StartXfer+0x47e>
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	79db      	ldrb	r3, [r3, #7]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d146      	bne.n	8005f16 <USB_HC_StartXfer+0x47e>
  {
    switch (hc->ep_type)
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	7c9b      	ldrb	r3, [r3, #18]
 8005e8c:	2b03      	cmp	r3, #3
 8005e8e:	d831      	bhi.n	8005ef4 <USB_HC_StartXfer+0x45c>
 8005e90:	a201      	add	r2, pc, #4	@ (adr r2, 8005e98 <USB_HC_StartXfer+0x400>)
 8005e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e96:	bf00      	nop
 8005e98:	08005ea9 	.word	0x08005ea9
 8005e9c:	08005ecd 	.word	0x08005ecd
 8005ea0:	08005ea9 	.word	0x08005ea9
 8005ea4:	08005ecd 	.word	0x08005ecd
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	6a1b      	ldr	r3, [r3, #32]
 8005eac:	3303      	adds	r3, #3
 8005eae:	089b      	lsrs	r3, r3, #2
 8005eb0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005eb2:	8afa      	ldrh	r2, [r7, #22]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d91c      	bls.n	8005ef8 <USB_HC_StartXfer+0x460>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	699b      	ldr	r3, [r3, #24]
 8005ec2:	f043 0220 	orr.w	r2, r3, #32
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	619a      	str	r2, [r3, #24]
        }
        break;
 8005eca:	e015      	b.n	8005ef8 <USB_HC_StartXfer+0x460>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	6a1b      	ldr	r3, [r3, #32]
 8005ed0:	3303      	adds	r3, #3
 8005ed2:	089b      	lsrs	r3, r3, #2
 8005ed4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005ed6:	8afa      	ldrh	r2, [r7, #22]
 8005ed8:	6a3b      	ldr	r3, [r7, #32]
 8005eda:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ede:	691b      	ldr	r3, [r3, #16]
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d90a      	bls.n	8005efc <USB_HC_StartXfer+0x464>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	699b      	ldr	r3, [r3, #24]
 8005eea:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	619a      	str	r2, [r3, #24]
        }
        break;
 8005ef2:	e003      	b.n	8005efc <USB_HC_StartXfer+0x464>

      default:
        break;
 8005ef4:	bf00      	nop
 8005ef6:	e002      	b.n	8005efe <USB_HC_StartXfer+0x466>
        break;
 8005ef8:	bf00      	nop
 8005efa:	e000      	b.n	8005efe <USB_HC_StartXfer+0x466>
        break;
 8005efc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	6999      	ldr	r1, [r3, #24]
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	785a      	ldrb	r2, [r3, #1]
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	2000      	movs	r0, #0
 8005f0e:	9000      	str	r0, [sp, #0]
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f7ff fa2c 	bl	800536e <USB_WritePacket>
  }

  return HAL_OK;
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3728      	adds	r7, #40	@ 0x28
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b085      	sub	sp, #20
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f32:	695b      	ldr	r3, [r3, #20]
 8005f34:	b29b      	uxth	r3, r3
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3714      	adds	r7, #20
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr

08005f42 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005f42:	b480      	push	{r7}
 8005f44:	b089      	sub	sp, #36	@ 0x24
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
 8005f4a:	460b      	mov	r3, r1
 8005f4c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005f52:	78fb      	ldrb	r3, [r7, #3]
 8005f54:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005f56:	2300      	movs	r3, #0
 8005f58:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	015a      	lsls	r2, r3, #5
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	4413      	add	r3, r2
 8005f62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	0c9b      	lsrs	r3, r3, #18
 8005f6a:	f003 0303 	and.w	r3, r3, #3
 8005f6e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	015a      	lsls	r2, r3, #5
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	4413      	add	r3, r2
 8005f78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	0fdb      	lsrs	r3, r3, #31
 8005f80:	f003 0301 	and.w	r3, r3, #1
 8005f84:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8005f86:	69bb      	ldr	r3, [r7, #24]
 8005f88:	015a      	lsls	r2, r3, #5
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	4413      	add	r3, r2
 8005f8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	0fdb      	lsrs	r3, r3, #31
 8005f96:	f003 0301 	and.w	r3, r3, #1
 8005f9a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	f003 0320 	and.w	r3, r3, #32
 8005fa4:	2b20      	cmp	r3, #32
 8005fa6:	d10d      	bne.n	8005fc4 <USB_HC_Halt+0x82>
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d10a      	bne.n	8005fc4 <USB_HC_Halt+0x82>
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d005      	beq.n	8005fc0 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d002      	beq.n	8005fc0 <USB_HC_Halt+0x7e>
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	2b03      	cmp	r3, #3
 8005fbe:	d101      	bne.n	8005fc4 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	e0d8      	b.n	8006176 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d002      	beq.n	8005fd0 <USB_HC_Halt+0x8e>
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	2b02      	cmp	r3, #2
 8005fce:	d173      	bne.n	80060b8 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	015a      	lsls	r2, r3, #5
 8005fd4:	69fb      	ldr	r3, [r7, #28]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	69ba      	ldr	r2, [r7, #24]
 8005fe0:	0151      	lsls	r1, r2, #5
 8005fe2:	69fa      	ldr	r2, [r7, #28]
 8005fe4:	440a      	add	r2, r1
 8005fe6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005fea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005fee:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	f003 0320 	and.w	r3, r3, #32
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d14a      	bne.n	8006092 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006000:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006004:	2b00      	cmp	r3, #0
 8006006:	d133      	bne.n	8006070 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006008:	69bb      	ldr	r3, [r7, #24]
 800600a:	015a      	lsls	r2, r3, #5
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	4413      	add	r3, r2
 8006010:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	69ba      	ldr	r2, [r7, #24]
 8006018:	0151      	lsls	r1, r2, #5
 800601a:	69fa      	ldr	r2, [r7, #28]
 800601c:	440a      	add	r2, r1
 800601e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006022:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006026:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006028:	69bb      	ldr	r3, [r7, #24]
 800602a:	015a      	lsls	r2, r3, #5
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	4413      	add	r3, r2
 8006030:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	69ba      	ldr	r2, [r7, #24]
 8006038:	0151      	lsls	r1, r2, #5
 800603a:	69fa      	ldr	r2, [r7, #28]
 800603c:	440a      	add	r2, r1
 800603e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006042:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006046:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	3301      	adds	r3, #1
 800604c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006054:	d82e      	bhi.n	80060b4 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	015a      	lsls	r2, r3, #5
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	4413      	add	r3, r2
 800605e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006068:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800606c:	d0ec      	beq.n	8006048 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800606e:	e081      	b.n	8006174 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	015a      	lsls	r2, r3, #5
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	4413      	add	r3, r2
 8006078:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	69ba      	ldr	r2, [r7, #24]
 8006080:	0151      	lsls	r1, r2, #5
 8006082:	69fa      	ldr	r2, [r7, #28]
 8006084:	440a      	add	r2, r1
 8006086:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800608a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800608e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006090:	e070      	b.n	8006174 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	015a      	lsls	r2, r3, #5
 8006096:	69fb      	ldr	r3, [r7, #28]
 8006098:	4413      	add	r3, r2
 800609a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	69ba      	ldr	r2, [r7, #24]
 80060a2:	0151      	lsls	r1, r2, #5
 80060a4:	69fa      	ldr	r2, [r7, #28]
 80060a6:	440a      	add	r2, r1
 80060a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80060ac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80060b0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80060b2:	e05f      	b.n	8006174 <USB_HC_Halt+0x232>
            break;
 80060b4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80060b6:	e05d      	b.n	8006174 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	015a      	lsls	r2, r3, #5
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	4413      	add	r3, r2
 80060c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	69ba      	ldr	r2, [r7, #24]
 80060c8:	0151      	lsls	r1, r2, #5
 80060ca:	69fa      	ldr	r2, [r7, #28]
 80060cc:	440a      	add	r2, r1
 80060ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80060d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80060d6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d133      	bne.n	8006150 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	015a      	lsls	r2, r3, #5
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	4413      	add	r3, r2
 80060f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	69ba      	ldr	r2, [r7, #24]
 80060f8:	0151      	lsls	r1, r2, #5
 80060fa:	69fa      	ldr	r2, [r7, #28]
 80060fc:	440a      	add	r2, r1
 80060fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006102:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006106:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	015a      	lsls	r2, r3, #5
 800610c:	69fb      	ldr	r3, [r7, #28]
 800610e:	4413      	add	r3, r2
 8006110:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	69ba      	ldr	r2, [r7, #24]
 8006118:	0151      	lsls	r1, r2, #5
 800611a:	69fa      	ldr	r2, [r7, #28]
 800611c:	440a      	add	r2, r1
 800611e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006122:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006126:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	3301      	adds	r3, #1
 800612c:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006134:	d81d      	bhi.n	8006172 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	015a      	lsls	r2, r3, #5
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	4413      	add	r3, r2
 800613e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006148:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800614c:	d0ec      	beq.n	8006128 <USB_HC_Halt+0x1e6>
 800614e:	e011      	b.n	8006174 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	015a      	lsls	r2, r3, #5
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	4413      	add	r3, r2
 8006158:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	69ba      	ldr	r2, [r7, #24]
 8006160:	0151      	lsls	r1, r2, #5
 8006162:	69fa      	ldr	r2, [r7, #28]
 8006164:	440a      	add	r2, r1
 8006166:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800616a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800616e:	6013      	str	r3, [r2, #0]
 8006170:	e000      	b.n	8006174 <USB_HC_Halt+0x232>
          break;
 8006172:	bf00      	nop
    }
  }

  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	4618      	mov	r0, r3
 8006178:	3724      	adds	r7, #36	@ 0x24
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr

08006182 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006182:	b580      	push	{r7, lr}
 8006184:	b088      	sub	sp, #32
 8006186:	af00      	add	r7, sp, #0
 8006188:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800618a:	2300      	movs	r3, #0
 800618c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006192:	2300      	movs	r3, #0
 8006194:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f7ff f82c 	bl	80051f4 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800619c:	2110      	movs	r1, #16
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f7ff f885 	bl	80052ae <USB_FlushTxFifo>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d001      	beq.n	80061ae <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f7ff f8af 	bl	8005312 <USB_FlushRxFifo>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d001      	beq.n	80061be <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80061be:	2300      	movs	r3, #0
 80061c0:	61bb      	str	r3, [r7, #24]
 80061c2:	e01f      	b.n	8006204 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	015a      	lsls	r2, r3, #5
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	4413      	add	r3, r2
 80061cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80061da:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80061e2:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80061ea:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	015a      	lsls	r2, r3, #5
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	4413      	add	r3, r2
 80061f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061f8:	461a      	mov	r2, r3
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80061fe:	69bb      	ldr	r3, [r7, #24]
 8006200:	3301      	adds	r3, #1
 8006202:	61bb      	str	r3, [r7, #24]
 8006204:	69bb      	ldr	r3, [r7, #24]
 8006206:	2b0f      	cmp	r3, #15
 8006208:	d9dc      	bls.n	80061c4 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800620a:	2300      	movs	r3, #0
 800620c:	61bb      	str	r3, [r7, #24]
 800620e:	e034      	b.n	800627a <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006210:	69bb      	ldr	r3, [r7, #24]
 8006212:	015a      	lsls	r2, r3, #5
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	4413      	add	r3, r2
 8006218:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006226:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800622e:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006236:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006238:	69bb      	ldr	r3, [r7, #24]
 800623a:	015a      	lsls	r2, r3, #5
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	4413      	add	r3, r2
 8006240:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006244:	461a      	mov	r2, r3
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	3301      	adds	r3, #1
 800624e:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006256:	d80c      	bhi.n	8006272 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006258:	69bb      	ldr	r3, [r7, #24]
 800625a:	015a      	lsls	r2, r3, #5
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	4413      	add	r3, r2
 8006260:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800626a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800626e:	d0ec      	beq.n	800624a <USB_StopHost+0xc8>
 8006270:	e000      	b.n	8006274 <USB_StopHost+0xf2>
        break;
 8006272:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006274:	69bb      	ldr	r3, [r7, #24]
 8006276:	3301      	adds	r3, #1
 8006278:	61bb      	str	r3, [r7, #24]
 800627a:	69bb      	ldr	r3, [r7, #24]
 800627c:	2b0f      	cmp	r3, #15
 800627e:	d9c7      	bls.n	8006210 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006286:	461a      	mov	r2, r3
 8006288:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800628c:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006294:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f7fe ff9b 	bl	80051d2 <USB_EnableGlobalInt>

  return ret;
 800629c:	7ffb      	ldrb	r3, [r7, #31]
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3720      	adds	r7, #32
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}

080062a6 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80062a6:	b590      	push	{r4, r7, lr}
 80062a8:	b089      	sub	sp, #36	@ 0x24
 80062aa:	af04      	add	r7, sp, #16
 80062ac:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80062ae:	2301      	movs	r3, #1
 80062b0:	2202      	movs	r2, #2
 80062b2:	2102      	movs	r1, #2
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f000 fc86 	bl	8006bc6 <USBH_FindInterface>
 80062ba:	4603      	mov	r3, r0
 80062bc:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80062be:	7bfb      	ldrb	r3, [r7, #15]
 80062c0:	2bff      	cmp	r3, #255	@ 0xff
 80062c2:	d002      	beq.n	80062ca <USBH_CDC_InterfaceInit+0x24>
 80062c4:	7bfb      	ldrb	r3, [r7, #15]
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d901      	bls.n	80062ce <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80062ca:	2302      	movs	r3, #2
 80062cc:	e13d      	b.n	800654a <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80062ce:	7bfb      	ldrb	r3, [r7, #15]
 80062d0:	4619      	mov	r1, r3
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 fc5b 	bl	8006b8e <USBH_SelectInterface>
 80062d8:	4603      	mov	r3, r0
 80062da:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80062dc:	7bbb      	ldrb	r3, [r7, #14]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d001      	beq.n	80062e6 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80062e2:	2302      	movs	r3, #2
 80062e4:	e131      	b.n	800654a <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80062ec:	2050      	movs	r0, #80	@ 0x50
 80062ee:	f002 fb65 	bl	80089bc <malloc>
 80062f2:	4603      	mov	r3, r0
 80062f4:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80062fc:	69db      	ldr	r3, [r3, #28]
 80062fe:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d101      	bne.n	800630a <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006306:	2302      	movs	r3, #2
 8006308:	e11f      	b.n	800654a <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800630a:	2250      	movs	r2, #80	@ 0x50
 800630c:	2100      	movs	r1, #0
 800630e:	68b8      	ldr	r0, [r7, #8]
 8006310:	f002 fc12 	bl	8008b38 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006314:	7bfb      	ldrb	r3, [r7, #15]
 8006316:	687a      	ldr	r2, [r7, #4]
 8006318:	211a      	movs	r1, #26
 800631a:	fb01 f303 	mul.w	r3, r1, r3
 800631e:	4413      	add	r3, r2
 8006320:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006324:	781b      	ldrb	r3, [r3, #0]
 8006326:	b25b      	sxtb	r3, r3
 8006328:	2b00      	cmp	r3, #0
 800632a:	da15      	bge.n	8006358 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800632c:	7bfb      	ldrb	r3, [r7, #15]
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	211a      	movs	r1, #26
 8006332:	fb01 f303 	mul.w	r3, r1, r3
 8006336:	4413      	add	r3, r2
 8006338:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800633c:	781a      	ldrb	r2, [r3, #0]
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006342:	7bfb      	ldrb	r3, [r7, #15]
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	211a      	movs	r1, #26
 8006348:	fb01 f303 	mul.w	r3, r1, r3
 800634c:	4413      	add	r3, r2
 800634e:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006352:	881a      	ldrh	r2, [r3, #0]
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	785b      	ldrb	r3, [r3, #1]
 800635c:	4619      	mov	r1, r3
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f001 ffbf 	bl	80082e2 <USBH_AllocPipe>
 8006364:	4603      	mov	r3, r0
 8006366:	461a      	mov	r2, r3
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	7819      	ldrb	r1, [r3, #0]
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	7858      	ldrb	r0, [r3, #1]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006380:	68ba      	ldr	r2, [r7, #8]
 8006382:	8952      	ldrh	r2, [r2, #10]
 8006384:	9202      	str	r2, [sp, #8]
 8006386:	2203      	movs	r2, #3
 8006388:	9201      	str	r2, [sp, #4]
 800638a:	9300      	str	r3, [sp, #0]
 800638c:	4623      	mov	r3, r4
 800638e:	4602      	mov	r2, r0
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f001 ff77 	bl	8008284 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	781b      	ldrb	r3, [r3, #0]
 800639a:	2200      	movs	r2, #0
 800639c:	4619      	mov	r1, r3
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f002 fa86 	bl	80088b0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80063a4:	2300      	movs	r3, #0
 80063a6:	2200      	movs	r2, #0
 80063a8:	210a      	movs	r1, #10
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 fc0b 	bl	8006bc6 <USBH_FindInterface>
 80063b0:	4603      	mov	r3, r0
 80063b2:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80063b4:	7bfb      	ldrb	r3, [r7, #15]
 80063b6:	2bff      	cmp	r3, #255	@ 0xff
 80063b8:	d002      	beq.n	80063c0 <USBH_CDC_InterfaceInit+0x11a>
 80063ba:	7bfb      	ldrb	r3, [r7, #15]
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d901      	bls.n	80063c4 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80063c0:	2302      	movs	r3, #2
 80063c2:	e0c2      	b.n	800654a <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80063c4:	7bfb      	ldrb	r3, [r7, #15]
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	211a      	movs	r1, #26
 80063ca:	fb01 f303 	mul.w	r3, r1, r3
 80063ce:	4413      	add	r3, r2
 80063d0:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80063d4:	781b      	ldrb	r3, [r3, #0]
 80063d6:	b25b      	sxtb	r3, r3
 80063d8:	2b00      	cmp	r3, #0
 80063da:	da16      	bge.n	800640a <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80063dc:	7bfb      	ldrb	r3, [r7, #15]
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	211a      	movs	r1, #26
 80063e2:	fb01 f303 	mul.w	r3, r1, r3
 80063e6:	4413      	add	r3, r2
 80063e8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80063ec:	781a      	ldrb	r2, [r3, #0]
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80063f2:	7bfb      	ldrb	r3, [r7, #15]
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	211a      	movs	r1, #26
 80063f8:	fb01 f303 	mul.w	r3, r1, r3
 80063fc:	4413      	add	r3, r2
 80063fe:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006402:	881a      	ldrh	r2, [r3, #0]
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	835a      	strh	r2, [r3, #26]
 8006408:	e015      	b.n	8006436 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800640a:	7bfb      	ldrb	r3, [r7, #15]
 800640c:	687a      	ldr	r2, [r7, #4]
 800640e:	211a      	movs	r1, #26
 8006410:	fb01 f303 	mul.w	r3, r1, r3
 8006414:	4413      	add	r3, r2
 8006416:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800641a:	781a      	ldrb	r2, [r3, #0]
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006420:	7bfb      	ldrb	r3, [r7, #15]
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	211a      	movs	r1, #26
 8006426:	fb01 f303 	mul.w	r3, r1, r3
 800642a:	4413      	add	r3, r2
 800642c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006430:	881a      	ldrh	r2, [r3, #0]
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8006436:	7bfb      	ldrb	r3, [r7, #15]
 8006438:	687a      	ldr	r2, [r7, #4]
 800643a:	211a      	movs	r1, #26
 800643c:	fb01 f303 	mul.w	r3, r1, r3
 8006440:	4413      	add	r3, r2
 8006442:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006446:	781b      	ldrb	r3, [r3, #0]
 8006448:	b25b      	sxtb	r3, r3
 800644a:	2b00      	cmp	r3, #0
 800644c:	da16      	bge.n	800647c <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800644e:	7bfb      	ldrb	r3, [r7, #15]
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	211a      	movs	r1, #26
 8006454:	fb01 f303 	mul.w	r3, r1, r3
 8006458:	4413      	add	r3, r2
 800645a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800645e:	781a      	ldrb	r2, [r3, #0]
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006464:	7bfb      	ldrb	r3, [r7, #15]
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	211a      	movs	r1, #26
 800646a:	fb01 f303 	mul.w	r3, r1, r3
 800646e:	4413      	add	r3, r2
 8006470:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006474:	881a      	ldrh	r2, [r3, #0]
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	835a      	strh	r2, [r3, #26]
 800647a:	e015      	b.n	80064a8 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800647c:	7bfb      	ldrb	r3, [r7, #15]
 800647e:	687a      	ldr	r2, [r7, #4]
 8006480:	211a      	movs	r1, #26
 8006482:	fb01 f303 	mul.w	r3, r1, r3
 8006486:	4413      	add	r3, r2
 8006488:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800648c:	781a      	ldrb	r2, [r3, #0]
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006492:	7bfb      	ldrb	r3, [r7, #15]
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	211a      	movs	r1, #26
 8006498:	fb01 f303 	mul.w	r3, r1, r3
 800649c:	4413      	add	r3, r2
 800649e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80064a2:	881a      	ldrh	r2, [r3, #0]
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	7b9b      	ldrb	r3, [r3, #14]
 80064ac:	4619      	mov	r1, r3
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f001 ff17 	bl	80082e2 <USBH_AllocPipe>
 80064b4:	4603      	mov	r3, r0
 80064b6:	461a      	mov	r2, r3
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	7bdb      	ldrb	r3, [r3, #15]
 80064c0:	4619      	mov	r1, r3
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f001 ff0d 	bl	80082e2 <USBH_AllocPipe>
 80064c8:	4603      	mov	r3, r0
 80064ca:	461a      	mov	r2, r3
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	7b59      	ldrb	r1, [r3, #13]
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	7b98      	ldrb	r0, [r3, #14]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80064e4:	68ba      	ldr	r2, [r7, #8]
 80064e6:	8b12      	ldrh	r2, [r2, #24]
 80064e8:	9202      	str	r2, [sp, #8]
 80064ea:	2202      	movs	r2, #2
 80064ec:	9201      	str	r2, [sp, #4]
 80064ee:	9300      	str	r3, [sp, #0]
 80064f0:	4623      	mov	r3, r4
 80064f2:	4602      	mov	r2, r0
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f001 fec5 	bl	8008284 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	7b19      	ldrb	r1, [r3, #12]
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	7bd8      	ldrb	r0, [r3, #15]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800650e:	68ba      	ldr	r2, [r7, #8]
 8006510:	8b52      	ldrh	r2, [r2, #26]
 8006512:	9202      	str	r2, [sp, #8]
 8006514:	2202      	movs	r2, #2
 8006516:	9201      	str	r2, [sp, #4]
 8006518:	9300      	str	r3, [sp, #0]
 800651a:	4623      	mov	r3, r4
 800651c:	4602      	mov	r2, r0
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f001 feb0 	bl	8008284 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	2200      	movs	r2, #0
 8006528:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	7b5b      	ldrb	r3, [r3, #13]
 8006530:	2200      	movs	r2, #0
 8006532:	4619      	mov	r1, r3
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f002 f9bb 	bl	80088b0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	7b1b      	ldrb	r3, [r3, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	4619      	mov	r1, r3
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f002 f9b4 	bl	80088b0 <USBH_LL_SetToggle>

  return USBH_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	3714      	adds	r7, #20
 800654e:	46bd      	mov	sp, r7
 8006550:	bd90      	pop	{r4, r7, pc}

08006552 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006552:	b580      	push	{r7, lr}
 8006554:	b084      	sub	sp, #16
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006560:	69db      	ldr	r3, [r3, #28]
 8006562:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00e      	beq.n	800658a <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	4619      	mov	r1, r3
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f001 fea5 	bl	80082c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	4619      	mov	r1, r3
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f001 fed0 	bl	8008324 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2200      	movs	r2, #0
 8006588:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	7b1b      	ldrb	r3, [r3, #12]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00e      	beq.n	80065b0 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	7b1b      	ldrb	r3, [r3, #12]
 8006596:	4619      	mov	r1, r3
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f001 fe92 	bl	80082c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	7b1b      	ldrb	r3, [r3, #12]
 80065a2:	4619      	mov	r1, r3
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f001 febd 	bl	8008324 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	7b5b      	ldrb	r3, [r3, #13]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d00e      	beq.n	80065d6 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	7b5b      	ldrb	r3, [r3, #13]
 80065bc:	4619      	mov	r1, r3
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f001 fe7f 	bl	80082c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	7b5b      	ldrb	r3, [r3, #13]
 80065c8:	4619      	mov	r1, r3
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f001 feaa 	bl	8008324 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2200      	movs	r2, #0
 80065d4:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80065dc:	69db      	ldr	r3, [r3, #28]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00b      	beq.n	80065fa <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80065e8:	69db      	ldr	r3, [r3, #28]
 80065ea:	4618      	mov	r0, r3
 80065ec:	f002 f9ee 	bl	80089cc <free>
    phost->pActiveClass->pData = 0U;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80065f6:	2200      	movs	r2, #0
 80065f8:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3710      	adds	r7, #16
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b084      	sub	sp, #16
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006612:	69db      	ldr	r3, [r3, #28]
 8006614:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	3340      	adds	r3, #64	@ 0x40
 800661a:	4619      	mov	r1, r3
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f000 f8b2 	bl	8006786 <GetLineCoding>
 8006622:	4603      	mov	r3, r0
 8006624:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006626:	7afb      	ldrb	r3, [r7, #11]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d105      	bne.n	8006638 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006632:	2102      	movs	r1, #2
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006638:	7afb      	ldrb	r3, [r7, #11]
}
 800663a:	4618      	mov	r0, r3
 800663c:	3710      	adds	r7, #16
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
	...

08006644 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b084      	sub	sp, #16
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800664c:	2301      	movs	r3, #1
 800664e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006650:	2300      	movs	r3, #0
 8006652:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800665a:	69db      	ldr	r3, [r3, #28]
 800665c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8006664:	2b04      	cmp	r3, #4
 8006666:	d877      	bhi.n	8006758 <USBH_CDC_Process+0x114>
 8006668:	a201      	add	r2, pc, #4	@ (adr r2, 8006670 <USBH_CDC_Process+0x2c>)
 800666a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800666e:	bf00      	nop
 8006670:	08006685 	.word	0x08006685
 8006674:	0800668b 	.word	0x0800668b
 8006678:	080066bb 	.word	0x080066bb
 800667c:	0800672f 	.word	0x0800672f
 8006680:	0800673d 	.word	0x0800673d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006684:	2300      	movs	r3, #0
 8006686:	73fb      	strb	r3, [r7, #15]
      break;
 8006688:	e06d      	b.n	8006766 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800668e:	4619      	mov	r1, r3
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f000 f897 	bl	80067c4 <SetLineCoding>
 8006696:	4603      	mov	r3, r0
 8006698:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800669a:	7bbb      	ldrb	r3, [r7, #14]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d104      	bne.n	80066aa <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	2202      	movs	r2, #2
 80066a4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80066a8:	e058      	b.n	800675c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80066aa:	7bbb      	ldrb	r3, [r7, #14]
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d055      	beq.n	800675c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	2204      	movs	r2, #4
 80066b4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80066b8:	e050      	b.n	800675c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	3340      	adds	r3, #64	@ 0x40
 80066be:	4619      	mov	r1, r3
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f000 f860 	bl	8006786 <GetLineCoding>
 80066c6:	4603      	mov	r3, r0
 80066c8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80066ca:	7bbb      	ldrb	r3, [r7, #14]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d126      	bne.n	800671e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	2200      	movs	r2, #0
 80066d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066e2:	791b      	ldrb	r3, [r3, #4]
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d13b      	bne.n	8006760 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066f2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d133      	bne.n	8006760 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006702:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006704:	429a      	cmp	r2, r3
 8006706:	d12b      	bne.n	8006760 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006710:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006712:	429a      	cmp	r2, r3
 8006714:	d124      	bne.n	8006760 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f000 f958 	bl	80069cc <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800671c:	e020      	b.n	8006760 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800671e:	7bbb      	ldrb	r3, [r7, #14]
 8006720:	2b01      	cmp	r3, #1
 8006722:	d01d      	beq.n	8006760 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	2204      	movs	r2, #4
 8006728:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800672c:	e018      	b.n	8006760 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 f867 	bl	8006802 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f000 f8da 	bl	80068ee <CDC_ProcessReception>
      break;
 800673a:	e014      	b.n	8006766 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800673c:	2100      	movs	r1, #0
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f001 f81a 	bl	8007778 <USBH_ClrFeature>
 8006744:	4603      	mov	r3, r0
 8006746:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006748:	7bbb      	ldrb	r3, [r7, #14]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d10a      	bne.n	8006764 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	2200      	movs	r2, #0
 8006752:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8006756:	e005      	b.n	8006764 <USBH_CDC_Process+0x120>

    default:
      break;
 8006758:	bf00      	nop
 800675a:	e004      	b.n	8006766 <USBH_CDC_Process+0x122>
      break;
 800675c:	bf00      	nop
 800675e:	e002      	b.n	8006766 <USBH_CDC_Process+0x122>
      break;
 8006760:	bf00      	nop
 8006762:	e000      	b.n	8006766 <USBH_CDC_Process+0x122>
      break;
 8006764:	bf00      	nop

  }

  return status;
 8006766:	7bfb      	ldrb	r3, [r7, #15]
}
 8006768:	4618      	mov	r0, r3
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006770:	b480      	push	{r7}
 8006772:	b083      	sub	sp, #12
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	370c      	adds	r7, #12
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr

08006786 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006786:	b580      	push	{r7, lr}
 8006788:	b082      	sub	sp, #8
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]
 800678e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	22a1      	movs	r2, #161	@ 0xa1
 8006794:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2221      	movs	r2, #33	@ 0x21
 800679a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2207      	movs	r2, #7
 80067ac:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	2207      	movs	r2, #7
 80067b2:	4619      	mov	r1, r3
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f001 fb14 	bl	8007de2 <USBH_CtlReq>
 80067ba:	4603      	mov	r3, r0
}
 80067bc:	4618      	mov	r0, r3
 80067be:	3708      	adds	r7, #8
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}

080067c4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b082      	sub	sp, #8
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2221      	movs	r2, #33	@ 0x21
 80067d2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2220      	movs	r2, #32
 80067d8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2200      	movs	r2, #0
 80067e4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2207      	movs	r2, #7
 80067ea:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	2207      	movs	r2, #7
 80067f0:	4619      	mov	r1, r3
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f001 faf5 	bl	8007de2 <USBH_CtlReq>
 80067f8:	4603      	mov	r3, r0
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3708      	adds	r7, #8
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}

08006802 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006802:	b580      	push	{r7, lr}
 8006804:	b086      	sub	sp, #24
 8006806:	af02      	add	r7, sp, #8
 8006808:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006814:	2300      	movs	r3, #0
 8006816:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800681e:	2b01      	cmp	r3, #1
 8006820:	d002      	beq.n	8006828 <CDC_ProcessTransmission+0x26>
 8006822:	2b02      	cmp	r3, #2
 8006824:	d023      	beq.n	800686e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8006826:	e05e      	b.n	80068e6 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	8b12      	ldrh	r2, [r2, #24]
 8006830:	4293      	cmp	r3, r2
 8006832:	d90b      	bls.n	800684c <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	69d9      	ldr	r1, [r3, #28]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	8b1a      	ldrh	r2, [r3, #24]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	7b5b      	ldrb	r3, [r3, #13]
 8006840:	2001      	movs	r0, #1
 8006842:	9000      	str	r0, [sp, #0]
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f001 fcda 	bl	80081fe <USBH_BulkSendData>
 800684a:	e00b      	b.n	8006864 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8006854:	b29a      	uxth	r2, r3
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	7b5b      	ldrb	r3, [r3, #13]
 800685a:	2001      	movs	r0, #1
 800685c:	9000      	str	r0, [sp, #0]
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f001 fccd 	bl	80081fe <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2202      	movs	r2, #2
 8006868:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800686c:	e03b      	b.n	80068e6 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	7b5b      	ldrb	r3, [r3, #13]
 8006872:	4619      	mov	r1, r3
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f001 fff1 	bl	800885c <USBH_LL_GetURBState>
 800687a:	4603      	mov	r3, r0
 800687c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800687e:	7afb      	ldrb	r3, [r7, #11]
 8006880:	2b01      	cmp	r3, #1
 8006882:	d128      	bne.n	80068d6 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006888:	68fa      	ldr	r2, [r7, #12]
 800688a:	8b12      	ldrh	r2, [r2, #24]
 800688c:	4293      	cmp	r3, r2
 800688e:	d90e      	bls.n	80068ae <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	8b12      	ldrh	r2, [r2, #24]
 8006898:	1a9a      	subs	r2, r3, r2
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	69db      	ldr	r3, [r3, #28]
 80068a2:	68fa      	ldr	r2, [r7, #12]
 80068a4:	8b12      	ldrh	r2, [r2, #24]
 80068a6:	441a      	add	r2, r3
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	61da      	str	r2, [r3, #28]
 80068ac:	e002      	b.n	80068b4 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d004      	beq.n	80068c6 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80068c4:	e00e      	b.n	80068e4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2200      	movs	r2, #0
 80068ca:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 f868 	bl	80069a4 <USBH_CDC_TransmitCallback>
      break;
 80068d4:	e006      	b.n	80068e4 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80068d6:	7afb      	ldrb	r3, [r7, #11]
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d103      	bne.n	80068e4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80068e4:	bf00      	nop
  }
}
 80068e6:	bf00      	nop
 80068e8:	3710      	adds	r7, #16
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}

080068ee <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80068ee:	b580      	push	{r7, lr}
 80068f0:	b086      	sub	sp, #24
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80068fc:	69db      	ldr	r3, [r3, #28]
 80068fe:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006900:	2300      	movs	r3, #0
 8006902:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800690a:	2b03      	cmp	r3, #3
 800690c:	d002      	beq.n	8006914 <CDC_ProcessReception+0x26>
 800690e:	2b04      	cmp	r3, #4
 8006910:	d00e      	beq.n	8006930 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8006912:	e043      	b.n	800699c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	6a19      	ldr	r1, [r3, #32]
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	8b5a      	ldrh	r2, [r3, #26]
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	7b1b      	ldrb	r3, [r3, #12]
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f001 fc91 	bl	8008248 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	2204      	movs	r2, #4
 800692a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800692e:	e035      	b.n	800699c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	7b1b      	ldrb	r3, [r3, #12]
 8006934:	4619      	mov	r1, r3
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f001 ff90 	bl	800885c <USBH_LL_GetURBState>
 800693c:	4603      	mov	r3, r0
 800693e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006940:	7cfb      	ldrb	r3, [r7, #19]
 8006942:	2b01      	cmp	r3, #1
 8006944:	d129      	bne.n	800699a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	7b1b      	ldrb	r3, [r3, #12]
 800694a:	4619      	mov	r1, r3
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f001 fef3 	bl	8008738 <USBH_LL_GetLastXferSize>
 8006952:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	429a      	cmp	r2, r3
 800695c:	d016      	beq.n	800698c <CDC_ProcessReception+0x9e>
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	8b5b      	ldrh	r3, [r3, #26]
 8006962:	461a      	mov	r2, r3
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	4293      	cmp	r3, r2
 8006968:	d110      	bne.n	800698c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	1ad2      	subs	r2, r2, r3
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	6a1a      	ldr	r2, [r3, #32]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	441a      	add	r2, r3
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	2203      	movs	r2, #3
 8006986:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800698a:	e006      	b.n	800699a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	2200      	movs	r2, #0
 8006990:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f000 f80f 	bl	80069b8 <USBH_CDC_ReceiveCallback>
      break;
 800699a:	bf00      	nop
  }
}
 800699c:	bf00      	nop
 800699e:	3718      	adds	r7, #24
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b083      	sub	sp, #12
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80069ac:	bf00      	nop
 80069ae:	370c      	adds	r7, #12
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr

080069b8 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80069c0:	bf00      	nop
 80069c2:	370c      	adds	r7, #12
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr

080069cc <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b083      	sub	sp, #12
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80069d4:	bf00      	nop
 80069d6:	370c      	adds	r7, #12
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	60f8      	str	r0, [r7, #12]
 80069e8:	60b9      	str	r1, [r7, #8]
 80069ea:	4613      	mov	r3, r2
 80069ec:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d101      	bne.n	80069f8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80069f4:	2302      	movs	r3, #2
 80069f6:	e029      	b.n	8006a4c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	79fa      	ldrb	r2, [r7, #7]
 80069fc:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2200      	movs	r2, #0
 8006a04:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8006a10:	68f8      	ldr	r0, [r7, #12]
 8006a12:	f000 f81f 	bl	8006a54 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2200      	movs	r2, #0
 8006a32:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d003      	beq.n	8006a44 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	68ba      	ldr	r2, [r7, #8]
 8006a40:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8006a44:	68f8      	ldr	r0, [r7, #12]
 8006a46:	f001 fdc3 	bl	80085d0 <USBH_LL_Init>

  return USBH_OK;
 8006a4a:	2300      	movs	r3, #0
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3710      	adds	r7, #16
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006a60:	2300      	movs	r3, #0
 8006a62:	60fb      	str	r3, [r7, #12]
 8006a64:	e009      	b.n	8006a7a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	33e0      	adds	r3, #224	@ 0xe0
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	4413      	add	r3, r2
 8006a70:	2200      	movs	r2, #0
 8006a72:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	3301      	adds	r3, #1
 8006a78:	60fb      	str	r3, [r7, #12]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2b0f      	cmp	r3, #15
 8006a7e:	d9f2      	bls.n	8006a66 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006a80:	2300      	movs	r3, #0
 8006a82:	60fb      	str	r3, [r7, #12]
 8006a84:	e009      	b.n	8006a9a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8006a86:	687a      	ldr	r2, [r7, #4]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	4413      	add	r3, r2
 8006a8c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006a90:	2200      	movs	r2, #0
 8006a92:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	3301      	adds	r3, #1
 8006a98:	60fb      	str	r3, [r7, #12]
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006aa0:	d3f1      	bcc.n	8006a86 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2240      	movs	r2, #64	@ 0x40
 8006ac6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	331c      	adds	r3, #28
 8006af2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006af6:	2100      	movs	r1, #0
 8006af8:	4618      	mov	r0, r3
 8006afa:	f002 f81d 	bl	8008b38 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006b04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b08:	2100      	movs	r1, #0
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f002 f814 	bl	8008b38 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8006b16:	2212      	movs	r2, #18
 8006b18:	2100      	movs	r1, #0
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f002 f80c 	bl	8008b38 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8006b26:	223e      	movs	r2, #62	@ 0x3e
 8006b28:	2100      	movs	r1, #0
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f002 f804 	bl	8008b38 <memset>

  return USBH_OK;
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3710      	adds	r7, #16
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}

08006b3a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006b3a:	b480      	push	{r7}
 8006b3c:	b085      	sub	sp, #20
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
 8006b42:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006b44:	2300      	movs	r3, #0
 8006b46:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d016      	beq.n	8006b7c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d10e      	bne.n	8006b76 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8006b5e:	1c59      	adds	r1, r3, #1
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	33de      	adds	r3, #222	@ 0xde
 8006b6a:	6839      	ldr	r1, [r7, #0]
 8006b6c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006b70:	2300      	movs	r3, #0
 8006b72:	73fb      	strb	r3, [r7, #15]
 8006b74:	e004      	b.n	8006b80 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006b76:	2302      	movs	r3, #2
 8006b78:	73fb      	strb	r3, [r7, #15]
 8006b7a:	e001      	b.n	8006b80 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006b7c:	2302      	movs	r3, #2
 8006b7e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3714      	adds	r7, #20
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr

08006b8e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006b8e:	b480      	push	{r7}
 8006b90:	b085      	sub	sp, #20
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
 8006b96:	460b      	mov	r3, r1
 8006b98:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8006ba4:	78fa      	ldrb	r2, [r7, #3]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d204      	bcs.n	8006bb4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	78fa      	ldrb	r2, [r7, #3]
 8006bae:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8006bb2:	e001      	b.n	8006bb8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006bb4:	2302      	movs	r3, #2
 8006bb6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3714      	adds	r7, #20
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc4:	4770      	bx	lr

08006bc6 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006bc6:	b480      	push	{r7}
 8006bc8:	b087      	sub	sp, #28
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	6078      	str	r0, [r7, #4]
 8006bce:	4608      	mov	r0, r1
 8006bd0:	4611      	mov	r1, r2
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	70fb      	strb	r3, [r7, #3]
 8006bd8:	460b      	mov	r3, r1
 8006bda:	70bb      	strb	r3, [r7, #2]
 8006bdc:	4613      	mov	r3, r2
 8006bde:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006be0:	2300      	movs	r3, #0
 8006be2:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006be4:	2300      	movs	r3, #0
 8006be6:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8006bee:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006bf0:	e025      	b.n	8006c3e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006bf2:	7dfb      	ldrb	r3, [r7, #23]
 8006bf4:	221a      	movs	r2, #26
 8006bf6:	fb02 f303 	mul.w	r3, r2, r3
 8006bfa:	3308      	adds	r3, #8
 8006bfc:	68fa      	ldr	r2, [r7, #12]
 8006bfe:	4413      	add	r3, r2
 8006c00:	3302      	adds	r3, #2
 8006c02:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	795b      	ldrb	r3, [r3, #5]
 8006c08:	78fa      	ldrb	r2, [r7, #3]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d002      	beq.n	8006c14 <USBH_FindInterface+0x4e>
 8006c0e:	78fb      	ldrb	r3, [r7, #3]
 8006c10:	2bff      	cmp	r3, #255	@ 0xff
 8006c12:	d111      	bne.n	8006c38 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006c18:	78ba      	ldrb	r2, [r7, #2]
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d002      	beq.n	8006c24 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006c1e:	78bb      	ldrb	r3, [r7, #2]
 8006c20:	2bff      	cmp	r3, #255	@ 0xff
 8006c22:	d109      	bne.n	8006c38 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006c28:	787a      	ldrb	r2, [r7, #1]
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d002      	beq.n	8006c34 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006c2e:	787b      	ldrb	r3, [r7, #1]
 8006c30:	2bff      	cmp	r3, #255	@ 0xff
 8006c32:	d101      	bne.n	8006c38 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006c34:	7dfb      	ldrb	r3, [r7, #23]
 8006c36:	e006      	b.n	8006c46 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006c38:	7dfb      	ldrb	r3, [r7, #23]
 8006c3a:	3301      	adds	r3, #1
 8006c3c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006c3e:	7dfb      	ldrb	r3, [r7, #23]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d9d6      	bls.n	8006bf2 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006c44:	23ff      	movs	r3, #255	@ 0xff
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	371c      	adds	r7, #28
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr

08006c52 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8006c52:	b580      	push	{r7, lr}
 8006c54:	b082      	sub	sp, #8
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f001 fcf4 	bl	8008648 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8006c60:	2101      	movs	r1, #1
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f001 fe0d 	bl	8008882 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006c68:	2300      	movs	r3, #0
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3708      	adds	r7, #8
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}
	...

08006c74 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b088      	sub	sp, #32
 8006c78:	af04      	add	r7, sp, #16
 8006c7a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006c7c:	2302      	movs	r3, #2
 8006c7e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006c80:	2300      	movs	r3, #0
 8006c82:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d102      	bne.n	8006c96 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2203      	movs	r2, #3
 8006c94:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	2b0b      	cmp	r3, #11
 8006c9e:	f200 81bb 	bhi.w	8007018 <USBH_Process+0x3a4>
 8006ca2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ca8 <USBH_Process+0x34>)
 8006ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ca8:	08006cd9 	.word	0x08006cd9
 8006cac:	08006d0b 	.word	0x08006d0b
 8006cb0:	08006d73 	.word	0x08006d73
 8006cb4:	08006fb3 	.word	0x08006fb3
 8006cb8:	08007019 	.word	0x08007019
 8006cbc:	08006e13 	.word	0x08006e13
 8006cc0:	08006f59 	.word	0x08006f59
 8006cc4:	08006e49 	.word	0x08006e49
 8006cc8:	08006e69 	.word	0x08006e69
 8006ccc:	08006e87 	.word	0x08006e87
 8006cd0:	08006ecb 	.word	0x08006ecb
 8006cd4:	08006f9b 	.word	0x08006f9b
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f000 819b 	beq.w	800701c <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006cec:	20c8      	movs	r0, #200	@ 0xc8
 8006cee:	f001 fe12 	bl	8008916 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f001 fd05 	bl	8008702 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2200      	movs	r2, #0
 8006d04:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006d08:	e188      	b.n	800701c <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d107      	bne.n	8006d24 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2202      	movs	r2, #2
 8006d20:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006d22:	e18a      	b.n	800703a <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8006d2a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006d2e:	d914      	bls.n	8006d5a <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8006d36:	3301      	adds	r3, #1
 8006d38:	b2da      	uxtb	r2, r3
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8006d46:	2b03      	cmp	r3, #3
 8006d48:	d903      	bls.n	8006d52 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	220d      	movs	r2, #13
 8006d4e:	701a      	strb	r2, [r3, #0]
      break;
 8006d50:	e173      	b.n	800703a <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2200      	movs	r2, #0
 8006d56:	701a      	strb	r2, [r3, #0]
      break;
 8006d58:	e16f      	b.n	800703a <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8006d60:	f103 020a 	add.w	r2, r3, #10
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8006d6a:	200a      	movs	r0, #10
 8006d6c:	f001 fdd3 	bl	8008916 <USBH_Delay>
      break;
 8006d70:	e163      	b.n	800703a <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d005      	beq.n	8006d88 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006d82:	2104      	movs	r1, #4
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006d88:	2064      	movs	r0, #100	@ 0x64
 8006d8a:	f001 fdc4 	bl	8008916 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f001 fc90 	bl	80086b4 <USBH_LL_GetSpeed>
 8006d94:	4603      	mov	r3, r0
 8006d96:	461a      	mov	r2, r3
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2205      	movs	r2, #5
 8006da2:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006da4:	2100      	movs	r1, #0
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f001 fa9b 	bl	80082e2 <USBH_AllocPipe>
 8006dac:	4603      	mov	r3, r0
 8006dae:	461a      	mov	r2, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006db4:	2180      	movs	r1, #128	@ 0x80
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f001 fa93 	bl	80082e2 <USBH_AllocPipe>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	7919      	ldrb	r1, [r3, #4]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006dd8:	9202      	str	r2, [sp, #8]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	9201      	str	r2, [sp, #4]
 8006dde:	9300      	str	r3, [sp, #0]
 8006de0:	4603      	mov	r3, r0
 8006de2:	2280      	movs	r2, #128	@ 0x80
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f001 fa4d 	bl	8008284 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	7959      	ldrb	r1, [r3, #5]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006dfa:	687a      	ldr	r2, [r7, #4]
 8006dfc:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006dfe:	9202      	str	r2, [sp, #8]
 8006e00:	2200      	movs	r2, #0
 8006e02:	9201      	str	r2, [sp, #4]
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	4603      	mov	r3, r0
 8006e08:	2200      	movs	r2, #0
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f001 fa3a 	bl	8008284 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006e10:	e113      	b.n	800703a <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 f916 	bl	8007044 <USBH_HandleEnum>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006e1c:	7bbb      	ldrb	r3, [r7, #14]
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	f040 80fd 	bne.w	8007020 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d103      	bne.n	8006e40 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2208      	movs	r2, #8
 8006e3c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006e3e:	e0ef      	b.n	8007020 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2207      	movs	r2, #7
 8006e44:	701a      	strb	r2, [r3, #0]
      break;
 8006e46:	e0eb      	b.n	8007020 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	f000 80e8 	beq.w	8007024 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006e5a:	2101      	movs	r1, #1
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2208      	movs	r2, #8
 8006e64:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8006e66:	e0dd      	b.n	8007024 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8006e6e:	4619      	mov	r1, r3
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 fc3a 	bl	80076ea <USBH_SetCfg>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	f040 80d5 	bne.w	8007028 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2209      	movs	r2, #9
 8006e82:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006e84:	e0d0      	b.n	8007028 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8006e8c:	f003 0320 	and.w	r3, r3, #32
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d016      	beq.n	8006ec2 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8006e94:	2101      	movs	r1, #1
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f000 fc4a 	bl	8007730 <USBH_SetFeature>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006ea0:	7bbb      	ldrb	r3, [r7, #14]
 8006ea2:	b2db      	uxtb	r3, r3
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d103      	bne.n	8006eb0 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	220a      	movs	r2, #10
 8006eac:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006eae:	e0bd      	b.n	800702c <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8006eb0:	7bbb      	ldrb	r3, [r7, #14]
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	2b03      	cmp	r3, #3
 8006eb6:	f040 80b9 	bne.w	800702c <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	220a      	movs	r2, #10
 8006ebe:	701a      	strb	r2, [r3, #0]
      break;
 8006ec0:	e0b4      	b.n	800702c <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	220a      	movs	r2, #10
 8006ec6:	701a      	strb	r2, [r3, #0]
      break;
 8006ec8:	e0b0      	b.n	800702c <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f000 80ad 	beq.w	8007030 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006ede:	2300      	movs	r3, #0
 8006ee0:	73fb      	strb	r3, [r7, #15]
 8006ee2:	e016      	b.n	8006f12 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006ee4:	7bfa      	ldrb	r2, [r7, #15]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	32de      	adds	r2, #222	@ 0xde
 8006eea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006eee:	791a      	ldrb	r2, [r3, #4]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d108      	bne.n	8006f0c <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006efa:	7bfa      	ldrb	r2, [r7, #15]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	32de      	adds	r2, #222	@ 0xde
 8006f00:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8006f0a:	e005      	b.n	8006f18 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006f0c:	7bfb      	ldrb	r3, [r7, #15]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	73fb      	strb	r3, [r7, #15]
 8006f12:	7bfb      	ldrb	r3, [r7, #15]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d0e5      	beq.n	8006ee4 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d016      	beq.n	8006f50 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	4798      	blx	r3
 8006f2e:	4603      	mov	r3, r0
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d109      	bne.n	8006f48 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2206      	movs	r2, #6
 8006f38:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006f40:	2103      	movs	r1, #3
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006f46:	e073      	b.n	8007030 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	220d      	movs	r2, #13
 8006f4c:	701a      	strb	r2, [r3, #0]
      break;
 8006f4e:	e06f      	b.n	8007030 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	220d      	movs	r2, #13
 8006f54:	701a      	strb	r2, [r3, #0]
      break;
 8006f56:	e06b      	b.n	8007030 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d017      	beq.n	8006f92 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f68:	691b      	ldr	r3, [r3, #16]
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	4798      	blx	r3
 8006f6e:	4603      	mov	r3, r0
 8006f70:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006f72:	7bbb      	ldrb	r3, [r7, #14]
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d103      	bne.n	8006f82 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	220b      	movs	r2, #11
 8006f7e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006f80:	e058      	b.n	8007034 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8006f82:	7bbb      	ldrb	r3, [r7, #14]
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	2b02      	cmp	r3, #2
 8006f88:	d154      	bne.n	8007034 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	220d      	movs	r2, #13
 8006f8e:	701a      	strb	r2, [r3, #0]
      break;
 8006f90:	e050      	b.n	8007034 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	220d      	movs	r2, #13
 8006f96:	701a      	strb	r2, [r3, #0]
      break;
 8006f98:	e04c      	b.n	8007034 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d049      	beq.n	8007038 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006faa:	695b      	ldr	r3, [r3, #20]
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	4798      	blx	r3
      }
      break;
 8006fb0:	e042      	b.n	8007038 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f7ff fd4a 	bl	8006a54 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d009      	beq.n	8006fde <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006fd0:	68db      	ldr	r3, [r3, #12]
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d005      	beq.n	8006ff4 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006fee:	2105      	movs	r1, #5
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d107      	bne.n	8007010 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f7ff fe22 	bl	8006c52 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800700e:	e014      	b.n	800703a <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f001 fb19 	bl	8008648 <USBH_LL_Start>
      break;
 8007016:	e010      	b.n	800703a <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8007018:	bf00      	nop
 800701a:	e00e      	b.n	800703a <USBH_Process+0x3c6>
      break;
 800701c:	bf00      	nop
 800701e:	e00c      	b.n	800703a <USBH_Process+0x3c6>
      break;
 8007020:	bf00      	nop
 8007022:	e00a      	b.n	800703a <USBH_Process+0x3c6>
    break;
 8007024:	bf00      	nop
 8007026:	e008      	b.n	800703a <USBH_Process+0x3c6>
      break;
 8007028:	bf00      	nop
 800702a:	e006      	b.n	800703a <USBH_Process+0x3c6>
      break;
 800702c:	bf00      	nop
 800702e:	e004      	b.n	800703a <USBH_Process+0x3c6>
      break;
 8007030:	bf00      	nop
 8007032:	e002      	b.n	800703a <USBH_Process+0x3c6>
      break;
 8007034:	bf00      	nop
 8007036:	e000      	b.n	800703a <USBH_Process+0x3c6>
      break;
 8007038:	bf00      	nop
  }
  return USBH_OK;
 800703a:	2300      	movs	r3, #0
}
 800703c:	4618      	mov	r0, r3
 800703e:	3710      	adds	r7, #16
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}

08007044 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b088      	sub	sp, #32
 8007048:	af04      	add	r7, sp, #16
 800704a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800704c:	2301      	movs	r3, #1
 800704e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007050:	2301      	movs	r3, #1
 8007052:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	785b      	ldrb	r3, [r3, #1]
 8007058:	2b07      	cmp	r3, #7
 800705a:	f200 81bd 	bhi.w	80073d8 <USBH_HandleEnum+0x394>
 800705e:	a201      	add	r2, pc, #4	@ (adr r2, 8007064 <USBH_HandleEnum+0x20>)
 8007060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007064:	08007085 	.word	0x08007085
 8007068:	0800713f 	.word	0x0800713f
 800706c:	080071a9 	.word	0x080071a9
 8007070:	08007233 	.word	0x08007233
 8007074:	0800729d 	.word	0x0800729d
 8007078:	0800730d 	.word	0x0800730d
 800707c:	08007353 	.word	0x08007353
 8007080:	08007399 	.word	0x08007399
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007084:	2108      	movs	r1, #8
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 fa4c 	bl	8007524 <USBH_Get_DevDesc>
 800708c:	4603      	mov	r3, r0
 800708e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007090:	7bbb      	ldrb	r3, [r7, #14]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d12e      	bne.n	80070f4 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2201      	movs	r2, #1
 80070a4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	7919      	ldrb	r1, [r3, #4]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80070b6:	687a      	ldr	r2, [r7, #4]
 80070b8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80070ba:	9202      	str	r2, [sp, #8]
 80070bc:	2200      	movs	r2, #0
 80070be:	9201      	str	r2, [sp, #4]
 80070c0:	9300      	str	r3, [sp, #0]
 80070c2:	4603      	mov	r3, r0
 80070c4:	2280      	movs	r2, #128	@ 0x80
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f001 f8dc 	bl	8008284 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	7959      	ldrb	r1, [r3, #5]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80070e0:	9202      	str	r2, [sp, #8]
 80070e2:	2200      	movs	r2, #0
 80070e4:	9201      	str	r2, [sp, #4]
 80070e6:	9300      	str	r3, [sp, #0]
 80070e8:	4603      	mov	r3, r0
 80070ea:	2200      	movs	r2, #0
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f001 f8c9 	bl	8008284 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80070f2:	e173      	b.n	80073dc <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80070f4:	7bbb      	ldrb	r3, [r7, #14]
 80070f6:	2b03      	cmp	r3, #3
 80070f8:	f040 8170 	bne.w	80073dc <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007102:	3301      	adds	r3, #1
 8007104:	b2da      	uxtb	r2, r3
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007112:	2b03      	cmp	r3, #3
 8007114:	d903      	bls.n	800711e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	220d      	movs	r2, #13
 800711a:	701a      	strb	r2, [r3, #0]
      break;
 800711c:	e15e      	b.n	80073dc <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	795b      	ldrb	r3, [r3, #5]
 8007122:	4619      	mov	r1, r3
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f001 f8fd 	bl	8008324 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	791b      	ldrb	r3, [r3, #4]
 800712e:	4619      	mov	r1, r3
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f001 f8f7 	bl	8008324 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	701a      	strb	r2, [r3, #0]
      break;
 800713c:	e14e      	b.n	80073dc <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800713e:	2112      	movs	r1, #18
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 f9ef 	bl	8007524 <USBH_Get_DevDesc>
 8007146:	4603      	mov	r3, r0
 8007148:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800714a:	7bbb      	ldrb	r3, [r7, #14]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d103      	bne.n	8007158 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2202      	movs	r2, #2
 8007154:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007156:	e143      	b.n	80073e0 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007158:	7bbb      	ldrb	r3, [r7, #14]
 800715a:	2b03      	cmp	r3, #3
 800715c:	f040 8140 	bne.w	80073e0 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007166:	3301      	adds	r3, #1
 8007168:	b2da      	uxtb	r2, r3
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007176:	2b03      	cmp	r3, #3
 8007178:	d903      	bls.n	8007182 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	220d      	movs	r2, #13
 800717e:	701a      	strb	r2, [r3, #0]
      break;
 8007180:	e12e      	b.n	80073e0 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	795b      	ldrb	r3, [r3, #5]
 8007186:	4619      	mov	r1, r3
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f001 f8cb 	bl	8008324 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	791b      	ldrb	r3, [r3, #4]
 8007192:	4619      	mov	r1, r3
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f001 f8c5 	bl	8008324 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2200      	movs	r2, #0
 800719e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	701a      	strb	r2, [r3, #0]
      break;
 80071a6:	e11b      	b.n	80073e0 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80071a8:	2101      	movs	r1, #1
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f000 fa79 	bl	80076a2 <USBH_SetAddress>
 80071b0:	4603      	mov	r3, r0
 80071b2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80071b4:	7bbb      	ldrb	r3, [r7, #14]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d130      	bne.n	800721c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80071ba:	2002      	movs	r0, #2
 80071bc:	f001 fbab 	bl	8008916 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2201      	movs	r2, #1
 80071c4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2203      	movs	r2, #3
 80071cc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	7919      	ldrb	r1, [r3, #4]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80071e2:	9202      	str	r2, [sp, #8]
 80071e4:	2200      	movs	r2, #0
 80071e6:	9201      	str	r2, [sp, #4]
 80071e8:	9300      	str	r3, [sp, #0]
 80071ea:	4603      	mov	r3, r0
 80071ec:	2280      	movs	r2, #128	@ 0x80
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f001 f848 	bl	8008284 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	7959      	ldrb	r1, [r3, #5]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007204:	687a      	ldr	r2, [r7, #4]
 8007206:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007208:	9202      	str	r2, [sp, #8]
 800720a:	2200      	movs	r2, #0
 800720c:	9201      	str	r2, [sp, #4]
 800720e:	9300      	str	r3, [sp, #0]
 8007210:	4603      	mov	r3, r0
 8007212:	2200      	movs	r2, #0
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f001 f835 	bl	8008284 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800721a:	e0e3      	b.n	80073e4 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800721c:	7bbb      	ldrb	r3, [r7, #14]
 800721e:	2b03      	cmp	r3, #3
 8007220:	f040 80e0 	bne.w	80073e4 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	220d      	movs	r2, #13
 8007228:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	705a      	strb	r2, [r3, #1]
      break;
 8007230:	e0d8      	b.n	80073e4 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007232:	2109      	movs	r1, #9
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f9a1 	bl	800757c <USBH_Get_CfgDesc>
 800723a:	4603      	mov	r3, r0
 800723c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800723e:	7bbb      	ldrb	r3, [r7, #14]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d103      	bne.n	800724c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2204      	movs	r2, #4
 8007248:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800724a:	e0cd      	b.n	80073e8 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800724c:	7bbb      	ldrb	r3, [r7, #14]
 800724e:	2b03      	cmp	r3, #3
 8007250:	f040 80ca 	bne.w	80073e8 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800725a:	3301      	adds	r3, #1
 800725c:	b2da      	uxtb	r2, r3
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800726a:	2b03      	cmp	r3, #3
 800726c:	d903      	bls.n	8007276 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	220d      	movs	r2, #13
 8007272:	701a      	strb	r2, [r3, #0]
      break;
 8007274:	e0b8      	b.n	80073e8 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	795b      	ldrb	r3, [r3, #5]
 800727a:	4619      	mov	r1, r3
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f001 f851 	bl	8008324 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	791b      	ldrb	r3, [r3, #4]
 8007286:	4619      	mov	r1, r3
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f001 f84b 	bl	8008324 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2200      	movs	r2, #0
 8007292:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	701a      	strb	r2, [r3, #0]
      break;
 800729a:	e0a5      	b.n	80073e8 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80072a2:	4619      	mov	r1, r3
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 f969 	bl	800757c <USBH_Get_CfgDesc>
 80072aa:	4603      	mov	r3, r0
 80072ac:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80072ae:	7bbb      	ldrb	r3, [r7, #14]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d103      	bne.n	80072bc <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2205      	movs	r2, #5
 80072b8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80072ba:	e097      	b.n	80073ec <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80072bc:	7bbb      	ldrb	r3, [r7, #14]
 80072be:	2b03      	cmp	r3, #3
 80072c0:	f040 8094 	bne.w	80073ec <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80072ca:	3301      	adds	r3, #1
 80072cc:	b2da      	uxtb	r2, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80072da:	2b03      	cmp	r3, #3
 80072dc:	d903      	bls.n	80072e6 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	220d      	movs	r2, #13
 80072e2:	701a      	strb	r2, [r3, #0]
      break;
 80072e4:	e082      	b.n	80073ec <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	795b      	ldrb	r3, [r3, #5]
 80072ea:	4619      	mov	r1, r3
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f001 f819 	bl	8008324 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	791b      	ldrb	r3, [r3, #4]
 80072f6:	4619      	mov	r1, r3
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f001 f813 	bl	8008324 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2200      	movs	r2, #0
 8007302:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	701a      	strb	r2, [r3, #0]
      break;
 800730a:	e06f      	b.n	80073ec <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8007312:	2b00      	cmp	r3, #0
 8007314:	d019      	beq.n	800734a <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007322:	23ff      	movs	r3, #255	@ 0xff
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 f953 	bl	80075d0 <USBH_Get_StringDesc>
 800732a:	4603      	mov	r3, r0
 800732c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800732e:	7bbb      	ldrb	r3, [r7, #14]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d103      	bne.n	800733c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2206      	movs	r2, #6
 8007338:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800733a:	e059      	b.n	80073f0 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800733c:	7bbb      	ldrb	r3, [r7, #14]
 800733e:	2b03      	cmp	r3, #3
 8007340:	d156      	bne.n	80073f0 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2206      	movs	r2, #6
 8007346:	705a      	strb	r2, [r3, #1]
      break;
 8007348:	e052      	b.n	80073f0 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2206      	movs	r2, #6
 800734e:	705a      	strb	r2, [r3, #1]
      break;
 8007350:	e04e      	b.n	80073f0 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8007358:	2b00      	cmp	r3, #0
 800735a:	d019      	beq.n	8007390 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007368:	23ff      	movs	r3, #255	@ 0xff
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 f930 	bl	80075d0 <USBH_Get_StringDesc>
 8007370:	4603      	mov	r3, r0
 8007372:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007374:	7bbb      	ldrb	r3, [r7, #14]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d103      	bne.n	8007382 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2207      	movs	r2, #7
 800737e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007380:	e038      	b.n	80073f4 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007382:	7bbb      	ldrb	r3, [r7, #14]
 8007384:	2b03      	cmp	r3, #3
 8007386:	d135      	bne.n	80073f4 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2207      	movs	r2, #7
 800738c:	705a      	strb	r2, [r3, #1]
      break;
 800738e:	e031      	b.n	80073f4 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2207      	movs	r2, #7
 8007394:	705a      	strb	r2, [r3, #1]
      break;
 8007396:	e02d      	b.n	80073f4 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d017      	beq.n	80073d2 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80073ae:	23ff      	movs	r3, #255	@ 0xff
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 f90d 	bl	80075d0 <USBH_Get_StringDesc>
 80073b6:	4603      	mov	r3, r0
 80073b8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80073ba:	7bbb      	ldrb	r3, [r7, #14]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d102      	bne.n	80073c6 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80073c0:	2300      	movs	r3, #0
 80073c2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80073c4:	e018      	b.n	80073f8 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80073c6:	7bbb      	ldrb	r3, [r7, #14]
 80073c8:	2b03      	cmp	r3, #3
 80073ca:	d115      	bne.n	80073f8 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80073cc:	2300      	movs	r3, #0
 80073ce:	73fb      	strb	r3, [r7, #15]
      break;
 80073d0:	e012      	b.n	80073f8 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80073d2:	2300      	movs	r3, #0
 80073d4:	73fb      	strb	r3, [r7, #15]
      break;
 80073d6:	e00f      	b.n	80073f8 <USBH_HandleEnum+0x3b4>

    default:
      break;
 80073d8:	bf00      	nop
 80073da:	e00e      	b.n	80073fa <USBH_HandleEnum+0x3b6>
      break;
 80073dc:	bf00      	nop
 80073de:	e00c      	b.n	80073fa <USBH_HandleEnum+0x3b6>
      break;
 80073e0:	bf00      	nop
 80073e2:	e00a      	b.n	80073fa <USBH_HandleEnum+0x3b6>
      break;
 80073e4:	bf00      	nop
 80073e6:	e008      	b.n	80073fa <USBH_HandleEnum+0x3b6>
      break;
 80073e8:	bf00      	nop
 80073ea:	e006      	b.n	80073fa <USBH_HandleEnum+0x3b6>
      break;
 80073ec:	bf00      	nop
 80073ee:	e004      	b.n	80073fa <USBH_HandleEnum+0x3b6>
      break;
 80073f0:	bf00      	nop
 80073f2:	e002      	b.n	80073fa <USBH_HandleEnum+0x3b6>
      break;
 80073f4:	bf00      	nop
 80073f6:	e000      	b.n	80073fa <USBH_HandleEnum+0x3b6>
      break;
 80073f8:	bf00      	nop
  }
  return Status;
 80073fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3710      	adds	r7, #16
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}

08007404 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	683a      	ldr	r2, [r7, #0]
 8007412:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8007416:	bf00      	nop
 8007418:	370c      	adds	r7, #12
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr

08007422 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007422:	b580      	push	{r7, lr}
 8007424:	b082      	sub	sp, #8
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007430:	1c5a      	adds	r2, r3, #1
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f000 f804 	bl	8007446 <USBH_HandleSof>
}
 800743e:	bf00      	nop
 8007440:	3708      	adds	r7, #8
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}

08007446 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007446:	b580      	push	{r7, lr}
 8007448:	b082      	sub	sp, #8
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	781b      	ldrb	r3, [r3, #0]
 8007452:	b2db      	uxtb	r3, r3
 8007454:	2b0b      	cmp	r3, #11
 8007456:	d10a      	bne.n	800746e <USBH_HandleSof+0x28>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800745e:	2b00      	cmp	r3, #0
 8007460:	d005      	beq.n	800746e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007468:	699b      	ldr	r3, [r3, #24]
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	4798      	blx	r3
  }
}
 800746e:	bf00      	nop
 8007470:	3708      	adds	r7, #8
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}

08007476 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007476:	b480      	push	{r7}
 8007478:	b083      	sub	sp, #12
 800747a:	af00      	add	r7, sp, #0
 800747c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2201      	movs	r2, #1
 8007482:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8007486:	bf00      	nop
}
 8007488:	370c      	adds	r7, #12
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr

08007492 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007492:	b480      	push	{r7}
 8007494:	b083      	sub	sp, #12
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 80074a2:	bf00      	nop
}
 80074a4:	370c      	adds	r7, #12
 80074a6:	46bd      	mov	sp, r7
 80074a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ac:	4770      	bx	lr

080074ae <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80074ae:	b480      	push	{r7}
 80074b0:	b083      	sub	sp, #12
 80074b2:	af00      	add	r7, sp, #0
 80074b4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	370c      	adds	r7, #12
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b082      	sub	sp, #8
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2201      	movs	r2, #1
 80074e8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2200      	movs	r2, #0
 80074f0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f001 f8be 	bl	800867e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	791b      	ldrb	r3, [r3, #4]
 8007506:	4619      	mov	r1, r3
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f000 ff0b 	bl	8008324 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	795b      	ldrb	r3, [r3, #5]
 8007512:	4619      	mov	r1, r3
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f000 ff05 	bl	8008324 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800751a:	2300      	movs	r3, #0
}
 800751c:	4618      	mov	r0, r3
 800751e:	3708      	adds	r7, #8
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}

08007524 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b086      	sub	sp, #24
 8007528:	af02      	add	r7, sp, #8
 800752a:	6078      	str	r0, [r7, #4]
 800752c:	460b      	mov	r3, r1
 800752e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007530:	887b      	ldrh	r3, [r7, #2]
 8007532:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007536:	d901      	bls.n	800753c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007538:	2303      	movs	r3, #3
 800753a:	e01b      	b.n	8007574 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007542:	887b      	ldrh	r3, [r7, #2]
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	4613      	mov	r3, r2
 8007548:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800754c:	2100      	movs	r1, #0
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 f872 	bl	8007638 <USBH_GetDescriptor>
 8007554:	4603      	mov	r3, r0
 8007556:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8007558:	7bfb      	ldrb	r3, [r7, #15]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d109      	bne.n	8007572 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007564:	887a      	ldrh	r2, [r7, #2]
 8007566:	4619      	mov	r1, r3
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f000 f929 	bl	80077c0 <USBH_ParseDevDesc>
 800756e:	4603      	mov	r3, r0
 8007570:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007572:	7bfb      	ldrb	r3, [r7, #15]
}
 8007574:	4618      	mov	r0, r3
 8007576:	3710      	adds	r7, #16
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b086      	sub	sp, #24
 8007580:	af02      	add	r7, sp, #8
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	460b      	mov	r3, r1
 8007586:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	331c      	adds	r3, #28
 800758c:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800758e:	887b      	ldrh	r3, [r7, #2]
 8007590:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007594:	d901      	bls.n	800759a <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007596:	2303      	movs	r3, #3
 8007598:	e016      	b.n	80075c8 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800759a:	887b      	ldrh	r3, [r7, #2]
 800759c:	9300      	str	r3, [sp, #0]
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075a4:	2100      	movs	r1, #0
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f000 f846 	bl	8007638 <USBH_GetDescriptor>
 80075ac:	4603      	mov	r3, r0
 80075ae:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80075b0:	7bfb      	ldrb	r3, [r7, #15]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d107      	bne.n	80075c6 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80075b6:	887b      	ldrh	r3, [r7, #2]
 80075b8:	461a      	mov	r2, r3
 80075ba:	68b9      	ldr	r1, [r7, #8]
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f000 f9af 	bl	8007920 <USBH_ParseCfgDesc>
 80075c2:	4603      	mov	r3, r0
 80075c4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80075c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3710      	adds	r7, #16
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}

080075d0 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b088      	sub	sp, #32
 80075d4:	af02      	add	r7, sp, #8
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	607a      	str	r2, [r7, #4]
 80075da:	461a      	mov	r2, r3
 80075dc:	460b      	mov	r3, r1
 80075de:	72fb      	strb	r3, [r7, #11]
 80075e0:	4613      	mov	r3, r2
 80075e2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80075e4:	893b      	ldrh	r3, [r7, #8]
 80075e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075ea:	d802      	bhi.n	80075f2 <USBH_Get_StringDesc+0x22>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d101      	bne.n	80075f6 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80075f2:	2303      	movs	r3, #3
 80075f4:	e01c      	b.n	8007630 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80075f6:	7afb      	ldrb	r3, [r7, #11]
 80075f8:	b29b      	uxth	r3, r3
 80075fa:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80075fe:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007606:	893b      	ldrh	r3, [r7, #8]
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	460b      	mov	r3, r1
 800760c:	2100      	movs	r1, #0
 800760e:	68f8      	ldr	r0, [r7, #12]
 8007610:	f000 f812 	bl	8007638 <USBH_GetDescriptor>
 8007614:	4603      	mov	r3, r0
 8007616:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007618:	7dfb      	ldrb	r3, [r7, #23]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d107      	bne.n	800762e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007624:	893a      	ldrh	r2, [r7, #8]
 8007626:	6879      	ldr	r1, [r7, #4]
 8007628:	4618      	mov	r0, r3
 800762a:	f000 fb8d 	bl	8007d48 <USBH_ParseStringDesc>
  }

  return status;
 800762e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007630:	4618      	mov	r0, r3
 8007632:	3718      	adds	r7, #24
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}

08007638 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b084      	sub	sp, #16
 800763c:	af00      	add	r7, sp, #0
 800763e:	60f8      	str	r0, [r7, #12]
 8007640:	607b      	str	r3, [r7, #4]
 8007642:	460b      	mov	r3, r1
 8007644:	72fb      	strb	r3, [r7, #11]
 8007646:	4613      	mov	r3, r2
 8007648:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	789b      	ldrb	r3, [r3, #2]
 800764e:	2b01      	cmp	r3, #1
 8007650:	d11c      	bne.n	800768c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007652:	7afb      	ldrb	r3, [r7, #11]
 8007654:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007658:	b2da      	uxtb	r2, r3
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2206      	movs	r2, #6
 8007662:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	893a      	ldrh	r2, [r7, #8]
 8007668:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800766a:	893b      	ldrh	r3, [r7, #8]
 800766c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007670:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007674:	d104      	bne.n	8007680 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f240 4209 	movw	r2, #1033	@ 0x409
 800767c:	829a      	strh	r2, [r3, #20]
 800767e:	e002      	b.n	8007686 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2200      	movs	r2, #0
 8007684:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	8b3a      	ldrh	r2, [r7, #24]
 800768a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800768c:	8b3b      	ldrh	r3, [r7, #24]
 800768e:	461a      	mov	r2, r3
 8007690:	6879      	ldr	r1, [r7, #4]
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f000 fba5 	bl	8007de2 <USBH_CtlReq>
 8007698:	4603      	mov	r3, r0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3710      	adds	r7, #16
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}

080076a2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80076a2:	b580      	push	{r7, lr}
 80076a4:	b082      	sub	sp, #8
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
 80076aa:	460b      	mov	r3, r1
 80076ac:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	789b      	ldrb	r3, [r3, #2]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d10f      	bne.n	80076d6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2205      	movs	r2, #5
 80076c0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80076c2:	78fb      	ldrb	r3, [r7, #3]
 80076c4:	b29a      	uxth	r2, r3
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2200      	movs	r2, #0
 80076d4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80076d6:	2200      	movs	r2, #0
 80076d8:	2100      	movs	r1, #0
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 fb81 	bl	8007de2 <USBH_CtlReq>
 80076e0:	4603      	mov	r3, r0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3708      	adds	r7, #8
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}

080076ea <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80076ea:	b580      	push	{r7, lr}
 80076ec:	b082      	sub	sp, #8
 80076ee:	af00      	add	r7, sp, #0
 80076f0:	6078      	str	r0, [r7, #4]
 80076f2:	460b      	mov	r3, r1
 80076f4:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	789b      	ldrb	r3, [r3, #2]
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d10e      	bne.n	800771c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2209      	movs	r2, #9
 8007708:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	887a      	ldrh	r2, [r7, #2]
 800770e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2200      	movs	r2, #0
 8007714:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800771c:	2200      	movs	r2, #0
 800771e:	2100      	movs	r1, #0
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f000 fb5e 	bl	8007de2 <USBH_CtlReq>
 8007726:	4603      	mov	r3, r0
}
 8007728:	4618      	mov	r0, r3
 800772a:	3708      	adds	r7, #8
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}

08007730 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	460b      	mov	r3, r1
 800773a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	789b      	ldrb	r3, [r3, #2]
 8007740:	2b01      	cmp	r3, #1
 8007742:	d10f      	bne.n	8007764 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2203      	movs	r2, #3
 800774e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007750:	78fb      	ldrb	r3, [r7, #3]
 8007752:	b29a      	uxth	r2, r3
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007764:	2200      	movs	r2, #0
 8007766:	2100      	movs	r1, #0
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f000 fb3a 	bl	8007de2 <USBH_CtlReq>
 800776e:	4603      	mov	r3, r0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3708      	adds	r7, #8
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b082      	sub	sp, #8
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	460b      	mov	r3, r1
 8007782:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	789b      	ldrb	r3, [r3, #2]
 8007788:	2b01      	cmp	r3, #1
 800778a:	d10f      	bne.n	80077ac <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2202      	movs	r2, #2
 8007790:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2201      	movs	r2, #1
 8007796:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2200      	movs	r2, #0
 800779c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800779e:	78fb      	ldrb	r3, [r7, #3]
 80077a0:	b29a      	uxth	r2, r3
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80077ac:	2200      	movs	r2, #0
 80077ae:	2100      	movs	r1, #0
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 fb16 	bl	8007de2 <USBH_CtlReq>
 80077b6:	4603      	mov	r3, r0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3708      	adds	r7, #8
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b087      	sub	sp, #28
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	60f8      	str	r0, [r7, #12]
 80077c8:	60b9      	str	r1, [r7, #8]
 80077ca:	4613      	mov	r3, r2
 80077cc:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80077d4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80077d6:	2300      	movs	r3, #0
 80077d8:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d101      	bne.n	80077e4 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80077e0:	2302      	movs	r3, #2
 80077e2:	e094      	b.n	800790e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	781a      	ldrb	r2, [r3, #0]
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	785a      	ldrb	r2, [r3, #1]
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	3302      	adds	r3, #2
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	461a      	mov	r2, r3
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	3303      	adds	r3, #3
 8007800:	781b      	ldrb	r3, [r3, #0]
 8007802:	021b      	lsls	r3, r3, #8
 8007804:	b29b      	uxth	r3, r3
 8007806:	4313      	orrs	r3, r2
 8007808:	b29a      	uxth	r2, r3
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	791a      	ldrb	r2, [r3, #4]
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	795a      	ldrb	r2, [r3, #5]
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	799a      	ldrb	r2, [r3, #6]
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	79da      	ldrb	r2, [r3, #7]
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007834:	2b00      	cmp	r3, #0
 8007836:	d004      	beq.n	8007842 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800783e:	2b01      	cmp	r3, #1
 8007840:	d11b      	bne.n	800787a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	79db      	ldrb	r3, [r3, #7]
 8007846:	2b20      	cmp	r3, #32
 8007848:	dc0f      	bgt.n	800786a <USBH_ParseDevDesc+0xaa>
 800784a:	2b08      	cmp	r3, #8
 800784c:	db0f      	blt.n	800786e <USBH_ParseDevDesc+0xae>
 800784e:	3b08      	subs	r3, #8
 8007850:	4a32      	ldr	r2, [pc, #200]	@ (800791c <USBH_ParseDevDesc+0x15c>)
 8007852:	fa22 f303 	lsr.w	r3, r2, r3
 8007856:	f003 0301 	and.w	r3, r3, #1
 800785a:	2b00      	cmp	r3, #0
 800785c:	bf14      	ite	ne
 800785e:	2301      	movne	r3, #1
 8007860:	2300      	moveq	r3, #0
 8007862:	b2db      	uxtb	r3, r3
 8007864:	2b00      	cmp	r3, #0
 8007866:	d106      	bne.n	8007876 <USBH_ParseDevDesc+0xb6>
 8007868:	e001      	b.n	800786e <USBH_ParseDevDesc+0xae>
 800786a:	2b40      	cmp	r3, #64	@ 0x40
 800786c:	d003      	beq.n	8007876 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	2208      	movs	r2, #8
 8007872:	71da      	strb	r2, [r3, #7]
        break;
 8007874:	e000      	b.n	8007878 <USBH_ParseDevDesc+0xb8>
        break;
 8007876:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8007878:	e00e      	b.n	8007898 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007880:	2b02      	cmp	r3, #2
 8007882:	d107      	bne.n	8007894 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	79db      	ldrb	r3, [r3, #7]
 8007888:	2b08      	cmp	r3, #8
 800788a:	d005      	beq.n	8007898 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	2208      	movs	r2, #8
 8007890:	71da      	strb	r2, [r3, #7]
 8007892:	e001      	b.n	8007898 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8007894:	2303      	movs	r3, #3
 8007896:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8007898:	88fb      	ldrh	r3, [r7, #6]
 800789a:	2b08      	cmp	r3, #8
 800789c:	d936      	bls.n	800790c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	3308      	adds	r3, #8
 80078a2:	781b      	ldrb	r3, [r3, #0]
 80078a4:	461a      	mov	r2, r3
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	3309      	adds	r3, #9
 80078aa:	781b      	ldrb	r3, [r3, #0]
 80078ac:	021b      	lsls	r3, r3, #8
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	4313      	orrs	r3, r2
 80078b2:	b29a      	uxth	r2, r3
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	330a      	adds	r3, #10
 80078bc:	781b      	ldrb	r3, [r3, #0]
 80078be:	461a      	mov	r2, r3
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	330b      	adds	r3, #11
 80078c4:	781b      	ldrb	r3, [r3, #0]
 80078c6:	021b      	lsls	r3, r3, #8
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	4313      	orrs	r3, r2
 80078cc:	b29a      	uxth	r2, r3
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	330c      	adds	r3, #12
 80078d6:	781b      	ldrb	r3, [r3, #0]
 80078d8:	461a      	mov	r2, r3
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	330d      	adds	r3, #13
 80078de:	781b      	ldrb	r3, [r3, #0]
 80078e0:	021b      	lsls	r3, r3, #8
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	4313      	orrs	r3, r2
 80078e6:	b29a      	uxth	r2, r3
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	7b9a      	ldrb	r2, [r3, #14]
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	7bda      	ldrb	r2, [r3, #15]
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	7c1a      	ldrb	r2, [r3, #16]
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	7c5a      	ldrb	r2, [r3, #17]
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800790c:	7dfb      	ldrb	r3, [r7, #23]
}
 800790e:	4618      	mov	r0, r3
 8007910:	371c      	adds	r7, #28
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr
 800791a:	bf00      	nop
 800791c:	01000101 	.word	0x01000101

08007920 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b08c      	sub	sp, #48	@ 0x30
 8007924:	af00      	add	r7, sp, #0
 8007926:	60f8      	str	r0, [r7, #12]
 8007928:	60b9      	str	r1, [r7, #8]
 800792a:	4613      	mov	r3, r2
 800792c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007934:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8007936:	2300      	movs	r3, #0
 8007938:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800793c:	2300      	movs	r3, #0
 800793e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8007942:	2300      	movs	r3, #0
 8007944:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d101      	bne.n	8007952 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800794e:	2302      	movs	r3, #2
 8007950:	e0da      	b.n	8007b08 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8007956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007958:	781b      	ldrb	r3, [r3, #0]
 800795a:	2b09      	cmp	r3, #9
 800795c:	d002      	beq.n	8007964 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800795e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007960:	2209      	movs	r2, #9
 8007962:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	781a      	ldrb	r2, [r3, #0]
 8007968:	6a3b      	ldr	r3, [r7, #32]
 800796a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	785a      	ldrb	r2, [r3, #1]
 8007970:	6a3b      	ldr	r3, [r7, #32]
 8007972:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	3302      	adds	r3, #2
 8007978:	781b      	ldrb	r3, [r3, #0]
 800797a:	461a      	mov	r2, r3
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	3303      	adds	r3, #3
 8007980:	781b      	ldrb	r3, [r3, #0]
 8007982:	021b      	lsls	r3, r3, #8
 8007984:	b29b      	uxth	r3, r3
 8007986:	4313      	orrs	r3, r2
 8007988:	b29b      	uxth	r3, r3
 800798a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800798e:	bf28      	it	cs
 8007990:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8007994:	b29a      	uxth	r2, r3
 8007996:	6a3b      	ldr	r3, [r7, #32]
 8007998:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	791a      	ldrb	r2, [r3, #4]
 800799e:	6a3b      	ldr	r3, [r7, #32]
 80079a0:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	795a      	ldrb	r2, [r3, #5]
 80079a6:	6a3b      	ldr	r3, [r7, #32]
 80079a8:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	799a      	ldrb	r2, [r3, #6]
 80079ae:	6a3b      	ldr	r3, [r7, #32]
 80079b0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	79da      	ldrb	r2, [r3, #7]
 80079b6:	6a3b      	ldr	r3, [r7, #32]
 80079b8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	7a1a      	ldrb	r2, [r3, #8]
 80079be:	6a3b      	ldr	r3, [r7, #32]
 80079c0:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80079c2:	88fb      	ldrh	r3, [r7, #6]
 80079c4:	2b09      	cmp	r3, #9
 80079c6:	f240 809d 	bls.w	8007b04 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 80079ca:	2309      	movs	r3, #9
 80079cc:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80079ce:	2300      	movs	r3, #0
 80079d0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80079d2:	e081      	b.n	8007ad8 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80079d4:	f107 0316 	add.w	r3, r7, #22
 80079d8:	4619      	mov	r1, r3
 80079da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079dc:	f000 f9e7 	bl	8007dae <USBH_GetNextDesc>
 80079e0:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80079e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e4:	785b      	ldrb	r3, [r3, #1]
 80079e6:	2b04      	cmp	r3, #4
 80079e8:	d176      	bne.n	8007ad8 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80079ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ec:	781b      	ldrb	r3, [r3, #0]
 80079ee:	2b09      	cmp	r3, #9
 80079f0:	d002      	beq.n	80079f8 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80079f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f4:	2209      	movs	r2, #9
 80079f6:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80079f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80079fc:	221a      	movs	r2, #26
 80079fe:	fb02 f303 	mul.w	r3, r2, r3
 8007a02:	3308      	adds	r3, #8
 8007a04:	6a3a      	ldr	r2, [r7, #32]
 8007a06:	4413      	add	r3, r2
 8007a08:	3302      	adds	r3, #2
 8007a0a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007a0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a0e:	69f8      	ldr	r0, [r7, #28]
 8007a10:	f000 f87e 	bl	8007b10 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007a14:	2300      	movs	r3, #0
 8007a16:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007a1e:	e043      	b.n	8007aa8 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007a20:	f107 0316 	add.w	r3, r7, #22
 8007a24:	4619      	mov	r1, r3
 8007a26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a28:	f000 f9c1 	bl	8007dae <USBH_GetNextDesc>
 8007a2c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a30:	785b      	ldrb	r3, [r3, #1]
 8007a32:	2b05      	cmp	r3, #5
 8007a34:	d138      	bne.n	8007aa8 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	795b      	ldrb	r3, [r3, #5]
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	d113      	bne.n	8007a66 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8007a3e:	69fb      	ldr	r3, [r7, #28]
 8007a40:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8007a42:	2b02      	cmp	r3, #2
 8007a44:	d003      	beq.n	8007a4e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	799b      	ldrb	r3, [r3, #6]
 8007a4a:	2b03      	cmp	r3, #3
 8007a4c:	d10b      	bne.n	8007a66 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007a4e:	69fb      	ldr	r3, [r7, #28]
 8007a50:	79db      	ldrb	r3, [r3, #7]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d10b      	bne.n	8007a6e <USBH_ParseCfgDesc+0x14e>
 8007a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	2b09      	cmp	r3, #9
 8007a5c:	d007      	beq.n	8007a6e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8007a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a60:	2209      	movs	r2, #9
 8007a62:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007a64:	e003      	b.n	8007a6e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8007a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a68:	2207      	movs	r2, #7
 8007a6a:	701a      	strb	r2, [r3, #0]
 8007a6c:	e000      	b.n	8007a70 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007a6e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007a70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a74:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8007a78:	3201      	adds	r2, #1
 8007a7a:	00d2      	lsls	r2, r2, #3
 8007a7c:	211a      	movs	r1, #26
 8007a7e:	fb01 f303 	mul.w	r3, r1, r3
 8007a82:	4413      	add	r3, r2
 8007a84:	3308      	adds	r3, #8
 8007a86:	6a3a      	ldr	r2, [r7, #32]
 8007a88:	4413      	add	r3, r2
 8007a8a:	3304      	adds	r3, #4
 8007a8c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8007a8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a90:	69b9      	ldr	r1, [r7, #24]
 8007a92:	68f8      	ldr	r0, [r7, #12]
 8007a94:	f000 f870 	bl	8007b78 <USBH_ParseEPDesc>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8007a9e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007aa2:	3301      	adds	r3, #1
 8007aa4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	791b      	ldrb	r3, [r3, #4]
 8007aac:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d204      	bcs.n	8007abe <USBH_ParseCfgDesc+0x19e>
 8007ab4:	6a3b      	ldr	r3, [r7, #32]
 8007ab6:	885a      	ldrh	r2, [r3, #2]
 8007ab8:	8afb      	ldrh	r3, [r7, #22]
 8007aba:	429a      	cmp	r2, r3
 8007abc:	d8b0      	bhi.n	8007a20 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8007abe:	69fb      	ldr	r3, [r7, #28]
 8007ac0:	791b      	ldrb	r3, [r3, #4]
 8007ac2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d201      	bcs.n	8007ace <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8007aca:	2303      	movs	r3, #3
 8007acc:	e01c      	b.n	8007b08 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8007ace:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007ad8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d805      	bhi.n	8007aec <USBH_ParseCfgDesc+0x1cc>
 8007ae0:	6a3b      	ldr	r3, [r7, #32]
 8007ae2:	885a      	ldrh	r2, [r3, #2]
 8007ae4:	8afb      	ldrh	r3, [r7, #22]
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	f63f af74 	bhi.w	80079d4 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8007aec:	6a3b      	ldr	r3, [r7, #32]
 8007aee:	791b      	ldrb	r3, [r3, #4]
 8007af0:	2b02      	cmp	r3, #2
 8007af2:	bf28      	it	cs
 8007af4:	2302      	movcs	r3, #2
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8007afc:	429a      	cmp	r2, r3
 8007afe:	d201      	bcs.n	8007b04 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8007b00:	2303      	movs	r3, #3
 8007b02:	e001      	b.n	8007b08 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8007b04:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3730      	adds	r7, #48	@ 0x30
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}

08007b10 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
 8007b18:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	781a      	ldrb	r2, [r3, #0]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	785a      	ldrb	r2, [r3, #1]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	789a      	ldrb	r2, [r3, #2]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	78da      	ldrb	r2, [r3, #3]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	3304      	adds	r3, #4
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	2b02      	cmp	r3, #2
 8007b42:	bf28      	it	cs
 8007b44:	2302      	movcs	r3, #2
 8007b46:	b2da      	uxtb	r2, r3
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	795a      	ldrb	r2, [r3, #5]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	799a      	ldrb	r2, [r3, #6]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	79da      	ldrb	r2, [r3, #7]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	7a1a      	ldrb	r2, [r3, #8]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	721a      	strb	r2, [r3, #8]
}
 8007b6c:	bf00      	nop
 8007b6e:	370c      	adds	r7, #12
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr

08007b78 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b087      	sub	sp, #28
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8007b84:	2300      	movs	r3, #0
 8007b86:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	781a      	ldrb	r2, [r3, #0]
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	785a      	ldrb	r2, [r3, #1]
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	789a      	ldrb	r2, [r3, #2]
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	78da      	ldrb	r2, [r3, #3]
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	3304      	adds	r3, #4
 8007bac:	781b      	ldrb	r3, [r3, #0]
 8007bae:	461a      	mov	r2, r3
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	3305      	adds	r3, #5
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	021b      	lsls	r3, r3, #8
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	b29a      	uxth	r2, r3
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	799a      	ldrb	r2, [r3, #6]
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	889b      	ldrh	r3, [r3, #4]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d009      	beq.n	8007be6 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8007bd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bda:	d804      	bhi.n	8007be6 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8007be0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007be4:	d901      	bls.n	8007bea <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8007be6:	2303      	movs	r3, #3
 8007be8:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d136      	bne.n	8007c62 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	78db      	ldrb	r3, [r3, #3]
 8007bf8:	f003 0303 	and.w	r3, r3, #3
 8007bfc:	2b02      	cmp	r3, #2
 8007bfe:	d108      	bne.n	8007c12 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	889b      	ldrh	r3, [r3, #4]
 8007c04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c08:	f240 8097 	bls.w	8007d3a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007c0c:	2303      	movs	r3, #3
 8007c0e:	75fb      	strb	r3, [r7, #23]
 8007c10:	e093      	b.n	8007d3a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	78db      	ldrb	r3, [r3, #3]
 8007c16:	f003 0303 	and.w	r3, r3, #3
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d107      	bne.n	8007c2e <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	889b      	ldrh	r3, [r3, #4]
 8007c22:	2b40      	cmp	r3, #64	@ 0x40
 8007c24:	f240 8089 	bls.w	8007d3a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007c28:	2303      	movs	r3, #3
 8007c2a:	75fb      	strb	r3, [r7, #23]
 8007c2c:	e085      	b.n	8007d3a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	78db      	ldrb	r3, [r3, #3]
 8007c32:	f003 0303 	and.w	r3, r3, #3
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	d005      	beq.n	8007c46 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	78db      	ldrb	r3, [r3, #3]
 8007c3e:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007c42:	2b03      	cmp	r3, #3
 8007c44:	d10a      	bne.n	8007c5c <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	799b      	ldrb	r3, [r3, #6]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d003      	beq.n	8007c56 <USBH_ParseEPDesc+0xde>
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	799b      	ldrb	r3, [r3, #6]
 8007c52:	2b10      	cmp	r3, #16
 8007c54:	d970      	bls.n	8007d38 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8007c56:	2303      	movs	r3, #3
 8007c58:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007c5a:	e06d      	b.n	8007d38 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8007c5c:	2303      	movs	r3, #3
 8007c5e:	75fb      	strb	r3, [r7, #23]
 8007c60:	e06b      	b.n	8007d3a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007c68:	2b01      	cmp	r3, #1
 8007c6a:	d13c      	bne.n	8007ce6 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	78db      	ldrb	r3, [r3, #3]
 8007c70:	f003 0303 	and.w	r3, r3, #3
 8007c74:	2b02      	cmp	r3, #2
 8007c76:	d005      	beq.n	8007c84 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	78db      	ldrb	r3, [r3, #3]
 8007c7c:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d106      	bne.n	8007c92 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	889b      	ldrh	r3, [r3, #4]
 8007c88:	2b40      	cmp	r3, #64	@ 0x40
 8007c8a:	d956      	bls.n	8007d3a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007c8c:	2303      	movs	r3, #3
 8007c8e:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007c90:	e053      	b.n	8007d3a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	78db      	ldrb	r3, [r3, #3]
 8007c96:	f003 0303 	and.w	r3, r3, #3
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d10e      	bne.n	8007cbc <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	799b      	ldrb	r3, [r3, #6]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d007      	beq.n	8007cb6 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8007caa:	2b10      	cmp	r3, #16
 8007cac:	d803      	bhi.n	8007cb6 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8007cb2:	2b40      	cmp	r3, #64	@ 0x40
 8007cb4:	d941      	bls.n	8007d3a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007cb6:	2303      	movs	r3, #3
 8007cb8:	75fb      	strb	r3, [r7, #23]
 8007cba:	e03e      	b.n	8007d3a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	78db      	ldrb	r3, [r3, #3]
 8007cc0:	f003 0303 	and.w	r3, r3, #3
 8007cc4:	2b03      	cmp	r3, #3
 8007cc6:	d10b      	bne.n	8007ce0 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	799b      	ldrb	r3, [r3, #6]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d004      	beq.n	8007cda <USBH_ParseEPDesc+0x162>
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	889b      	ldrh	r3, [r3, #4]
 8007cd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cd8:	d32f      	bcc.n	8007d3a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007cda:	2303      	movs	r3, #3
 8007cdc:	75fb      	strb	r3, [r7, #23]
 8007cde:	e02c      	b.n	8007d3a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8007ce0:	2303      	movs	r3, #3
 8007ce2:	75fb      	strb	r3, [r7, #23]
 8007ce4:	e029      	b.n	8007d3a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007cec:	2b02      	cmp	r3, #2
 8007cee:	d120      	bne.n	8007d32 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	78db      	ldrb	r3, [r3, #3]
 8007cf4:	f003 0303 	and.w	r3, r3, #3
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d106      	bne.n	8007d0a <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	889b      	ldrh	r3, [r3, #4]
 8007d00:	2b08      	cmp	r3, #8
 8007d02:	d01a      	beq.n	8007d3a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007d04:	2303      	movs	r3, #3
 8007d06:	75fb      	strb	r3, [r7, #23]
 8007d08:	e017      	b.n	8007d3a <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	78db      	ldrb	r3, [r3, #3]
 8007d0e:	f003 0303 	and.w	r3, r3, #3
 8007d12:	2b03      	cmp	r3, #3
 8007d14:	d10a      	bne.n	8007d2c <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	799b      	ldrb	r3, [r3, #6]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d003      	beq.n	8007d26 <USBH_ParseEPDesc+0x1ae>
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	889b      	ldrh	r3, [r3, #4]
 8007d22:	2b08      	cmp	r3, #8
 8007d24:	d909      	bls.n	8007d3a <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007d26:	2303      	movs	r3, #3
 8007d28:	75fb      	strb	r3, [r7, #23]
 8007d2a:	e006      	b.n	8007d3a <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8007d2c:	2303      	movs	r3, #3
 8007d2e:	75fb      	strb	r3, [r7, #23]
 8007d30:	e003      	b.n	8007d3a <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8007d32:	2303      	movs	r3, #3
 8007d34:	75fb      	strb	r3, [r7, #23]
 8007d36:	e000      	b.n	8007d3a <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007d38:	bf00      	nop
  }

  return status;
 8007d3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	371c      	adds	r7, #28
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr

08007d48 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b087      	sub	sp, #28
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	60b9      	str	r1, [r7, #8]
 8007d52:	4613      	mov	r3, r2
 8007d54:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	3301      	adds	r3, #1
 8007d5a:	781b      	ldrb	r3, [r3, #0]
 8007d5c:	2b03      	cmp	r3, #3
 8007d5e:	d120      	bne.n	8007da2 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	781b      	ldrb	r3, [r3, #0]
 8007d64:	1e9a      	subs	r2, r3, #2
 8007d66:	88fb      	ldrh	r3, [r7, #6]
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	bf28      	it	cs
 8007d6c:	4613      	movcs	r3, r2
 8007d6e:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	3302      	adds	r3, #2
 8007d74:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007d76:	2300      	movs	r3, #0
 8007d78:	82fb      	strh	r3, [r7, #22]
 8007d7a:	e00b      	b.n	8007d94 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007d7c:	8afb      	ldrh	r3, [r7, #22]
 8007d7e:	68fa      	ldr	r2, [r7, #12]
 8007d80:	4413      	add	r3, r2
 8007d82:	781a      	ldrb	r2, [r3, #0]
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007d8e:	8afb      	ldrh	r3, [r7, #22]
 8007d90:	3302      	adds	r3, #2
 8007d92:	82fb      	strh	r3, [r7, #22]
 8007d94:	8afa      	ldrh	r2, [r7, #22]
 8007d96:	8abb      	ldrh	r3, [r7, #20]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d3ef      	bcc.n	8007d7c <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	701a      	strb	r2, [r3, #0]
  }
}
 8007da2:	bf00      	nop
 8007da4:	371c      	adds	r7, #28
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr

08007dae <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007dae:	b480      	push	{r7}
 8007db0:	b085      	sub	sp, #20
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
 8007db6:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	881b      	ldrh	r3, [r3, #0]
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	7812      	ldrb	r2, [r2, #0]
 8007dc0:	4413      	add	r3, r2
 8007dc2:	b29a      	uxth	r2, r3
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	781b      	ldrb	r3, [r3, #0]
 8007dcc:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4413      	add	r3, r2
 8007dd2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3714      	adds	r7, #20
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de0:	4770      	bx	lr

08007de2 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007de2:	b580      	push	{r7, lr}
 8007de4:	b086      	sub	sp, #24
 8007de6:	af00      	add	r7, sp, #0
 8007de8:	60f8      	str	r0, [r7, #12]
 8007dea:	60b9      	str	r1, [r7, #8]
 8007dec:	4613      	mov	r3, r2
 8007dee:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007df0:	2301      	movs	r3, #1
 8007df2:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	789b      	ldrb	r3, [r3, #2]
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	d002      	beq.n	8007e02 <USBH_CtlReq+0x20>
 8007dfc:	2b02      	cmp	r3, #2
 8007dfe:	d00f      	beq.n	8007e20 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8007e00:	e027      	b.n	8007e52 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	68ba      	ldr	r2, [r7, #8]
 8007e06:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	88fa      	ldrh	r2, [r7, #6]
 8007e0c:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2201      	movs	r2, #1
 8007e12:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2202      	movs	r2, #2
 8007e18:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	75fb      	strb	r3, [r7, #23]
      break;
 8007e1e:	e018      	b.n	8007e52 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007e20:	68f8      	ldr	r0, [r7, #12]
 8007e22:	f000 f81b 	bl	8007e5c <USBH_HandleControl>
 8007e26:	4603      	mov	r3, r0
 8007e28:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007e2a:	7dfb      	ldrb	r3, [r7, #23]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d002      	beq.n	8007e36 <USBH_CtlReq+0x54>
 8007e30:	7dfb      	ldrb	r3, [r7, #23]
 8007e32:	2b03      	cmp	r3, #3
 8007e34:	d106      	bne.n	8007e44 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2201      	movs	r2, #1
 8007e3a:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	761a      	strb	r2, [r3, #24]
      break;
 8007e42:	e005      	b.n	8007e50 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007e44:	7dfb      	ldrb	r3, [r7, #23]
 8007e46:	2b02      	cmp	r3, #2
 8007e48:	d102      	bne.n	8007e50 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	709a      	strb	r2, [r3, #2]
      break;
 8007e50:	bf00      	nop
  }
  return status;
 8007e52:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3718      	adds	r7, #24
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b086      	sub	sp, #24
 8007e60:	af02      	add	r7, sp, #8
 8007e62:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007e64:	2301      	movs	r3, #1
 8007e66:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	7e1b      	ldrb	r3, [r3, #24]
 8007e70:	3b01      	subs	r3, #1
 8007e72:	2b0a      	cmp	r3, #10
 8007e74:	f200 8156 	bhi.w	8008124 <USBH_HandleControl+0x2c8>
 8007e78:	a201      	add	r2, pc, #4	@ (adr r2, 8007e80 <USBH_HandleControl+0x24>)
 8007e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e7e:	bf00      	nop
 8007e80:	08007ead 	.word	0x08007ead
 8007e84:	08007ec7 	.word	0x08007ec7
 8007e88:	08007f31 	.word	0x08007f31
 8007e8c:	08007f57 	.word	0x08007f57
 8007e90:	08007f8f 	.word	0x08007f8f
 8007e94:	08007fb9 	.word	0x08007fb9
 8007e98:	0800800b 	.word	0x0800800b
 8007e9c:	0800802d 	.word	0x0800802d
 8007ea0:	08008069 	.word	0x08008069
 8007ea4:	0800808f 	.word	0x0800808f
 8007ea8:	080080cd 	.word	0x080080cd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f103 0110 	add.w	r1, r3, #16
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	795b      	ldrb	r3, [r3, #5]
 8007eb6:	461a      	mov	r2, r3
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f000 f943 	bl	8008144 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2202      	movs	r2, #2
 8007ec2:	761a      	strb	r2, [r3, #24]
      break;
 8007ec4:	e139      	b.n	800813a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	795b      	ldrb	r3, [r3, #5]
 8007eca:	4619      	mov	r1, r3
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f000 fcc5 	bl	800885c <USBH_LL_GetURBState>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007ed6:	7bbb      	ldrb	r3, [r7, #14]
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	d11e      	bne.n	8007f1a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	7c1b      	ldrb	r3, [r3, #16]
 8007ee0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007ee4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	8adb      	ldrh	r3, [r3, #22]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00a      	beq.n	8007f04 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007eee:	7b7b      	ldrb	r3, [r7, #13]
 8007ef0:	2b80      	cmp	r3, #128	@ 0x80
 8007ef2:	d103      	bne.n	8007efc <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2203      	movs	r2, #3
 8007ef8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007efa:	e115      	b.n	8008128 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2205      	movs	r2, #5
 8007f00:	761a      	strb	r2, [r3, #24]
      break;
 8007f02:	e111      	b.n	8008128 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8007f04:	7b7b      	ldrb	r3, [r7, #13]
 8007f06:	2b80      	cmp	r3, #128	@ 0x80
 8007f08:	d103      	bne.n	8007f12 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2209      	movs	r2, #9
 8007f0e:	761a      	strb	r2, [r3, #24]
      break;
 8007f10:	e10a      	b.n	8008128 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2207      	movs	r2, #7
 8007f16:	761a      	strb	r2, [r3, #24]
      break;
 8007f18:	e106      	b.n	8008128 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007f1a:	7bbb      	ldrb	r3, [r7, #14]
 8007f1c:	2b04      	cmp	r3, #4
 8007f1e:	d003      	beq.n	8007f28 <USBH_HandleControl+0xcc>
 8007f20:	7bbb      	ldrb	r3, [r7, #14]
 8007f22:	2b02      	cmp	r3, #2
 8007f24:	f040 8100 	bne.w	8008128 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	220b      	movs	r2, #11
 8007f2c:	761a      	strb	r2, [r3, #24]
      break;
 8007f2e:	e0fb      	b.n	8008128 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007f36:	b29a      	uxth	r2, r3
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6899      	ldr	r1, [r3, #8]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	899a      	ldrh	r2, [r3, #12]
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	791b      	ldrb	r3, [r3, #4]
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f000 f93a 	bl	80081c2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2204      	movs	r2, #4
 8007f52:	761a      	strb	r2, [r3, #24]
      break;
 8007f54:	e0f1      	b.n	800813a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	791b      	ldrb	r3, [r3, #4]
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f000 fc7d 	bl	800885c <USBH_LL_GetURBState>
 8007f62:	4603      	mov	r3, r0
 8007f64:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007f66:	7bbb      	ldrb	r3, [r7, #14]
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	d102      	bne.n	8007f72 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2209      	movs	r2, #9
 8007f70:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8007f72:	7bbb      	ldrb	r3, [r7, #14]
 8007f74:	2b05      	cmp	r3, #5
 8007f76:	d102      	bne.n	8007f7e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007f78:	2303      	movs	r3, #3
 8007f7a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007f7c:	e0d6      	b.n	800812c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8007f7e:	7bbb      	ldrb	r3, [r7, #14]
 8007f80:	2b04      	cmp	r3, #4
 8007f82:	f040 80d3 	bne.w	800812c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	220b      	movs	r2, #11
 8007f8a:	761a      	strb	r2, [r3, #24]
      break;
 8007f8c:	e0ce      	b.n	800812c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6899      	ldr	r1, [r3, #8]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	899a      	ldrh	r2, [r3, #12]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	795b      	ldrb	r3, [r3, #5]
 8007f9a:	2001      	movs	r0, #1
 8007f9c:	9000      	str	r0, [sp, #0]
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 f8ea 	bl	8008178 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007faa:	b29a      	uxth	r2, r3
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2206      	movs	r2, #6
 8007fb4:	761a      	strb	r2, [r3, #24]
      break;
 8007fb6:	e0c0      	b.n	800813a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	795b      	ldrb	r3, [r3, #5]
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f000 fc4c 	bl	800885c <USBH_LL_GetURBState>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007fc8:	7bbb      	ldrb	r3, [r7, #14]
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	d103      	bne.n	8007fd6 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2207      	movs	r2, #7
 8007fd2:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007fd4:	e0ac      	b.n	8008130 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8007fd6:	7bbb      	ldrb	r3, [r7, #14]
 8007fd8:	2b05      	cmp	r3, #5
 8007fda:	d105      	bne.n	8007fe8 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	220c      	movs	r2, #12
 8007fe0:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007fe2:	2303      	movs	r3, #3
 8007fe4:	73fb      	strb	r3, [r7, #15]
      break;
 8007fe6:	e0a3      	b.n	8008130 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007fe8:	7bbb      	ldrb	r3, [r7, #14]
 8007fea:	2b02      	cmp	r3, #2
 8007fec:	d103      	bne.n	8007ff6 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2205      	movs	r2, #5
 8007ff2:	761a      	strb	r2, [r3, #24]
      break;
 8007ff4:	e09c      	b.n	8008130 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007ff6:	7bbb      	ldrb	r3, [r7, #14]
 8007ff8:	2b04      	cmp	r3, #4
 8007ffa:	f040 8099 	bne.w	8008130 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	220b      	movs	r2, #11
 8008002:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008004:	2302      	movs	r3, #2
 8008006:	73fb      	strb	r3, [r7, #15]
      break;
 8008008:	e092      	b.n	8008130 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	791b      	ldrb	r3, [r3, #4]
 800800e:	2200      	movs	r2, #0
 8008010:	2100      	movs	r1, #0
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f000 f8d5 	bl	80081c2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800801e:	b29a      	uxth	r2, r3
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2208      	movs	r2, #8
 8008028:	761a      	strb	r2, [r3, #24]

      break;
 800802a:	e086      	b.n	800813a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	791b      	ldrb	r3, [r3, #4]
 8008030:	4619      	mov	r1, r3
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f000 fc12 	bl	800885c <USBH_LL_GetURBState>
 8008038:	4603      	mov	r3, r0
 800803a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800803c:	7bbb      	ldrb	r3, [r7, #14]
 800803e:	2b01      	cmp	r3, #1
 8008040:	d105      	bne.n	800804e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	220d      	movs	r2, #13
 8008046:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008048:	2300      	movs	r3, #0
 800804a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800804c:	e072      	b.n	8008134 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800804e:	7bbb      	ldrb	r3, [r7, #14]
 8008050:	2b04      	cmp	r3, #4
 8008052:	d103      	bne.n	800805c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	220b      	movs	r2, #11
 8008058:	761a      	strb	r2, [r3, #24]
      break;
 800805a:	e06b      	b.n	8008134 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800805c:	7bbb      	ldrb	r3, [r7, #14]
 800805e:	2b05      	cmp	r3, #5
 8008060:	d168      	bne.n	8008134 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8008062:	2303      	movs	r3, #3
 8008064:	73fb      	strb	r3, [r7, #15]
      break;
 8008066:	e065      	b.n	8008134 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	795b      	ldrb	r3, [r3, #5]
 800806c:	2201      	movs	r2, #1
 800806e:	9200      	str	r2, [sp, #0]
 8008070:	2200      	movs	r2, #0
 8008072:	2100      	movs	r1, #0
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f000 f87f 	bl	8008178 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008080:	b29a      	uxth	r2, r3
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	220a      	movs	r2, #10
 800808a:	761a      	strb	r2, [r3, #24]
      break;
 800808c:	e055      	b.n	800813a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	795b      	ldrb	r3, [r3, #5]
 8008092:	4619      	mov	r1, r3
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 fbe1 	bl	800885c <USBH_LL_GetURBState>
 800809a:	4603      	mov	r3, r0
 800809c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800809e:	7bbb      	ldrb	r3, [r7, #14]
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d105      	bne.n	80080b0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80080a4:	2300      	movs	r3, #0
 80080a6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	220d      	movs	r2, #13
 80080ac:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80080ae:	e043      	b.n	8008138 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 80080b0:	7bbb      	ldrb	r3, [r7, #14]
 80080b2:	2b02      	cmp	r3, #2
 80080b4:	d103      	bne.n	80080be <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2209      	movs	r2, #9
 80080ba:	761a      	strb	r2, [r3, #24]
      break;
 80080bc:	e03c      	b.n	8008138 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 80080be:	7bbb      	ldrb	r3, [r7, #14]
 80080c0:	2b04      	cmp	r3, #4
 80080c2:	d139      	bne.n	8008138 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	220b      	movs	r2, #11
 80080c8:	761a      	strb	r2, [r3, #24]
      break;
 80080ca:	e035      	b.n	8008138 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	7e5b      	ldrb	r3, [r3, #25]
 80080d0:	3301      	adds	r3, #1
 80080d2:	b2da      	uxtb	r2, r3
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	765a      	strb	r2, [r3, #25]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	7e5b      	ldrb	r3, [r3, #25]
 80080dc:	2b02      	cmp	r3, #2
 80080de:	d806      	bhi.n	80080ee <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2201      	movs	r2, #1
 80080e4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2201      	movs	r2, #1
 80080ea:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80080ec:	e025      	b.n	800813a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80080f4:	2106      	movs	r1, #6
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2200      	movs	r2, #0
 80080fe:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	795b      	ldrb	r3, [r3, #5]
 8008104:	4619      	mov	r1, r3
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f000 f90c 	bl	8008324 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	791b      	ldrb	r3, [r3, #4]
 8008110:	4619      	mov	r1, r3
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 f906 	bl	8008324 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2200      	movs	r2, #0
 800811c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800811e:	2302      	movs	r3, #2
 8008120:	73fb      	strb	r3, [r7, #15]
      break;
 8008122:	e00a      	b.n	800813a <USBH_HandleControl+0x2de>

    default:
      break;
 8008124:	bf00      	nop
 8008126:	e008      	b.n	800813a <USBH_HandleControl+0x2de>
      break;
 8008128:	bf00      	nop
 800812a:	e006      	b.n	800813a <USBH_HandleControl+0x2de>
      break;
 800812c:	bf00      	nop
 800812e:	e004      	b.n	800813a <USBH_HandleControl+0x2de>
      break;
 8008130:	bf00      	nop
 8008132:	e002      	b.n	800813a <USBH_HandleControl+0x2de>
      break;
 8008134:	bf00      	nop
 8008136:	e000      	b.n	800813a <USBH_HandleControl+0x2de>
      break;
 8008138:	bf00      	nop
  }

  return status;
 800813a:	7bfb      	ldrb	r3, [r7, #15]
}
 800813c:	4618      	mov	r0, r3
 800813e:	3710      	adds	r7, #16
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}

08008144 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b088      	sub	sp, #32
 8008148:	af04      	add	r7, sp, #16
 800814a:	60f8      	str	r0, [r7, #12]
 800814c:	60b9      	str	r1, [r7, #8]
 800814e:	4613      	mov	r3, r2
 8008150:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008152:	79f9      	ldrb	r1, [r7, #7]
 8008154:	2300      	movs	r3, #0
 8008156:	9303      	str	r3, [sp, #12]
 8008158:	2308      	movs	r3, #8
 800815a:	9302      	str	r3, [sp, #8]
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	9301      	str	r3, [sp, #4]
 8008160:	2300      	movs	r3, #0
 8008162:	9300      	str	r3, [sp, #0]
 8008164:	2300      	movs	r3, #0
 8008166:	2200      	movs	r2, #0
 8008168:	68f8      	ldr	r0, [r7, #12]
 800816a:	f000 fb46 	bl	80087fa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800816e:	2300      	movs	r3, #0
}
 8008170:	4618      	mov	r0, r3
 8008172:	3710      	adds	r7, #16
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b088      	sub	sp, #32
 800817c:	af04      	add	r7, sp, #16
 800817e:	60f8      	str	r0, [r7, #12]
 8008180:	60b9      	str	r1, [r7, #8]
 8008182:	4611      	mov	r1, r2
 8008184:	461a      	mov	r2, r3
 8008186:	460b      	mov	r3, r1
 8008188:	80fb      	strh	r3, [r7, #6]
 800818a:	4613      	mov	r3, r2
 800818c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008194:	2b00      	cmp	r3, #0
 8008196:	d001      	beq.n	800819c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008198:	2300      	movs	r3, #0
 800819a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800819c:	7979      	ldrb	r1, [r7, #5]
 800819e:	7e3b      	ldrb	r3, [r7, #24]
 80081a0:	9303      	str	r3, [sp, #12]
 80081a2:	88fb      	ldrh	r3, [r7, #6]
 80081a4:	9302      	str	r3, [sp, #8]
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	9301      	str	r3, [sp, #4]
 80081aa:	2301      	movs	r3, #1
 80081ac:	9300      	str	r3, [sp, #0]
 80081ae:	2300      	movs	r3, #0
 80081b0:	2200      	movs	r2, #0
 80081b2:	68f8      	ldr	r0, [r7, #12]
 80081b4:	f000 fb21 	bl	80087fa <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80081b8:	2300      	movs	r3, #0
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3710      	adds	r7, #16
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}

080081c2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80081c2:	b580      	push	{r7, lr}
 80081c4:	b088      	sub	sp, #32
 80081c6:	af04      	add	r7, sp, #16
 80081c8:	60f8      	str	r0, [r7, #12]
 80081ca:	60b9      	str	r1, [r7, #8]
 80081cc:	4611      	mov	r1, r2
 80081ce:	461a      	mov	r2, r3
 80081d0:	460b      	mov	r3, r1
 80081d2:	80fb      	strh	r3, [r7, #6]
 80081d4:	4613      	mov	r3, r2
 80081d6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80081d8:	7979      	ldrb	r1, [r7, #5]
 80081da:	2300      	movs	r3, #0
 80081dc:	9303      	str	r3, [sp, #12]
 80081de:	88fb      	ldrh	r3, [r7, #6]
 80081e0:	9302      	str	r3, [sp, #8]
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	9301      	str	r3, [sp, #4]
 80081e6:	2301      	movs	r3, #1
 80081e8:	9300      	str	r3, [sp, #0]
 80081ea:	2300      	movs	r3, #0
 80081ec:	2201      	movs	r2, #1
 80081ee:	68f8      	ldr	r0, [r7, #12]
 80081f0:	f000 fb03 	bl	80087fa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80081f4:	2300      	movs	r3, #0

}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3710      	adds	r7, #16
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}

080081fe <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80081fe:	b580      	push	{r7, lr}
 8008200:	b088      	sub	sp, #32
 8008202:	af04      	add	r7, sp, #16
 8008204:	60f8      	str	r0, [r7, #12]
 8008206:	60b9      	str	r1, [r7, #8]
 8008208:	4611      	mov	r1, r2
 800820a:	461a      	mov	r2, r3
 800820c:	460b      	mov	r3, r1
 800820e:	80fb      	strh	r3, [r7, #6]
 8008210:	4613      	mov	r3, r2
 8008212:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800821a:	2b00      	cmp	r3, #0
 800821c:	d001      	beq.n	8008222 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800821e:	2300      	movs	r3, #0
 8008220:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008222:	7979      	ldrb	r1, [r7, #5]
 8008224:	7e3b      	ldrb	r3, [r7, #24]
 8008226:	9303      	str	r3, [sp, #12]
 8008228:	88fb      	ldrh	r3, [r7, #6]
 800822a:	9302      	str	r3, [sp, #8]
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	9301      	str	r3, [sp, #4]
 8008230:	2301      	movs	r3, #1
 8008232:	9300      	str	r3, [sp, #0]
 8008234:	2302      	movs	r3, #2
 8008236:	2200      	movs	r2, #0
 8008238:	68f8      	ldr	r0, [r7, #12]
 800823a:	f000 fade 	bl	80087fa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800823e:	2300      	movs	r3, #0
}
 8008240:	4618      	mov	r0, r3
 8008242:	3710      	adds	r7, #16
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b088      	sub	sp, #32
 800824c:	af04      	add	r7, sp, #16
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	60b9      	str	r1, [r7, #8]
 8008252:	4611      	mov	r1, r2
 8008254:	461a      	mov	r2, r3
 8008256:	460b      	mov	r3, r1
 8008258:	80fb      	strh	r3, [r7, #6]
 800825a:	4613      	mov	r3, r2
 800825c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800825e:	7979      	ldrb	r1, [r7, #5]
 8008260:	2300      	movs	r3, #0
 8008262:	9303      	str	r3, [sp, #12]
 8008264:	88fb      	ldrh	r3, [r7, #6]
 8008266:	9302      	str	r3, [sp, #8]
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	9301      	str	r3, [sp, #4]
 800826c:	2301      	movs	r3, #1
 800826e:	9300      	str	r3, [sp, #0]
 8008270:	2302      	movs	r3, #2
 8008272:	2201      	movs	r2, #1
 8008274:	68f8      	ldr	r0, [r7, #12]
 8008276:	f000 fac0 	bl	80087fa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800827a:	2300      	movs	r3, #0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3710      	adds	r7, #16
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b086      	sub	sp, #24
 8008288:	af04      	add	r7, sp, #16
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	4608      	mov	r0, r1
 800828e:	4611      	mov	r1, r2
 8008290:	461a      	mov	r2, r3
 8008292:	4603      	mov	r3, r0
 8008294:	70fb      	strb	r3, [r7, #3]
 8008296:	460b      	mov	r3, r1
 8008298:	70bb      	strb	r3, [r7, #2]
 800829a:	4613      	mov	r3, r2
 800829c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800829e:	7878      	ldrb	r0, [r7, #1]
 80082a0:	78ba      	ldrb	r2, [r7, #2]
 80082a2:	78f9      	ldrb	r1, [r7, #3]
 80082a4:	8b3b      	ldrh	r3, [r7, #24]
 80082a6:	9302      	str	r3, [sp, #8]
 80082a8:	7d3b      	ldrb	r3, [r7, #20]
 80082aa:	9301      	str	r3, [sp, #4]
 80082ac:	7c3b      	ldrb	r3, [r7, #16]
 80082ae:	9300      	str	r3, [sp, #0]
 80082b0:	4603      	mov	r3, r0
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f000 fa53 	bl	800875e <USBH_LL_OpenPipe>

  return USBH_OK;
 80082b8:	2300      	movs	r3, #0
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3708      	adds	r7, #8
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}

080082c2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80082c2:	b580      	push	{r7, lr}
 80082c4:	b082      	sub	sp, #8
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
 80082ca:	460b      	mov	r3, r1
 80082cc:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80082ce:	78fb      	ldrb	r3, [r7, #3]
 80082d0:	4619      	mov	r1, r3
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 fa72 	bl	80087bc <USBH_LL_ClosePipe>

  return USBH_OK;
 80082d8:	2300      	movs	r3, #0
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3708      	adds	r7, #8
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}

080082e2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80082e2:	b580      	push	{r7, lr}
 80082e4:	b084      	sub	sp, #16
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	6078      	str	r0, [r7, #4]
 80082ea:	460b      	mov	r3, r1
 80082ec:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 f836 	bl	8008360 <USBH_GetFreePipe>
 80082f4:	4603      	mov	r3, r0
 80082f6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80082f8:	89fb      	ldrh	r3, [r7, #14]
 80082fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80082fe:	4293      	cmp	r3, r2
 8008300:	d00a      	beq.n	8008318 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008302:	78fa      	ldrb	r2, [r7, #3]
 8008304:	89fb      	ldrh	r3, [r7, #14]
 8008306:	f003 030f 	and.w	r3, r3, #15
 800830a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800830e:	6879      	ldr	r1, [r7, #4]
 8008310:	33e0      	adds	r3, #224	@ 0xe0
 8008312:	009b      	lsls	r3, r3, #2
 8008314:	440b      	add	r3, r1
 8008316:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008318:	89fb      	ldrh	r3, [r7, #14]
 800831a:	b2db      	uxtb	r3, r3
}
 800831c:	4618      	mov	r0, r3
 800831e:	3710      	adds	r7, #16
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008324:	b480      	push	{r7}
 8008326:	b083      	sub	sp, #12
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
 800832c:	460b      	mov	r3, r1
 800832e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008330:	78fb      	ldrb	r3, [r7, #3]
 8008332:	2b0f      	cmp	r3, #15
 8008334:	d80d      	bhi.n	8008352 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8008336:	78fb      	ldrb	r3, [r7, #3]
 8008338:	687a      	ldr	r2, [r7, #4]
 800833a:	33e0      	adds	r3, #224	@ 0xe0
 800833c:	009b      	lsls	r3, r3, #2
 800833e:	4413      	add	r3, r2
 8008340:	685a      	ldr	r2, [r3, #4]
 8008342:	78fb      	ldrb	r3, [r7, #3]
 8008344:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008348:	6879      	ldr	r1, [r7, #4]
 800834a:	33e0      	adds	r3, #224	@ 0xe0
 800834c:	009b      	lsls	r3, r3, #2
 800834e:	440b      	add	r3, r1
 8008350:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008352:	2300      	movs	r3, #0
}
 8008354:	4618      	mov	r0, r3
 8008356:	370c      	adds	r7, #12
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008360:	b480      	push	{r7}
 8008362:	b085      	sub	sp, #20
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008368:	2300      	movs	r3, #0
 800836a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800836c:	2300      	movs	r3, #0
 800836e:	73fb      	strb	r3, [r7, #15]
 8008370:	e00f      	b.n	8008392 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008372:	7bfb      	ldrb	r3, [r7, #15]
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	33e0      	adds	r3, #224	@ 0xe0
 8008378:	009b      	lsls	r3, r3, #2
 800837a:	4413      	add	r3, r2
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008382:	2b00      	cmp	r3, #0
 8008384:	d102      	bne.n	800838c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8008386:	7bfb      	ldrb	r3, [r7, #15]
 8008388:	b29b      	uxth	r3, r3
 800838a:	e007      	b.n	800839c <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800838c:	7bfb      	ldrb	r3, [r7, #15]
 800838e:	3301      	adds	r3, #1
 8008390:	73fb      	strb	r3, [r7, #15]
 8008392:	7bfb      	ldrb	r3, [r7, #15]
 8008394:	2b0f      	cmp	r3, #15
 8008396:	d9ec      	bls.n	8008372 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008398:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800839c:	4618      	mov	r0, r3
 800839e:	3714      	adds	r7, #20
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr

080083a8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80083ac:	2201      	movs	r2, #1
 80083ae:	490e      	ldr	r1, [pc, #56]	@ (80083e8 <MX_USB_HOST_Init+0x40>)
 80083b0:	480e      	ldr	r0, [pc, #56]	@ (80083ec <MX_USB_HOST_Init+0x44>)
 80083b2:	f7fe fb15 	bl	80069e0 <USBH_Init>
 80083b6:	4603      	mov	r3, r0
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d001      	beq.n	80083c0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80083bc:	f7f8 fb98 	bl	8000af0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80083c0:	490b      	ldr	r1, [pc, #44]	@ (80083f0 <MX_USB_HOST_Init+0x48>)
 80083c2:	480a      	ldr	r0, [pc, #40]	@ (80083ec <MX_USB_HOST_Init+0x44>)
 80083c4:	f7fe fbb9 	bl	8006b3a <USBH_RegisterClass>
 80083c8:	4603      	mov	r3, r0
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d001      	beq.n	80083d2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80083ce:	f7f8 fb8f 	bl	8000af0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80083d2:	4806      	ldr	r0, [pc, #24]	@ (80083ec <MX_USB_HOST_Init+0x44>)
 80083d4:	f7fe fc3d 	bl	8006c52 <USBH_Start>
 80083d8:	4603      	mov	r3, r0
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d001      	beq.n	80083e2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80083de:	f7f8 fb87 	bl	8000af0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80083e2:	bf00      	nop
 80083e4:	bd80      	pop	{r7, pc}
 80083e6:	bf00      	nop
 80083e8:	08008409 	.word	0x08008409
 80083ec:	200001dc 	.word	0x200001dc
 80083f0:	2000000c 	.word	0x2000000c

080083f4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80083f8:	4802      	ldr	r0, [pc, #8]	@ (8008404 <MX_USB_HOST_Process+0x10>)
 80083fa:	f7fe fc3b 	bl	8006c74 <USBH_Process>
}
 80083fe:	bf00      	nop
 8008400:	bd80      	pop	{r7, pc}
 8008402:	bf00      	nop
 8008404:	200001dc 	.word	0x200001dc

08008408 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8008408:	b480      	push	{r7}
 800840a:	b083      	sub	sp, #12
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	460b      	mov	r3, r1
 8008412:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008414:	78fb      	ldrb	r3, [r7, #3]
 8008416:	3b01      	subs	r3, #1
 8008418:	2b04      	cmp	r3, #4
 800841a:	d819      	bhi.n	8008450 <USBH_UserProcess+0x48>
 800841c:	a201      	add	r2, pc, #4	@ (adr r2, 8008424 <USBH_UserProcess+0x1c>)
 800841e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008422:	bf00      	nop
 8008424:	08008451 	.word	0x08008451
 8008428:	08008441 	.word	0x08008441
 800842c:	08008451 	.word	0x08008451
 8008430:	08008449 	.word	0x08008449
 8008434:	08008439 	.word	0x08008439
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8008438:	4b09      	ldr	r3, [pc, #36]	@ (8008460 <USBH_UserProcess+0x58>)
 800843a:	2203      	movs	r2, #3
 800843c:	701a      	strb	r2, [r3, #0]
  break;
 800843e:	e008      	b.n	8008452 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8008440:	4b07      	ldr	r3, [pc, #28]	@ (8008460 <USBH_UserProcess+0x58>)
 8008442:	2202      	movs	r2, #2
 8008444:	701a      	strb	r2, [r3, #0]
  break;
 8008446:	e004      	b.n	8008452 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8008448:	4b05      	ldr	r3, [pc, #20]	@ (8008460 <USBH_UserProcess+0x58>)
 800844a:	2201      	movs	r2, #1
 800844c:	701a      	strb	r2, [r3, #0]
  break;
 800844e:	e000      	b.n	8008452 <USBH_UserProcess+0x4a>

  default:
  break;
 8008450:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8008452:	bf00      	nop
 8008454:	370c      	adds	r7, #12
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr
 800845e:	bf00      	nop
 8008460:	200005b4 	.word	0x200005b4

08008464 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b08a      	sub	sp, #40	@ 0x28
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800846c:	f107 0314 	add.w	r3, r7, #20
 8008470:	2200      	movs	r2, #0
 8008472:	601a      	str	r2, [r3, #0]
 8008474:	605a      	str	r2, [r3, #4]
 8008476:	609a      	str	r2, [r3, #8]
 8008478:	60da      	str	r2, [r3, #12]
 800847a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008484:	d147      	bne.n	8008516 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008486:	2300      	movs	r3, #0
 8008488:	613b      	str	r3, [r7, #16]
 800848a:	4b25      	ldr	r3, [pc, #148]	@ (8008520 <HAL_HCD_MspInit+0xbc>)
 800848c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800848e:	4a24      	ldr	r2, [pc, #144]	@ (8008520 <HAL_HCD_MspInit+0xbc>)
 8008490:	f043 0301 	orr.w	r3, r3, #1
 8008494:	6313      	str	r3, [r2, #48]	@ 0x30
 8008496:	4b22      	ldr	r3, [pc, #136]	@ (8008520 <HAL_HCD_MspInit+0xbc>)
 8008498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800849a:	f003 0301 	and.w	r3, r3, #1
 800849e:	613b      	str	r3, [r7, #16]
 80084a0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80084a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80084a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80084a8:	2300      	movs	r3, #0
 80084aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084ac:	2300      	movs	r3, #0
 80084ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80084b0:	f107 0314 	add.w	r3, r7, #20
 80084b4:	4619      	mov	r1, r3
 80084b6:	481b      	ldr	r0, [pc, #108]	@ (8008524 <HAL_HCD_MspInit+0xc0>)
 80084b8:	f7f8 fefa 	bl	80012b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80084bc:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80084c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084c2:	2302      	movs	r3, #2
 80084c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084c6:	2300      	movs	r3, #0
 80084c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80084ca:	2303      	movs	r3, #3
 80084cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80084ce:	230a      	movs	r3, #10
 80084d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80084d2:	f107 0314 	add.w	r3, r7, #20
 80084d6:	4619      	mov	r1, r3
 80084d8:	4812      	ldr	r0, [pc, #72]	@ (8008524 <HAL_HCD_MspInit+0xc0>)
 80084da:	f7f8 fee9 	bl	80012b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80084de:	4b10      	ldr	r3, [pc, #64]	@ (8008520 <HAL_HCD_MspInit+0xbc>)
 80084e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084e2:	4a0f      	ldr	r2, [pc, #60]	@ (8008520 <HAL_HCD_MspInit+0xbc>)
 80084e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084e8:	6353      	str	r3, [r2, #52]	@ 0x34
 80084ea:	2300      	movs	r3, #0
 80084ec:	60fb      	str	r3, [r7, #12]
 80084ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008520 <HAL_HCD_MspInit+0xbc>)
 80084f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084f2:	4a0b      	ldr	r2, [pc, #44]	@ (8008520 <HAL_HCD_MspInit+0xbc>)
 80084f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80084f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80084fa:	4b09      	ldr	r3, [pc, #36]	@ (8008520 <HAL_HCD_MspInit+0xbc>)
 80084fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008502:	60fb      	str	r3, [r7, #12]
 8008504:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008506:	2200      	movs	r2, #0
 8008508:	2100      	movs	r1, #0
 800850a:	2043      	movs	r0, #67	@ 0x43
 800850c:	f7f8 fe99 	bl	8001242 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008510:	2043      	movs	r0, #67	@ 0x43
 8008512:	f7f8 feb2 	bl	800127a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008516:	bf00      	nop
 8008518:	3728      	adds	r7, #40	@ 0x28
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
 800851e:	bf00      	nop
 8008520:	40023800 	.word	0x40023800
 8008524:	40020000 	.word	0x40020000

08008528 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b082      	sub	sp, #8
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008536:	4618      	mov	r0, r3
 8008538:	f7fe ff73 	bl	8007422 <USBH_LL_IncTimer>
}
 800853c:	bf00      	nop
 800853e:	3708      	adds	r7, #8
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b082      	sub	sp, #8
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008552:	4618      	mov	r0, r3
 8008554:	f7fe ffab 	bl	80074ae <USBH_LL_Connect>
}
 8008558:	bf00      	nop
 800855a:	3708      	adds	r7, #8
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b082      	sub	sp, #8
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800856e:	4618      	mov	r0, r3
 8008570:	f7fe ffb4 	bl	80074dc <USBH_LL_Disconnect>
}
 8008574:	bf00      	nop
 8008576:	3708      	adds	r7, #8
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800857c:	b480      	push	{r7}
 800857e:	b083      	sub	sp, #12
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	460b      	mov	r3, r1
 8008586:	70fb      	strb	r3, [r7, #3]
 8008588:	4613      	mov	r3, r2
 800858a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800858c:	bf00      	nop
 800858e:	370c      	adds	r7, #12
 8008590:	46bd      	mov	sp, r7
 8008592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008596:	4770      	bx	lr

08008598 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b082      	sub	sp, #8
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80085a6:	4618      	mov	r0, r3
 80085a8:	f7fe ff65 	bl	8007476 <USBH_LL_PortEnabled>
}
 80085ac:	bf00      	nop
 80085ae:	3708      	adds	r7, #8
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b082      	sub	sp, #8
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80085c2:	4618      	mov	r0, r3
 80085c4:	f7fe ff65 	bl	8007492 <USBH_LL_PortDisabled>
}
 80085c8:	bf00      	nop
 80085ca:	3708      	adds	r7, #8
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}

080085d0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b082      	sub	sp, #8
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80085de:	2b01      	cmp	r3, #1
 80085e0:	d12a      	bne.n	8008638 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80085e2:	4a18      	ldr	r2, [pc, #96]	@ (8008644 <USBH_LL_Init+0x74>)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	4a15      	ldr	r2, [pc, #84]	@ (8008644 <USBH_LL_Init+0x74>)
 80085ee:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80085f2:	4b14      	ldr	r3, [pc, #80]	@ (8008644 <USBH_LL_Init+0x74>)
 80085f4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80085f8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80085fa:	4b12      	ldr	r3, [pc, #72]	@ (8008644 <USBH_LL_Init+0x74>)
 80085fc:	2208      	movs	r2, #8
 80085fe:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008600:	4b10      	ldr	r3, [pc, #64]	@ (8008644 <USBH_LL_Init+0x74>)
 8008602:	2201      	movs	r2, #1
 8008604:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008606:	4b0f      	ldr	r3, [pc, #60]	@ (8008644 <USBH_LL_Init+0x74>)
 8008608:	2200      	movs	r2, #0
 800860a:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800860c:	4b0d      	ldr	r3, [pc, #52]	@ (8008644 <USBH_LL_Init+0x74>)
 800860e:	2202      	movs	r2, #2
 8008610:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008612:	4b0c      	ldr	r3, [pc, #48]	@ (8008644 <USBH_LL_Init+0x74>)
 8008614:	2200      	movs	r2, #0
 8008616:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008618:	480a      	ldr	r0, [pc, #40]	@ (8008644 <USBH_LL_Init+0x74>)
 800861a:	f7f8 fffe 	bl	800161a <HAL_HCD_Init>
 800861e:	4603      	mov	r3, r0
 8008620:	2b00      	cmp	r3, #0
 8008622:	d001      	beq.n	8008628 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008624:	f7f8 fa64 	bl	8000af0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008628:	4806      	ldr	r0, [pc, #24]	@ (8008644 <USBH_LL_Init+0x74>)
 800862a:	f7f9 fc5f 	bl	8001eec <HAL_HCD_GetCurrentFrame>
 800862e:	4603      	mov	r3, r0
 8008630:	4619      	mov	r1, r3
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f7fe fee6 	bl	8007404 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008638:	2300      	movs	r3, #0
}
 800863a:	4618      	mov	r0, r3
 800863c:	3708      	adds	r7, #8
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	200005b8 	.word	0x200005b8

08008648 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b084      	sub	sp, #16
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008650:	2300      	movs	r3, #0
 8008652:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008654:	2300      	movs	r3, #0
 8008656:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800865e:	4618      	mov	r0, r3
 8008660:	f7f9 fbcc 	bl	8001dfc <HAL_HCD_Start>
 8008664:	4603      	mov	r3, r0
 8008666:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008668:	7bfb      	ldrb	r3, [r7, #15]
 800866a:	4618      	mov	r0, r3
 800866c:	f000 f95e 	bl	800892c <USBH_Get_USB_Status>
 8008670:	4603      	mov	r3, r0
 8008672:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008674:	7bbb      	ldrb	r3, [r7, #14]
}
 8008676:	4618      	mov	r0, r3
 8008678:	3710      	adds	r7, #16
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}

0800867e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800867e:	b580      	push	{r7, lr}
 8008680:	b084      	sub	sp, #16
 8008682:	af00      	add	r7, sp, #0
 8008684:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008686:	2300      	movs	r3, #0
 8008688:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800868a:	2300      	movs	r3, #0
 800868c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008694:	4618      	mov	r0, r3
 8008696:	f7f9 fbd4 	bl	8001e42 <HAL_HCD_Stop>
 800869a:	4603      	mov	r3, r0
 800869c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800869e:	7bfb      	ldrb	r3, [r7, #15]
 80086a0:	4618      	mov	r0, r3
 80086a2:	f000 f943 	bl	800892c <USBH_Get_USB_Status>
 80086a6:	4603      	mov	r3, r0
 80086a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80086aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3710      	adds	r7, #16
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b084      	sub	sp, #16
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80086bc:	2301      	movs	r3, #1
 80086be:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80086c6:	4618      	mov	r0, r3
 80086c8:	f7f9 fc1e 	bl	8001f08 <HAL_HCD_GetCurrentSpeed>
 80086cc:	4603      	mov	r3, r0
 80086ce:	2b02      	cmp	r3, #2
 80086d0:	d00c      	beq.n	80086ec <USBH_LL_GetSpeed+0x38>
 80086d2:	2b02      	cmp	r3, #2
 80086d4:	d80d      	bhi.n	80086f2 <USBH_LL_GetSpeed+0x3e>
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d002      	beq.n	80086e0 <USBH_LL_GetSpeed+0x2c>
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d003      	beq.n	80086e6 <USBH_LL_GetSpeed+0x32>
 80086de:	e008      	b.n	80086f2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80086e0:	2300      	movs	r3, #0
 80086e2:	73fb      	strb	r3, [r7, #15]
    break;
 80086e4:	e008      	b.n	80086f8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80086e6:	2301      	movs	r3, #1
 80086e8:	73fb      	strb	r3, [r7, #15]
    break;
 80086ea:	e005      	b.n	80086f8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80086ec:	2302      	movs	r3, #2
 80086ee:	73fb      	strb	r3, [r7, #15]
    break;
 80086f0:	e002      	b.n	80086f8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80086f2:	2301      	movs	r3, #1
 80086f4:	73fb      	strb	r3, [r7, #15]
    break;
 80086f6:	bf00      	nop
  }
  return  speed;
 80086f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3710      	adds	r7, #16
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}

08008702 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008702:	b580      	push	{r7, lr}
 8008704:	b084      	sub	sp, #16
 8008706:	af00      	add	r7, sp, #0
 8008708:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800870a:	2300      	movs	r3, #0
 800870c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800870e:	2300      	movs	r3, #0
 8008710:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008718:	4618      	mov	r0, r3
 800871a:	f7f9 fbaf 	bl	8001e7c <HAL_HCD_ResetPort>
 800871e:	4603      	mov	r3, r0
 8008720:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008722:	7bfb      	ldrb	r3, [r7, #15]
 8008724:	4618      	mov	r0, r3
 8008726:	f000 f901 	bl	800892c <USBH_Get_USB_Status>
 800872a:	4603      	mov	r3, r0
 800872c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800872e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008730:	4618      	mov	r0, r3
 8008732:	3710      	adds	r7, #16
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b082      	sub	sp, #8
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	460b      	mov	r3, r1
 8008742:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800874a:	78fa      	ldrb	r2, [r7, #3]
 800874c:	4611      	mov	r1, r2
 800874e:	4618      	mov	r0, r3
 8008750:	f7f9 fbb7 	bl	8001ec2 <HAL_HCD_HC_GetXferCount>
 8008754:	4603      	mov	r3, r0
}
 8008756:	4618      	mov	r0, r3
 8008758:	3708      	adds	r7, #8
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}

0800875e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800875e:	b590      	push	{r4, r7, lr}
 8008760:	b089      	sub	sp, #36	@ 0x24
 8008762:	af04      	add	r7, sp, #16
 8008764:	6078      	str	r0, [r7, #4]
 8008766:	4608      	mov	r0, r1
 8008768:	4611      	mov	r1, r2
 800876a:	461a      	mov	r2, r3
 800876c:	4603      	mov	r3, r0
 800876e:	70fb      	strb	r3, [r7, #3]
 8008770:	460b      	mov	r3, r1
 8008772:	70bb      	strb	r3, [r7, #2]
 8008774:	4613      	mov	r3, r2
 8008776:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008778:	2300      	movs	r3, #0
 800877a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800877c:	2300      	movs	r3, #0
 800877e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8008786:	787c      	ldrb	r4, [r7, #1]
 8008788:	78ba      	ldrb	r2, [r7, #2]
 800878a:	78f9      	ldrb	r1, [r7, #3]
 800878c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800878e:	9302      	str	r3, [sp, #8]
 8008790:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008794:	9301      	str	r3, [sp, #4]
 8008796:	f897 3020 	ldrb.w	r3, [r7, #32]
 800879a:	9300      	str	r3, [sp, #0]
 800879c:	4623      	mov	r3, r4
 800879e:	f7f8 ffa3 	bl	80016e8 <HAL_HCD_HC_Init>
 80087a2:	4603      	mov	r3, r0
 80087a4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80087a6:	7bfb      	ldrb	r3, [r7, #15]
 80087a8:	4618      	mov	r0, r3
 80087aa:	f000 f8bf 	bl	800892c <USBH_Get_USB_Status>
 80087ae:	4603      	mov	r3, r0
 80087b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80087b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	3714      	adds	r7, #20
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd90      	pop	{r4, r7, pc}

080087bc <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b084      	sub	sp, #16
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	460b      	mov	r3, r1
 80087c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80087c8:	2300      	movs	r3, #0
 80087ca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80087cc:	2300      	movs	r3, #0
 80087ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80087d6:	78fa      	ldrb	r2, [r7, #3]
 80087d8:	4611      	mov	r1, r2
 80087da:	4618      	mov	r0, r3
 80087dc:	f7f9 f83c 	bl	8001858 <HAL_HCD_HC_Halt>
 80087e0:	4603      	mov	r3, r0
 80087e2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80087e4:	7bfb      	ldrb	r3, [r7, #15]
 80087e6:	4618      	mov	r0, r3
 80087e8:	f000 f8a0 	bl	800892c <USBH_Get_USB_Status>
 80087ec:	4603      	mov	r3, r0
 80087ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80087f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	3710      	adds	r7, #16
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}

080087fa <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80087fa:	b590      	push	{r4, r7, lr}
 80087fc:	b089      	sub	sp, #36	@ 0x24
 80087fe:	af04      	add	r7, sp, #16
 8008800:	6078      	str	r0, [r7, #4]
 8008802:	4608      	mov	r0, r1
 8008804:	4611      	mov	r1, r2
 8008806:	461a      	mov	r2, r3
 8008808:	4603      	mov	r3, r0
 800880a:	70fb      	strb	r3, [r7, #3]
 800880c:	460b      	mov	r3, r1
 800880e:	70bb      	strb	r3, [r7, #2]
 8008810:	4613      	mov	r3, r2
 8008812:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008814:	2300      	movs	r3, #0
 8008816:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008818:	2300      	movs	r3, #0
 800881a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8008822:	787c      	ldrb	r4, [r7, #1]
 8008824:	78ba      	ldrb	r2, [r7, #2]
 8008826:	78f9      	ldrb	r1, [r7, #3]
 8008828:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800882c:	9303      	str	r3, [sp, #12]
 800882e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008830:	9302      	str	r3, [sp, #8]
 8008832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008834:	9301      	str	r3, [sp, #4]
 8008836:	f897 3020 	ldrb.w	r3, [r7, #32]
 800883a:	9300      	str	r3, [sp, #0]
 800883c:	4623      	mov	r3, r4
 800883e:	f7f9 f82f 	bl	80018a0 <HAL_HCD_HC_SubmitRequest>
 8008842:	4603      	mov	r3, r0
 8008844:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8008846:	7bfb      	ldrb	r3, [r7, #15]
 8008848:	4618      	mov	r0, r3
 800884a:	f000 f86f 	bl	800892c <USBH_Get_USB_Status>
 800884e:	4603      	mov	r3, r0
 8008850:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008852:	7bbb      	ldrb	r3, [r7, #14]
}
 8008854:	4618      	mov	r0, r3
 8008856:	3714      	adds	r7, #20
 8008858:	46bd      	mov	sp, r7
 800885a:	bd90      	pop	{r4, r7, pc}

0800885c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b082      	sub	sp, #8
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	460b      	mov	r3, r1
 8008866:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800886e:	78fa      	ldrb	r2, [r7, #3]
 8008870:	4611      	mov	r1, r2
 8008872:	4618      	mov	r0, r3
 8008874:	f7f9 fb10 	bl	8001e98 <HAL_HCD_HC_GetURBState>
 8008878:	4603      	mov	r3, r0
}
 800887a:	4618      	mov	r0, r3
 800887c:	3708      	adds	r7, #8
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}

08008882 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008882:	b580      	push	{r7, lr}
 8008884:	b082      	sub	sp, #8
 8008886:	af00      	add	r7, sp, #0
 8008888:	6078      	str	r0, [r7, #4]
 800888a:	460b      	mov	r3, r1
 800888c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8008894:	2b01      	cmp	r3, #1
 8008896:	d103      	bne.n	80088a0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008898:	78fb      	ldrb	r3, [r7, #3]
 800889a:	4618      	mov	r0, r3
 800889c:	f000 f872 	bl	8008984 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80088a0:	20c8      	movs	r0, #200	@ 0xc8
 80088a2:	f7f8 fbcf 	bl	8001044 <HAL_Delay>
  return USBH_OK;
 80088a6:	2300      	movs	r3, #0
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3708      	adds	r7, #8
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b085      	sub	sp, #20
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
 80088b8:	460b      	mov	r3, r1
 80088ba:	70fb      	strb	r3, [r7, #3]
 80088bc:	4613      	mov	r3, r2
 80088be:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80088c6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80088c8:	78fa      	ldrb	r2, [r7, #3]
 80088ca:	68f9      	ldr	r1, [r7, #12]
 80088cc:	4613      	mov	r3, r2
 80088ce:	011b      	lsls	r3, r3, #4
 80088d0:	1a9b      	subs	r3, r3, r2
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	440b      	add	r3, r1
 80088d6:	3317      	adds	r3, #23
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d00a      	beq.n	80088f4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80088de:	78fa      	ldrb	r2, [r7, #3]
 80088e0:	68f9      	ldr	r1, [r7, #12]
 80088e2:	4613      	mov	r3, r2
 80088e4:	011b      	lsls	r3, r3, #4
 80088e6:	1a9b      	subs	r3, r3, r2
 80088e8:	009b      	lsls	r3, r3, #2
 80088ea:	440b      	add	r3, r1
 80088ec:	333c      	adds	r3, #60	@ 0x3c
 80088ee:	78ba      	ldrb	r2, [r7, #2]
 80088f0:	701a      	strb	r2, [r3, #0]
 80088f2:	e009      	b.n	8008908 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80088f4:	78fa      	ldrb	r2, [r7, #3]
 80088f6:	68f9      	ldr	r1, [r7, #12]
 80088f8:	4613      	mov	r3, r2
 80088fa:	011b      	lsls	r3, r3, #4
 80088fc:	1a9b      	subs	r3, r3, r2
 80088fe:	009b      	lsls	r3, r3, #2
 8008900:	440b      	add	r3, r1
 8008902:	333d      	adds	r3, #61	@ 0x3d
 8008904:	78ba      	ldrb	r2, [r7, #2]
 8008906:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	3714      	adds	r7, #20
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr

08008916 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008916:	b580      	push	{r7, lr}
 8008918:	b082      	sub	sp, #8
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f7f8 fb90 	bl	8001044 <HAL_Delay>
}
 8008924:	bf00      	nop
 8008926:	3708      	adds	r7, #8
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}

0800892c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800892c:	b480      	push	{r7}
 800892e:	b085      	sub	sp, #20
 8008930:	af00      	add	r7, sp, #0
 8008932:	4603      	mov	r3, r0
 8008934:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008936:	2300      	movs	r3, #0
 8008938:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800893a:	79fb      	ldrb	r3, [r7, #7]
 800893c:	2b03      	cmp	r3, #3
 800893e:	d817      	bhi.n	8008970 <USBH_Get_USB_Status+0x44>
 8008940:	a201      	add	r2, pc, #4	@ (adr r2, 8008948 <USBH_Get_USB_Status+0x1c>)
 8008942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008946:	bf00      	nop
 8008948:	08008959 	.word	0x08008959
 800894c:	0800895f 	.word	0x0800895f
 8008950:	08008965 	.word	0x08008965
 8008954:	0800896b 	.word	0x0800896b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008958:	2300      	movs	r3, #0
 800895a:	73fb      	strb	r3, [r7, #15]
    break;
 800895c:	e00b      	b.n	8008976 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800895e:	2302      	movs	r3, #2
 8008960:	73fb      	strb	r3, [r7, #15]
    break;
 8008962:	e008      	b.n	8008976 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008964:	2301      	movs	r3, #1
 8008966:	73fb      	strb	r3, [r7, #15]
    break;
 8008968:	e005      	b.n	8008976 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800896a:	2302      	movs	r3, #2
 800896c:	73fb      	strb	r3, [r7, #15]
    break;
 800896e:	e002      	b.n	8008976 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008970:	2302      	movs	r3, #2
 8008972:	73fb      	strb	r3, [r7, #15]
    break;
 8008974:	bf00      	nop
  }
  return usb_status;
 8008976:	7bfb      	ldrb	r3, [r7, #15]
}
 8008978:	4618      	mov	r0, r3
 800897a:	3714      	adds	r7, #20
 800897c:	46bd      	mov	sp, r7
 800897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008982:	4770      	bx	lr

08008984 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b084      	sub	sp, #16
 8008988:	af00      	add	r7, sp, #0
 800898a:	4603      	mov	r3, r0
 800898c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800898e:	79fb      	ldrb	r3, [r7, #7]
 8008990:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8008992:	79fb      	ldrb	r3, [r7, #7]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d102      	bne.n	800899e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8008998:	2300      	movs	r3, #0
 800899a:	73fb      	strb	r3, [r7, #15]
 800899c:	e001      	b.n	80089a2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800899e:	2301      	movs	r3, #1
 80089a0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80089a2:	7bfb      	ldrb	r3, [r7, #15]
 80089a4:	461a      	mov	r2, r3
 80089a6:	2101      	movs	r1, #1
 80089a8:	4803      	ldr	r0, [pc, #12]	@ (80089b8 <MX_DriverVbusFS+0x34>)
 80089aa:	f7f8 fe1d 	bl	80015e8 <HAL_GPIO_WritePin>
}
 80089ae:	bf00      	nop
 80089b0:	3710      	adds	r7, #16
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}
 80089b6:	bf00      	nop
 80089b8:	40020800 	.word	0x40020800

080089bc <malloc>:
 80089bc:	4b02      	ldr	r3, [pc, #8]	@ (80089c8 <malloc+0xc>)
 80089be:	4601      	mov	r1, r0
 80089c0:	6818      	ldr	r0, [r3, #0]
 80089c2:	f000 b82d 	b.w	8008a20 <_malloc_r>
 80089c6:	bf00      	nop
 80089c8:	2000002c 	.word	0x2000002c

080089cc <free>:
 80089cc:	4b02      	ldr	r3, [pc, #8]	@ (80089d8 <free+0xc>)
 80089ce:	4601      	mov	r1, r0
 80089d0:	6818      	ldr	r0, [r3, #0]
 80089d2:	f000 b8f5 	b.w	8008bc0 <_free_r>
 80089d6:	bf00      	nop
 80089d8:	2000002c 	.word	0x2000002c

080089dc <sbrk_aligned>:
 80089dc:	b570      	push	{r4, r5, r6, lr}
 80089de:	4e0f      	ldr	r6, [pc, #60]	@ (8008a1c <sbrk_aligned+0x40>)
 80089e0:	460c      	mov	r4, r1
 80089e2:	6831      	ldr	r1, [r6, #0]
 80089e4:	4605      	mov	r5, r0
 80089e6:	b911      	cbnz	r1, 80089ee <sbrk_aligned+0x12>
 80089e8:	f000 f8ae 	bl	8008b48 <_sbrk_r>
 80089ec:	6030      	str	r0, [r6, #0]
 80089ee:	4621      	mov	r1, r4
 80089f0:	4628      	mov	r0, r5
 80089f2:	f000 f8a9 	bl	8008b48 <_sbrk_r>
 80089f6:	1c43      	adds	r3, r0, #1
 80089f8:	d103      	bne.n	8008a02 <sbrk_aligned+0x26>
 80089fa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80089fe:	4620      	mov	r0, r4
 8008a00:	bd70      	pop	{r4, r5, r6, pc}
 8008a02:	1cc4      	adds	r4, r0, #3
 8008a04:	f024 0403 	bic.w	r4, r4, #3
 8008a08:	42a0      	cmp	r0, r4
 8008a0a:	d0f8      	beq.n	80089fe <sbrk_aligned+0x22>
 8008a0c:	1a21      	subs	r1, r4, r0
 8008a0e:	4628      	mov	r0, r5
 8008a10:	f000 f89a 	bl	8008b48 <_sbrk_r>
 8008a14:	3001      	adds	r0, #1
 8008a16:	d1f2      	bne.n	80089fe <sbrk_aligned+0x22>
 8008a18:	e7ef      	b.n	80089fa <sbrk_aligned+0x1e>
 8008a1a:	bf00      	nop
 8008a1c:	20000998 	.word	0x20000998

08008a20 <_malloc_r>:
 8008a20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a24:	1ccd      	adds	r5, r1, #3
 8008a26:	f025 0503 	bic.w	r5, r5, #3
 8008a2a:	3508      	adds	r5, #8
 8008a2c:	2d0c      	cmp	r5, #12
 8008a2e:	bf38      	it	cc
 8008a30:	250c      	movcc	r5, #12
 8008a32:	2d00      	cmp	r5, #0
 8008a34:	4606      	mov	r6, r0
 8008a36:	db01      	blt.n	8008a3c <_malloc_r+0x1c>
 8008a38:	42a9      	cmp	r1, r5
 8008a3a:	d904      	bls.n	8008a46 <_malloc_r+0x26>
 8008a3c:	230c      	movs	r3, #12
 8008a3e:	6033      	str	r3, [r6, #0]
 8008a40:	2000      	movs	r0, #0
 8008a42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b1c <_malloc_r+0xfc>
 8008a4a:	f000 f869 	bl	8008b20 <__malloc_lock>
 8008a4e:	f8d8 3000 	ldr.w	r3, [r8]
 8008a52:	461c      	mov	r4, r3
 8008a54:	bb44      	cbnz	r4, 8008aa8 <_malloc_r+0x88>
 8008a56:	4629      	mov	r1, r5
 8008a58:	4630      	mov	r0, r6
 8008a5a:	f7ff ffbf 	bl	80089dc <sbrk_aligned>
 8008a5e:	1c43      	adds	r3, r0, #1
 8008a60:	4604      	mov	r4, r0
 8008a62:	d158      	bne.n	8008b16 <_malloc_r+0xf6>
 8008a64:	f8d8 4000 	ldr.w	r4, [r8]
 8008a68:	4627      	mov	r7, r4
 8008a6a:	2f00      	cmp	r7, #0
 8008a6c:	d143      	bne.n	8008af6 <_malloc_r+0xd6>
 8008a6e:	2c00      	cmp	r4, #0
 8008a70:	d04b      	beq.n	8008b0a <_malloc_r+0xea>
 8008a72:	6823      	ldr	r3, [r4, #0]
 8008a74:	4639      	mov	r1, r7
 8008a76:	4630      	mov	r0, r6
 8008a78:	eb04 0903 	add.w	r9, r4, r3
 8008a7c:	f000 f864 	bl	8008b48 <_sbrk_r>
 8008a80:	4581      	cmp	r9, r0
 8008a82:	d142      	bne.n	8008b0a <_malloc_r+0xea>
 8008a84:	6821      	ldr	r1, [r4, #0]
 8008a86:	1a6d      	subs	r5, r5, r1
 8008a88:	4629      	mov	r1, r5
 8008a8a:	4630      	mov	r0, r6
 8008a8c:	f7ff ffa6 	bl	80089dc <sbrk_aligned>
 8008a90:	3001      	adds	r0, #1
 8008a92:	d03a      	beq.n	8008b0a <_malloc_r+0xea>
 8008a94:	6823      	ldr	r3, [r4, #0]
 8008a96:	442b      	add	r3, r5
 8008a98:	6023      	str	r3, [r4, #0]
 8008a9a:	f8d8 3000 	ldr.w	r3, [r8]
 8008a9e:	685a      	ldr	r2, [r3, #4]
 8008aa0:	bb62      	cbnz	r2, 8008afc <_malloc_r+0xdc>
 8008aa2:	f8c8 7000 	str.w	r7, [r8]
 8008aa6:	e00f      	b.n	8008ac8 <_malloc_r+0xa8>
 8008aa8:	6822      	ldr	r2, [r4, #0]
 8008aaa:	1b52      	subs	r2, r2, r5
 8008aac:	d420      	bmi.n	8008af0 <_malloc_r+0xd0>
 8008aae:	2a0b      	cmp	r2, #11
 8008ab0:	d917      	bls.n	8008ae2 <_malloc_r+0xc2>
 8008ab2:	1961      	adds	r1, r4, r5
 8008ab4:	42a3      	cmp	r3, r4
 8008ab6:	6025      	str	r5, [r4, #0]
 8008ab8:	bf18      	it	ne
 8008aba:	6059      	strne	r1, [r3, #4]
 8008abc:	6863      	ldr	r3, [r4, #4]
 8008abe:	bf08      	it	eq
 8008ac0:	f8c8 1000 	streq.w	r1, [r8]
 8008ac4:	5162      	str	r2, [r4, r5]
 8008ac6:	604b      	str	r3, [r1, #4]
 8008ac8:	4630      	mov	r0, r6
 8008aca:	f000 f82f 	bl	8008b2c <__malloc_unlock>
 8008ace:	f104 000b 	add.w	r0, r4, #11
 8008ad2:	1d23      	adds	r3, r4, #4
 8008ad4:	f020 0007 	bic.w	r0, r0, #7
 8008ad8:	1ac2      	subs	r2, r0, r3
 8008ada:	bf1c      	itt	ne
 8008adc:	1a1b      	subne	r3, r3, r0
 8008ade:	50a3      	strne	r3, [r4, r2]
 8008ae0:	e7af      	b.n	8008a42 <_malloc_r+0x22>
 8008ae2:	6862      	ldr	r2, [r4, #4]
 8008ae4:	42a3      	cmp	r3, r4
 8008ae6:	bf0c      	ite	eq
 8008ae8:	f8c8 2000 	streq.w	r2, [r8]
 8008aec:	605a      	strne	r2, [r3, #4]
 8008aee:	e7eb      	b.n	8008ac8 <_malloc_r+0xa8>
 8008af0:	4623      	mov	r3, r4
 8008af2:	6864      	ldr	r4, [r4, #4]
 8008af4:	e7ae      	b.n	8008a54 <_malloc_r+0x34>
 8008af6:	463c      	mov	r4, r7
 8008af8:	687f      	ldr	r7, [r7, #4]
 8008afa:	e7b6      	b.n	8008a6a <_malloc_r+0x4a>
 8008afc:	461a      	mov	r2, r3
 8008afe:	685b      	ldr	r3, [r3, #4]
 8008b00:	42a3      	cmp	r3, r4
 8008b02:	d1fb      	bne.n	8008afc <_malloc_r+0xdc>
 8008b04:	2300      	movs	r3, #0
 8008b06:	6053      	str	r3, [r2, #4]
 8008b08:	e7de      	b.n	8008ac8 <_malloc_r+0xa8>
 8008b0a:	230c      	movs	r3, #12
 8008b0c:	6033      	str	r3, [r6, #0]
 8008b0e:	4630      	mov	r0, r6
 8008b10:	f000 f80c 	bl	8008b2c <__malloc_unlock>
 8008b14:	e794      	b.n	8008a40 <_malloc_r+0x20>
 8008b16:	6005      	str	r5, [r0, #0]
 8008b18:	e7d6      	b.n	8008ac8 <_malloc_r+0xa8>
 8008b1a:	bf00      	nop
 8008b1c:	2000099c 	.word	0x2000099c

08008b20 <__malloc_lock>:
 8008b20:	4801      	ldr	r0, [pc, #4]	@ (8008b28 <__malloc_lock+0x8>)
 8008b22:	f000 b84b 	b.w	8008bbc <__retarget_lock_acquire_recursive>
 8008b26:	bf00      	nop
 8008b28:	20000ad8 	.word	0x20000ad8

08008b2c <__malloc_unlock>:
 8008b2c:	4801      	ldr	r0, [pc, #4]	@ (8008b34 <__malloc_unlock+0x8>)
 8008b2e:	f000 b846 	b.w	8008bbe <__retarget_lock_release_recursive>
 8008b32:	bf00      	nop
 8008b34:	20000ad8 	.word	0x20000ad8

08008b38 <memset>:
 8008b38:	4402      	add	r2, r0
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d100      	bne.n	8008b42 <memset+0xa>
 8008b40:	4770      	bx	lr
 8008b42:	f803 1b01 	strb.w	r1, [r3], #1
 8008b46:	e7f9      	b.n	8008b3c <memset+0x4>

08008b48 <_sbrk_r>:
 8008b48:	b538      	push	{r3, r4, r5, lr}
 8008b4a:	4d06      	ldr	r5, [pc, #24]	@ (8008b64 <_sbrk_r+0x1c>)
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	4604      	mov	r4, r0
 8008b50:	4608      	mov	r0, r1
 8008b52:	602b      	str	r3, [r5, #0]
 8008b54:	f7f8 f992 	bl	8000e7c <_sbrk>
 8008b58:	1c43      	adds	r3, r0, #1
 8008b5a:	d102      	bne.n	8008b62 <_sbrk_r+0x1a>
 8008b5c:	682b      	ldr	r3, [r5, #0]
 8008b5e:	b103      	cbz	r3, 8008b62 <_sbrk_r+0x1a>
 8008b60:	6023      	str	r3, [r4, #0]
 8008b62:	bd38      	pop	{r3, r4, r5, pc}
 8008b64:	20000adc 	.word	0x20000adc

08008b68 <__errno>:
 8008b68:	4b01      	ldr	r3, [pc, #4]	@ (8008b70 <__errno+0x8>)
 8008b6a:	6818      	ldr	r0, [r3, #0]
 8008b6c:	4770      	bx	lr
 8008b6e:	bf00      	nop
 8008b70:	2000002c 	.word	0x2000002c

08008b74 <__libc_init_array>:
 8008b74:	b570      	push	{r4, r5, r6, lr}
 8008b76:	4d0d      	ldr	r5, [pc, #52]	@ (8008bac <__libc_init_array+0x38>)
 8008b78:	4c0d      	ldr	r4, [pc, #52]	@ (8008bb0 <__libc_init_array+0x3c>)
 8008b7a:	1b64      	subs	r4, r4, r5
 8008b7c:	10a4      	asrs	r4, r4, #2
 8008b7e:	2600      	movs	r6, #0
 8008b80:	42a6      	cmp	r6, r4
 8008b82:	d109      	bne.n	8008b98 <__libc_init_array+0x24>
 8008b84:	4d0b      	ldr	r5, [pc, #44]	@ (8008bb4 <__libc_init_array+0x40>)
 8008b86:	4c0c      	ldr	r4, [pc, #48]	@ (8008bb8 <__libc_init_array+0x44>)
 8008b88:	f000 f864 	bl	8008c54 <_init>
 8008b8c:	1b64      	subs	r4, r4, r5
 8008b8e:	10a4      	asrs	r4, r4, #2
 8008b90:	2600      	movs	r6, #0
 8008b92:	42a6      	cmp	r6, r4
 8008b94:	d105      	bne.n	8008ba2 <__libc_init_array+0x2e>
 8008b96:	bd70      	pop	{r4, r5, r6, pc}
 8008b98:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b9c:	4798      	blx	r3
 8008b9e:	3601      	adds	r6, #1
 8008ba0:	e7ee      	b.n	8008b80 <__libc_init_array+0xc>
 8008ba2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ba6:	4798      	blx	r3
 8008ba8:	3601      	adds	r6, #1
 8008baa:	e7f2      	b.n	8008b92 <__libc_init_array+0x1e>
 8008bac:	08008c90 	.word	0x08008c90
 8008bb0:	08008c90 	.word	0x08008c90
 8008bb4:	08008c90 	.word	0x08008c90
 8008bb8:	08008c94 	.word	0x08008c94

08008bbc <__retarget_lock_acquire_recursive>:
 8008bbc:	4770      	bx	lr

08008bbe <__retarget_lock_release_recursive>:
 8008bbe:	4770      	bx	lr

08008bc0 <_free_r>:
 8008bc0:	b538      	push	{r3, r4, r5, lr}
 8008bc2:	4605      	mov	r5, r0
 8008bc4:	2900      	cmp	r1, #0
 8008bc6:	d041      	beq.n	8008c4c <_free_r+0x8c>
 8008bc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bcc:	1f0c      	subs	r4, r1, #4
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	bfb8      	it	lt
 8008bd2:	18e4      	addlt	r4, r4, r3
 8008bd4:	f7ff ffa4 	bl	8008b20 <__malloc_lock>
 8008bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8008c50 <_free_r+0x90>)
 8008bda:	6813      	ldr	r3, [r2, #0]
 8008bdc:	b933      	cbnz	r3, 8008bec <_free_r+0x2c>
 8008bde:	6063      	str	r3, [r4, #4]
 8008be0:	6014      	str	r4, [r2, #0]
 8008be2:	4628      	mov	r0, r5
 8008be4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008be8:	f7ff bfa0 	b.w	8008b2c <__malloc_unlock>
 8008bec:	42a3      	cmp	r3, r4
 8008bee:	d908      	bls.n	8008c02 <_free_r+0x42>
 8008bf0:	6820      	ldr	r0, [r4, #0]
 8008bf2:	1821      	adds	r1, r4, r0
 8008bf4:	428b      	cmp	r3, r1
 8008bf6:	bf01      	itttt	eq
 8008bf8:	6819      	ldreq	r1, [r3, #0]
 8008bfa:	685b      	ldreq	r3, [r3, #4]
 8008bfc:	1809      	addeq	r1, r1, r0
 8008bfe:	6021      	streq	r1, [r4, #0]
 8008c00:	e7ed      	b.n	8008bde <_free_r+0x1e>
 8008c02:	461a      	mov	r2, r3
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	b10b      	cbz	r3, 8008c0c <_free_r+0x4c>
 8008c08:	42a3      	cmp	r3, r4
 8008c0a:	d9fa      	bls.n	8008c02 <_free_r+0x42>
 8008c0c:	6811      	ldr	r1, [r2, #0]
 8008c0e:	1850      	adds	r0, r2, r1
 8008c10:	42a0      	cmp	r0, r4
 8008c12:	d10b      	bne.n	8008c2c <_free_r+0x6c>
 8008c14:	6820      	ldr	r0, [r4, #0]
 8008c16:	4401      	add	r1, r0
 8008c18:	1850      	adds	r0, r2, r1
 8008c1a:	4283      	cmp	r3, r0
 8008c1c:	6011      	str	r1, [r2, #0]
 8008c1e:	d1e0      	bne.n	8008be2 <_free_r+0x22>
 8008c20:	6818      	ldr	r0, [r3, #0]
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	6053      	str	r3, [r2, #4]
 8008c26:	4408      	add	r0, r1
 8008c28:	6010      	str	r0, [r2, #0]
 8008c2a:	e7da      	b.n	8008be2 <_free_r+0x22>
 8008c2c:	d902      	bls.n	8008c34 <_free_r+0x74>
 8008c2e:	230c      	movs	r3, #12
 8008c30:	602b      	str	r3, [r5, #0]
 8008c32:	e7d6      	b.n	8008be2 <_free_r+0x22>
 8008c34:	6820      	ldr	r0, [r4, #0]
 8008c36:	1821      	adds	r1, r4, r0
 8008c38:	428b      	cmp	r3, r1
 8008c3a:	bf04      	itt	eq
 8008c3c:	6819      	ldreq	r1, [r3, #0]
 8008c3e:	685b      	ldreq	r3, [r3, #4]
 8008c40:	6063      	str	r3, [r4, #4]
 8008c42:	bf04      	itt	eq
 8008c44:	1809      	addeq	r1, r1, r0
 8008c46:	6021      	streq	r1, [r4, #0]
 8008c48:	6054      	str	r4, [r2, #4]
 8008c4a:	e7ca      	b.n	8008be2 <_free_r+0x22>
 8008c4c:	bd38      	pop	{r3, r4, r5, pc}
 8008c4e:	bf00      	nop
 8008c50:	2000099c 	.word	0x2000099c

08008c54 <_init>:
 8008c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c56:	bf00      	nop
 8008c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c5a:	bc08      	pop	{r3}
 8008c5c:	469e      	mov	lr, r3
 8008c5e:	4770      	bx	lr

08008c60 <_fini>:
 8008c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c62:	bf00      	nop
 8008c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c66:	bc08      	pop	{r3}
 8008c68:	469e      	mov	lr, r3
 8008c6a:	4770      	bx	lr
