/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC_1 */
#define ADC_1_Bypass__0__DR CYREG_GPIO_PRT2_DR
#define ADC_1_Bypass__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1_Bypass__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1_Bypass__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1_Bypass__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_1_Bypass__0__HSIOM_MASK 0xF0000000u
#define ADC_1_Bypass__0__HSIOM_SHIFT 28u
#define ADC_1_Bypass__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_Bypass__0__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1_Bypass__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_Bypass__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1_Bypass__0__MASK 0x80u
#define ADC_1_Bypass__0__PC CYREG_GPIO_PRT2_PC
#define ADC_1_Bypass__0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1_Bypass__0__PORT 2u
#define ADC_1_Bypass__0__PS CYREG_GPIO_PRT2_PS
#define ADC_1_Bypass__0__SHIFT 7u
#define ADC_1_Bypass__DR CYREG_GPIO_PRT2_DR
#define ADC_1_Bypass__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1_Bypass__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1_Bypass__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1_Bypass__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_Bypass__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1_Bypass__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_Bypass__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1_Bypass__MASK 0x80u
#define ADC_1_Bypass__PC CYREG_GPIO_PRT2_PC
#define ADC_1_Bypass__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1_Bypass__PORT 2u
#define ADC_1_Bypass__PS CYREG_GPIO_PRT2_PS
#define ADC_1_Bypass__SHIFT 7u
#define ADC_1_cy_psoc4_sar_1__CLOCK_DIV_ID 0x00000041u
#define ADC_1_cy_psoc4_sar_1__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_1_cy_psoc4_sar_1__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT_NEWVALUE CYREG_SAR_CHAN_RESULT_NEWVALUE
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT_UPDATED CYREG_SAR_CHAN_RESULT_UPDATED
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK_NEWVALUE CYREG_SAR_CHAN_WORK_NEWVALUE
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK_UPDATED CYREG_SAR_CHAN_WORK_UPDATED
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_1_cy_psoc4_sar_1__SAR_CTRL CYREG_SAR_CTRL
#define ADC_1_cy_psoc4_sar_1__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_1_cy_psoc4_sar_1__SAR_INTR CYREG_SAR_INTR
#define ADC_1_cy_psoc4_sar_1__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_1_cy_psoc4_sar_1__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_1_cy_psoc4_sar_1__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_1_cy_psoc4_sar_1__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_1_cy_psoc4_sar_1__SAR_NUMBER 0u
#define ADC_1_cy_psoc4_sar_1__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_1_cy_psoc4_sar_1__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_1_cy_psoc4_sar_1__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_1_cy_psoc4_sar_1__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_1_cy_psoc4_sar_1__SAR_STATUS CYREG_SAR_STATUS
#define ADC_1_cy_psoc4_sar_1__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_1_intSarClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define ADC_1_intSarClock__DIV_ID 0x00000041u
#define ADC_1_intSarClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define ADC_1_intSarClock__PA_DIV_ID 0x000000FFu
#define ADC_1_intUabClock__DIV_ID 0x00000040u
#define ADC_1_intUabClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define ADC_1_intUabClock__PA_DIV_ID 0x000000FFu
#define ADC_1_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define ADC_1_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define ADC_1_IRQ__INTC_MASK 0x8000u
#define ADC_1_IRQ__INTC_NUMBER 15u
#define ADC_1_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_1_IRQ__INTC_PRIOR_NUM 0u
#define ADC_1_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR3
#define ADC_1_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define ADC_1_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR

/* I2C_1 */
#define I2C_1_SCB__CTRL CYREG_SCB2_CTRL
#define I2C_1_SCB__EZ_DATA0 CYREG_SCB2_EZ_DATA0
#define I2C_1_SCB__EZ_DATA1 CYREG_SCB2_EZ_DATA1
#define I2C_1_SCB__EZ_DATA10 CYREG_SCB2_EZ_DATA10
#define I2C_1_SCB__EZ_DATA11 CYREG_SCB2_EZ_DATA11
#define I2C_1_SCB__EZ_DATA12 CYREG_SCB2_EZ_DATA12
#define I2C_1_SCB__EZ_DATA13 CYREG_SCB2_EZ_DATA13
#define I2C_1_SCB__EZ_DATA14 CYREG_SCB2_EZ_DATA14
#define I2C_1_SCB__EZ_DATA15 CYREG_SCB2_EZ_DATA15
#define I2C_1_SCB__EZ_DATA16 CYREG_SCB2_EZ_DATA16
#define I2C_1_SCB__EZ_DATA17 CYREG_SCB2_EZ_DATA17
#define I2C_1_SCB__EZ_DATA18 CYREG_SCB2_EZ_DATA18
#define I2C_1_SCB__EZ_DATA19 CYREG_SCB2_EZ_DATA19
#define I2C_1_SCB__EZ_DATA2 CYREG_SCB2_EZ_DATA2
#define I2C_1_SCB__EZ_DATA20 CYREG_SCB2_EZ_DATA20
#define I2C_1_SCB__EZ_DATA21 CYREG_SCB2_EZ_DATA21
#define I2C_1_SCB__EZ_DATA22 CYREG_SCB2_EZ_DATA22
#define I2C_1_SCB__EZ_DATA23 CYREG_SCB2_EZ_DATA23
#define I2C_1_SCB__EZ_DATA24 CYREG_SCB2_EZ_DATA24
#define I2C_1_SCB__EZ_DATA25 CYREG_SCB2_EZ_DATA25
#define I2C_1_SCB__EZ_DATA26 CYREG_SCB2_EZ_DATA26
#define I2C_1_SCB__EZ_DATA27 CYREG_SCB2_EZ_DATA27
#define I2C_1_SCB__EZ_DATA28 CYREG_SCB2_EZ_DATA28
#define I2C_1_SCB__EZ_DATA29 CYREG_SCB2_EZ_DATA29
#define I2C_1_SCB__EZ_DATA3 CYREG_SCB2_EZ_DATA3
#define I2C_1_SCB__EZ_DATA30 CYREG_SCB2_EZ_DATA30
#define I2C_1_SCB__EZ_DATA31 CYREG_SCB2_EZ_DATA31
#define I2C_1_SCB__EZ_DATA4 CYREG_SCB2_EZ_DATA4
#define I2C_1_SCB__EZ_DATA5 CYREG_SCB2_EZ_DATA5
#define I2C_1_SCB__EZ_DATA6 CYREG_SCB2_EZ_DATA6
#define I2C_1_SCB__EZ_DATA7 CYREG_SCB2_EZ_DATA7
#define I2C_1_SCB__EZ_DATA8 CYREG_SCB2_EZ_DATA8
#define I2C_1_SCB__EZ_DATA9 CYREG_SCB2_EZ_DATA9
#define I2C_1_SCB__I2C_CFG CYREG_SCB2_I2C_CFG
#define I2C_1_SCB__I2C_CTRL CYREG_SCB2_I2C_CTRL
#define I2C_1_SCB__I2C_M_CMD CYREG_SCB2_I2C_M_CMD
#define I2C_1_SCB__I2C_S_CMD CYREG_SCB2_I2C_S_CMD
#define I2C_1_SCB__I2C_STATUS CYREG_SCB2_I2C_STATUS
#define I2C_1_SCB__INTR_CAUSE CYREG_SCB2_INTR_CAUSE
#define I2C_1_SCB__INTR_I2C_EC CYREG_SCB2_INTR_I2C_EC
#define I2C_1_SCB__INTR_I2C_EC_MASK CYREG_SCB2_INTR_I2C_EC_MASK
#define I2C_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB2_INTR_I2C_EC_MASKED
#define I2C_1_SCB__INTR_M CYREG_SCB2_INTR_M
#define I2C_1_SCB__INTR_M_MASK CYREG_SCB2_INTR_M_MASK
#define I2C_1_SCB__INTR_M_MASKED CYREG_SCB2_INTR_M_MASKED
#define I2C_1_SCB__INTR_M_SET CYREG_SCB2_INTR_M_SET
#define I2C_1_SCB__INTR_RX CYREG_SCB2_INTR_RX
#define I2C_1_SCB__INTR_RX_MASK CYREG_SCB2_INTR_RX_MASK
#define I2C_1_SCB__INTR_RX_MASKED CYREG_SCB2_INTR_RX_MASKED
#define I2C_1_SCB__INTR_RX_SET CYREG_SCB2_INTR_RX_SET
#define I2C_1_SCB__INTR_S CYREG_SCB2_INTR_S
#define I2C_1_SCB__INTR_S_MASK CYREG_SCB2_INTR_S_MASK
#define I2C_1_SCB__INTR_S_MASKED CYREG_SCB2_INTR_S_MASKED
#define I2C_1_SCB__INTR_S_SET CYREG_SCB2_INTR_S_SET
#define I2C_1_SCB__INTR_SPI_EC CYREG_SCB2_INTR_SPI_EC
#define I2C_1_SCB__INTR_SPI_EC_MASK CYREG_SCB2_INTR_SPI_EC_MASK
#define I2C_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB2_INTR_SPI_EC_MASKED
#define I2C_1_SCB__INTR_TX CYREG_SCB2_INTR_TX
#define I2C_1_SCB__INTR_TX_MASK CYREG_SCB2_INTR_TX_MASK
#define I2C_1_SCB__INTR_TX_MASKED CYREG_SCB2_INTR_TX_MASKED
#define I2C_1_SCB__INTR_TX_SET CYREG_SCB2_INTR_TX_SET
#define I2C_1_SCB__RX_CTRL CYREG_SCB2_RX_CTRL
#define I2C_1_SCB__RX_FIFO_CTRL CYREG_SCB2_RX_FIFO_CTRL
#define I2C_1_SCB__RX_FIFO_RD CYREG_SCB2_RX_FIFO_RD
#define I2C_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB2_RX_FIFO_RD_SILENT
#define I2C_1_SCB__RX_FIFO_STATUS CYREG_SCB2_RX_FIFO_STATUS
#define I2C_1_SCB__RX_MATCH CYREG_SCB2_RX_MATCH
#define I2C_1_SCB__SPI_CTRL CYREG_SCB2_SPI_CTRL
#define I2C_1_SCB__SPI_STATUS CYREG_SCB2_SPI_STATUS
#define I2C_1_SCB__SS0_POSISTION 0u
#define I2C_1_SCB__SS1_POSISTION 1u
#define I2C_1_SCB__SS2_POSISTION 2u
#define I2C_1_SCB__SS3_POSISTION 3u
#define I2C_1_SCB__STATUS CYREG_SCB2_STATUS
#define I2C_1_SCB__TX_CTRL CYREG_SCB2_TX_CTRL
#define I2C_1_SCB__TX_FIFO_CTRL CYREG_SCB2_TX_FIFO_CTRL
#define I2C_1_SCB__TX_FIFO_STATUS CYREG_SCB2_TX_FIFO_STATUS
#define I2C_1_SCB__TX_FIFO_WR CYREG_SCB2_TX_FIFO_WR
#define I2C_1_SCB__UART_CTRL CYREG_SCB2_UART_CTRL
#define I2C_1_SCB__UART_FLOW_CTRL CYREG_SCB2_UART_FLOW_CTRL
#define I2C_1_SCB__UART_RX_CTRL CYREG_SCB2_UART_RX_CTRL
#define I2C_1_SCB__UART_RX_STATUS CYREG_SCB2_UART_RX_STATUS
#define I2C_1_SCB__UART_TX_CTRL CYREG_SCB2_UART_TX_CTRL
#define I2C_1_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define I2C_1_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define I2C_1_SCB_IRQ__INTC_MASK 0x400u
#define I2C_1_SCB_IRQ__INTC_NUMBER 10u
#define I2C_1_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2C_1_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_1_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR2
#define I2C_1_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define I2C_1_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define I2C_1_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2C_1_SCBCLK__DIV_ID 0x00000042u
#define I2C_1_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define I2C_1_SCBCLK__PA_DIV_ID 0x000000FFu
#define I2C_1_scl__0__DR CYREG_GPIO_PRT3_DR
#define I2C_1_scl__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_1_scl__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_1_scl__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_1_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2C_1_scl__0__HSIOM_GPIO 0u
#define I2C_1_scl__0__HSIOM_I2C 14u
#define I2C_1_scl__0__HSIOM_I2C_SCL 14u
#define I2C_1_scl__0__HSIOM_MASK 0x0F000000u
#define I2C_1_scl__0__HSIOM_SHIFT 24u
#define I2C_1_scl__0__HSIOM_SPI 15u
#define I2C_1_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_1_scl__0__HSIOM_UART 9u
#define I2C_1_scl__0__HSIOM_UART_RX 9u
#define I2C_1_scl__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_scl__0__INTR CYREG_GPIO_PRT3_INTR
#define I2C_1_scl__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_scl__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_1_scl__0__MASK 0x40u
#define I2C_1_scl__0__PC CYREG_GPIO_PRT3_PC
#define I2C_1_scl__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_1_scl__0__PORT 3u
#define I2C_1_scl__0__PS CYREG_GPIO_PRT3_PS
#define I2C_1_scl__0__SHIFT 6u
#define I2C_1_scl__DR CYREG_GPIO_PRT3_DR
#define I2C_1_scl__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_1_scl__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_1_scl__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_1_scl__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_scl__INTR CYREG_GPIO_PRT3_INTR
#define I2C_1_scl__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_scl__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_1_scl__MASK 0x40u
#define I2C_1_scl__PC CYREG_GPIO_PRT3_PC
#define I2C_1_scl__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_1_scl__PORT 3u
#define I2C_1_scl__PS CYREG_GPIO_PRT3_PS
#define I2C_1_scl__SHIFT 6u
#define I2C_1_sda__0__DR CYREG_GPIO_PRT3_DR
#define I2C_1_sda__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_1_sda__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_1_sda__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_1_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2C_1_sda__0__HSIOM_GPIO 0u
#define I2C_1_sda__0__HSIOM_I2C 14u
#define I2C_1_sda__0__HSIOM_I2C_SDA 14u
#define I2C_1_sda__0__HSIOM_MASK 0xF0000000u
#define I2C_1_sda__0__HSIOM_SHIFT 28u
#define I2C_1_sda__0__HSIOM_SPI 15u
#define I2C_1_sda__0__HSIOM_SPI_MISO 15u
#define I2C_1_sda__0__HSIOM_UART 9u
#define I2C_1_sda__0__HSIOM_UART_TX 9u
#define I2C_1_sda__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_sda__0__INTR CYREG_GPIO_PRT3_INTR
#define I2C_1_sda__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_sda__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_1_sda__0__MASK 0x80u
#define I2C_1_sda__0__PC CYREG_GPIO_PRT3_PC
#define I2C_1_sda__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_1_sda__0__PORT 3u
#define I2C_1_sda__0__PS CYREG_GPIO_PRT3_PS
#define I2C_1_sda__0__SHIFT 7u
#define I2C_1_sda__DR CYREG_GPIO_PRT3_DR
#define I2C_1_sda__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_1_sda__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_1_sda__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_1_sda__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_sda__INTR CYREG_GPIO_PRT3_INTR
#define I2C_1_sda__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_1_sda__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_1_sda__MASK 0x80u
#define I2C_1_sda__PC CYREG_GPIO_PRT3_PC
#define I2C_1_sda__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_1_sda__PORT 3u
#define I2C_1_sda__PS CYREG_GPIO_PRT3_PS
#define I2C_1_sda__SHIFT 7u

/* PGA_1 */
#define PGA_1_cy_psoc4_abuf__COMP_STAT CYREG_CTB0_COMP_STAT
#define PGA_1_cy_psoc4_abuf__COMP_STAT_SHIFT 0u
#define PGA_1_cy_psoc4_abuf__CTB_CTB_CTRL CYREG_CTB0_CTB_CTRL
#define PGA_1_cy_psoc4_abuf__INTR CYREG_CTB0_INTR
#define PGA_1_cy_psoc4_abuf__INTR_MASK CYREG_CTB0_INTR_MASK
#define PGA_1_cy_psoc4_abuf__INTR_MASK_SHIFT 0u
#define PGA_1_cy_psoc4_abuf__INTR_MASKED CYREG_CTB0_INTR_MASKED
#define PGA_1_cy_psoc4_abuf__INTR_MASKED_SHIFT 0u
#define PGA_1_cy_psoc4_abuf__INTR_SET CYREG_CTB0_INTR_SET
#define PGA_1_cy_psoc4_abuf__INTR_SET_SHIFT 0u
#define PGA_1_cy_psoc4_abuf__INTR_SHIFT 0u
#define PGA_1_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTB0_OA0_COMP_TRIM
#define PGA_1_cy_psoc4_abuf__OA_NUMBER 0u
#define PGA_1_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTB0_OA0_OFFSET_TRIM
#define PGA_1_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTB0_OA_RES0_CTRL
#define PGA_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM
#define PGA_1_cy_psoc4_abuf__OA_SW CYREG_CTB0_OA0_SW
#define PGA_1_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTB0_OA0_SW_CLEAR

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define isr_1__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define isr_1__INTC_MASK 0x40000u
#define isr_1__INTC_NUMBER 18u
#define isr_1__INTC_PRIOR_MASK 0xC00000u
#define isr_1__INTC_PRIOR_NUM 3u
#define isr_1__INTC_PRIOR_REG CYREG_CM0P_IPR4
#define isr_1__INTC_SET_EN_REG CYREG_CM0P_ISER
#define isr_1__INTC_SET_PD_REG CYREG_CM0P_ISPR

/* v_out */
#define v_out__0__DR CYREG_GPIO_PRT2_DR
#define v_out__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define v_out__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define v_out__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define v_out__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define v_out__0__HSIOM_MASK 0x0000F000u
#define v_out__0__HSIOM_SHIFT 12u
#define v_out__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define v_out__0__INTR CYREG_GPIO_PRT2_INTR
#define v_out__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define v_out__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define v_out__0__MASK 0x08u
#define v_out__0__PC CYREG_GPIO_PRT2_PC
#define v_out__0__PC2 CYREG_GPIO_PRT2_PC2
#define v_out__0__PORT 2u
#define v_out__0__PS CYREG_GPIO_PRT2_PS
#define v_out__0__SHIFT 3u
#define v_out__DR CYREG_GPIO_PRT2_DR
#define v_out__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define v_out__DR_INV CYREG_GPIO_PRT2_DR_INV
#define v_out__DR_SET CYREG_GPIO_PRT2_DR_SET
#define v_out__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define v_out__INTR CYREG_GPIO_PRT2_INTR
#define v_out__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define v_out__INTSTAT CYREG_GPIO_PRT2_INTR
#define v_out__MASK 0x08u
#define v_out__PC CYREG_GPIO_PRT2_PC
#define v_out__PC2 CYREG_GPIO_PRT2_PC2
#define v_out__PORT 2u
#define v_out__PS CYREG_GPIO_PRT2_PS
#define v_out__SHIFT 3u

/* Cal_In */
#define Cal_In__0__DR CYREG_GPIO_PRT2_DR
#define Cal_In__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Cal_In__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Cal_In__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Cal_In__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Cal_In__0__HSIOM_MASK 0x00F00000u
#define Cal_In__0__HSIOM_SHIFT 20u
#define Cal_In__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Cal_In__0__INTR CYREG_GPIO_PRT2_INTR
#define Cal_In__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Cal_In__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Cal_In__0__MASK 0x20u
#define Cal_In__0__PC CYREG_GPIO_PRT2_PC
#define Cal_In__0__PC2 CYREG_GPIO_PRT2_PC2
#define Cal_In__0__PORT 2u
#define Cal_In__0__PS CYREG_GPIO_PRT2_PS
#define Cal_In__0__SHIFT 5u
#define Cal_In__DR CYREG_GPIO_PRT2_DR
#define Cal_In__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Cal_In__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Cal_In__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Cal_In__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Cal_In__INTR CYREG_GPIO_PRT2_INTR
#define Cal_In__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Cal_In__INTSTAT CYREG_GPIO_PRT2_INTR
#define Cal_In__MASK 0x20u
#define Cal_In__PC CYREG_GPIO_PRT2_PC
#define Cal_In__PC2 CYREG_GPIO_PRT2_PC2
#define Cal_In__PORT 2u
#define Cal_In__PS CYREG_GPIO_PRT2_PS
#define Cal_In__SHIFT 5u

/* UART_1 */
#define UART_1_SCB__CTRL CYREG_SCB1_CTRL
#define UART_1_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define UART_1_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define UART_1_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define UART_1_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define UART_1_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define UART_1_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define UART_1_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define UART_1_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define UART_1_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define UART_1_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define UART_1_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define UART_1_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define UART_1_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define UART_1_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define UART_1_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define UART_1_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define UART_1_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define UART_1_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define UART_1_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define UART_1_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define UART_1_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define UART_1_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define UART_1_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define UART_1_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define UART_1_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define UART_1_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define UART_1_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define UART_1_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define UART_1_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define UART_1_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define UART_1_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define UART_1_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define UART_1_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define UART_1_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define UART_1_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define UART_1_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define UART_1_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define UART_1_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define UART_1_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define UART_1_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define UART_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define UART_1_SCB__INTR_M CYREG_SCB1_INTR_M
#define UART_1_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define UART_1_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define UART_1_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define UART_1_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define UART_1_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define UART_1_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define UART_1_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define UART_1_SCB__INTR_S CYREG_SCB1_INTR_S
#define UART_1_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define UART_1_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define UART_1_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define UART_1_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define UART_1_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define UART_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define UART_1_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define UART_1_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define UART_1_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define UART_1_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define UART_1_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define UART_1_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define UART_1_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define UART_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define UART_1_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define UART_1_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define UART_1_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define UART_1_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define UART_1_SCB__SS0_POSISTION 0u
#define UART_1_SCB__SS1_POSISTION 1u
#define UART_1_SCB__SS2_POSISTION 2u
#define UART_1_SCB__SS3_POSISTION 3u
#define UART_1_SCB__STATUS CYREG_SCB1_STATUS
#define UART_1_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define UART_1_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define UART_1_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define UART_1_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define UART_1_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define UART_1_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define UART_1_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define UART_1_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define UART_1_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define UART_1_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL1
#define UART_1_SCBCLK__DIV_ID 0x00000043u
#define UART_1_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define UART_1_SCBCLK__PA_DIV_ID 0x000000FFu

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL4
#define Clock_1__DIV_ID 0x000000C0u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_24_5_CTL
#define Clock_1__FRAC_MASK 0x000000F8u
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define Clock_2__DIV_ID 0x00000044u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define Clock_2__PA_DIV_ID 0x000000FFu

/* GND_ref */
#define GND_ref__0__DR CYREG_GPIO_PRT2_DR
#define GND_ref__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define GND_ref__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define GND_ref__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define GND_ref__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define GND_ref__0__HSIOM_MASK 0x000000F0u
#define GND_ref__0__HSIOM_SHIFT 4u
#define GND_ref__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define GND_ref__0__INTR CYREG_GPIO_PRT2_INTR
#define GND_ref__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define GND_ref__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define GND_ref__0__MASK 0x02u
#define GND_ref__0__PC CYREG_GPIO_PRT2_PC
#define GND_ref__0__PC2 CYREG_GPIO_PRT2_PC2
#define GND_ref__0__PORT 2u
#define GND_ref__0__PS CYREG_GPIO_PRT2_PS
#define GND_ref__0__SHIFT 1u
#define GND_ref__DR CYREG_GPIO_PRT2_DR
#define GND_ref__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define GND_ref__DR_INV CYREG_GPIO_PRT2_DR_INV
#define GND_ref__DR_SET CYREG_GPIO_PRT2_DR_SET
#define GND_ref__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define GND_ref__INTR CYREG_GPIO_PRT2_INTR
#define GND_ref__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define GND_ref__INTSTAT CYREG_GPIO_PRT2_INTR
#define GND_ref__MASK 0x02u
#define GND_ref__PC CYREG_GPIO_PRT2_PC
#define GND_ref__PC2 CYREG_GPIO_PRT2_PC2
#define GND_ref__PORT 2u
#define GND_ref__PS CYREG_GPIO_PRT2_PS
#define GND_ref__SHIFT 1u

/* Opamp_1 */
#define Opamp_1_cy_psoc4_abuf__COMP_STAT CYREG_CTB0_COMP_STAT
#define Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT 16u
#define Opamp_1_cy_psoc4_abuf__CTB_CTB_CTRL CYREG_CTB0_CTB_CTRL
#define Opamp_1_cy_psoc4_abuf__INTR CYREG_CTB0_INTR
#define Opamp_1_cy_psoc4_abuf__INTR_MASK CYREG_CTB0_INTR_MASK
#define Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT 1u
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED CYREG_CTB0_INTR_MASKED
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT 1u
#define Opamp_1_cy_psoc4_abuf__INTR_SET CYREG_CTB0_INTR_SET
#define Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT 1u
#define Opamp_1_cy_psoc4_abuf__INTR_SHIFT 1u
#define Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTB0_OA1_COMP_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_NUMBER 1u
#define Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTB0_OA1_OFFSET_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTB0_OA_RES1_CTRL
#define Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTB0_OA1_SLOPE_OFFSET_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_SW CYREG_CTB0_OA1_SW
#define Opamp_1_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTB0_OA1_SW_CLEAR

/* PVref_1 */
#define PVref_1_cy_psoc4_pref_PRB_REF CYREG_PASS_PRB_REF1

/* TCPWM_1 */
#define TCPWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define TCPWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define TCPWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define TCPWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define TCPWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define TCPWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define TCPWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Timer_1 */
#define Timer_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Timer_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Timer_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Timer_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Timer_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Timer_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Timer_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Timer_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Timer_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* UART_IN */
#define UART_IN__0__DR CYREG_GPIO_PRT0_DR
#define UART_IN__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_IN__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_IN__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_IN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define UART_IN__0__HSIOM_GPIO 0u
#define UART_IN__0__HSIOM_I2C 14u
#define UART_IN__0__HSIOM_I2C_SCL 14u
#define UART_IN__0__HSIOM_MASK 0x000F0000u
#define UART_IN__0__HSIOM_SHIFT 16u
#define UART_IN__0__HSIOM_SPI 15u
#define UART_IN__0__HSIOM_SPI_MOSI 15u
#define UART_IN__0__HSIOM_UART 9u
#define UART_IN__0__HSIOM_UART_RX 9u
#define UART_IN__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_IN__0__INTR CYREG_GPIO_PRT0_INTR
#define UART_IN__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_IN__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_IN__0__MASK 0x10u
#define UART_IN__0__PC CYREG_GPIO_PRT0_PC
#define UART_IN__0__PC2 CYREG_GPIO_PRT0_PC2
#define UART_IN__0__PORT 0u
#define UART_IN__0__PS CYREG_GPIO_PRT0_PS
#define UART_IN__0__SHIFT 4u
#define UART_IN__DR CYREG_GPIO_PRT0_DR
#define UART_IN__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_IN__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_IN__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_IN__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_IN__INTR CYREG_GPIO_PRT0_INTR
#define UART_IN__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_IN__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_IN__MASK 0x10u
#define UART_IN__PC CYREG_GPIO_PRT0_PC
#define UART_IN__PC2 CYREG_GPIO_PRT0_PC2
#define UART_IN__PORT 0u
#define UART_IN__PS CYREG_GPIO_PRT0_PS
#define UART_IN__SHIFT 4u

/* VBatLow */
#define VBatLow__0__DR CYREG_GPIO_PRT2_DR
#define VBatLow__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VBatLow__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VBatLow__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VBatLow__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define VBatLow__0__HSIOM_MASK 0x0000000Fu
#define VBatLow__0__HSIOM_SHIFT 0u
#define VBatLow__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VBatLow__0__INTR CYREG_GPIO_PRT2_INTR
#define VBatLow__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VBatLow__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define VBatLow__0__MASK 0x01u
#define VBatLow__0__PC CYREG_GPIO_PRT2_PC
#define VBatLow__0__PC2 CYREG_GPIO_PRT2_PC2
#define VBatLow__0__PORT 2u
#define VBatLow__0__PS CYREG_GPIO_PRT2_PS
#define VBatLow__0__SHIFT 0u
#define VBatLow__DR CYREG_GPIO_PRT2_DR
#define VBatLow__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define VBatLow__DR_INV CYREG_GPIO_PRT2_DR_INV
#define VBatLow__DR_SET CYREG_GPIO_PRT2_DR_SET
#define VBatLow__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define VBatLow__INTR CYREG_GPIO_PRT2_INTR
#define VBatLow__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define VBatLow__INTSTAT CYREG_GPIO_PRT2_INTR
#define VBatLow__MASK 0x01u
#define VBatLow__PC CYREG_GPIO_PRT2_PC
#define VBatLow__PC2 CYREG_GPIO_PRT2_PC2
#define VBatLow__PORT 2u
#define VBatLow__PS CYREG_GPIO_PRT2_PS
#define VBatLow__SHIFT 0u

/* BLUE_LED */
#define BLUE_LED__0__DR CYREG_GPIO_PRT0_DR
#define BLUE_LED__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define BLUE_LED__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define BLUE_LED__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define BLUE_LED__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define BLUE_LED__0__HSIOM_MASK 0x00000F00u
#define BLUE_LED__0__HSIOM_SHIFT 8u
#define BLUE_LED__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define BLUE_LED__0__INTR CYREG_GPIO_PRT0_INTR
#define BLUE_LED__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define BLUE_LED__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define BLUE_LED__0__MASK 0x04u
#define BLUE_LED__0__PC CYREG_GPIO_PRT0_PC
#define BLUE_LED__0__PC2 CYREG_GPIO_PRT0_PC2
#define BLUE_LED__0__PORT 0u
#define BLUE_LED__0__PS CYREG_GPIO_PRT0_PS
#define BLUE_LED__0__SHIFT 2u
#define BLUE_LED__DR CYREG_GPIO_PRT0_DR
#define BLUE_LED__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define BLUE_LED__DR_INV CYREG_GPIO_PRT0_DR_INV
#define BLUE_LED__DR_SET CYREG_GPIO_PRT0_DR_SET
#define BLUE_LED__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define BLUE_LED__INTR CYREG_GPIO_PRT0_INTR
#define BLUE_LED__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define BLUE_LED__INTSTAT CYREG_GPIO_PRT0_INTR
#define BLUE_LED__MASK 0x04u
#define BLUE_LED__PC CYREG_GPIO_PRT0_PC
#define BLUE_LED__PC2 CYREG_GPIO_PRT0_PC2
#define BLUE_LED__PORT 0u
#define BLUE_LED__PS CYREG_GPIO_PRT0_PS
#define BLUE_LED__SHIFT 2u

/* RELAY_EN */
#define RELAY_EN__0__DR CYREG_GPIO_PRT0_DR
#define RELAY_EN__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define RELAY_EN__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define RELAY_EN__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define RELAY_EN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define RELAY_EN__0__HSIOM_MASK 0x0000F000u
#define RELAY_EN__0__HSIOM_SHIFT 12u
#define RELAY_EN__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define RELAY_EN__0__INTR CYREG_GPIO_PRT0_INTR
#define RELAY_EN__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define RELAY_EN__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define RELAY_EN__0__MASK 0x08u
#define RELAY_EN__0__PC CYREG_GPIO_PRT0_PC
#define RELAY_EN__0__PC2 CYREG_GPIO_PRT0_PC2
#define RELAY_EN__0__PORT 0u
#define RELAY_EN__0__PS CYREG_GPIO_PRT0_PS
#define RELAY_EN__0__SHIFT 3u
#define RELAY_EN__DR CYREG_GPIO_PRT0_DR
#define RELAY_EN__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define RELAY_EN__DR_INV CYREG_GPIO_PRT0_DR_INV
#define RELAY_EN__DR_SET CYREG_GPIO_PRT0_DR_SET
#define RELAY_EN__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define RELAY_EN__INTR CYREG_GPIO_PRT0_INTR
#define RELAY_EN__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define RELAY_EN__INTSTAT CYREG_GPIO_PRT0_INTR
#define RELAY_EN__MASK 0x08u
#define RELAY_EN__PC CYREG_GPIO_PRT0_PC
#define RELAY_EN__PC2 CYREG_GPIO_PRT0_PC2
#define RELAY_EN__PORT 0u
#define RELAY_EN__PS CYREG_GPIO_PRT0_PS
#define RELAY_EN__SHIFT 3u

/* Shunt_In */
#define Shunt_In__0__DR CYREG_GPIO_PRT1_DR
#define Shunt_In__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Shunt_In__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Shunt_In__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Shunt_In__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Shunt_In__0__HSIOM_MASK 0x00F00000u
#define Shunt_In__0__HSIOM_SHIFT 20u
#define Shunt_In__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Shunt_In__0__INTR CYREG_GPIO_PRT1_INTR
#define Shunt_In__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Shunt_In__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Shunt_In__0__MASK 0x20u
#define Shunt_In__0__PC CYREG_GPIO_PRT1_PC
#define Shunt_In__0__PC2 CYREG_GPIO_PRT1_PC2
#define Shunt_In__0__PORT 1u
#define Shunt_In__0__PS CYREG_GPIO_PRT1_PS
#define Shunt_In__0__SHIFT 5u
#define Shunt_In__DR CYREG_GPIO_PRT1_DR
#define Shunt_In__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Shunt_In__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Shunt_In__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Shunt_In__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Shunt_In__INTR CYREG_GPIO_PRT1_INTR
#define Shunt_In__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Shunt_In__INTSTAT CYREG_GPIO_PRT1_INTR
#define Shunt_In__MASK 0x20u
#define Shunt_In__PC CYREG_GPIO_PRT1_PC
#define Shunt_In__PC2 CYREG_GPIO_PRT1_PC2
#define Shunt_In__PORT 1u
#define Shunt_In__PS CYREG_GPIO_PRT1_PS
#define Shunt_In__SHIFT 5u

/* UART_OUT */
#define UART_OUT__0__DR CYREG_GPIO_PRT0_DR
#define UART_OUT__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_OUT__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_OUT__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_OUT__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define UART_OUT__0__HSIOM_GPIO 0u
#define UART_OUT__0__HSIOM_I2C 14u
#define UART_OUT__0__HSIOM_I2C_SDA 14u
#define UART_OUT__0__HSIOM_MASK 0x00F00000u
#define UART_OUT__0__HSIOM_SHIFT 20u
#define UART_OUT__0__HSIOM_SPI 15u
#define UART_OUT__0__HSIOM_SPI_MISO 15u
#define UART_OUT__0__HSIOM_UART 9u
#define UART_OUT__0__HSIOM_UART_TX 9u
#define UART_OUT__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_OUT__0__INTR CYREG_GPIO_PRT0_INTR
#define UART_OUT__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_OUT__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_OUT__0__MASK 0x20u
#define UART_OUT__0__PC CYREG_GPIO_PRT0_PC
#define UART_OUT__0__PC2 CYREG_GPIO_PRT0_PC2
#define UART_OUT__0__PORT 0u
#define UART_OUT__0__PS CYREG_GPIO_PRT0_PS
#define UART_OUT__0__SHIFT 5u
#define UART_OUT__DR CYREG_GPIO_PRT0_DR
#define UART_OUT__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_OUT__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_OUT__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_OUT__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_OUT__INTR CYREG_GPIO_PRT0_INTR
#define UART_OUT__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_OUT__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_OUT__MASK 0x20u
#define UART_OUT__PC CYREG_GPIO_PRT0_PC
#define UART_OUT__PC2 CYREG_GPIO_PRT0_PC2
#define UART_OUT__PORT 0u
#define UART_OUT__PS CYREG_GPIO_PRT0_PS
#define UART_OUT__SHIFT 5u

/* VBatHigh */
#define VBatHigh__0__DR CYREG_GPIO_PRT1_DR
#define VBatHigh__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define VBatHigh__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define VBatHigh__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define VBatHigh__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define VBatHigh__0__HSIOM_MASK 0x0000000Fu
#define VBatHigh__0__HSIOM_SHIFT 0u
#define VBatHigh__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define VBatHigh__0__INTR CYREG_GPIO_PRT1_INTR
#define VBatHigh__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define VBatHigh__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define VBatHigh__0__MASK 0x01u
#define VBatHigh__0__PC CYREG_GPIO_PRT1_PC
#define VBatHigh__0__PC2 CYREG_GPIO_PRT1_PC2
#define VBatHigh__0__PORT 1u
#define VBatHigh__0__PS CYREG_GPIO_PRT1_PS
#define VBatHigh__0__SHIFT 0u
#define VBatHigh__DR CYREG_GPIO_PRT1_DR
#define VBatHigh__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define VBatHigh__DR_INV CYREG_GPIO_PRT1_DR_INV
#define VBatHigh__DR_SET CYREG_GPIO_PRT1_DR_SET
#define VBatHigh__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define VBatHigh__INTR CYREG_GPIO_PRT1_INTR
#define VBatHigh__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define VBatHigh__INTSTAT CYREG_GPIO_PRT1_INTR
#define VBatHigh__MASK 0x01u
#define VBatHigh__PC CYREG_GPIO_PRT1_PC
#define VBatHigh__PC2 CYREG_GPIO_PRT1_PC2
#define VBatHigh__PORT 1u
#define VBatHigh__PS CYREG_GPIO_PRT1_PS
#define VBatHigh__SHIFT 0u

/* Shunt_Gnd */
#define Shunt_Gnd__0__DR CYREG_GPIO_PRT2_DR
#define Shunt_Gnd__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Shunt_Gnd__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Shunt_Gnd__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Shunt_Gnd__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Shunt_Gnd__0__HSIOM_MASK 0x000F0000u
#define Shunt_Gnd__0__HSIOM_SHIFT 16u
#define Shunt_Gnd__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Shunt_Gnd__0__INTR CYREG_GPIO_PRT2_INTR
#define Shunt_Gnd__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Shunt_Gnd__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Shunt_Gnd__0__MASK 0x10u
#define Shunt_Gnd__0__PC CYREG_GPIO_PRT2_PC
#define Shunt_Gnd__0__PC2 CYREG_GPIO_PRT2_PC2
#define Shunt_Gnd__0__PORT 2u
#define Shunt_Gnd__0__PS CYREG_GPIO_PRT2_PS
#define Shunt_Gnd__0__SHIFT 4u
#define Shunt_Gnd__DR CYREG_GPIO_PRT2_DR
#define Shunt_Gnd__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Shunt_Gnd__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Shunt_Gnd__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Shunt_Gnd__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Shunt_Gnd__INTR CYREG_GPIO_PRT2_INTR
#define Shunt_Gnd__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Shunt_Gnd__INTSTAT CYREG_GPIO_PRT2_INTR
#define Shunt_Gnd__MASK 0x10u
#define Shunt_Gnd__PC CYREG_GPIO_PRT2_PC
#define Shunt_Gnd__PC2 CYREG_GPIO_PRT2_PC2
#define Shunt_Gnd__PORT 2u
#define Shunt_Gnd__PS CYREG_GPIO_PRT2_PS
#define Shunt_Gnd__SHIFT 4u

/* Miscellaneous */
#define CY_PROJECT_NAME "Internal_Main"
#define CY_VERSION "PSoC Creator  4.4"
#define CyDesignWideVoltageReference_PRB_REF CYREG_PASS_PRB_REF0
#define CYDEV_BANDGAP_REF_GAIN 1
#define CYDEV_BANDGAP_VOLTAGE 1.200
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1C2021ACu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4I
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4I_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 12u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PRB_VDDA_SLEEP 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_SYSTEM_PRB_SOURCE 0
#define CYDEV_SYSTEM_PRB_VALUE 15
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8cpussv3_VERSION 1
#define CYIPBLOCK_m0s8csdv2_VERSION 2
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8pass4b_VERSION 1
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8srsslt_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
