Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Display"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : Display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "G:\Logica Secuencial\2do Parcial\Practica15_2Displays\Display\Display.vhd" into library work
Parsing entity <Display>.
Parsing architecture <Behavioral> of entity <display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Display> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "G:\Logica Secuencial\2do Parcial\Practica15_2Displays\Display\Display.vhd" Line 58. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Display>.
    Related source file is "G:\Logica Secuencial\2do Parcial\Practica15_2Displays\Display\Display.vhd".
    Found 4-bit register for signal <tmpd2>.
    Found 26-bit register for signal <conta>.
    Found 13-bit register for signal <conta2>.
    Found 1-bit register for signal <hba>.
    Found 4-bit register for signal <tmpd1>.
    Found 4-bit adder for signal <tmpd1[3]_GND_5_o_add_1_OUT> created at line 33.
    Found 4-bit adder for signal <tmpd2[3]_GND_5_o_add_3_OUT> created at line 36.
    Found 26-bit adder for signal <conta[25]_GND_5_o_add_8_OUT> created at line 42.
    Found 13-bit adder for signal <conta2[12]_GND_5_o_add_18_OUT> created at line 46.
    Found 16x7-bit Read Only RAM for signal <salida>
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 1
 26-bit adder                                          : 1
 4-bit adder                                           : 2
# Registers                                            : 5
 1-bit register                                        : 1
 13-bit register                                       : 1
 26-bit register                                       : 1
 4-bit register                                        : 2
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Display>.
The following registers are absorbed into counter <conta2>: 1 register on signal <conta2>.
The following registers are absorbed into counter <tmpd2>: 1 register on signal <tmpd2>.
The following registers are absorbed into counter <conta>: 1 register on signal <conta>.
The following registers are absorbed into counter <tmpd1>: 1 register on signal <tmpd1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_salida> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tmp>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <salida>        |          |
    -----------------------------------------------------------------------
Unit <Display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 4
 13-bit up counter                                     : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Display, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 185
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 37
#      LUT2                        : 2
#      LUT3                        : 4
#      LUT4                        : 3
#      LUT5                        : 31
#      LUT6                        : 25
#      MUXCY                       : 37
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 48
#      FD                          : 34
#      FDE_1                       : 1
#      FDR                         : 13
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of  18224     0%  
 Number of Slice LUTs:                  106  out of   9112     1%  
    Number used as Logic:               106  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    106
   Number with an unused Flip Flop:      58  out of    106    54%  
   Number with an unused LUT:             0  out of    106     0%  
   Number of fully used LUT-FF pairs:    48  out of    106    45%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    186     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.361ns (Maximum Frequency: 186.532MHz)
   Minimum input arrival time before clock: 6.159ns
   Maximum output required time after clock: 7.269ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.361ns (frequency: 186.532MHz)
  Total number of paths / destination ports: 1794 / 62
-------------------------------------------------------------------------
Delay:               5.361ns (Levels of Logic = 4)
  Source:            conta_8 (FF)
  Destination:       tmpd2_2 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: conta_8 to tmpd2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  conta_8 (conta_8)
     LUT6:I0->O            5   0.254   1.117  PWR_5_o_conta[25]_equal_1_o<25>4 (PWR_5_o_conta[25]_equal_1_o<25>3)
     LUT6:I2->O            1   0.254   0.682  PWR_5_o_conta[25]_equal_1_o<25>5_1 (PWR_5_o_conta[25]_equal_1_o<25>5)
     LUT6:I5->O            2   0.254   0.726  Mcount_tmpd2_val1 (Mcount_tmpd2_val)
     LUT5:I4->O            1   0.254   0.000  tmpd2_2_rstpot (tmpd2_2_rstpot)
     FD:D                      0.074          tmpd2_2
    ----------------------------------------
    Total                      5.361ns (1.615ns logic, 3.746ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 76 / 34
-------------------------------------------------------------------------
Offset:              6.159ns (Levels of Logic = 4)
  Source:            pause (PAD)
  Destination:       tmpd2_1 (FF)
  Destination Clock: clk falling

  Data Path: pause to tmpd2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.328   1.975  pause_IBUF (pause_IBUF)
     LUT6:I0->O            1   0.254   1.112  PWR_5_o_conta[25]_equal_1_o<25>5_SW1 (N12)
     LUT6:I1->O            4   0.254   0.912  _n0117_inv1 (_n0117_inv)
     LUT6:I4->O            1   0.250   0.000  tmpd2_1_rstpot (tmpd2_1_rstpot)
     FD:D                      0.074          tmpd2_1
    ----------------------------------------
    Total                      6.159ns (2.160ns logic, 3.999ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 86 / 9
-------------------------------------------------------------------------
Offset:              7.269ns (Levels of Logic = 3)
  Source:            hba (FF)
  Destination:       salida<6> (PAD)
  Source Clock:      clk falling

  Data Path: hba to salida<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           12   0.525   1.297  hba (hba)
     LUT3:I0->O            7   0.235   1.365  Mmux_tmp31 (tmp<2>)
     LUT6:I0->O            1   0.254   0.681  Mram_salida51 (salida_5_OBUF)
     OBUF:I->O                 2.912          salida_5_OBUF (salida<5>)
    ----------------------------------------
    Total                      7.269ns (3.926ns logic, 3.343ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.361|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.13 secs
 
--> 

Total memory usage is 227272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

