# ALSU-Verification
Comprehensive verification environment for an ALSU (Arithmetic Logic and Shift Unit) in SystemVerilog. Features include constrained random testing, functional coverage, and a self-checking testbench with a golden model for ensuring correctness across all operations.
