$date
	Fri Jan 26 14:18:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$scope module testing $end
$var wire 1 ! a $end
$var wire 1 " a_not $end
$var wire 1 # b $end
$var wire 1 $ b_not $end
$var wire 1 % d0 $end
$var wire 1 & d1 $end
$var wire 1 ' d2 $end
$var wire 1 ( d3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
1%
1$
0#
1"
0!
$end
#10
0%
0$
1&
1#
#20
1'
1$
0&
0"
0#
1!
#30
0'
0$
1(
1#
#40
