# Loading project practica1
# reading /home/gabriel/intelFPGA/20.1.1.720/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project practica2
# Compile of flip-flops.vhd was successful.
# Compile of test_bench_practica2.vhd failed with 9 errors.
# Compile of practica2.vhd was successful.
# 3 compiles, 1 failed with 9 errors.
# Compile of flip-flops.vhd was successful.
# Compile of test_bench_practica2.vhd failed with 9 errors.
# Compile of practica2.vhd was successful.
# 3 compiles, 1 failed with 9 errors.
# Compile of flip-flops.vhd was successful.
# Compile of test_bench_practica2.vhd was successful.
# Compile of practica2.vhd failed with 2 errors.
# 3 compiles, 1 failed with 2 errors.
# Compile of flip-flops.vhd was successful.
# Compile of test_bench_practica2.vhd was successful.
# Compile of practica2.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.test_multiple_2
# vsim work.test_multiple_2 
# Start time: 22:09:20 on Dec 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_multiple_2(test)
# Loading work.practica_2(estructural_d)
# Loading work.flipflopd(funcional)
# Loading work.practica_2(estructural_jk)
# Loading work.practica_2(fsm_funcional)
# ** Warning: (vsim-8683) Uninitialized out port /test_multiple_2/ffJK/z has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /test_multiple_2/fsmF/z has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint sim:/test_multiple_2/ffD/*
run -all
# End time: 22:13:41 on Dec 17,2021, Elapsed time: 0:04:21
# Errors: 0, Warnings: 9
