#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fd120c84260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fd120c17d60 .scope module, "CPU_tb" "CPU_tb" 3 1;
 .timescale 0 0;
P_0x7fd120c83d20 .param/str "ROM_INIT_FILE" 0 3 25, "test/testcases/bltz_3_instructions.mem";
v0x7fd120cb02e0_0 .net "active", 0 0, v0x7fd120ca82e0_0;  1 drivers
v0x7fd120cb03a0_0 .var "clk", 0 0;
v0x7fd120cb0470_0 .var "clock_enable", 0 0;
v0x7fd120cb0500_0 .net "data_address", 31 0, L_0x7fd120cbfb40;  1 drivers
v0x7fd120cb0590_0 .net "data_read", 0 0, v0x7fd120ca8710_0;  1 drivers
v0x7fd120cb06a0_0 .net "data_readdata", 31 0, L_0x7fd120cb5290;  1 drivers
v0x7fd120cb0730_0 .net "data_write", 0 0, v0x7fd120ca8860_0;  1 drivers
v0x7fd120cb0800_0 .net "data_writedata", 31 0, v0x7fd120ca88f0_0;  1 drivers
v0x7fd120cb08d0_0 .net "instr_address", 31 0, v0x7fd120ca8c60_0;  1 drivers
v0x7fd120cb09e0_0 .net "instr_readdata", 31 0, L_0x7fd120cb1b00;  1 drivers
v0x7fd120cb0ab0_0 .net "register_v0", 31 0, L_0x7fd120cbde10;  1 drivers
v0x7fd120cb0b40_0 .var "reset", 0 0;
S_0x7fd120c0e080 .scope module, "CPU" "mips_cpu_harvard" 3 93, 4 1 0, S_0x7fd120c17d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_readdata";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clock_enable";
    .port_info 5 /OUTPUT 32 "register_v0";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 32 "data_writedata";
    .port_info 9 /OUTPUT 1 "active";
    .port_info 10 /OUTPUT 1 "data_read";
    .port_info 11 /OUTPUT 1 "data_write";
enum0x7fd120c53f60 .enum4 (6)
   "R" 6'b000000,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "LW" 6'b100011,
   "XORI" 6'b001110,
   "BEQ" 6'b000100,
   "LUI" 6'b001111,
   "ORI" 6'b001101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "B0" 6'b000001,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111,
   "BNE" 6'b000101,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
enum0x7fd120c56760 .enum4 (6)
   "JR" 6'b001000,
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "OR" 6'b100101,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "JALR" 6'b001001,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010
 ;
enum0x7fd120c58c20 .enum4 (3)
   "Branch" 3'b000,
   "Imm" 3'b001,
   "Load" 3'b100,
   "Store" 3'b101
 ;
enum0x7fd120c592c0 .enum4 (5)
   "BLTZAL" 5'b10000,
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BGEZAL" 5'b10001
 ;
L_0x7fd120cb7990 .functor OR 1, L_0x7fd120cb7560, L_0x7fd120cb77f0, C4<0>, C4<0>;
L_0x7fd120cb7f30 .functor AND 1, L_0x7fd120cb7d10, L_0x7fd120cb7db0, C4<1>, C4<1>;
L_0x7fd120cb8d90 .functor OR 1, L_0x7fd120cb8b70, L_0x7fd120cb8940, C4<0>, C4<0>;
L_0x7fd120cb8e40 .functor AND 1, L_0x7fd120cb87c0, L_0x7fd120cb8d90, C4<1>, C4<1>;
L_0x7fd120cb8c50 .functor OR 1, L_0x7fd120cb8e40, L_0x7fd120cb8f50, C4<0>, C4<0>;
L_0x7fd120cb9390 .functor AND 1, L_0x7fd120cb90f0, L_0x7fd120cb9540, C4<1>, C4<1>;
L_0x7fd120cb9840 .functor AND 1, L_0x7fd120cb9390, L_0x7fd120cb97a0, C4<1>, C4<1>;
L_0x7fd120cb9620 .functor AND 1, L_0x7fd120cb9840, L_0x7fd120cb9930, C4<1>, C4<1>;
L_0x7fd120cb7150 .functor AND 1, L_0x7fd120cb9620, L_0x7fd120cb9ba0, C4<1>, C4<1>;
L_0x7fd120cb9a10 .functor AND 1, L_0x7fd120cb7150, L_0x7fd120cb9dd0, C4<1>, C4<1>;
L_0x7fd120cba0b0 .functor AND 1, L_0x7fd120cb9a10, L_0x7fd120cba010, C4<1>, C4<1>;
L_0x7fd120cb9e70 .functor AND 1, L_0x7fd120cba0b0, L_0x7fd120cba200, C4<1>, C4<1>;
L_0x7fd120cba4d0 .functor OR 1, L_0x7fd120cb9e70, L_0x7fd120cb9f60, C4<0>, C4<0>;
L_0x7fd120cba2a0 .functor OR 1, L_0x7fd120cba4d0, L_0x7fd120cba630, C4<0>, C4<0>;
L_0x7fd120cba8d0 .functor OR 1, L_0x7fd120cba2a0, L_0x7fd120cba390, C4<0>, C4<0>;
L_0x7fd120cbaae0 .functor OR 1, L_0x7fd120cba6d0, L_0x7fd120cba7f0, C4<0>, C4<0>;
L_0x7fd120cbabf0 .functor AND 1, L_0x7fd120cbaa40, L_0x7fd120cbaae0, C4<1>, C4<1>;
L_0x7fd120cbafc0 .functor OR 1, L_0x7fd120cba8d0, L_0x7fd120cbabf0, C4<0>, C4<0>;
L_0x7fd120cbb490 .functor AND 1, L_0x7fd120cbadb0, L_0x7fd120cb6ca0, C4<1>, C4<1>;
L_0x7fd120cbb680 .functor AND 1, L_0x7fd120cbb490, L_0x7fd120cbb5e0, C4<1>, C4<1>;
L_0x7fd120cbb950 .functor OR 1, L_0x7fd120cbbc30, L_0x7fd120cbb870, C4<0>, C4<0>;
L_0x7fd120cb8a60 .functor OR 1, L_0x7fd120cbb950, L_0x7fd120cbb540, C4<0>, C4<0>;
L_0x7fd120cbbdf0 .functor OR 1, L_0x7fd120cb8a60, L_0x7fd120cbbd10, C4<0>, C4<0>;
L_0x7fd120cbc1f0 .functor OR 1, L_0x7fd120cbbdf0, L_0x7fd120cbbee0, C4<0>, C4<0>;
L_0x7fd120cbc3c0 .functor OR 1, L_0x7fd120cbc1f0, L_0x7fd120cbc2e0, C4<0>, C4<0>;
L_0x7fd120cbc4f0 .functor OR 1, L_0x7fd120cbc3c0, L_0x7fd120cbc430, C4<0>, C4<0>;
L_0x7fd120cbc6c0 .functor OR 1, L_0x7fd120cbc4f0, L_0x7fd120cbc5e0, C4<0>, C4<0>;
L_0x7fd120cbc8d0 .functor OR 1, L_0x7fd120cbc6c0, L_0x7fd120cbc7c0, C4<0>, C4<0>;
L_0x7fd120cbcac0 .functor OR 1, L_0x7fd120cbc8d0, L_0x7fd120cbc9c0, C4<0>, C4<0>;
L_0x7fd120cbccf0 .functor OR 1, L_0x7fd120cbcac0, L_0x7fd120cbcbd0, C4<0>, C4<0>;
L_0x7fd120cbcee0 .functor OR 1, L_0x7fd120cbccf0, L_0x7fd120cbce00, C4<0>, C4<0>;
L_0x7fd120cbd0c0 .functor OR 1, L_0x7fd120cbcee0, L_0x7fd120cbcfe0, C4<0>, C4<0>;
L_0x7fd120cbd710 .functor OR 1, L_0x7fd120cbd530, L_0x7fd120cbd610, C4<0>, C4<0>;
L_0x7fd120cbdc20 .functor OR 1, L_0x7fd120cbd710, L_0x7fd120cbd3f0, C4<0>, C4<0>;
v0x7fd120ca95f0_2 .array/port v0x7fd120ca95f0, 2;
L_0x7fd120cbde10 .functor BUFZ 32, v0x7fd120ca95f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd120ca0aa0_0 .var "ALU_code", 3 0;
v0x7fd120ca0b70_0 .net "HI", 31 0, L_0x7fd120cbe950;  1 drivers
v0x7fd120ca0c00_0 .var/s "HI_reg", 31 0;
v0x7fd120ca0c90_0 .net "I_type", 0 0, L_0x7fd120cb8080;  1 drivers
v0x7fd120ca0d20_0 .net "J_type", 0 0, L_0x7fd120cb7b60;  1 drivers
v0x7fd120ca0e00_0 .net "LO", 31 0, L_0x7fd120cbe8b0;  1 drivers
v0x7fd120ca0ea0_0 .var/s "LO_reg", 31 0;
v0x7fd120ca0f40_0 .net "MSB", 0 0, L_0x7fd120cbe650;  1 drivers
v0x7fd120ca0fe0_0 .net "OP", 5 0, L_0x7fd120cb6730;  1 drivers
v0x7fd120ca1120_0 .net "OP_tail", 2 0, L_0x7fd120cb6e80;  1 drivers
v0x7fd120ca11b0_0 .var "PC_next", 31 0;
v0x7fd120ca1240_0 .net "PC_upper", 3 0, L_0x7fd120cb71d0;  1 drivers
v0x7fd120ca12e0_0 .net "R_type", 0 0, L_0x7fd120cb76a0;  1 drivers
v0x7fd120ca1380_0 .net *"_ivl_1", 7 0, L_0x7fd120cb6080;  1 drivers
L_0x7fd120d74010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca1430_0 .net *"_ivl_101", 0 0, L_0x7fd120d74010;  1 drivers
L_0x7fd120d74058 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca14e0_0 .net/2u *"_ivl_102", 5 0, L_0x7fd120d74058;  1 drivers
v0x7fd120ca1590_0 .net *"_ivl_104", 0 0, L_0x7fd120cb86e0;  1 drivers
v0x7fd120ca1730_0 .net *"_ivl_107", 4 0, L_0x7fd120cb85d0;  1 drivers
v0x7fd120ca17e0_0 .net *"_ivl_108", 5 0, L_0x7fd120cb88a0;  1 drivers
L_0x7fd120d740a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca1890_0 .net *"_ivl_111", 0 0, L_0x7fd120d740a0;  1 drivers
L_0x7fd120d740e8 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca1940_0 .net/2u *"_ivl_112", 5 0, L_0x7fd120d740e8;  1 drivers
v0x7fd120ca19f0_0 .net *"_ivl_114", 0 0, L_0x7fd120cb87c0;  1 drivers
L_0x7fd120d74130 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca1a90_0 .net/2u *"_ivl_116", 5 0, L_0x7fd120d74130;  1 drivers
v0x7fd120ca1b40_0 .net *"_ivl_118", 0 0, L_0x7fd120cb8b70;  1 drivers
L_0x7fd120d74178 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca1be0_0 .net/2u *"_ivl_120", 5 0, L_0x7fd120d74178;  1 drivers
v0x7fd120ca1c90_0 .net *"_ivl_122", 0 0, L_0x7fd120cb8940;  1 drivers
v0x7fd120ca1d30_0 .net *"_ivl_125", 0 0, L_0x7fd120cb8d90;  1 drivers
v0x7fd120ca1dd0_0 .net *"_ivl_127", 0 0, L_0x7fd120cb8e40;  1 drivers
L_0x7fd120d741c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca1e70_0 .net/2u *"_ivl_128", 5 0, L_0x7fd120d741c0;  1 drivers
v0x7fd120ca1f20_0 .net *"_ivl_130", 0 0, L_0x7fd120cb8f50;  1 drivers
v0x7fd120ca1fc0_0 .net *"_ivl_133", 0 0, L_0x7fd120cb8c50;  1 drivers
L_0x7fd120d74208 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca2060_0 .net/2u *"_ivl_134", 5 0, L_0x7fd120d74208;  1 drivers
v0x7fd120ca2110_0 .net *"_ivl_137", 4 0, L_0x7fd120cb4be0;  1 drivers
v0x7fd120ca1640_0 .net *"_ivl_138", 5 0, L_0x7fd120cb4c80;  1 drivers
L_0x7fd120d74250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca23a0_0 .net *"_ivl_141", 0 0, L_0x7fd120d74250;  1 drivers
v0x7fd120ca2430_0 .net *"_ivl_142", 5 0, L_0x7fd120cb9190;  1 drivers
L_0x7fd120d74298 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca24d0_0 .net/2u *"_ivl_146", 5 0, L_0x7fd120d74298;  1 drivers
v0x7fd120ca2580_0 .net *"_ivl_148", 0 0, L_0x7fd120cb90f0;  1 drivers
v0x7fd120ca2620_0 .net *"_ivl_15", 2 0, L_0x7fd120cb6930;  1 drivers
L_0x7fd120d742e0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca26d0_0 .net/2u *"_ivl_150", 5 0, L_0x7fd120d742e0;  1 drivers
v0x7fd120ca2780_0 .net *"_ivl_152", 0 0, L_0x7fd120cb9540;  1 drivers
v0x7fd120ca2820_0 .net *"_ivl_155", 0 0, L_0x7fd120cb9390;  1 drivers
L_0x7fd120d74328 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca28c0_0 .net/2u *"_ivl_156", 5 0, L_0x7fd120d74328;  1 drivers
v0x7fd120ca2970_0 .net *"_ivl_158", 0 0, L_0x7fd120cb97a0;  1 drivers
L_0x7fd120d73c20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca2a10_0 .net/2u *"_ivl_16", 2 0, L_0x7fd120d73c20;  1 drivers
v0x7fd120ca2ac0_0 .net *"_ivl_161", 0 0, L_0x7fd120cb9840;  1 drivers
L_0x7fd120d74370 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca2b60_0 .net/2u *"_ivl_162", 5 0, L_0x7fd120d74370;  1 drivers
v0x7fd120ca2c10_0 .net *"_ivl_164", 0 0, L_0x7fd120cb9930;  1 drivers
v0x7fd120ca2cb0_0 .net *"_ivl_167", 0 0, L_0x7fd120cb9620;  1 drivers
L_0x7fd120d743b8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca2d50_0 .net/2u *"_ivl_168", 5 0, L_0x7fd120d743b8;  1 drivers
v0x7fd120ca2e00_0 .net *"_ivl_170", 0 0, L_0x7fd120cb9ba0;  1 drivers
v0x7fd120ca2ea0_0 .net *"_ivl_173", 0 0, L_0x7fd120cb7150;  1 drivers
L_0x7fd120d74400 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca2f40_0 .net/2u *"_ivl_174", 5 0, L_0x7fd120d74400;  1 drivers
v0x7fd120ca2ff0_0 .net *"_ivl_176", 0 0, L_0x7fd120cb9dd0;  1 drivers
v0x7fd120ca3090_0 .net *"_ivl_179", 0 0, L_0x7fd120cb9a10;  1 drivers
v0x7fd120ca3130_0 .net *"_ivl_18", 0 0, L_0x7fd120cb6a10;  1 drivers
L_0x7fd120d74448 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca31d0_0 .net/2u *"_ivl_180", 5 0, L_0x7fd120d74448;  1 drivers
v0x7fd120ca3280_0 .net *"_ivl_182", 0 0, L_0x7fd120cba010;  1 drivers
v0x7fd120ca3320_0 .net *"_ivl_185", 0 0, L_0x7fd120cba0b0;  1 drivers
L_0x7fd120d74490 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca33c0_0 .net/2u *"_ivl_186", 5 0, L_0x7fd120d74490;  1 drivers
v0x7fd120ca3470_0 .net *"_ivl_188", 0 0, L_0x7fd120cba200;  1 drivers
v0x7fd120ca3510_0 .net *"_ivl_191", 0 0, L_0x7fd120cb9e70;  1 drivers
L_0x7fd120d744d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca35b0_0 .net/2u *"_ivl_192", 2 0, L_0x7fd120d744d8;  1 drivers
v0x7fd120ca3660_0 .net *"_ivl_194", 0 0, L_0x7fd120cb9f60;  1 drivers
v0x7fd120ca3700_0 .net *"_ivl_197", 0 0, L_0x7fd120cba4d0;  1 drivers
L_0x7fd120d74520 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca21b0_0 .net/2u *"_ivl_198", 2 0, L_0x7fd120d74520;  1 drivers
L_0x7fd120d73c68 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca2260_0 .net/2s *"_ivl_20", 1 0, L_0x7fd120d73c68;  1 drivers
v0x7fd120ca2310_0 .net *"_ivl_200", 0 0, L_0x7fd120cba630;  1 drivers
v0x7fd120ca37a0_0 .net *"_ivl_203", 0 0, L_0x7fd120cba2a0;  1 drivers
L_0x7fd120d74568 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca3840_0 .net/2u *"_ivl_204", 5 0, L_0x7fd120d74568;  1 drivers
v0x7fd120ca38f0_0 .net *"_ivl_206", 0 0, L_0x7fd120cba390;  1 drivers
v0x7fd120ca3990_0 .net *"_ivl_209", 0 0, L_0x7fd120cba8d0;  1 drivers
L_0x7fd120d745b0 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca3a30_0 .net/2u *"_ivl_210", 5 0, L_0x7fd120d745b0;  1 drivers
v0x7fd120ca3ae0_0 .net *"_ivl_212", 0 0, L_0x7fd120cbaa40;  1 drivers
L_0x7fd120d745f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca3b80_0 .net/2u *"_ivl_214", 5 0, L_0x7fd120d745f8;  1 drivers
v0x7fd120ca3c30_0 .net *"_ivl_216", 0 0, L_0x7fd120cba6d0;  1 drivers
L_0x7fd120d74640 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca3cd0_0 .net/2u *"_ivl_218", 5 0, L_0x7fd120d74640;  1 drivers
L_0x7fd120d73cb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca3d80_0 .net/2s *"_ivl_22", 1 0, L_0x7fd120d73cb0;  1 drivers
v0x7fd120ca3e30_0 .net *"_ivl_220", 0 0, L_0x7fd120cba7f0;  1 drivers
v0x7fd120ca3ed0_0 .net *"_ivl_223", 0 0, L_0x7fd120cbaae0;  1 drivers
v0x7fd120ca3f70_0 .net *"_ivl_225", 0 0, L_0x7fd120cbabf0;  1 drivers
v0x7fd120ca4010_0 .net *"_ivl_227", 0 0, L_0x7fd120cbafc0;  1 drivers
L_0x7fd120d74688 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca40b0_0 .net/2s *"_ivl_228", 1 0, L_0x7fd120d74688;  1 drivers
L_0x7fd120d746d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca4160_0 .net/2s *"_ivl_230", 1 0, L_0x7fd120d746d0;  1 drivers
v0x7fd120ca4210_0 .net *"_ivl_232", 1 0, L_0x7fd120cbb030;  1 drivers
L_0x7fd120d74718 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca42c0_0 .net/2u *"_ivl_238", 5 0, L_0x7fd120d74718;  1 drivers
v0x7fd120ca4370_0 .net *"_ivl_24", 1 0, L_0x7fd120cb6b80;  1 drivers
v0x7fd120ca4420_0 .net *"_ivl_240", 0 0, L_0x7fd120cbadb0;  1 drivers
v0x7fd120ca44c0_0 .net *"_ivl_243", 0 0, L_0x7fd120cbb490;  1 drivers
v0x7fd120ca4560_0 .net *"_ivl_245", 0 0, L_0x7fd120cbb5e0;  1 drivers
v0x7fd120ca4600_0 .net *"_ivl_247", 0 0, L_0x7fd120cbb680;  1 drivers
L_0x7fd120d74760 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca46a0_0 .net/2u *"_ivl_248", 26 0, L_0x7fd120d74760;  1 drivers
v0x7fd120ca4750_0 .net *"_ivl_250", 31 0, L_0x7fd120cbb730;  1 drivers
v0x7fd120ca4800_0 .net *"_ivl_252", 31 0, L_0x7fd120cbb290;  1 drivers
v0x7fd120ca48b0_0 .net *"_ivl_254", 6 0, L_0x7fd120cbb330;  1 drivers
L_0x7fd120d747a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca4960_0 .net *"_ivl_257", 0 0, L_0x7fd120d747a8;  1 drivers
L_0x7fd120d747f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca4a10_0 .net/2u *"_ivl_260", 5 0, L_0x7fd120d747f0;  1 drivers
v0x7fd120ca4ac0_0 .net *"_ivl_262", 0 0, L_0x7fd120cbbc30;  1 drivers
L_0x7fd120d74838 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca4b60_0 .net/2u *"_ivl_264", 5 0, L_0x7fd120d74838;  1 drivers
v0x7fd120ca4c10_0 .net *"_ivl_266", 0 0, L_0x7fd120cbb870;  1 drivers
v0x7fd120ca4cb0_0 .net *"_ivl_269", 0 0, L_0x7fd120cbb950;  1 drivers
L_0x7fd120d74880 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca4d50_0 .net/2u *"_ivl_270", 5 0, L_0x7fd120d74880;  1 drivers
v0x7fd120ca4e00_0 .net *"_ivl_272", 0 0, L_0x7fd120cbb540;  1 drivers
v0x7fd120ca4ea0_0 .net *"_ivl_275", 0 0, L_0x7fd120cb8a60;  1 drivers
L_0x7fd120d748c8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca4f40_0 .net/2u *"_ivl_276", 5 0, L_0x7fd120d748c8;  1 drivers
v0x7fd120ca4ff0_0 .net *"_ivl_278", 0 0, L_0x7fd120cbbd10;  1 drivers
v0x7fd120ca5090_0 .net *"_ivl_281", 0 0, L_0x7fd120cbbdf0;  1 drivers
L_0x7fd120d74910 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca5130_0 .net/2u *"_ivl_282", 5 0, L_0x7fd120d74910;  1 drivers
v0x7fd120ca51e0_0 .net *"_ivl_284", 0 0, L_0x7fd120cbbee0;  1 drivers
v0x7fd120ca5280_0 .net *"_ivl_287", 0 0, L_0x7fd120cbc1f0;  1 drivers
L_0x7fd120d74958 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca5320_0 .net/2u *"_ivl_288", 5 0, L_0x7fd120d74958;  1 drivers
v0x7fd120ca53d0_0 .net *"_ivl_290", 0 0, L_0x7fd120cbc2e0;  1 drivers
v0x7fd120ca5470_0 .net *"_ivl_293", 0 0, L_0x7fd120cbc3c0;  1 drivers
L_0x7fd120d749a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca5510_0 .net/2u *"_ivl_294", 5 0, L_0x7fd120d749a0;  1 drivers
v0x7fd120ca55c0_0 .net *"_ivl_296", 0 0, L_0x7fd120cbc430;  1 drivers
v0x7fd120ca5660_0 .net *"_ivl_299", 0 0, L_0x7fd120cbc4f0;  1 drivers
v0x7fd120ca5700_0 .net *"_ivl_3", 7 0, L_0x7fd120cb63f0;  1 drivers
L_0x7fd120d749e8 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca57b0_0 .net/2u *"_ivl_300", 5 0, L_0x7fd120d749e8;  1 drivers
v0x7fd120ca5860_0 .net *"_ivl_302", 0 0, L_0x7fd120cbc5e0;  1 drivers
v0x7fd120ca5900_0 .net *"_ivl_305", 0 0, L_0x7fd120cbc6c0;  1 drivers
L_0x7fd120d74a30 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca59a0_0 .net/2u *"_ivl_306", 5 0, L_0x7fd120d74a30;  1 drivers
v0x7fd120ca5a50_0 .net *"_ivl_308", 0 0, L_0x7fd120cbc7c0;  1 drivers
v0x7fd120ca5af0_0 .net *"_ivl_311", 0 0, L_0x7fd120cbc8d0;  1 drivers
L_0x7fd120d74a78 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca5b90_0 .net/2u *"_ivl_312", 5 0, L_0x7fd120d74a78;  1 drivers
v0x7fd120ca5c40_0 .net *"_ivl_314", 0 0, L_0x7fd120cbc9c0;  1 drivers
v0x7fd120ca5ce0_0 .net *"_ivl_317", 0 0, L_0x7fd120cbcac0;  1 drivers
L_0x7fd120d74ac0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca5d80_0 .net/2u *"_ivl_318", 5 0, L_0x7fd120d74ac0;  1 drivers
v0x7fd120ca5e30_0 .net *"_ivl_320", 0 0, L_0x7fd120cbcbd0;  1 drivers
v0x7fd120ca5ed0_0 .net *"_ivl_323", 0 0, L_0x7fd120cbccf0;  1 drivers
L_0x7fd120d74b08 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca5f70_0 .net/2u *"_ivl_324", 5 0, L_0x7fd120d74b08;  1 drivers
v0x7fd120ca6020_0 .net *"_ivl_326", 0 0, L_0x7fd120cbce00;  1 drivers
v0x7fd120ca60c0_0 .net *"_ivl_329", 0 0, L_0x7fd120cbcee0;  1 drivers
L_0x7fd120d74b50 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca6160_0 .net/2u *"_ivl_330", 5 0, L_0x7fd120d74b50;  1 drivers
v0x7fd120ca6210_0 .net *"_ivl_332", 0 0, L_0x7fd120cbcfe0;  1 drivers
v0x7fd120ca62b0_0 .net *"_ivl_335", 0 0, L_0x7fd120cbd0c0;  1 drivers
v0x7fd120ca6350_0 .net *"_ivl_336", 31 0, L_0x7fd120cbd1d0;  1 drivers
v0x7fd120ca6400_0 .net *"_ivl_338", 6 0, L_0x7fd120cbd290;  1 drivers
L_0x7fd120d73cf8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca64b0_0 .net/2u *"_ivl_34", 31 0, L_0x7fd120d73cf8;  1 drivers
L_0x7fd120d74b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca6560_0 .net *"_ivl_341", 0 0, L_0x7fd120d74b98;  1 drivers
L_0x7fd120d74be0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca6610_0 .net/2u *"_ivl_342", 5 0, L_0x7fd120d74be0;  1 drivers
v0x7fd120ca66c0_0 .net *"_ivl_344", 0 0, L_0x7fd120cbd530;  1 drivers
L_0x7fd120d74c28 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca6760_0 .net/2u *"_ivl_346", 5 0, L_0x7fd120d74c28;  1 drivers
v0x7fd120ca6810_0 .net *"_ivl_348", 0 0, L_0x7fd120cbd610;  1 drivers
v0x7fd120ca68b0_0 .net *"_ivl_351", 0 0, L_0x7fd120cbd710;  1 drivers
L_0x7fd120d74c70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca6950_0 .net/2u *"_ivl_352", 5 0, L_0x7fd120d74c70;  1 drivers
v0x7fd120ca6a00_0 .net *"_ivl_354", 0 0, L_0x7fd120cbd3f0;  1 drivers
v0x7fd120ca6aa0_0 .net *"_ivl_357", 0 0, L_0x7fd120cbdc20;  1 drivers
L_0x7fd120d74cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca6b40_0 .net/2u *"_ivl_358", 15 0, L_0x7fd120d74cb8;  1 drivers
v0x7fd120ca6bf0_0 .net *"_ivl_360", 31 0, L_0x7fd120cbdd10;  1 drivers
v0x7fd120ca6ca0_0 .net *"_ivl_363", 0 0, L_0x7fd120cbd7c0;  1 drivers
v0x7fd120ca6d50_0 .net *"_ivl_364", 15 0, L_0x7fd120cbd8e0;  1 drivers
v0x7fd120ca6e00_0 .net *"_ivl_366", 31 0, L_0x7fd120cbe150;  1 drivers
v0x7fd120ca6eb0_0 .net *"_ivl_368", 31 0, L_0x7fd120cbe450;  1 drivers
v0x7fd120ca6f60_0 .net/s *"_ivl_377", 17 0, L_0x7fd120cbdb10;  1 drivers
L_0x7fd120d74d00 .functor BUFT 1, C4<000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca7010_0 .net/2s *"_ivl_379", 17 0, L_0x7fd120d74d00;  1 drivers
v0x7fd120ca70c0_0 .net *"_ivl_384", 0 0, L_0x7fd120cbea70;  1 drivers
v0x7fd120ca7170_0 .net *"_ivl_385", 14 0, L_0x7fd120cbeb10;  1 drivers
L_0x7fd120d74d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca7220_0 .net/2u *"_ivl_389", 0 0, L_0x7fd120d74d48;  1 drivers
L_0x7fd120d73d40 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca72d0_0 .net/2u *"_ivl_44", 5 0, L_0x7fd120d73d40;  1 drivers
v0x7fd120ca7380_0 .net *"_ivl_46", 0 0, L_0x7fd120cb7440;  1 drivers
L_0x7fd120d73d88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca7420_0 .net/2s *"_ivl_48", 1 0, L_0x7fd120d73d88;  1 drivers
v0x7fd120ca74d0_0 .net *"_ivl_5", 7 0, L_0x7fd120cb6490;  1 drivers
L_0x7fd120d73dd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca7580_0 .net/2s *"_ivl_50", 1 0, L_0x7fd120d73dd0;  1 drivers
v0x7fd120ca7630_0 .net *"_ivl_52", 1 0, L_0x7fd120cb7600;  1 drivers
L_0x7fd120d73e18 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca76e0_0 .net/2u *"_ivl_56", 5 0, L_0x7fd120d73e18;  1 drivers
v0x7fd120ca7790_0 .net *"_ivl_58", 0 0, L_0x7fd120cb7560;  1 drivers
L_0x7fd120d73e60 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca7830_0 .net/2u *"_ivl_60", 5 0, L_0x7fd120d73e60;  1 drivers
v0x7fd120ca78e0_0 .net *"_ivl_62", 0 0, L_0x7fd120cb77f0;  1 drivers
v0x7fd120ca7980_0 .net *"_ivl_65", 0 0, L_0x7fd120cb7990;  1 drivers
L_0x7fd120d73ea8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca7a20_0 .net/2s *"_ivl_66", 1 0, L_0x7fd120d73ea8;  1 drivers
L_0x7fd120d73ef0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca7ad0_0 .net/2s *"_ivl_68", 1 0, L_0x7fd120d73ef0;  1 drivers
v0x7fd120ca7b80_0 .net *"_ivl_7", 7 0, L_0x7fd120cb6530;  1 drivers
v0x7fd120ca7c30_0 .net *"_ivl_70", 1 0, L_0x7fd120cb7a00;  1 drivers
v0x7fd120ca7ce0_0 .net *"_ivl_75", 0 0, L_0x7fd120cb7d10;  1 drivers
v0x7fd120ca7d80_0 .net *"_ivl_77", 0 0, L_0x7fd120cb7db0;  1 drivers
v0x7fd120ca7e20_0 .net *"_ivl_79", 0 0, L_0x7fd120cb7f30;  1 drivers
L_0x7fd120d73f38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca7ec0_0 .net/2s *"_ivl_80", 1 0, L_0x7fd120d73f38;  1 drivers
L_0x7fd120d73f80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca7f70_0 .net/2s *"_ivl_82", 1 0, L_0x7fd120d73f80;  1 drivers
v0x7fd120ca8020_0 .net *"_ivl_84", 1 0, L_0x7fd120cb7fa0;  1 drivers
v0x7fd120ca80d0_0 .net *"_ivl_91", 4 0, L_0x7fd120cb7e50;  1 drivers
L_0x7fd120d73fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120ca8180_0 .net *"_ivl_95", 0 0, L_0x7fd120d73fc8;  1 drivers
v0x7fd120ca8230_0 .net *"_ivl_97", 4 0, L_0x7fd120cb81a0;  1 drivers
v0x7fd120ca82e0_0 .var "active", 0 0;
v0x7fd120ca8380_0 .net "astart", 15 0, L_0x7fd120cb8250;  1 drivers
v0x7fd120ca8440_0 .var "branch_to", 32 0;
v0x7fd120ca84d0_0 .net "clk", 0 0, v0x7fd120cb03a0_0;  1 drivers
v0x7fd120ca8560_0 .net "clock_enable", 0 0, v0x7fd120cb0470_0;  1 drivers
v0x7fd120ca85f0_0 .net "data", 31 0, L_0x7fd120cc07e0;  1 drivers
v0x7fd120ca8680_0 .net "data_address", 31 0, L_0x7fd120cbfb40;  alias, 1 drivers
v0x7fd120ca8710_0 .var "data_read", 0 0;
v0x7fd120ca87a0_0 .net "data_readdata", 31 0, L_0x7fd120cb5290;  alias, 1 drivers
v0x7fd120ca8860_0 .var "data_write", 0 0;
v0x7fd120ca88f0_0 .var "data_writedata", 31 0;
v0x7fd120ca89a0_0 .var "destination", 31 0;
v0x7fd120ca8a50_0 .net "funct", 5 0, L_0x7fd120cb6850;  1 drivers
v0x7fd120ca8b00_0 .net "funct_tail", 1 0, L_0x7fd120cb6de0;  1 drivers
v0x7fd120ca8bb0_0 .net "instr", 31 0, L_0x7fd120cb65d0;  1 drivers
v0x7fd120ca8c60_0 .var "instr_address", 31 0;
v0x7fd120ca8d10_0 .net "instr_address_next", 31 0, L_0x7fd120cb70b0;  1 drivers
v0x7fd120ca8dc0_0 .net "instr_readdata", 31 0, L_0x7fd120cb1b00;  alias, 1 drivers
v0x7fd120ca8e70_0 .var "jump", 0 0;
v0x7fd120ca8f10_0 .var "jump_now", 0 0;
v0x7fd120ca8fb0_0 .var "jump_to", 31 0;
v0x7fd120ca9060_0 .var "next_active", 0 0;
v0x7fd120ca9100_0 .net "offset", 17 0, L_0x7fd120cbdfa0;  1 drivers
v0x7fd120ca91b0_0 .net "op_1", 31 0, L_0x7fd120cbbad0;  1 drivers
v0x7fd120ca9290_0 .net "op_2", 31 0, L_0x7fd120cbe530;  1 drivers
v0x7fd120ca9370_0 .net "out", 31 0, v0x7fd120c9ef40_0;  1 drivers
v0x7fd120ca9400_0 .net "reg_addr1", 5 0, L_0x7fd120cb8430;  1 drivers
v0x7fd120ca9490_0 .net "reg_addr2", 5 0, L_0x7fd120cb8330;  1 drivers
v0x7fd120ca9540_0 .net "reg_addrw", 5 0, L_0x7fd120cb92f0;  1 drivers
v0x7fd120ca95f0 .array "reg_file", 0 31, 31 0;
v0x7fd120ca9990_0 .var "reg_write", 31 0;
v0x7fd120ca9a40_0 .net "register_v0", 31 0, L_0x7fd120cbde10;  alias, 1 drivers
v0x7fd120ca9af0_0 .net "reset", 0 0, v0x7fd120cb0b40_0;  1 drivers
v0x7fd120ca9b90_0 .var "reset_prev", 0 0;
v0x7fd120ca9c30_0 .net "shamt", 4 0, L_0x7fd120cbad10;  1 drivers
v0x7fd120ca9ce0_0 .net "shift", 0 0, L_0x7fd120cb6ca0;  1 drivers
v0x7fd120ca9d80_0 .net "shift_op2", 0 0, L_0x7fd120cb73a0;  1 drivers
v0x7fd120ca9e20_0 .net "sign_ext_address", 32 0, L_0x7fd120cbec30;  1 drivers
v0x7fd120ca9ed0_0 .net "sign_ext_offset", 32 0, L_0x7fd120cbecf0;  1 drivers
v0x7fd120ca9f80_0 .var "stall", 0 0;
v0x7fd120caa030_0 .var "stall_prev", 0 0;
v0x7fd120caa0c0_0 .net "subtype", 2 0, L_0x7fd120cb6f90;  1 drivers
v0x7fd120caa170_0 .net "target", 25 0, L_0x7fd120cb7270;  1 drivers
v0x7fd120caa220_0 .net "write_enable", 0 0, L_0x7fd120cbb1b0;  1 drivers
E_0x7fd120c8c850 .event posedge, v0x7fd120c9fe30_0;
E_0x7fd120c8d340 .event edge, v0x7fd120ca9af0_0, v0x7fd120ca8c60_0, v0x7fd120ca82e0_0;
E_0x7fd120c93680/0 .event edge, v0x7fd120ca9af0_0, v0x7fd120ca0920_0, v0x7fd120ca8c60_0, v0x7fd120ca8f10_0;
E_0x7fd120c93680/1 .event edge, v0x7fd120c9f480_0, v0x7fd120ca8a50_0, v0x7fd120c9eda0_0, v0x7fd120ca1240_0;
E_0x7fd120c93680/2 .event edge, v0x7fd120caa170_0, v0x7fd120ca9e20_0, v0x7fd120ca9ed0_0, v0x7fd120ca12e0_0;
E_0x7fd120c93680/3 .event edge, v0x7fd120ca0d20_0, v0x7fd120ca9490_0, v0x7fd120ca0f40_0, v0x7fd120c9ee90_0;
E_0x7fd120c93680 .event/or E_0x7fd120c93680/0, E_0x7fd120c93680/1, E_0x7fd120c93680/2, E_0x7fd120c93680/3;
E_0x7fd120c5bcf0/0 .event edge, v0x7fd120c9f480_0, v0x7fd120ca8c60_0, v0x7fd120ca9490_0, v0x7fd120ca8d10_0;
E_0x7fd120c5bcf0/1 .event edge, v0x7fd120c9f9b0_0, v0x7fd120ca8a50_0, v0x7fd120ca0c00_0, v0x7fd120ca0ea0_0;
E_0x7fd120c5bcf0/2 .event edge, v0x7fd120c9ef40_0, v0x7fd120caa0c0_0, v0x7fd120c9fed0_0;
E_0x7fd120c5bcf0 .event/or E_0x7fd120c5bcf0/0, E_0x7fd120c5bcf0/1, E_0x7fd120c5bcf0/2;
E_0x7fd120c612c0 .event negedge, v0x7fd120c9fe30_0;
E_0x7fd120c6f1a0 .event edge, v0x7fd120c9f480_0, v0x7fd120caa030_0, v0x7fd120ca9af0_0;
E_0x7fd120c833e0/0 .event edge, v0x7fd120c9f480_0, v0x7fd120ca9ce0_0, v0x7fd120ca8b00_0, v0x7fd120ca8a50_0;
E_0x7fd120c833e0/1 .event edge, v0x7fd120ca1120_0;
E_0x7fd120c833e0 .event/or E_0x7fd120c833e0/0, E_0x7fd120c833e0/1;
L_0x7fd120cb6080 .part L_0x7fd120cb1b00, 0, 8;
L_0x7fd120cb63f0 .part L_0x7fd120cb1b00, 8, 8;
L_0x7fd120cb6490 .part L_0x7fd120cb1b00, 16, 8;
L_0x7fd120cb6530 .part L_0x7fd120cb1b00, 24, 8;
L_0x7fd120cb65d0 .concat [ 8 8 8 8], L_0x7fd120cb6530, L_0x7fd120cb6490, L_0x7fd120cb63f0, L_0x7fd120cb6080;
L_0x7fd120cb6730 .part L_0x7fd120cb65d0, 26, 6;
L_0x7fd120cb6850 .part L_0x7fd120cb65d0, 0, 6;
L_0x7fd120cb6930 .part L_0x7fd120cb6850, 3, 3;
L_0x7fd120cb6a10 .cmp/eq 3, L_0x7fd120cb6930, L_0x7fd120d73c20;
L_0x7fd120cb6b80 .functor MUXZ 2, L_0x7fd120d73cb0, L_0x7fd120d73c68, L_0x7fd120cb6a10, C4<>;
L_0x7fd120cb6ca0 .part L_0x7fd120cb6b80, 0, 1;
L_0x7fd120cb6de0 .part L_0x7fd120cb6850, 0, 2;
L_0x7fd120cb6e80 .part L_0x7fd120cb6730, 0, 3;
L_0x7fd120cb6f90 .part L_0x7fd120cb65d0, 29, 3;
L_0x7fd120cb70b0 .arith/sum 32, v0x7fd120ca8c60_0, L_0x7fd120d73cf8;
L_0x7fd120cb71d0 .part L_0x7fd120cb70b0, 28, 4;
L_0x7fd120cb7270 .part L_0x7fd120cb65d0, 0, 26;
L_0x7fd120cb73a0 .part L_0x7fd120cb6850, 2, 1;
L_0x7fd120cb7440 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d73d40;
L_0x7fd120cb7600 .functor MUXZ 2, L_0x7fd120d73dd0, L_0x7fd120d73d88, L_0x7fd120cb7440, C4<>;
L_0x7fd120cb76a0 .part L_0x7fd120cb7600, 0, 1;
L_0x7fd120cb7560 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d73e18;
L_0x7fd120cb77f0 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d73e60;
L_0x7fd120cb7a00 .functor MUXZ 2, L_0x7fd120d73ef0, L_0x7fd120d73ea8, L_0x7fd120cb7990, C4<>;
L_0x7fd120cb7b60 .part L_0x7fd120cb7a00, 0, 1;
L_0x7fd120cb7d10 .reduce/nor L_0x7fd120cb7b60;
L_0x7fd120cb7db0 .reduce/nor L_0x7fd120cb76a0;
L_0x7fd120cb7fa0 .functor MUXZ 2, L_0x7fd120d73f80, L_0x7fd120d73f38, L_0x7fd120cb7f30, C4<>;
L_0x7fd120cb8080 .part L_0x7fd120cb7fa0, 0, 1;
L_0x7fd120cb8250 .part L_0x7fd120cb65d0, 0, 16;
L_0x7fd120cb7e50 .part L_0x7fd120cb65d0, 21, 5;
L_0x7fd120cb8430 .concat [ 5 1 0 0], L_0x7fd120cb7e50, L_0x7fd120d73fc8;
L_0x7fd120cb81a0 .part L_0x7fd120cb65d0, 16, 5;
L_0x7fd120cb8330 .concat [ 5 1 0 0], L_0x7fd120cb81a0, L_0x7fd120d74010;
L_0x7fd120cb86e0 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74058;
L_0x7fd120cb85d0 .part L_0x7fd120cb65d0, 11, 5;
L_0x7fd120cb88a0 .concat [ 5 1 0 0], L_0x7fd120cb85d0, L_0x7fd120d740a0;
L_0x7fd120cb87c0 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d740e8;
L_0x7fd120cb8b70 .cmp/eq 6, L_0x7fd120cb8330, L_0x7fd120d74130;
L_0x7fd120cb8940 .cmp/eq 6, L_0x7fd120cb8330, L_0x7fd120d74178;
L_0x7fd120cb8f50 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d741c0;
L_0x7fd120cb4be0 .part L_0x7fd120cb65d0, 16, 5;
L_0x7fd120cb4c80 .concat [ 5 1 0 0], L_0x7fd120cb4be0, L_0x7fd120d74250;
L_0x7fd120cb9190 .functor MUXZ 6, L_0x7fd120cb4c80, L_0x7fd120d74208, L_0x7fd120cb8c50, C4<>;
L_0x7fd120cb92f0 .functor MUXZ 6, L_0x7fd120cb9190, L_0x7fd120cb88a0, L_0x7fd120cb86e0, C4<>;
L_0x7fd120cb90f0 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74298;
L_0x7fd120cb9540 .cmp/ne 6, L_0x7fd120cb6850, L_0x7fd120d742e0;
L_0x7fd120cb97a0 .cmp/ne 6, L_0x7fd120cb6850, L_0x7fd120d74328;
L_0x7fd120cb9930 .cmp/ne 6, L_0x7fd120cb6850, L_0x7fd120d74370;
L_0x7fd120cb9ba0 .cmp/ne 6, L_0x7fd120cb6850, L_0x7fd120d743b8;
L_0x7fd120cb9dd0 .cmp/ne 6, L_0x7fd120cb6850, L_0x7fd120d74400;
L_0x7fd120cba010 .cmp/ne 6, L_0x7fd120cb6850, L_0x7fd120d74448;
L_0x7fd120cba200 .cmp/ne 6, L_0x7fd120cb6850, L_0x7fd120d74490;
L_0x7fd120cb9f60 .cmp/eq 3, L_0x7fd120cb6f90, L_0x7fd120d744d8;
L_0x7fd120cba630 .cmp/eq 3, L_0x7fd120cb6f90, L_0x7fd120d74520;
L_0x7fd120cba390 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74568;
L_0x7fd120cbaa40 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d745b0;
L_0x7fd120cba6d0 .cmp/eq 6, L_0x7fd120cb8330, L_0x7fd120d745f8;
L_0x7fd120cba7f0 .cmp/eq 6, L_0x7fd120cb8330, L_0x7fd120d74640;
L_0x7fd120cbb030 .functor MUXZ 2, L_0x7fd120d746d0, L_0x7fd120d74688, L_0x7fd120cbafc0, C4<>;
L_0x7fd120cbb1b0 .part L_0x7fd120cbb030, 0, 1;
L_0x7fd120cbad10 .part L_0x7fd120cb65d0, 6, 5;
L_0x7fd120cbadb0 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74718;
L_0x7fd120cbb5e0 .reduce/nor L_0x7fd120cb73a0;
L_0x7fd120cbb730 .concat [ 5 27 0 0], L_0x7fd120cbad10, L_0x7fd120d74760;
L_0x7fd120cbb290 .array/port v0x7fd120ca95f0, L_0x7fd120cbb330;
L_0x7fd120cbb330 .concat [ 6 1 0 0], L_0x7fd120cb8430, L_0x7fd120d747a8;
L_0x7fd120cbbad0 .functor MUXZ 32, L_0x7fd120cbb290, L_0x7fd120cbb730, L_0x7fd120cbb680, C4<>;
L_0x7fd120cbbc30 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d747f0;
L_0x7fd120cbb870 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74838;
L_0x7fd120cbb540 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74880;
L_0x7fd120cbbd10 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d748c8;
L_0x7fd120cbbee0 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74910;
L_0x7fd120cbc2e0 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74958;
L_0x7fd120cbc430 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d749a0;
L_0x7fd120cbc5e0 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d749e8;
L_0x7fd120cbc7c0 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74a30;
L_0x7fd120cbc9c0 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74a78;
L_0x7fd120cbcbd0 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74ac0;
L_0x7fd120cbce00 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74b08;
L_0x7fd120cbcfe0 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74b50;
L_0x7fd120cbd1d0 .array/port v0x7fd120ca95f0, L_0x7fd120cbd290;
L_0x7fd120cbd290 .concat [ 6 1 0 0], L_0x7fd120cb8330, L_0x7fd120d74b98;
L_0x7fd120cbd530 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74be0;
L_0x7fd120cbd610 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74c28;
L_0x7fd120cbd3f0 .cmp/eq 6, L_0x7fd120cb6730, L_0x7fd120d74c70;
L_0x7fd120cbdd10 .concat [ 16 16 0 0], L_0x7fd120cb8250, L_0x7fd120d74cb8;
L_0x7fd120cbd7c0 .part L_0x7fd120cb8250, 15, 1;
LS_0x7fd120cbd8e0_0_0 .concat [ 1 1 1 1], L_0x7fd120cbd7c0, L_0x7fd120cbd7c0, L_0x7fd120cbd7c0, L_0x7fd120cbd7c0;
LS_0x7fd120cbd8e0_0_4 .concat [ 1 1 1 1], L_0x7fd120cbd7c0, L_0x7fd120cbd7c0, L_0x7fd120cbd7c0, L_0x7fd120cbd7c0;
LS_0x7fd120cbd8e0_0_8 .concat [ 1 1 1 1], L_0x7fd120cbd7c0, L_0x7fd120cbd7c0, L_0x7fd120cbd7c0, L_0x7fd120cbd7c0;
LS_0x7fd120cbd8e0_0_12 .concat [ 1 1 1 1], L_0x7fd120cbd7c0, L_0x7fd120cbd7c0, L_0x7fd120cbd7c0, L_0x7fd120cbd7c0;
L_0x7fd120cbd8e0 .concat [ 4 4 4 4], LS_0x7fd120cbd8e0_0_0, LS_0x7fd120cbd8e0_0_4, LS_0x7fd120cbd8e0_0_8, LS_0x7fd120cbd8e0_0_12;
L_0x7fd120cbe150 .concat [ 16 16 0 0], L_0x7fd120cb8250, L_0x7fd120cbd8e0;
L_0x7fd120cbe450 .functor MUXZ 32, L_0x7fd120cbe150, L_0x7fd120cbdd10, L_0x7fd120cbdc20, C4<>;
L_0x7fd120cbe530 .functor MUXZ 32, L_0x7fd120cbe450, L_0x7fd120cbd1d0, L_0x7fd120cbd0c0, C4<>;
L_0x7fd120cbe650 .part L_0x7fd120cbbad0, 31, 1;
L_0x7fd120cbdb10 .extend/s 18, L_0x7fd120cb8250;
L_0x7fd120cbdfa0 .arith/mult 18, L_0x7fd120cbdb10, L_0x7fd120d74d00;
L_0x7fd120cbea70 .part L_0x7fd120cbdfa0, 17, 1;
LS_0x7fd120cbeb10_0_0 .concat [ 1 1 1 1], L_0x7fd120cbea70, L_0x7fd120cbea70, L_0x7fd120cbea70, L_0x7fd120cbea70;
LS_0x7fd120cbeb10_0_4 .concat [ 1 1 1 1], L_0x7fd120cbea70, L_0x7fd120cbea70, L_0x7fd120cbea70, L_0x7fd120cbea70;
LS_0x7fd120cbeb10_0_8 .concat [ 1 1 1 1], L_0x7fd120cbea70, L_0x7fd120cbea70, L_0x7fd120cbea70, L_0x7fd120cbea70;
LS_0x7fd120cbeb10_0_12 .concat [ 1 1 1 0], L_0x7fd120cbea70, L_0x7fd120cbea70, L_0x7fd120cbea70;
L_0x7fd120cbeb10 .concat [ 4 4 4 3], LS_0x7fd120cbeb10_0_0, LS_0x7fd120cbeb10_0_4, LS_0x7fd120cbeb10_0_8, LS_0x7fd120cbeb10_0_12;
L_0x7fd120cbecf0 .concat [ 18 15 0 0], L_0x7fd120cbdfa0, L_0x7fd120cbeb10;
L_0x7fd120cbec30 .concat [ 32 1 0 0], v0x7fd120ca8c60_0, L_0x7fd120d74d48;
S_0x7fd120c0e1f0 .scope begin, "$unm_blk_41" "$unm_blk_41" 4 400, 4 400 0, S_0x7fd120c0e080;
 .timescale 0 0;
v0x7fd120c17ba0_0 .var/2s "i", 31 0;
S_0x7fd120c9e7e0 .scope module, "ALU" "alu" 4 414, 5 1 0, S_0x7fd120c0e080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "low";
    .port_info 4 /OUTPUT 32 "high";
    .port_info 5 /OUTPUT 32 "out";
v0x7fd120c9eac0_0 .net "alu_control", 3 0, v0x7fd120ca0aa0_0;  1 drivers
v0x7fd120c9eb80_0 .var "divmult_out", 63 0;
v0x7fd120c9ec30_0 .net "high", 0 31, L_0x7fd120cbe950;  alias, 1 drivers
v0x7fd120c9ecf0_0 .net "low", 0 31, L_0x7fd120cbe8b0;  alias, 1 drivers
v0x7fd120c9eda0_0 .net "op1", 31 0, L_0x7fd120cbbad0;  alias, 1 drivers
v0x7fd120c9ee90_0 .net "op2", 31 0, L_0x7fd120cbe530;  alias, 1 drivers
v0x7fd120c9ef40_0 .var "out", 0 31;
E_0x7fd120c9ea70 .event edge, v0x7fd120c9eac0_0, v0x7fd120c9eda0_0, v0x7fd120c9ee90_0;
L_0x7fd120cbe8b0 .part v0x7fd120c9eb80_0, 0, 32;
L_0x7fd120cbe950 .part v0x7fd120c9eb80_0, 32, 32;
S_0x7fd120c9f080 .scope module, "ls" "loadstore" 4 417, 6 1 0, S_0x7fd120c0e080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_1";
    .port_info 1 /INPUT 16 "astart";
    .port_info 2 /INPUT 32 "read_data";
    .port_info 3 /INPUT 32 "op_2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 6 "OP";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /OUTPUT 32 "data";
    .port_info 8 /OUTPUT 32 "data_address";
enum0x7fd120c5a070 .enum4 (6)
   "SW" 6'b101011,
   "LW" 6'b100011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
L_0x7fd120cc07e0 .functor BUFZ 32, v0x7fd120ca01c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd120c9f480_0 .net "OP", 5 0, L_0x7fd120cb6730;  alias, 1 drivers
v0x7fd120c9f540_0 .net *"_ivl_1", 0 0, L_0x7fd120cbf310;  1 drivers
v0x7fd120c9f5f0_0 .net *"_ivl_11", 29 0, L_0x7fd120cbfaa0;  1 drivers
L_0x7fd120d74d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd120c9f6b0_0 .net/2u *"_ivl_12", 1 0, L_0x7fd120d74d90;  1 drivers
v0x7fd120c9f760_0 .net *"_ivl_2", 15 0, L_0x7fd120cbf3b0;  1 drivers
v0x7fd120c9f850_0 .net *"_ivl_4", 31 0, L_0x7fd120cbf560;  1 drivers
v0x7fd120c9f900_0 .net "address", 31 0, L_0x7fd120cbf960;  1 drivers
v0x7fd120c9f9b0_0 .net "astart", 15 0, L_0x7fd120cb8250;  alias, 1 drivers
v0x7fd120c9fa60_0 .net "byte0", 7 0, L_0x7fd120cb3990;  1 drivers
v0x7fd120c9fb70_0 .net "byte1", 7 0, L_0x7fd120cbfde0;  1 drivers
v0x7fd120c9fc20_0 .net "byte2", 7 0, L_0x7fd120cbfe80;  1 drivers
v0x7fd120c9fcd0_0 .net "byte3", 7 0, L_0x7fd120cbff20;  1 drivers
v0x7fd120c9fd80_0 .net "byte_enable", 1 0, L_0x7fd120cbfa00;  1 drivers
v0x7fd120c9fe30_0 .net "clk", 0 0, v0x7fd120cb03a0_0;  alias, 1 drivers
v0x7fd120c9fed0_0 .net "data", 31 0, L_0x7fd120cc07e0;  alias, 1 drivers
v0x7fd120c9ff80_0 .net "data_address", 31 0, L_0x7fd120cbfb40;  alias, 1 drivers
v0x7fd120ca0030_0 .var "data_prev", 31 0;
v0x7fd120ca01c0_0 .var "data_temp", 31 0;
v0x7fd120ca0250_0 .net "op_1", 31 0, L_0x7fd120cbbad0;  alias, 1 drivers
v0x7fd120ca0310_0 .net "op_2", 31 0, L_0x7fd120cbe530;  alias, 1 drivers
v0x7fd120ca03a0_0 .net "op_2_b0", 7 0, L_0x7fd120cc00c0;  1 drivers
v0x7fd120ca0430_0 .net "op_2_b1", 7 0, L_0x7fd120cc0160;  1 drivers
v0x7fd120ca04c0_0 .net "op_2_b2", 7 0, L_0x7fd120cc0270;  1 drivers
v0x7fd120ca0550_0 .net "op_2_b3", 7 0, L_0x7fd120cc0310;  1 drivers
v0x7fd120ca05f0_0 .net "read_data", 31 0, L_0x7fd120cb5290;  alias, 1 drivers
v0x7fd120ca06a0_0 .net "sign0", 0 0, L_0x7fd120cc0430;  1 drivers
v0x7fd120ca0740_0 .net "sign1", 0 0, L_0x7fd120cc04d0;  1 drivers
v0x7fd120ca07e0_0 .net "sign2", 0 0, L_0x7fd120cc0600;  1 drivers
v0x7fd120ca0880_0 .net "sign3", 0 0, L_0x7fd120cc06a0;  1 drivers
v0x7fd120ca0920_0 .net "stall", 0 0, v0x7fd120ca9f80_0;  1 drivers
E_0x7fd120c9e9b0/0 .event edge, v0x7fd120c9f480_0, v0x7fd120ca0550_0, v0x7fd120ca04c0_0, v0x7fd120ca0430_0;
E_0x7fd120c9e9b0/1 .event edge, v0x7fd120ca03a0_0, v0x7fd120ca0920_0, v0x7fd120c9fd80_0, v0x7fd120c9fcd0_0;
E_0x7fd120c9e9b0/2 .event edge, v0x7fd120c9fc20_0, v0x7fd120c9fb70_0, v0x7fd120c9fa60_0, v0x7fd120ca0030_0;
E_0x7fd120c9e9b0 .event/or E_0x7fd120c9e9b0/0, E_0x7fd120c9e9b0/1, E_0x7fd120c9e9b0/2;
E_0x7fd120c9f3d0/0 .event edge, v0x7fd120c9f480_0, v0x7fd120c9fd80_0, v0x7fd120c9fa60_0, v0x7fd120c9fb70_0;
E_0x7fd120c9f3d0/1 .event edge, v0x7fd120c9fc20_0, v0x7fd120c9fcd0_0, v0x7fd120ca0550_0, v0x7fd120ca04c0_0;
E_0x7fd120c9f3d0/2 .event edge, v0x7fd120ca0430_0, v0x7fd120ca06a0_0, v0x7fd120ca0740_0, v0x7fd120ca07e0_0;
E_0x7fd120c9f3d0/3 .event edge, v0x7fd120ca0880_0, v0x7fd120ca03a0_0;
E_0x7fd120c9f3d0 .event/or E_0x7fd120c9f3d0/0, E_0x7fd120c9f3d0/1, E_0x7fd120c9f3d0/2, E_0x7fd120c9f3d0/3;
L_0x7fd120cbf310 .part L_0x7fd120cb8250, 15, 1;
LS_0x7fd120cbf3b0_0_0 .concat [ 1 1 1 1], L_0x7fd120cbf310, L_0x7fd120cbf310, L_0x7fd120cbf310, L_0x7fd120cbf310;
LS_0x7fd120cbf3b0_0_4 .concat [ 1 1 1 1], L_0x7fd120cbf310, L_0x7fd120cbf310, L_0x7fd120cbf310, L_0x7fd120cbf310;
LS_0x7fd120cbf3b0_0_8 .concat [ 1 1 1 1], L_0x7fd120cbf310, L_0x7fd120cbf310, L_0x7fd120cbf310, L_0x7fd120cbf310;
LS_0x7fd120cbf3b0_0_12 .concat [ 1 1 1 1], L_0x7fd120cbf310, L_0x7fd120cbf310, L_0x7fd120cbf310, L_0x7fd120cbf310;
L_0x7fd120cbf3b0 .concat [ 4 4 4 4], LS_0x7fd120cbf3b0_0_0, LS_0x7fd120cbf3b0_0_4, LS_0x7fd120cbf3b0_0_8, LS_0x7fd120cbf3b0_0_12;
L_0x7fd120cbf560 .concat [ 16 16 0 0], L_0x7fd120cb8250, L_0x7fd120cbf3b0;
L_0x7fd120cbf960 .arith/sum 32, L_0x7fd120cbbad0, L_0x7fd120cbf560;
L_0x7fd120cbfa00 .part L_0x7fd120cbf960, 0, 2;
L_0x7fd120cbfaa0 .part L_0x7fd120cbf960, 2, 30;
L_0x7fd120cbfb40 .concat [ 2 30 0 0], L_0x7fd120d74d90, L_0x7fd120cbfaa0;
L_0x7fd120cb3990 .part L_0x7fd120cb5290, 0, 8;
L_0x7fd120cbfde0 .part L_0x7fd120cb5290, 8, 8;
L_0x7fd120cbfe80 .part L_0x7fd120cb5290, 16, 8;
L_0x7fd120cbff20 .part L_0x7fd120cb5290, 24, 8;
L_0x7fd120cc00c0 .part L_0x7fd120cbe530, 24, 8;
L_0x7fd120cc0160 .part L_0x7fd120cbe530, 16, 8;
L_0x7fd120cc0270 .part L_0x7fd120cbe530, 8, 8;
L_0x7fd120cc0310 .part L_0x7fd120cbe530, 0, 8;
L_0x7fd120cc0430 .part L_0x7fd120cb3990, 7, 1;
L_0x7fd120cc04d0 .part L_0x7fd120cbfde0, 7, 1;
L_0x7fd120cc0600 .part L_0x7fd120cbfe80, 7, 1;
L_0x7fd120cc06a0 .part L_0x7fd120cbff20, 7, 1;
S_0x7fd120caa3e0 .scope module, "MEM" "ROM_module" 3 79, 7 1 0, S_0x7fd120c17d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x7fd120c17ed0 .param/str "ROM_INIT_FILE" 0 7 11, "test/testcases/bltz_3_instructions.mem";
L_0x7fd120cb0f40 .functor BUFZ 8, L_0x7fd120cb0bd0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fd120cb1550 .functor BUFZ 8, L_0x7fd120cb0ff0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fd120cb1a90 .functor BUFZ 8, L_0x7fd120cb15c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fd120cb2110 .functor BUFZ 8, L_0x7fd120cb1c60, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fd120caa650 .array "ROM_RESET_V", -1077933128 -1077936128, 7 0;
v0x7fd120caa6e0_0 .net *"_ivl_10", 32 0, L_0x7fd120cb0dc0;  1 drivers
v0x7fd120caa790_0 .net *"_ivl_13", 7 0, L_0x7fd120cb0f40;  1 drivers
v0x7fd120caa850_0 .net *"_ivl_16", 7 0, L_0x7fd120cb0ff0;  1 drivers
v0x7fd120caa900_0 .net *"_ivl_18", 32 0, L_0x7fd120cb1090;  1 drivers
v0x7fd120caa9f0_0 .net *"_ivl_2", 7 0, L_0x7fd120cb0bd0;  1 drivers
L_0x7fd120d73098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120caaaa0_0 .net *"_ivl_21", 0 0, L_0x7fd120d73098;  1 drivers
L_0x7fd120d730e0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd120caab50_0 .net/2u *"_ivl_22", 32 0, L_0x7fd120d730e0;  1 drivers
v0x7fd120caac00_0 .net *"_ivl_24", 32 0, L_0x7fd120cb1230;  1 drivers
L_0x7fd120d73128 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120caad10_0 .net/2u *"_ivl_26", 32 0, L_0x7fd120d73128;  1 drivers
v0x7fd120caadc0_0 .net *"_ivl_28", 32 0, L_0x7fd120cb13d0;  1 drivers
v0x7fd120caae70_0 .net *"_ivl_31", 7 0, L_0x7fd120cb1550;  1 drivers
v0x7fd120caaf20_0 .net *"_ivl_34", 7 0, L_0x7fd120cb15c0;  1 drivers
v0x7fd120caafd0_0 .net *"_ivl_36", 32 0, L_0x7fd120cb1660;  1 drivers
L_0x7fd120d73170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120cab080_0 .net *"_ivl_39", 0 0, L_0x7fd120d73170;  1 drivers
v0x7fd120cab130_0 .net *"_ivl_4", 32 0, L_0x7fd120cb0c70;  1 drivers
L_0x7fd120d731b8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fd120cab1e0_0 .net/2u *"_ivl_40", 32 0, L_0x7fd120d731b8;  1 drivers
v0x7fd120cab370_0 .net *"_ivl_42", 32 0, L_0x7fd120cb1750;  1 drivers
L_0x7fd120d73200 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120cab400_0 .net/2u *"_ivl_44", 32 0, L_0x7fd120d73200;  1 drivers
v0x7fd120cab4b0_0 .net *"_ivl_46", 32 0, L_0x7fd120cb18b0;  1 drivers
v0x7fd120cab560_0 .net *"_ivl_49", 7 0, L_0x7fd120cb1a90;  1 drivers
v0x7fd120cab610_0 .net *"_ivl_53", 7 0, L_0x7fd120cb1c60;  1 drivers
v0x7fd120cab6c0_0 .net *"_ivl_55", 32 0, L_0x7fd120cb1d70;  1 drivers
L_0x7fd120d73248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120cab770_0 .net *"_ivl_58", 0 0, L_0x7fd120d73248;  1 drivers
L_0x7fd120d73290 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fd120cab820_0 .net/2u *"_ivl_59", 32 0, L_0x7fd120d73290;  1 drivers
v0x7fd120cab8d0_0 .net *"_ivl_61", 32 0, L_0x7fd120cb1e90;  1 drivers
L_0x7fd120d732d8 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120cab980_0 .net/2u *"_ivl_63", 32 0, L_0x7fd120d732d8;  1 drivers
v0x7fd120caba30_0 .net *"_ivl_65", 32 0, L_0x7fd120cb1ff0;  1 drivers
v0x7fd120cabae0_0 .net *"_ivl_68", 7 0, L_0x7fd120cb2110;  1 drivers
L_0x7fd120d73008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120cabb90_0 .net *"_ivl_7", 0 0, L_0x7fd120d73008;  1 drivers
L_0x7fd120d73050 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120cabc40_0 .net/2u *"_ivl_8", 32 0, L_0x7fd120d73050;  1 drivers
v0x7fd120cabcf0_0 .net "addr", 31 0, v0x7fd120ca8c60_0;  alias, 1 drivers
v0x7fd120cabdb0_0 .net "instruction", 31 0, L_0x7fd120cb1b00;  alias, 1 drivers
L_0x7fd120cb0bd0 .array/port v0x7fd120caa650, L_0x7fd120cb0dc0;
L_0x7fd120cb0c70 .concat [ 32 1 0 0], v0x7fd120ca8c60_0, L_0x7fd120d73008;
L_0x7fd120cb0dc0 .arith/sub 33, L_0x7fd120cb0c70, L_0x7fd120d73050;
L_0x7fd120cb0ff0 .array/port v0x7fd120caa650, L_0x7fd120cb13d0;
L_0x7fd120cb1090 .concat [ 32 1 0 0], v0x7fd120ca8c60_0, L_0x7fd120d73098;
L_0x7fd120cb1230 .arith/sum 33, L_0x7fd120cb1090, L_0x7fd120d730e0;
L_0x7fd120cb13d0 .arith/sub 33, L_0x7fd120cb1230, L_0x7fd120d73128;
L_0x7fd120cb15c0 .array/port v0x7fd120caa650, L_0x7fd120cb18b0;
L_0x7fd120cb1660 .concat [ 32 1 0 0], v0x7fd120ca8c60_0, L_0x7fd120d73170;
L_0x7fd120cb1750 .arith/sum 33, L_0x7fd120cb1660, L_0x7fd120d731b8;
L_0x7fd120cb18b0 .arith/sub 33, L_0x7fd120cb1750, L_0x7fd120d73200;
L_0x7fd120cb1b00 .concat8 [ 8 8 8 8], L_0x7fd120cb0f40, L_0x7fd120cb1550, L_0x7fd120cb1a90, L_0x7fd120cb2110;
L_0x7fd120cb1c60 .array/port v0x7fd120caa650, L_0x7fd120cb1ff0;
L_0x7fd120cb1d70 .concat [ 32 1 0 0], v0x7fd120ca8c60_0, L_0x7fd120d73248;
L_0x7fd120cb1e90 .arith/sum 33, L_0x7fd120cb1d70, L_0x7fd120d73290;
L_0x7fd120cb1ff0 .arith/sub 33, L_0x7fd120cb1e90, L_0x7fd120d732d8;
S_0x7fd120cac040 .scope module, "ramx" "RAM_module" 3 85, 8 1 0, S_0x7fd120c17d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 1 "data_read";
    .port_info 3 /INPUT 1 "data_write";
    .port_info 4 /OUTPUT 32 "data_out";
L_0x7fd120cb2560 .functor AND 1, v0x7fd120ca8710_0, L_0x7fd120cb24c0, C4<1>, C4<1>;
L_0x7fd120cb3580 .functor AND 1, v0x7fd120ca8710_0, L_0x7fd120cb33d0, C4<1>, C4<1>;
L_0x7fd120cb4480 .functor AND 1, v0x7fd120ca8710_0, L_0x7fd120cb42f0, C4<1>, C4<1>;
L_0x7fd120cb50d0 .functor AND 1, v0x7fd120ca8710_0, L_0x7fd120cb5030, C4<1>, C4<1>;
v0x7fd120cac220 .array "RAM", 1000 0, 7 0;
v0x7fd120cac2b0 .array "RAM_big", -1356857244 -1356857344, 7 0;
v0x7fd120cac340_0 .net *"_ivl_101", 0 0, L_0x7fd120cb4480;  1 drivers
v0x7fd120cac3f0_0 .net *"_ivl_102", 32 0, L_0x7fd120cb4130;  1 drivers
L_0x7fd120d737a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120cac4a0_0 .net *"_ivl_105", 0 0, L_0x7fd120d737a0;  1 drivers
L_0x7fd120d737e8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120cac590_0 .net/2u *"_ivl_106", 32 0, L_0x7fd120d737e8;  1 drivers
v0x7fd120cac640_0 .net *"_ivl_108", 0 0, L_0x7fd120cb4530;  1 drivers
v0x7fd120cac6e0_0 .net *"_ivl_11", 0 0, L_0x7fd120cb24c0;  1 drivers
v0x7fd120cac780_0 .net *"_ivl_110", 7 0, L_0x7fd120cb4770;  1 drivers
v0x7fd120cac890_0 .net *"_ivl_112", 32 0, L_0x7fd120cb4390;  1 drivers
L_0x7fd120d73830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120cac940_0 .net *"_ivl_115", 0 0, L_0x7fd120d73830;  1 drivers
L_0x7fd120d73878 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fd120cac9f0_0 .net/2u *"_ivl_116", 32 0, L_0x7fd120d73878;  1 drivers
v0x7fd120cacaa0_0 .net *"_ivl_118", 32 0, L_0x7fd120cb46b0;  1 drivers
v0x7fd120cacb50_0 .net *"_ivl_120", 7 0, L_0x7fd120cb4a20;  1 drivers
v0x7fd120cacc00_0 .net *"_ivl_122", 32 0, L_0x7fd120cb4830;  1 drivers
L_0x7fd120d738c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120caccb0_0 .net *"_ivl_125", 0 0, L_0x7fd120d738c0;  1 drivers
L_0x7fd120d73908 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fd120cacd60_0 .net/2u *"_ivl_126", 32 0, L_0x7fd120d73908;  1 drivers
v0x7fd120cacef0_0 .net *"_ivl_128", 32 0, L_0x7fd120cb2e00;  1 drivers
v0x7fd120cacf80_0 .net *"_ivl_13", 0 0, L_0x7fd120cb2560;  1 drivers
L_0x7fd120d73950 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120cad020_0 .net/2u *"_ivl_130", 32 0, L_0x7fd120d73950;  1 drivers
v0x7fd120cad0d0_0 .net *"_ivl_132", 32 0, L_0x7fd120cb4ac0;  1 drivers
v0x7fd120cad180_0 .net *"_ivl_134", 7 0, L_0x7fd120cb4f90;  1 drivers
L_0x7fd120d73998 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120cad230_0 .net/2u *"_ivl_136", 7 0, L_0x7fd120d73998;  1 drivers
v0x7fd120cad2e0_0 .net *"_ivl_138", 7 0, L_0x7fd120cb5170;  1 drivers
v0x7fd120cad390_0 .net *"_ivl_14", 32 0, L_0x7fd120cb2610;  1 drivers
v0x7fd120cad440_0 .net *"_ivl_144", 0 0, L_0x7fd120cb5030;  1 drivers
v0x7fd120cad4e0_0 .net *"_ivl_146", 0 0, L_0x7fd120cb50d0;  1 drivers
v0x7fd120cad580_0 .net *"_ivl_147", 32 0, L_0x7fd120cb55c0;  1 drivers
L_0x7fd120d739e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120cad630_0 .net *"_ivl_150", 0 0, L_0x7fd120d739e0;  1 drivers
L_0x7fd120d73a28 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120cad6e0_0 .net/2u *"_ivl_151", 32 0, L_0x7fd120d73a28;  1 drivers
v0x7fd120cad790_0 .net *"_ivl_153", 0 0, L_0x7fd120cb5470;  1 drivers
v0x7fd120cad830_0 .net *"_ivl_155", 7 0, L_0x7fd120cb5800;  1 drivers
v0x7fd120cad8e0_0 .net *"_ivl_157", 32 0, L_0x7fd120cb5660;  1 drivers
L_0x7fd120d73a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120cace10_0 .net *"_ivl_160", 0 0, L_0x7fd120d73a70;  1 drivers
L_0x7fd120d73ab8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fd120cadb70_0 .net/2u *"_ivl_161", 32 0, L_0x7fd120d73ab8;  1 drivers
v0x7fd120cadc00_0 .net *"_ivl_163", 32 0, L_0x7fd120cb5a10;  1 drivers
v0x7fd120cadca0_0 .net *"_ivl_165", 7 0, L_0x7fd120cb58a0;  1 drivers
v0x7fd120cadd50_0 .net *"_ivl_167", 32 0, L_0x7fd120cb5940;  1 drivers
L_0x7fd120d73320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120cade00_0 .net *"_ivl_17", 0 0, L_0x7fd120d73320;  1 drivers
L_0x7fd120d73b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120cadeb0_0 .net *"_ivl_170", 0 0, L_0x7fd120d73b00;  1 drivers
L_0x7fd120d73b48 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fd120cadf60_0 .net/2u *"_ivl_171", 32 0, L_0x7fd120d73b48;  1 drivers
v0x7fd120cae010_0 .net *"_ivl_173", 32 0, L_0x7fd120cb5cc0;  1 drivers
L_0x7fd120d73b90 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120cae0c0_0 .net/2u *"_ivl_175", 32 0, L_0x7fd120d73b90;  1 drivers
v0x7fd120cae170_0 .net *"_ivl_177", 32 0, L_0x7fd120cb5e00;  1 drivers
v0x7fd120cae220_0 .net *"_ivl_179", 7 0, L_0x7fd120cb5af0;  1 drivers
L_0x7fd120d73368 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120cae2d0_0 .net/2u *"_ivl_18", 32 0, L_0x7fd120d73368;  1 drivers
L_0x7fd120d73bd8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120cae380_0 .net/2u *"_ivl_181", 7 0, L_0x7fd120d73bd8;  1 drivers
v0x7fd120cae430_0 .net *"_ivl_183", 7 0, L_0x7fd120cb6120;  1 drivers
v0x7fd120cae4e0_0 .net *"_ivl_20", 0 0, L_0x7fd120cb2750;  1 drivers
v0x7fd120cae580_0 .net *"_ivl_22", 7 0, L_0x7fd120cb28d0;  1 drivers
v0x7fd120cae630_0 .net *"_ivl_24", 32 0, L_0x7fd120cb2970;  1 drivers
L_0x7fd120d733b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120cae6e0_0 .net *"_ivl_27", 0 0, L_0x7fd120d733b0;  1 drivers
L_0x7fd120d733f8 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120cae790_0 .net/2u *"_ivl_28", 32 0, L_0x7fd120d733f8;  1 drivers
v0x7fd120cae840_0 .net *"_ivl_30", 32 0, L_0x7fd120cb2aa0;  1 drivers
v0x7fd120cae8f0_0 .net *"_ivl_32", 7 0, L_0x7fd120cb2c20;  1 drivers
v0x7fd120cae9a0_0 .net *"_ivl_34", 32 0, L_0x7fd120cb2d20;  1 drivers
L_0x7fd120d73440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120caea50_0 .net *"_ivl_37", 0 0, L_0x7fd120d73440;  1 drivers
L_0x7fd120d73488 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120caeb00_0 .net/2u *"_ivl_38", 32 0, L_0x7fd120d73488;  1 drivers
v0x7fd120caebb0_0 .net *"_ivl_40", 32 0, L_0x7fd120cb2f00;  1 drivers
L_0x7fd120d734d0 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120caec60_0 .net/2u *"_ivl_42", 32 0, L_0x7fd120d734d0;  1 drivers
v0x7fd120caed10_0 .net *"_ivl_44", 32 0, L_0x7fd120cb3070;  1 drivers
v0x7fd120caedc0_0 .net *"_ivl_46", 7 0, L_0x7fd120cb3110;  1 drivers
L_0x7fd120d73518 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120caee70_0 .net/2u *"_ivl_48", 7 0, L_0x7fd120d73518;  1 drivers
v0x7fd120caef20_0 .net *"_ivl_50", 7 0, L_0x7fd120cb32b0;  1 drivers
v0x7fd120caefd0_0 .net *"_ivl_55", 0 0, L_0x7fd120cb33d0;  1 drivers
v0x7fd120cad980_0 .net *"_ivl_57", 0 0, L_0x7fd120cb3580;  1 drivers
v0x7fd120cada20_0 .net *"_ivl_58", 32 0, L_0x7fd120cb35f0;  1 drivers
L_0x7fd120d73560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120cadad0_0 .net *"_ivl_61", 0 0, L_0x7fd120d73560;  1 drivers
L_0x7fd120d735a8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120caf070_0 .net/2u *"_ivl_62", 32 0, L_0x7fd120d735a8;  1 drivers
v0x7fd120caf120_0 .net *"_ivl_64", 0 0, L_0x7fd120cb3690;  1 drivers
v0x7fd120caf1c0_0 .net *"_ivl_66", 7 0, L_0x7fd120cb3850;  1 drivers
v0x7fd120caf270_0 .net *"_ivl_68", 32 0, L_0x7fd120cb38f0;  1 drivers
L_0x7fd120d735f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120caf320_0 .net *"_ivl_71", 0 0, L_0x7fd120d735f0;  1 drivers
L_0x7fd120d73638 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd120caf3d0_0 .net/2u *"_ivl_72", 32 0, L_0x7fd120d73638;  1 drivers
v0x7fd120caf480_0 .net *"_ivl_74", 32 0, L_0x7fd120cb37b0;  1 drivers
v0x7fd120caf530_0 .net *"_ivl_76", 7 0, L_0x7fd120cb3be0;  1 drivers
v0x7fd120caf5e0_0 .net *"_ivl_78", 32 0, L_0x7fd120cb3a90;  1 drivers
L_0x7fd120d73680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd120caf690_0 .net *"_ivl_81", 0 0, L_0x7fd120d73680;  1 drivers
L_0x7fd120d736c8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd120caf740_0 .net/2u *"_ivl_82", 32 0, L_0x7fd120d736c8;  1 drivers
v0x7fd120caf7f0_0 .net *"_ivl_84", 32 0, L_0x7fd120cb3d80;  1 drivers
L_0x7fd120d73710 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120caf8a0_0 .net/2u *"_ivl_86", 32 0, L_0x7fd120d73710;  1 drivers
v0x7fd120caf950_0 .net *"_ivl_88", 32 0, L_0x7fd120cb3c80;  1 drivers
v0x7fd120cafa00_0 .net *"_ivl_90", 7 0, L_0x7fd120cb4050;  1 drivers
L_0x7fd120d73758 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fd120cafab0_0 .net/2u *"_ivl_92", 7 0, L_0x7fd120d73758;  1 drivers
v0x7fd120cafb60_0 .net *"_ivl_94", 7 0, L_0x7fd120cb41d0;  1 drivers
v0x7fd120cafc10_0 .net *"_ivl_99", 0 0, L_0x7fd120cb42f0;  1 drivers
v0x7fd120cafcb0_0 .net "addr", 31 0, L_0x7fd120cbfb40;  alias, 1 drivers
v0x7fd120cafd90_0 .net "byte0_in", 7 0, L_0x7fd120cb21c0;  1 drivers
v0x7fd120cafe20_0 .net "byte1_in", 7 0, L_0x7fd120cb2260;  1 drivers
v0x7fd120cafeb0_0 .net "byte2_in", 7 0, L_0x7fd120cb2380;  1 drivers
v0x7fd120caff40_0 .net "byte3_in", 7 0, L_0x7fd120cb2420;  1 drivers
v0x7fd120caffd0_0 .net "data_in", 31 0, v0x7fd120ca88f0_0;  alias, 1 drivers
v0x7fd120cb0070_0 .net "data_out", 31 0, L_0x7fd120cb5290;  alias, 1 drivers
v0x7fd120cb0140_0 .net "data_read", 0 0, v0x7fd120ca8710_0;  alias, 1 drivers
v0x7fd120cb01d0_0 .net "data_write", 0 0, v0x7fd120ca8860_0;  alias, 1 drivers
E_0x7fd120cac1b0/0 .event edge, v0x7fd120ca8710_0, v0x7fd120ca8860_0, v0x7fd120c9ff80_0, v0x7fd120cafd90_0;
E_0x7fd120cac1b0/1 .event edge, v0x7fd120cafe20_0, v0x7fd120cafeb0_0, v0x7fd120caff40_0;
E_0x7fd120cac1b0 .event/or E_0x7fd120cac1b0/0, E_0x7fd120cac1b0/1;
L_0x7fd120cb21c0 .part v0x7fd120ca88f0_0, 0, 8;
L_0x7fd120cb2260 .part v0x7fd120ca88f0_0, 8, 8;
L_0x7fd120cb2380 .part v0x7fd120ca88f0_0, 16, 8;
L_0x7fd120cb2420 .part v0x7fd120ca88f0_0, 24, 8;
L_0x7fd120cb24c0 .reduce/nor v0x7fd120ca8860_0;
L_0x7fd120cb2610 .concat [ 32 1 0 0], L_0x7fd120cbfb40, L_0x7fd120d73320;
L_0x7fd120cb2750 .cmp/gt 33, L_0x7fd120d73368, L_0x7fd120cb2610;
L_0x7fd120cb28d0 .array/port v0x7fd120cac220, L_0x7fd120cb2aa0;
L_0x7fd120cb2970 .concat [ 32 1 0 0], L_0x7fd120cbfb40, L_0x7fd120d733b0;
L_0x7fd120cb2aa0 .arith/sum 33, L_0x7fd120cb2970, L_0x7fd120d733f8;
L_0x7fd120cb2c20 .array/port v0x7fd120cac2b0, L_0x7fd120cb3070;
L_0x7fd120cb2d20 .concat [ 32 1 0 0], L_0x7fd120cbfb40, L_0x7fd120d73440;
L_0x7fd120cb2f00 .arith/sum 33, L_0x7fd120cb2d20, L_0x7fd120d73488;
L_0x7fd120cb3070 .arith/sub 33, L_0x7fd120cb2f00, L_0x7fd120d734d0;
L_0x7fd120cb3110 .functor MUXZ 8, L_0x7fd120cb2c20, L_0x7fd120cb28d0, L_0x7fd120cb2750, C4<>;
L_0x7fd120cb32b0 .functor MUXZ 8, L_0x7fd120d73518, L_0x7fd120cb3110, L_0x7fd120cb2560, C4<>;
L_0x7fd120cb33d0 .reduce/nor v0x7fd120ca8860_0;
L_0x7fd120cb35f0 .concat [ 32 1 0 0], L_0x7fd120cbfb40, L_0x7fd120d73560;
L_0x7fd120cb3690 .cmp/gt 33, L_0x7fd120d735a8, L_0x7fd120cb35f0;
L_0x7fd120cb3850 .array/port v0x7fd120cac220, L_0x7fd120cb37b0;
L_0x7fd120cb38f0 .concat [ 32 1 0 0], L_0x7fd120cbfb40, L_0x7fd120d735f0;
L_0x7fd120cb37b0 .arith/sum 33, L_0x7fd120cb38f0, L_0x7fd120d73638;
L_0x7fd120cb3be0 .array/port v0x7fd120cac2b0, L_0x7fd120cb3c80;
L_0x7fd120cb3a90 .concat [ 32 1 0 0], L_0x7fd120cbfb40, L_0x7fd120d73680;
L_0x7fd120cb3d80 .arith/sum 33, L_0x7fd120cb3a90, L_0x7fd120d736c8;
L_0x7fd120cb3c80 .arith/sub 33, L_0x7fd120cb3d80, L_0x7fd120d73710;
L_0x7fd120cb4050 .functor MUXZ 8, L_0x7fd120cb3be0, L_0x7fd120cb3850, L_0x7fd120cb3690, C4<>;
L_0x7fd120cb41d0 .functor MUXZ 8, L_0x7fd120d73758, L_0x7fd120cb4050, L_0x7fd120cb3580, C4<>;
L_0x7fd120cb42f0 .reduce/nor v0x7fd120ca8860_0;
L_0x7fd120cb4130 .concat [ 32 1 0 0], L_0x7fd120cbfb40, L_0x7fd120d737a0;
L_0x7fd120cb4530 .cmp/gt 33, L_0x7fd120d737e8, L_0x7fd120cb4130;
L_0x7fd120cb4770 .array/port v0x7fd120cac220, L_0x7fd120cb46b0;
L_0x7fd120cb4390 .concat [ 32 1 0 0], L_0x7fd120cbfb40, L_0x7fd120d73830;
L_0x7fd120cb46b0 .arith/sum 33, L_0x7fd120cb4390, L_0x7fd120d73878;
L_0x7fd120cb4a20 .array/port v0x7fd120cac2b0, L_0x7fd120cb4ac0;
L_0x7fd120cb4830 .concat [ 32 1 0 0], L_0x7fd120cbfb40, L_0x7fd120d738c0;
L_0x7fd120cb2e00 .arith/sum 33, L_0x7fd120cb4830, L_0x7fd120d73908;
L_0x7fd120cb4ac0 .arith/sub 33, L_0x7fd120cb2e00, L_0x7fd120d73950;
L_0x7fd120cb4f90 .functor MUXZ 8, L_0x7fd120cb4a20, L_0x7fd120cb4770, L_0x7fd120cb4530, C4<>;
L_0x7fd120cb5170 .functor MUXZ 8, L_0x7fd120d73998, L_0x7fd120cb4f90, L_0x7fd120cb4480, C4<>;
L_0x7fd120cb5290 .concat8 [ 8 8 8 8], L_0x7fd120cb32b0, L_0x7fd120cb41d0, L_0x7fd120cb5170, L_0x7fd120cb6120;
L_0x7fd120cb5030 .reduce/nor v0x7fd120ca8860_0;
L_0x7fd120cb55c0 .concat [ 32 1 0 0], L_0x7fd120cbfb40, L_0x7fd120d739e0;
L_0x7fd120cb5470 .cmp/gt 33, L_0x7fd120d73a28, L_0x7fd120cb55c0;
L_0x7fd120cb5800 .array/port v0x7fd120cac220, L_0x7fd120cb5a10;
L_0x7fd120cb5660 .concat [ 32 1 0 0], L_0x7fd120cbfb40, L_0x7fd120d73a70;
L_0x7fd120cb5a10 .arith/sum 33, L_0x7fd120cb5660, L_0x7fd120d73ab8;
L_0x7fd120cb58a0 .array/port v0x7fd120cac2b0, L_0x7fd120cb5e00;
L_0x7fd120cb5940 .concat [ 32 1 0 0], L_0x7fd120cbfb40, L_0x7fd120d73b00;
L_0x7fd120cb5cc0 .arith/sum 33, L_0x7fd120cb5940, L_0x7fd120d73b48;
L_0x7fd120cb5e00 .arith/sub 33, L_0x7fd120cb5cc0, L_0x7fd120d73b90;
L_0x7fd120cb5af0 .functor MUXZ 8, L_0x7fd120cb58a0, L_0x7fd120cb5800, L_0x7fd120cb5470, C4<>;
L_0x7fd120cb6120 .functor MUXZ 8, L_0x7fd120d73bd8, L_0x7fd120cb5af0, L_0x7fd120cb50d0, C4<>;
    .scope S_0x7fd120caa3e0;
T_0 ;
    %vpi_call/w 7 21 "$readmemh", P_0x7fd120c17ed0, v0x7fd120caa650, 33'sb010111111110000000000000000000000 {0 0 0};
    %vpi_call/w 7 22 "$display", "Instruction = %h", &A<v0x7fd120caa650, 0> {0 0 0};
    %vpi_call/w 7 23 "$display", "Instruction r = %h", &A<v0x7fd120caa650, 0> {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fd120cac040;
T_1 ;
Ewait_0 .event/or E_0x7fd120cac1b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fd120cb0140_0;
    %nor/r;
    %load/vec4 v0x7fd120cb01d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fd120cafcb0_0;
    %pad/u 33;
    %cmpi/u 2938109952, 0, 33;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x7fd120cafd90_0;
    %ix/getv 4, v0x7fd120cafcb0_0;
    %store/vec4a v0x7fd120cac220, 4, 0;
    %load/vec4 v0x7fd120cafe20_0;
    %load/vec4 v0x7fd120cafcb0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fd120cac220, 4, 0;
    %load/vec4 v0x7fd120cafeb0_0;
    %load/vec4 v0x7fd120cafcb0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fd120cac220, 4, 0;
    %load/vec4 v0x7fd120caff40_0;
    %load/vec4 v0x7fd120cafcb0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fd120cac220, 4, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fd120cafd90_0;
    %load/vec4 v0x7fd120cafcb0_0;
    %pad/u 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fd120cac2b0, 4, 0;
    %load/vec4 v0x7fd120cafe20_0;
    %load/vec4 v0x7fd120cafcb0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fd120cac2b0, 4, 0;
    %load/vec4 v0x7fd120cafeb0_0;
    %load/vec4 v0x7fd120cafcb0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fd120cac2b0, 4, 0;
    %load/vec4 v0x7fd120caff40_0;
    %load/vec4 v0x7fd120cafcb0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fd120cac2b0, 4, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fd120cac040;
T_2 ;
    %vpi_call/w 8 53 "$readmemh", "data.mem", v0x7fd120cac220, 32'sb00000000000000000000000100000000, 32'sb00000000000000000000001111101000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fd120c9e7e0;
T_3 ;
Ewait_1 .event/or E_0x7fd120c9ea70, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fd120c9eac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v0x7fd120c9eda0_0;
    %pad/s 64;
    %load/vec4 v0x7fd120c9ee90_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fd120c9eb80_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x7fd120c9eda0_0;
    %pad/u 64;
    %load/vec4 v0x7fd120c9ee90_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7fd120c9eb80_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x7fd120c9eda0_0;
    %load/vec4 v0x7fd120c9ee90_0;
    %div/s;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd120c9eb80_0, 4, 32;
    %load/vec4 v0x7fd120c9eda0_0;
    %load/vec4 v0x7fd120c9ee90_0;
    %mod/s;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd120c9eb80_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x7fd120c9eda0_0;
    %load/vec4 v0x7fd120c9ee90_0;
    %div;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd120c9eb80_0, 4, 32;
    %load/vec4 v0x7fd120c9eda0_0;
    %load/vec4 v0x7fd120c9ee90_0;
    %mod;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd120c9eb80_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x7fd120c9eda0_0;
    %load/vec4 v0x7fd120c9ee90_0;
    %add;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x7fd120c9eda0_0;
    %load/vec4 v0x7fd120c9ee90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x7fd120c9eda0_0;
    %load/vec4 v0x7fd120c9ee90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x7fd120c9eda0_0;
    %load/vec4 v0x7fd120c9ee90_0;
    %and;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x7fd120c9eda0_0;
    %load/vec4 v0x7fd120c9ee90_0;
    %or;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x7fd120c9eda0_0;
    %load/vec4 v0x7fd120c9ee90_0;
    %xor;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x7fd120c9ee90_0;
    %ix/getv 4, v0x7fd120c9eda0_0;
    %shiftl 4;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x7fd120c9ee90_0;
    %ix/getv 4, v0x7fd120c9eda0_0;
    %shiftr 4;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x7fd120c9ee90_0;
    %ix/getv 4, v0x7fd120c9eda0_0;
    %shiftr/s 4;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x7fd120c9eda0_0;
    %load/vec4 v0x7fd120c9ee90_0;
    %sub;
    %store/vec4 v0x7fd120c9ef40_0, 0, 32;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd120c9f080;
T_4 ;
Ewait_2 .event/or E_0x7fd120c9f3d0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7fd120c9f480_0;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x7fd120c9fd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x7fd120c9fa60_0;
    %load/vec4 v0x7fd120c9fb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fc20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fcd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x7fd120c9fb70_0;
    %load/vec4 v0x7fd120c9fc20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fcd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120ca0550_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x7fd120c9fc20_0;
    %load/vec4 v0x7fd120c9fcd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120ca04c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120ca0550_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7fd120c9fcd0_0;
    %load/vec4 v0x7fd120ca0430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120ca04c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120ca0550_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x7fd120c9fd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x7fd120ca06a0_0;
    %replicate 24;
    %load/vec4 v0x7fd120c9fa60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x7fd120ca0740_0;
    %replicate 24;
    %load/vec4 v0x7fd120c9fb70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x7fd120ca07e0_0;
    %replicate 24;
    %load/vec4 v0x7fd120c9fc20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x7fd120ca0880_0;
    %replicate 24;
    %load/vec4 v0x7fd120c9fcd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7fd120c9fd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fd120c9fa60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fd120c9fb70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fd120c9fc20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fd120c9fcd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7fd120c9fd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x7fd120ca03a0_0;
    %load/vec4 v0x7fd120ca0430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120ca04c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fa60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7fd120ca03a0_0;
    %load/vec4 v0x7fd120ca0430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fa60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fb70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x7fd120ca03a0_0;
    %load/vec4 v0x7fd120c9fa60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fc20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x7fd120c9fa60_0;
    %load/vec4 v0x7fd120c9fb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fc20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fcd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7fd120c9fa60_0;
    %load/vec4 v0x7fd120c9fb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fc20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fcd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x7fd120ca07e0_0;
    %replicate 16;
    %load/vec4 v0x7fd120c9fc20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fcd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fd120c9fc20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fcd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd120c9f080;
T_5 ;
Ewait_3 .event/or E_0x7fd120c9e9b0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7fd120c9f480_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7fd120ca0550_0;
    %load/vec4 v0x7fd120ca04c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120ca0430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120ca03a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7fd120ca0920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fd120c9fd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7fd120c9fcd0_0;
    %load/vec4 v0x7fd120c9fc20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120ca0550_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca0030_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7fd120c9fcd0_0;
    %load/vec4 v0x7fd120c9fc20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120ca0550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fa60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca0030_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7fd120c9fcd0_0;
    %load/vec4 v0x7fd120ca0550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fa60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca0030_0, 0, 32;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7fd120ca0550_0;
    %load/vec4 v0x7fd120c9fc20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fa60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca0030_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fd120ca0030_0;
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fd120ca0920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x7fd120ca0550_0;
    %load/vec4 v0x7fd120ca04c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd120c9fa60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca0030_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7fd120ca0030_0;
    %store/vec4 v0x7fd120ca01c0_0, 0, 32;
T_5.12 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fd120c0e080;
T_6 ;
Ewait_4 .event/or E_0x7fd120c833e0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7fd120ca0fe0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fd120ca9ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7fd120ca8b00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca0aa0_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fd120ca8a50_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fd120ca0aa0_0, 0, 4;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fd120ca0aa0_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd120ca0aa0_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fd120ca0aa0_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fd120ca0aa0_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fd120ca0aa0_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fd120ca0aa0_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fd120ca0aa0_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fd120ca0aa0_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fd120ca0aa0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fd120ca0aa0_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fd120ca1120_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd120ca0aa0_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fd120c0e080;
T_7 ;
Ewait_5 .event/or E_0x7fd120c6f1a0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fd120caa030_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x7fd120ca9f80_0, 0, 1;
    %load/vec4 v0x7fd120ca9af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fd120ca0fe0_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fd120ca9f80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %load/vec4 v0x7fd120ca0fe0_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 10;
    %flag_mov 9, 4;
    %load/vec4 v0x7fd120ca0fe0_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fd120ca0fe0_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fd120ca0fe0_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fd120ca0fe0_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fd120ca0fe0_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0x7fd120ca8710_0, 0, 1;
    %load/vec4 v0x7fd120ca9af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fd120ca9f80_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_7.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 9;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 9;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %store/vec4 v0x7fd120ca8860_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fd120c0e080;
T_8 ;
    %wait E_0x7fd120c8c850;
    %load/vec4 v0x7fd120ca9f80_0;
    %assign/vec4 v0x7fd120caa030_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fd120c0e080;
T_9 ;
    %wait E_0x7fd120c612c0;
    %load/vec4 v0x7fd120ca9af0_0;
    %assign/vec4 v0x7fd120ca9b90_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fd120c0e080;
T_10 ;
    %wait E_0x7fd120c8c850;
    %load/vec4 v0x7fd120ca9060_0;
    %assign/vec4 v0x7fd120ca82e0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fd120c0e080;
T_11 ;
Ewait_6 .event/or E_0x7fd120c5bcf0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x7fd120ca0fe0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v0x7fd120caa0c0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x7fd120ca85f0_0;
    %store/vec4 v0x7fd120ca9990_0, 0, 32;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x7fd120caa0c0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x7fd120ca85f0_0;
    %store/vec4 v0x7fd120ca88f0_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x7fd120ca9370_0;
    %store/vec4 v0x7fd120ca9990_0, 0, 32;
T_11.9 ;
T_11.7 ;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x7fd120ca8c60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fd120ca9990_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x7fd120ca9490_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fd120ca9490_0;
    %cmpi/e 16, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_11.10, 4;
    %load/vec4 v0x7fd120ca8d10_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fd120ca9990_0, 0, 32;
T_11.10 ;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x7fd120ca8380_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7fd120ca9990_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x7fd120ca8a50_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_11.12, 4;
    %load/vec4 v0x7fd120ca8d10_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fd120ca9990_0, 0, 32;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x7fd120ca8a50_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_11.14, 4;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0x7fd120ca8a50_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_11.16, 4;
    %load/vec4 v0x7fd120ca0c00_0;
    %store/vec4 v0x7fd120ca9990_0, 0, 32;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v0x7fd120ca8a50_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_11.18, 4;
    %load/vec4 v0x7fd120ca0ea0_0;
    %store/vec4 v0x7fd120ca9990_0, 0, 32;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x7fd120ca9370_0;
    %store/vec4 v0x7fd120ca9990_0, 0, 32;
T_11.19 ;
T_11.17 ;
T_11.15 ;
T_11.13 ;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fd120c0e080;
T_12 ;
    %wait E_0x7fd120c8c850;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca8a50_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca8a50_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fd120ca8a50_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fd120ca8a50_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fd120ca0b70_0;
    %assign/vec4 v0x7fd120ca0c00_0, 0;
    %load/vec4 v0x7fd120ca0e00_0;
    %assign/vec4 v0x7fd120ca0ea0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca8a50_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fd120ca91b0_0;
    %assign/vec4 v0x7fd120ca0ea0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca8a50_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7fd120ca91b0_0;
    %assign/vec4 v0x7fd120ca0c00_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fd120c0e080;
T_13 ;
Ewait_7 .event/or E_0x7fd120c93680, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x7fd120ca9af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x7fd120ca11b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd120ca8e70_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fd120ca9f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7fd120ca8c60_0;
    %store/vec4 v0x7fd120ca11b0_0, 0, 32;
    %load/vec4 v0x7fd120ca8f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd120ca8e70_0, 0, 1;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd120ca8e70_0, 0, 1;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca8a50_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca8a50_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_13.6, 8;
    %load/vec4 v0x7fd120ca91b0_0;
    %jmp/1 T_13.7, 8;
T_13.6 ; End of true expr.
    %load/vec4 v0x7fd120ca1240_0;
    %load/vec4 v0x7fd120caa170_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %jmp/0 T_13.7, 8;
 ; End of false expr.
    %blend;
T_13.7;
    %store/vec4 v0x7fd120ca8fb0_0, 0, 32;
    %load/vec4 v0x7fd120ca9e20_0;
    %load/vec4 v0x7fd120ca9ed0_0;
    %add;
    %addi 4, 0, 33;
    %store/vec4 v0x7fd120ca8440_0, 0, 33;
    %load/vec4 v0x7fd120ca12e0_0;
    %load/vec4 v0x7fd120ca8a50_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca8a50_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd120ca0d20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca9490_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca9490_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fd120ca0f40_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fd120ca9490_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca9490_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fd120ca0f40_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca91b0_0;
    %load/vec4 v0x7fd120ca9290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fd120ca91b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca91b0_0;
    %load/vec4 v0x7fd120ca9290_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fd120ca0fe0_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca91b0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_13.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %pad/s 1;
    %store/vec4 v0x7fd120ca8e70_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fd120c0e080;
T_14 ;
    %wait E_0x7fd120c8c850;
    %load/vec4 v0x7fd120ca9f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0x7fd120ca89a0_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7fd120ca0d20_0;
    %flag_set/vec4 9;
    %load/vec4 v0x7fd120ca12e0_0;
    %load/vec4 v0x7fd120ca8a50_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd120ca8a50_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %jmp/0 T_14.2, 10;
    %load/vec4 v0x7fd120ca8fb0_0;
    %jmp/1 T_14.3, 10;
T_14.2 ; End of true expr.
    %load/vec4 v0x7fd120ca8440_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_14.3, 10;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v0x7fd120ca89a0_0, 0;
    %load/vec4 v0x7fd120ca8e70_0;
    %assign/vec4 v0x7fd120ca8f10_0, 0;
    %load/vec4 v0x7fd120ca8f10_0;
    %load/vec4 v0x7fd120ca9f80_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fd120ca9af0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x7fd120ca89a0_0;
    %assign/vec4 v0x7fd120ca8c60_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7fd120ca9af0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd120ca9f80_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_14.6, 9;
    %load/vec4 v0x7fd120ca11b0_0;
    %jmp/1 T_14.7, 9;
T_14.6 ; End of true expr.
    %load/vec4 v0x7fd120ca8d10_0;
    %jmp/0 T_14.7, 9;
 ; End of false expr.
    %blend;
T_14.7;
    %assign/vec4 v0x7fd120ca8c60_0, 0;
T_14.5 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fd120c0e080;
T_15 ;
Ewait_8 .event/or E_0x7fd120c8d340, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x7fd120ca9af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x7fd120ca8c60_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_15.2, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x7fd120ca82e0_0;
    %pad/u 2;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %pad/u 1;
    %store/vec4 v0x7fd120ca9060_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fd120c0e080;
T_16 ;
    %wait E_0x7fd120c8c850;
    %load/vec4 v0x7fd120ca9af0_0;
    %load/vec4 v0x7fd120ca8560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %fork t_1, S_0x7fd120c0e1f0;
    %jmp t_0;
    .scope S_0x7fd120c0e1f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd120c17ba0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7fd120c17ba0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fd120c17ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd120ca95f0, 0, 4;
    %load/vec4 v0x7fd120c17ba0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fd120c17ba0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %end;
    .scope S_0x7fd120c0e080;
t_0 %join;
T_16.0 ;
    %load/vec4 v0x7fd120caa220_0;
    %load/vec4 v0x7fd120ca8560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x7fd120ca9990_0;
    %load/vec4 v0x7fd120ca9540_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd120ca95f0, 0, 4;
T_16.4 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fd120c17d60;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd120cb03a0_0, 0, 1;
    %pushi/vec4 100000, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x7fd120cb03a0_0;
    %nor/r;
    %store/vec4 v0x7fd120cb03a0_0, 0, 1;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %end;
    .thread T_17;
    .scope S_0x7fd120c17d60;
T_18 ;
    %vpi_call/w 3 38 "$dumpfile", "CPU_TB.vcd" {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd120c17d60 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd120cb0470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd120cb0b40_0, 0, 1;
    %vpi_call/w 3 59 "$display", "ROM MODULE RESULTS:" {0 0 0};
    %wait E_0x7fd120c8c850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd120cb0b40_0, 0, 1;
    %vpi_call/w 3 64 "$display", "CPU started" {0 0 0};
    %pushi/vec4 20, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fd120c8c850;
    %vpi_call/w 3 69 "$display", "REG_V0 =  %h", v0x7fd120cb0ab0_0 {0 0 0};
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 75 "$display", "RESULT =  %h", v0x7fd120cb0ab0_0 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/CPU_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/alu.v";
    "rtl/loadstore.v";
    "test/ROM.v";
    "rtl/RAM.v";
