{"Source Block": ["oh/xilibs/hdl/PLLE2_ADV.v@79:89@HdlIdDef", "   wire \t reset = POR | RST;\n   \n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n"], "Clone Blocks": [["oh/xilibs/hdl/MMCME2_ADV.v@102:112", "     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n\n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[6:0]; \n   wire [6:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE_F);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n"], ["oh/xilibs/hdl/PLLE2_BASE.v@77:87", "\n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n"], ["oh/xilibs/hdl/PLLE2_ADV.v@80:90", "   \n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n"], ["oh/xilibs/hdl/MMCME2_ADV.v@103:113", "\n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[6:0]; \n   wire [6:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE_F);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n   assign DIVCFG[3] = $clog2(CLKOUT3_DIVIDE);\n"], ["oh/xilibs/hdl/PLLE2_BASE.v@76:86", "     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n\n   //##############\n   //#DIVIDERS\n   //##############\n   wire [3:0] DIVCFG[5:0]; \n   wire [5:0] CLKOUT_DIV;\n      \n   assign DIVCFG[0] = $clog2(CLKOUT0_DIVIDE);\n   assign DIVCFG[1] = $clog2(CLKOUT1_DIVIDE);\n   assign DIVCFG[2] = $clog2(CLKOUT2_DIVIDE);\n"]], "Diff Content": {"Delete": [[84, "   wire [3:0] DIVCFG[5:0]; \n"]], "Add": []}}