OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/rahul/openfasoc/openfasoc/generators/avsd4bituc-gen/flow/../../../common/platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  /home/rahul/openfasoc/openfasoc/generators/avsd4bituc-gen/flow/../../../common/platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0222] Reading LEF file: /home/rahul/openfasoc/openfasoc/generators/avsd4bituc-gen/flow/../../../common/platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/rahul/openfasoc/openfasoc/generators/avsd4bituc-gen/flow/../../../common/platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0222] Reading LEF file: ../blocks/sky130hd/lef/onebitADC.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ../blocks/sky130hd/lef/onebitADC.lef
[INFO ODB-0222] Reading LEF file: ../blocks/sky130hd/lef/RINGOSC.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ../blocks/sky130hd/lef/RINGOSC.lef
[WARNING ORD-1011] LEF master onebitADC has no liberty cell.
[WARNING ORD-1011] LEF master RINGOSC has no liberty cell.
number instances in verilog is 2
[WARNING IFP-0028] Core area lower left (10.000, 10.000) snapped to (10.120, 10.880).
[INFO IFP-0001] Added 29 rows of 173 sites.
[INFO RSZ-0026] Removed 0 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: VSS (input port)
Endpoint: adc1/GND (internal pin)
Path Group: (none)
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 ^ input external delay
                  0.00    0.00    0.00 ^ VSS (in)
     2    0.00                           VSS (net)
                  0.00    0.00    0.00 ^ adc1/GND (onebitADC)
                                  0.00   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
                           0.0%       0.0%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 571 u^2 9% utilization.

Elapsed time: 0:00.57[h:]min:sec. CPU time: user 0.44 sys 0.10 (96%). Peak memory: 104292KB.
