# YatCPU

YatCPU(**Y**et **a**nother **t**oy CPU) is a simple three-stage pipeline RISC-V implementation written in Chisel 3 HDL with support for AXI4-Lite, featuring its painless hands-on experience and VGA output for fun.

This project is heavily inspired by [tinyriscv](https://gitee.com/liangkangnan/tinyriscv).

## Prerequisites

### You

- Basic knowledge of digital logic and design principles
- Basic knowledge of C/C++
- (Optional) A FPGA development board

### Your computer

- Windows 10 or higher / Linux (Debian, Ubuntu, WSL1/2 or other distros)
    - We have tested on Windows 10 and WSL Debian 11
    - macOS is **NOT** supported
- Vivado 2020.1 or higher
- JDK 8 or higher
- Scala 2.12 (not 3)
- sbt

## Getting Started

Please refer to [YatCPU-docs](https://github.com/sysu-scc/YatCPU-docs) for more documentation.