synthesis:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec 25 01:50:53 2018


Command Line:  synthesis -f LedTest_impl1_lattice.synproj -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml 

Synthesis options:
The -a option is MachXO3LF.
The -s option is 5.
The -t option is CABGA256.
The -d option is LCMXO3LF-6900C.
Using package CABGA256.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO3LF

### Device  : LCMXO3LF-6900C

### Package : CABGA256

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = test.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/tallen/Projects/LatticeLedTest (searchpath added)
-p /usr/local/diamond/3.10_x64/ispfpga/xo3c00f/data (searchpath added)
-p /home/tallen/Projects/LatticeLedTest/impl1 (searchpath added)
-p /home/tallen/Projects/LatticeLedTest (searchpath added)
Verilog design file = /home/tallen/Projects/LatticeLedTest/source/test.v
NGD file = LedTest_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/tallen/Projects/LatticeLedTest/source/test.v. VERI-1482
Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Top module name (Verilog): test
INFO - synthesis: /home/tallen/Projects/LatticeLedTest/source/test.v(1): compiling module test. VERI-1018
WARNING - synthesis: /home/tallen/Projects/LatticeLedTest/source/test.v(23): expression size 32 truncated to fit in target size 23. VERI-1209
WARNING - synthesis: /home/tallen/Projects/LatticeLedTest/source/test.v(26): expression size 32 truncated to fit in target size 5. VERI-1209
INFO - synthesis: /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo3l.v(1759): compiling module OSCH(NOM_FREQ="12.09"). VERI-1018
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Top-level module name = test.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Duplicate register/latch removal. char_d_i0_i15 is a one-to-one match with char_d_i0_i7.
Duplicate register/latch removal. char_d_i0_i14 is a one-to-one match with char_d_i0_i6.
Duplicate register/latch removal. char_d_i0_i5 is a one-to-one match with char_d_i0_i14.
Duplicate register/latch removal. char_d_i0_i4 is a one-to-one match with char_d_i0_i5.
Duplicate register/latch removal. char_c_i0_i4 is a one-to-one match with char_c_i0_i14.
Duplicate register/latch removal. char_c_i0_i15 is a one-to-one match with char_c_i0_i7.
Duplicate register/latch removal. char_c_i0_i6 is a one-to-one match with char_c_i0_i5.
Duplicate register/latch removal. char_b_i0_i5 is a one-to-one match with char_b_i0_i6.
Duplicate register/latch removal. char_b_i0_i4 is a one-to-one match with char_b_i0_i14.
Duplicate register/latch removal. char_b_i0_i15 is a one-to-one match with char_b_i0_i7.
Duplicate register/latch removal. char_c_i0_i4 is a one-to-one match with char_c_i0_i6.
Duplicate register/latch removal. char_b_i0_i5 is a one-to-one match with char_b_i0_i4.
Duplicate register/latch removal. char_a_i0_i15 is a one-to-one match with char_a_i0_i7.
Duplicate register/latch removal. char_a_i0_i14 is a one-to-one match with char_a_i0_i4.
Duplicate register/latch removal. char_a_i0_i6 is a one-to-one match with char_a_i0_i5.
Duplicate register/latch removal. char_a_i0_i14 is a one-to-one match with char_a_i0_i6.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in test_drc.log.
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file LedTest_impl1.ngd.

################### Begin Area Report (test)######################
Number of register bits => 76 of 7485 (1 % )
CCU2D => 12
FD1P3AX => 42
FD1P3JX => 10
FD1S3AX => 24
GSR => 1
LUT4 => 105
OB => 64
OSCH => 1
PFUMX => 4
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 76
Clock Enable Nets
Number of Clock Enables: 4
Top 4 highest fanout Clock Enables:
  Net : clk_enable_47, loads : 24
  Net : clk_enable_51, loads : 12
  Net : clk_enable_52, loads : 12
  Net : clk_enable_45, loads : 9
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : step_3, loads : 24
  Net : clk_enable_47, loads : 24
  Net : step_4, loads : 23
  Net : step_2, loads : 23
  Net : step_0, loads : 22
  Net : step_1, loads : 21
  Net : n88177, loads : 13
  Net : clk_enable_51, loads : 12
  Net : clk_enable_52, loads : 12
  Net : n88135, loads : 12
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |  200.000 MHz|   53.513 MHz|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 1149.684  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 64.022  secs
--------------------------------------------------------------
