;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 14/05/2014 12:59:39 a. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x1FFC2000  	536879100
0x0004	0x09FD0000  	2557
0x0008	0x09F50000  	2549
0x000C	0x09F50000  	2549
0x0010	0x09F50000  	2549
0x0014	0x09F50000  	2549
0x0018	0x09F50000  	2549
0x001C	0x09F50000  	2549
0x0020	0x09F50000  	2549
0x0024	0x09F50000  	2549
0x0028	0x09F50000  	2549
0x002C	0x09F50000  	2549
0x0030	0x09F50000  	2549
0x0034	0x09F50000  	2549
0x0038	0x09F50000  	2549
0x003C	0x09F50000  	2549
0x0040	0x09F50000  	2549
0x0044	0x09F50000  	2549
0x0048	0x09F50000  	2549
0x004C	0x09F50000  	2549
0x0050	0x09F50000  	2549
0x0054	0x09F50000  	2549
0x0058	0x09F50000  	2549
0x005C	0x09F50000  	2549
0x0060	0x09F50000  	2549
0x0064	0x09F50000  	2549
0x0068	0x09F50000  	2549
0x006C	0x09F50000  	2549
0x0070	0x09F50000  	2549
0x0074	0x09F50000  	2549
0x0078	0x09F50000  	2549
0x007C	0x09F50000  	2549
0x0080	0x09F50000  	2549
0x0084	0x09F50000  	2549
0x0088	0x09F50000  	2549
0x008C	0x09F50000  	2549
0x0090	0x09F50000  	2549
0x0094	0x09F50000  	2549
0x0098	0x09F50000  	2549
0x009C	0x09F50000  	2549
0x00A0	0x09F50000  	2549
0x00A4	0x09F50000  	2549
0x00A8	0x09F50000  	2549
0x00AC	0x09F50000  	2549
0x00B0	0x09F50000  	2549
0x00B4	0x09F50000  	2549
0x00B8	0x09F50000  	2549
0x00BC	0x09F50000  	2549
0x00C0	0x09F50000  	2549
0x00C4	0x09F50000  	2549
0x00C8	0x09F50000  	2549
0x00CC	0x09F50000  	2549
0x00D0	0x09F50000  	2549
0x00D4	0x09F50000  	2549
0x00D8	0x09F50000  	2549
0x00DC	0x09F50000  	2549
0x00E0	0x09F50000  	2549
0x00E4	0x09F50000  	2549
0x00E8	0x09F50000  	2549
0x00EC	0x09F50000  	2549
0x00F0	0x09F50000  	2549
0x00F4	0x09F50000  	2549
0x00F8	0x09F50000  	2549
0x00FC	0x09F50000  	2549
0x0100	0x09F50000  	2549
0x0104	0x09F50000  	2549
0x0108	0x09F50000  	2549
0x010C	0x09F50000  	2549
0x0110	0x09F50000  	2549
0x0114	0x09F50000  	2549
0x0118	0x09F50000  	2549
0x011C	0x09F50000  	2549
0x0120	0x09F50000  	2549
0x0124	0x09F50000  	2549
0x0128	0x09F50000  	2549
0x012C	0x09F50000  	2549
0x0130	0x09F50000  	2549
; end of ____SysVT
_main:
;UART.c, 4 :: 		void main() {
0x09FC	0xF000F834  BL	2664
0x0A00	0xF000F912  BL	3112
0x0A04	0xF7FFFFEC  BL	2528
0x0A08	0xF000F8CE  BL	2984
;UART.c, 5 :: 		UART1_Init(9600);              // Initialize UART module at 56000 bps
0x0A0C	0xF2425080  MOVW	R0, #9600
0x0A10	0xF7FFFF6C  BL	_UART1_Init+0
;UART.c, 6 :: 		Delay_ms(100);                  // Wait for UART module to stabilize
0x0A14	0xF24117A9  MOVW	R7, #4521
0x0A18	0xF2C00704  MOVT	R7, #4
0x0A1C	0xBF00    NOP
0x0A1E	0xBF00    NOP
L_main0:
0x0A20	0x1E7F    SUBS	R7, R7, #1
0x0A22	0xD1FD    BNE	L_main0
0x0A24	0xBF00    NOP
0x0A26	0xBF00    NOP
;UART.c, 8 :: 		UART1_Write_Text("Start");
0x0A28	0x480C    LDR	R0, [PC, #48]
0x0A2A	0xF7FFFFCB  BL	_UART1_Write_Text+0
;UART.c, 9 :: 		UART1_Write(13);
0x0A2E	0x200D    MOVS	R0, #13
0x0A30	0xF7FFFFBA  BL	_UART1_Write+0
;UART.c, 10 :: 		UART1_Write(10);
0x0A34	0x200A    MOVS	R0, #10
0x0A36	0xF7FFFFB7  BL	_UART1_Write+0
;UART.c, 12 :: 		while (1) {
L_main2:
;UART.c, 13 :: 		if (UART1_Data_Ready() == 1) {          // if data is received
0x0A3A	0xF7FFFFA9  BL	_UART1_Data_Ready+0
0x0A3E	0x2801    CMP	R0, #1
0x0A40	0xD109    BNE	L_main4
;UART.c, 14 :: 		UART1_Read_Text(uart_rd, "OK", 10);    // reads text until 'OK' is found
0x0A42	0x4907    LDR	R1, [PC, #28]
0x0A44	0x4807    LDR	R0, [PC, #28]
0x0A46	0x7800    LDRB	R0, [R0, #0]
0x0A48	0x220A    MOVS	R2, #10
0x0A4A	0xF7FFFF91  BL	_UART1_Read_Text+0
;UART.c, 15 :: 		UART1_Write_Text(uart_rd);             // sends back text
0x0A4E	0x4805    LDR	R0, [PC, #20]
0x0A50	0x7800    LDRB	R0, [R0, #0]
0x0A52	0xF7FFFFB7  BL	_UART1_Write_Text+0
;UART.c, 16 :: 		}
L_main4:
;UART.c, 17 :: 		}
0x0A56	0xE7F0    B	L_main2
;UART.c, 18 :: 		}
L_end_main:
L__main_end_loop:
0x0A58	0xE7FE    B	L__main_end_loop
0x0A5A	0xBF00    NOP
0x0A5C	0x00002000  	?lstr1_UART+0
0x0A60	0x00062000  	?lstr2_UART+0
0x0A64	0x00092000  	_uart_rd+0
; end of _main
_UART1_Init:
;__Lib_UART_123.c, 304 :: 		
0x08EC	0xB081    SUB	SP, SP, #4
0x08EE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 305 :: 		
0x08F2	0x4A09    LDR	R2, [PC, #36]
0x08F4	0xF2400100  MOVW	R1, #0
0x08F8	0xB404    PUSH	(R2)
0x08FA	0xB402    PUSH	(R1)
0x08FC	0xF2400300  MOVW	R3, #0
0x0900	0xF2400200  MOVW	R2, #0
0x0904	0x4601    MOV	R1, R0
0x0906	0x4805    LDR	R0, [PC, #20]
0x0908	0xF7FFFF10  BL	__Lib_UART_123_UARTx_Init_Advanced+0
0x090C	0xB002    ADD	SP, SP, #8
;__Lib_UART_123.c, 306 :: 		
L_end_UART1_Init:
0x090E	0xF8DDE000  LDR	LR, [SP, #0]
0x0912	0xB001    ADD	SP, SP, #4
0x0914	0x4770    BX	LR
0x0916	0xBF00    NOP
0x0918	0x0B0C0000  	__GPIO_MODULE_USART1_PA9_10+0
0x091C	0x38004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_UARTx_Init_Advanced:
;__Lib_UART_123.c, 226 :: 		
0x072C	0xB08B    SUB	SP, SP, #44
0x072E	0xF8CDE000  STR	LR, [SP, #0]
0x0732	0x9108    STR	R1, [SP, #32]
0x0734	0xF8AD3028  STRH	R3, [SP, #40]
0x0738	0xF8BD402C  LDRH	R4, [SP, #44]
0x073C	0xF8AD402C  STRH	R4, [SP, #44]
; module start address is: 24 (R6)
0x0740	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123.c, 230 :: 		
0x0742	0xAC03    ADD	R4, SP, #12
0x0744	0x9001    STR	R0, [SP, #4]
0x0746	0x4620    MOV	R0, R4
0x0748	0xF7FFFEA2  BL	_RCC_GetClocksFrequency+0
0x074C	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 232 :: 		
0x074E	0x4C51    LDR	R4, [PC, #324]
0x0750	0x42A0    CMP	R0, R4
0x0752	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced15
;__Lib_UART_123.c, 233 :: 		
0x0754	0x2501    MOVS	R5, #1
0x0756	0xB26D    SXTB	R5, R5
0x0758	0x4C4F    LDR	R4, [PC, #316]
0x075A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 234 :: 		
0x075C	0x4D4F    LDR	R5, [PC, #316]
0x075E	0x4C50    LDR	R4, [PC, #320]
0x0760	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 235 :: 		
0x0762	0x4D50    LDR	R5, [PC, #320]
0x0764	0x4C50    LDR	R4, [PC, #320]
0x0766	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 236 :: 		
0x0768	0x4D50    LDR	R5, [PC, #320]
0x076A	0x4C51    LDR	R4, [PC, #324]
0x076C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 237 :: 		
0x076E	0x4D51    LDR	R5, [PC, #324]
0x0770	0x4C51    LDR	R4, [PC, #324]
0x0772	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 238 :: 		
0x0774	0x9C06    LDR	R4, [SP, #24]
0x0776	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 239 :: 		
0x0778	0xE02A    B	L___Lib_UART_123_UARTx_Init_Advanced16
L___Lib_UART_123_UARTx_Init_Advanced15:
;__Lib_UART_123.c, 240 :: 		
0x077A	0x4C50    LDR	R4, [PC, #320]
0x077C	0x42A0    CMP	R0, R4
0x077E	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced17
;__Lib_UART_123.c, 241 :: 		
0x0780	0x2501    MOVS	R5, #1
0x0782	0xB26D    SXTB	R5, R5
0x0784	0x4C4E    LDR	R4, [PC, #312]
0x0786	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 242 :: 		
0x0788	0x4D4E    LDR	R5, [PC, #312]
0x078A	0x4C45    LDR	R4, [PC, #276]
0x078C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 243 :: 		
0x078E	0x4D4E    LDR	R5, [PC, #312]
0x0790	0x4C45    LDR	R4, [PC, #276]
0x0792	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 244 :: 		
0x0794	0x4D4D    LDR	R5, [PC, #308]
0x0796	0x4C46    LDR	R4, [PC, #280]
0x0798	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 245 :: 		
0x079A	0x4D4D    LDR	R5, [PC, #308]
0x079C	0x4C46    LDR	R4, [PC, #280]
0x079E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 246 :: 		
0x07A0	0x9C05    LDR	R4, [SP, #20]
0x07A2	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 247 :: 		
0x07A4	0xE014    B	L___Lib_UART_123_UARTx_Init_Advanced18
L___Lib_UART_123_UARTx_Init_Advanced17:
;__Lib_UART_123.c, 248 :: 		
0x07A6	0x4C4B    LDR	R4, [PC, #300]
0x07A8	0x42A0    CMP	R0, R4
0x07AA	0xD111    BNE	L___Lib_UART_123_UARTx_Init_Advanced19
;__Lib_UART_123.c, 249 :: 		
0x07AC	0x2501    MOVS	R5, #1
0x07AE	0xB26D    SXTB	R5, R5
0x07B0	0x4C49    LDR	R4, [PC, #292]
0x07B2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 250 :: 		
0x07B4	0x4D49    LDR	R5, [PC, #292]
0x07B6	0x4C3A    LDR	R4, [PC, #232]
0x07B8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 251 :: 		
0x07BA	0x4D49    LDR	R5, [PC, #292]
0x07BC	0x4C3A    LDR	R4, [PC, #232]
0x07BE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 252 :: 		
0x07C0	0x4D48    LDR	R5, [PC, #288]
0x07C2	0x4C3B    LDR	R4, [PC, #236]
0x07C4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 253 :: 		
0x07C6	0x4D48    LDR	R5, [PC, #288]
0x07C8	0x4C3B    LDR	R4, [PC, #236]
0x07CA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 254 :: 		
0x07CC	0x9C05    LDR	R4, [SP, #20]
0x07CE	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 255 :: 		
L___Lib_UART_123_UARTx_Init_Advanced19:
L___Lib_UART_123_UARTx_Init_Advanced18:
L___Lib_UART_123_UARTx_Init_Advanced16:
;__Lib_UART_123.c, 257 :: 		
0x07D0	0x9001    STR	R0, [SP, #4]
; module end address is: 24 (R6)
0x07D2	0x4630    MOV	R0, R6
0x07D4	0xF7FFFEB0  BL	_GPIO_Alternate_Function_Enable+0
0x07D8	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 259 :: 		
0x07DA	0xF2000510  ADDW	R5, R0, #16
0x07DE	0x2400    MOVS	R4, #0
0x07E0	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 260 :: 		
0x07E2	0xF2000610  ADDW	R6, R0, #16
0x07E6	0x6835    LDR	R5, [R6, #0]
0x07E8	0xF8BD402C  LDRH	R4, [SP, #44]
0x07EC	0xEA450404  ORR	R4, R5, R4, LSL #0
0x07F0	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 261 :: 		
0x07F2	0xF200050C  ADDW	R5, R0, #12
0x07F6	0x2400    MOVS	R4, #0
0x07F8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 263 :: 		
0x07FA	0xF8BD4028  LDRH	R4, [SP, #40]
0x07FE	0xB12C    CBZ	R4, L___Lib_UART_123_UARTx_Init_Advanced20
;__Lib_UART_123.c, 264 :: 		
0x0800	0xF8BD4028  LDRH	R4, [SP, #40]
0x0804	0xF4446480  ORR	R4, R4, #1024
0x0808	0xF8AD4028  STRH	R4, [SP, #40]
;__Lib_UART_123.c, 265 :: 		
L___Lib_UART_123_UARTx_Init_Advanced20:
;__Lib_UART_123.c, 267 :: 		
0x080C	0xF200060C  ADDW	R6, R0, #12
0x0810	0x6835    LDR	R5, [R6, #0]
0x0812	0xF8BD4028  LDRH	R4, [SP, #40]
0x0816	0xEA450404  ORR	R4, R5, R4, LSL #0
0x081A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 269 :: 		
0x081C	0xF200060C  ADDW	R6, R0, #12
0x0820	0x2501    MOVS	R5, #1
0x0822	0x6834    LDR	R4, [R6, #0]
0x0824	0xF365344D  BFI	R4, R5, #13, #1
0x0828	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 270 :: 		
0x082A	0xF200060C  ADDW	R6, R0, #12
0x082E	0x2501    MOVS	R5, #1
0x0830	0x6834    LDR	R4, [R6, #0]
0x0832	0xF36504C3  BFI	R4, R5, #3, #1
0x0836	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 271 :: 		
0x0838	0xF200060C  ADDW	R6, R0, #12
0x083C	0x2501    MOVS	R5, #1
0x083E	0x6834    LDR	R4, [R6, #0]
0x0840	0xF3650482  BFI	R4, R5, #2, #1
0x0844	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 272 :: 		
0x0846	0xF2000514  ADDW	R5, R0, #20
0x084A	0x2400    MOVS	R4, #0
0x084C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 277 :: 		
0x084E	0x9D02    LDR	R5, [SP, #8]
0x0850	0x2419    MOVS	R4, #25
0x0852	0x4365    MULS	R5, R4, R5
0x0854	0x9C08    LDR	R4, [SP, #32]
0x0856	0x00A4    LSLS	R4, R4, #2
0x0858	0xFBB5F5F4  UDIV	R5, R5, R4
; integerdivider start address is: 4 (R1)
0x085C	0x4629    MOV	R1, R5
;__Lib_UART_123.c, 278 :: 		
0x085E	0x2464    MOVS	R4, #100
0x0860	0xFBB5F4F4  UDIV	R4, R5, R4
0x0864	0x0124    LSLS	R4, R4, #4
; tmpreg start address is: 8 (R2)
0x0866	0x4622    MOV	R2, R4
;__Lib_UART_123.c, 280 :: 		
0x0868	0x0925    LSRS	R5, R4, #4
0x086A	0x2464    MOVS	R4, #100
0x086C	0x436C    MULS	R4, R5, R4
0x086E	0x1B0C    SUB	R4, R1, R4
; integerdivider end address is: 4 (R1)
;__Lib_UART_123.c, 281 :: 		
0x0870	0x0124    LSLS	R4, R4, #4
0x0872	0xF2040532  ADDW	R5, R4, #50
0x0876	0x2464    MOVS	R4, #100
0x0878	0xFBB5F4F4  UDIV	R4, R5, R4
0x087C	0xF004040F  AND	R4, R4, #15
0x0880	0xEA420404  ORR	R4, R2, R4, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_UART_123.c, 283 :: 		
0x0884	0xF2000508  ADDW	R5, R0, #8
0x0888	0xB2A4    UXTH	R4, R4
0x088A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 284 :: 		
L_end_UARTx_Init_Advanced:
0x088C	0xF8DDE000  LDR	LR, [SP, #0]
0x0890	0xB00B    ADD	SP, SP, #44
0x0892	0x4770    BX	LR
0x0894	0x38004001  	USART1_SR+0
0x0898	0x03384242  	RCC_APB2ENR+0
0x089C	0x09A90000  	_UART1_Write+0
0x08A0	0x00102000  	_UART_Wr_Ptr+0
0x08A4	0xFFFFFFFF  	_UART1_Read+0
0x08A8	0x00142000  	_UART_Rd_Ptr+0
0x08AC	0x09910000  	_UART1_Data_Ready+0
0x08B0	0x00182000  	_UART_Rdy_Ptr+0
0x08B4	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x08B8	0x001C2000  	_UART_Tx_Idle_Ptr+0
0x08BC	0x44004000  	USART2_SR+0
0x08C0	0x03C44242  	RCC_APB1ENR+0
0x08C4	0xFFFFFFFF  	_UART2_Write+0
0x08C8	0xFFFFFFFF  	_UART2_Read+0
0x08CC	0xFFFFFFFF  	_UART2_Data_Ready+0
0x08D0	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x08D4	0x48004000  	USART3_SR+0
0x08D8	0x03C84242  	RCC_APB1ENR+0
0x08DC	0xFFFFFFFF  	_UART3_Write+0
0x08E0	0xFFFFFFFF  	_UART3_Read+0
0x08E4	0xFFFFFFFF  	_UART3_Data_Ready+0
0x08E8	0xFFFFFFFF  	_UART3_Tx_Idle+0
; end of __Lib_UART_123_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_100.c, 338 :: 		
0x0490	0xB082    SUB	SP, SP, #8
0x0492	0xF8CDE000  STR	LR, [SP, #0]
0x0496	0x4603    MOV	R3, R0
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_100.c, 341 :: 		
0x0498	0x4619    MOV	R1, R3
0x049A	0x9101    STR	R1, [SP, #4]
0x049C	0xF7FFFF8A  BL	_Get_Fosc_kHz+0
0x04A0	0xF24031E8  MOVW	R1, #1000
0x04A4	0xFB00F201  MUL	R2, R0, R1
0x04A8	0x9901    LDR	R1, [SP, #4]
0x04AA	0x600A    STR	R2, [R1, #0]
;__Lib_System_100.c, 344 :: 		
0x04AC	0x491F    LDR	R1, [PC, #124]
0x04AE	0x7809    LDRB	R1, [R1, #0]
0x04B0	0xF3C11103  UBFX	R1, R1, #4, #4
0x04B4	0xB2C8    UXTB	R0, R1
;__Lib_System_100.c, 345 :: 		
0x04B6	0x491E    LDR	R1, [PC, #120]
0x04B8	0x1809    ADDS	R1, R1, R0
0x04BA	0x7808    LDRB	R0, [R1, #0]
0x04BC	0xB2C0    UXTB	R0, R0
;__Lib_System_100.c, 347 :: 		
0x04BE	0x1D1A    ADDS	R2, R3, #4
0x04C0	0x6819    LDR	R1, [R3, #0]
0x04C2	0x40C1    LSRS	R1, R0
0x04C4	0x6011    STR	R1, [R2, #0]
;__Lib_System_100.c, 349 :: 		
0x04C6	0x4919    LDR	R1, [PC, #100]
0x04C8	0x8809    LDRH	R1, [R1, #0]
0x04CA	0xF3C12102  UBFX	R1, R1, #8, #3
0x04CE	0xB288    UXTH	R0, R1
;__Lib_System_100.c, 350 :: 		
0x04D0	0x4917    LDR	R1, [PC, #92]
0x04D2	0x1809    ADDS	R1, R1, R0
0x04D4	0x7808    LDRB	R0, [R1, #0]
0x04D6	0xB2C0    UXTB	R0, R0
;__Lib_System_100.c, 352 :: 		
0x04D8	0xF2030208  ADDW	R2, R3, #8
0x04DC	0x1D19    ADDS	R1, R3, #4
0x04DE	0x6809    LDR	R1, [R1, #0]
0x04E0	0x40C1    LSRS	R1, R0
0x04E2	0x6011    STR	R1, [R2, #0]
;__Lib_System_100.c, 354 :: 		
0x04E4	0x4911    LDR	R1, [PC, #68]
0x04E6	0x8809    LDRH	R1, [R1, #0]
0x04E8	0xF3C121C2  UBFX	R1, R1, #11, #3
0x04EC	0xB288    UXTH	R0, R1
;__Lib_System_100.c, 355 :: 		
0x04EE	0x4910    LDR	R1, [PC, #64]
0x04F0	0x1809    ADDS	R1, R1, R0
0x04F2	0x7808    LDRB	R0, [R1, #0]
0x04F4	0xB2C0    UXTB	R0, R0
;__Lib_System_100.c, 357 :: 		
0x04F6	0xF203020C  ADDW	R2, R3, #12
0x04FA	0x1D19    ADDS	R1, R3, #4
0x04FC	0x6809    LDR	R1, [R1, #0]
0x04FE	0x40C1    LSRS	R1, R0
0x0500	0x6011    STR	R1, [R2, #0]
;__Lib_System_100.c, 359 :: 		
0x0502	0x490A    LDR	R1, [PC, #40]
0x0504	0x8809    LDRH	R1, [R1, #0]
0x0506	0xF3C13181  UBFX	R1, R1, #14, #2
0x050A	0xB288    UXTH	R0, R1
;__Lib_System_100.c, 360 :: 		
0x050C	0x4909    LDR	R1, [PC, #36]
0x050E	0x1809    ADDS	R1, R1, R0
0x0510	0x7809    LDRB	R1, [R1, #0]
0x0512	0xB2C8    UXTB	R0, R1
;__Lib_System_100.c, 362 :: 		
0x0514	0xF2030210  ADDW	R2, R3, #16
0x0518	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x051C	0x6809    LDR	R1, [R1, #0]
0x051E	0xFBB1F1F0  UDIV	R1, R1, R0
0x0522	0x6011    STR	R1, [R2, #0]
;__Lib_System_100.c, 363 :: 		
L_end_RCC_GetClocksFrequency:
0x0524	0xF8DDE000  LDR	LR, [SP, #0]
0x0528	0xB002    ADD	SP, SP, #8
0x052A	0x4770    BX	LR
0x052C	0x10044002  	RCC_CFGRbits+0
0x0530	0x0B880000  	__Lib_System_100_APBAHBPrescTable+0
0x0534	0x0BA10000  	__Lib_System_100_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x03B4	0x4801    LDR	R0, [PC, #4]
0x03B6	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x03B8	0x4770    BX	LR
0x03BA	0xBF00    NOP
0x03BC	0x000C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 1070 :: 		
0x0538	0xB081    SUB	SP, SP, #4
0x053A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_GPIO_32F10x.c, 1071 :: 		
;__Lib_GPIO_32F10x.c, 1072 :: 		
;__Lib_GPIO_32F10x.c, 1074 :: 		
0x053E	0x2201    MOVS	R2, #1
0x0540	0xB252    SXTB	R2, R2
0x0542	0x493E    LDR	R1, [PC, #248]
0x0544	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 1076 :: 		
0x0546	0xF2000168  ADDW	R1, R0, #104
0x054A	0x680B    LDR	R3, [R1, #0]
0x054C	0xF06F6100  MVN	R1, #134217728
0x0550	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0554	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 1077 :: 		
0x0556	0xF0036100  AND	R1, R3, #134217728
0x055A	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x055C	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 1079 :: 		
0x055E	0xF0024100  AND	R1, R2, #-2147483648
0x0562	0xF1B14F00  CMP	R1, #-2147483648
0x0566	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 1081 :: 		
0x0568	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x056A	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 1082 :: 		
; tmpreg end address is: 8 (R2)
0x056C	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 1085 :: 		
0x056E	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0570	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1086 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 1088 :: 		
; tmpreg start address is: 8 (R2)
0x0572	0xF4042170  AND	R1, R4, #983040
0x0576	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0578	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 1089 :: 		
0x057A	0xF64F71FF  MOVW	R1, #65535
0x057E	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0582	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 1091 :: 		
0x0584	0xF4041140  AND	R1, R4, #3145728
0x0588	0xF5B11F40  CMP	R1, #3145728
0x058C	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 1093 :: 		
0x058E	0xF06F6170  MVN	R1, #251658240
0x0592	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x0596	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 1094 :: 		
0x0598	0x492A    LDR	R1, [PC, #168]
0x059A	0x680A    LDR	R2, [R1, #0]
0x059C	0xF06F6170  MVN	R1, #251658240
0x05A0	0x400A    ANDS	R2, R1
0x05A2	0x4928    LDR	R1, [PC, #160]
0x05A4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 1095 :: 		
0x05A6	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x05A8	0xE017    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 1096 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x05AA	0xF4041180  AND	R1, R4, #1048576
0x05AE	0xF5B11F80  CMP	R1, #1048576
0x05B2	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 1098 :: 		
0x05B4	0xF04F0103  MOV	R1, #3
0x05B8	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 1099 :: 		
0x05BA	0x43C9    MVN	R1, R1
0x05BC	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1100 :: 		
0x05C0	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1101 :: 		
0x05C4	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x05C6	0xE008    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 1104 :: 		
; tmpreg start address is: 8 (R2)
0x05C8	0x0D61    LSRS	R1, R4, #21
0x05CA	0x0109    LSLS	R1, R1, #4
0x05CC	0xFA05F101  LSL	R1, R5, R1
0x05D0	0x43C9    MVN	R1, R1
0x05D2	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1105 :: 		
0x05D6	0xF0416270  ORR	R2, R1, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1106 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 1108 :: 		
; tmpreg start address is: 8 (R2)
0x05DA	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 1110 :: 		
0x05DC	0x0D61    LSRS	R1, R4, #21
0x05DE	0x0109    LSLS	R1, R1, #4
0x05E0	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x05E4	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1111 :: 		
0x05E6	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 1108 :: 		
;__Lib_GPIO_32F10x.c, 1111 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 1113 :: 		
; tmpreg start address is: 8 (R2)
0x05E8	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x05EC	0xF1B14F00  CMP	R1, #-2147483648
0x05F0	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 1115 :: 		
0x05F2	0x4913    LDR	R1, [PC, #76]
0x05F4	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1116 :: 		
0x05F6	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 1119 :: 		
; tmpreg start address is: 8 (R2)
0x05F8	0x4912    LDR	R1, [PC, #72]
0x05FA	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 1120 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 1123 :: 		
; i start address is: 40 (R10)
0x05FC	0xF2400A00  MOVW	R10, #0
; i end address is: 40 (R10)
0x0600	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 1124 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0602	0xEA4F018A  LSL	R1, R10, #2
0x0606	0xEB090101  ADD	R1, R9, R1, LSL #0
0x060A	0x6809    LDR	R1, [R1, #0]
0x060C	0xF1B13FFF  CMP	R1, #-1
0x0610	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 1125 :: 		
0x0612	0xF1090134  ADD	R1, R9, #52
0x0616	0xEA4F038A  LSL	R3, R10, #2
0x061A	0x18C9    ADDS	R1, R1, R3
0x061C	0x6809    LDR	R1, [R1, #0]
0x061E	0x460A    MOV	R2, R1
0x0620	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0624	0x6809    LDR	R1, [R1, #0]
0x0626	0x4608    MOV	R0, R1
0x0628	0x4611    MOV	R1, R2
0x062A	0xF7FFFEC9  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 1126 :: 		
0x062E	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 1127 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0632	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 1130 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0634	0xF8DDE000  LDR	LR, [SP, #0]
0x0638	0xB001    ADD	SP, SP, #4
0x063A	0x4770    BX	LR
0x063C	0x03004242  	RCC_APB2ENRbits+0
0x0640	0x001C4001  	AFIO_MAPR2+0
0x0644	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 1049 :: 		
; config start address is: 4 (R1)
0x03C0	0xB083    SUB	SP, SP, #12
0x03C2	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1053 :: 		
0x03C6	0xF00003FF  AND	R3, R0, #255
0x03CA	0x091A    LSRS	R2, R3, #4
0x03CC	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 1054 :: 		
0x03CE	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x03D2	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 1057 :: 		
0x03D4	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
;__Lib_GPIO_32F10x.c, 1058 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x03D6	0x4A19    LDR	R2, [PC, #100]
0x03D8	0x9202    STR	R2, [SP, #8]
0x03DA	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1059 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x03DC	0x4A18    LDR	R2, [PC, #96]
0x03DE	0x9202    STR	R2, [SP, #8]
0x03E0	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1060 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x03E2	0x4A18    LDR	R2, [PC, #96]
0x03E4	0x9202    STR	R2, [SP, #8]
0x03E6	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1061 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x03E8	0x4A17    LDR	R2, [PC, #92]
0x03EA	0x9202    STR	R2, [SP, #8]
0x03EC	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1062 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x03EE	0x4A17    LDR	R2, [PC, #92]
0x03F0	0x9202    STR	R2, [SP, #8]
0x03F2	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1063 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x03F4	0x4A16    LDR	R2, [PC, #88]
0x03F6	0x9202    STR	R2, [SP, #8]
0x03F8	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1064 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x03FA	0x4A16    LDR	R2, [PC, #88]
0x03FC	0x9202    STR	R2, [SP, #8]
0x03FE	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 1065 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
0x0400	0x2800    CMP	R0, #0
0x0402	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0404	0x2801    CMP	R0, #1
0x0406	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0408	0x2802    CMP	R0, #2
0x040A	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x040C	0x2803    CMP	R0, #3
0x040E	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0410	0x2804    CMP	R0, #4
0x0412	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0414	0x2805    CMP	R0, #5
0x0416	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0418	0x2806    CMP	R0, #6
0x041A	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 1067 :: 		
0x041C	0x2201    MOVS	R2, #1
0x041E	0xB212    SXTH	R2, R2
0x0420	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0422	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0426	0x9802    LDR	R0, [SP, #8]
0x0428	0x460A    MOV	R2, R1
0x042A	0xF8BD1004  LDRH	R1, [SP, #4]
0x042E	0xF7FFFEC7  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 1068 :: 		
L_end_GPIO_Configure_Pin:
0x0432	0xF8DDE000  LDR	LR, [SP, #0]
0x0436	0xB003    ADD	SP, SP, #12
0x0438	0x4770    BX	LR
0x043A	0xBF00    NOP
0x043C	0x08004001  	#1073809408
0x0440	0x0C004001  	#1073810432
0x0444	0x10004001  	#1073811456
0x0448	0x14004001  	#1073812480
0x044C	0x18004001  	#1073813504
0x0450	0x1C004001  	#1073814528
0x0454	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 891 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
0x01C0	0xB081    SUB	SP, SP, #4
0x01C2	0xF8CDE000  STR	LR, [SP, #0]
0x01C6	0xB28C    UXTH	R4, R1
0x01C8	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 896 :: 		
0x01CA	0x4B77    LDR	R3, [PC, #476]
0x01CC	0xEA000303  AND	R3, R0, R3, LSL #0
; port start address is: 24 (R6)
0x01D0	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 898 :: 		
0x01D2	0x4618    MOV	R0, R3
0x01D4	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 901 :: 		
0x01D8	0xF1B40FFF  CMP	R4, #255
0x01DC	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 902 :: 		
0x01DE	0x4B73    LDR	R3, [PC, #460]
0x01E0	0x429D    CMP	R5, R3
0x01E2	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 903 :: 		
0x01E4	0xF04F3333  MOV	R3, #858993459
0x01E8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 904 :: 		
0x01EA	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 905 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 906 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x01EC	0x2D42    CMP	R5, #66
0x01EE	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 907 :: 		
0x01F0	0xF04F3344  MOV	R3, #1145324612
0x01F4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 908 :: 		
0x01F6	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 909 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 910 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 912 :: 		
0x01F8	0xF64F73FF  MOVW	R3, #65535
0x01FC	0x429C    CMP	R4, R3
0x01FE	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 913 :: 		
0x0200	0x4B6A    LDR	R3, [PC, #424]
0x0202	0x429D    CMP	R5, R3
0x0204	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 914 :: 		
0x0206	0xF04F3333  MOV	R3, #858993459
0x020A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 915 :: 		
0x020C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x020E	0xF04F3333  MOV	R3, #858993459
0x0212	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 916 :: 		
0x0214	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 917 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 918 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0216	0x2D42    CMP	R5, #66
0x0218	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 919 :: 		
0x021A	0xF04F3344  MOV	R3, #1145324612
0x021E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 920 :: 		
0x0220	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0222	0xF04F3344  MOV	R3, #1145324612
0x0226	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 921 :: 		
0x0228	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 922 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 923 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 925 :: 		
; currentmode start address is: 4 (R1)
0x022A	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 926 :: 		
0x022C	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 928 :: 		
0x022E	0xF0050301  AND	R3, R5, #1
0x0232	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 929 :: 		
0x0234	0x2100    MOVS	R1, #0
0x0236	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 930 :: 		
0x0238	0xF0050302  AND	R3, R5, #2
0x023C	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 931 :: 		
0x023E	0xF40573C0  AND	R3, R5, #384
0x0242	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 932 :: 		
; currentmode start address is: 4 (R1)
0x0244	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0246	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 934 :: 		
; currentmode start address is: 4 (R1)
0x0248	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 935 :: 		
; currentmode start address is: 4 (R1)
0x024A	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 936 :: 		
0x024C	0xF0050304  AND	R3, R5, #4
0x0250	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 937 :: 		
0x0252	0xF0050320  AND	R3, R5, #32
0x0256	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 938 :: 		
; currentmode start address is: 4 (R1)
0x0258	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x025A	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 940 :: 		
; currentmode start address is: 4 (R1)
0x025C	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 941 :: 		
; currentmode start address is: 4 (R1)
0x025E	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 942 :: 		
0x0260	0xF0050308  AND	R3, R5, #8
0x0264	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 943 :: 		
0x0266	0xF0050320  AND	R3, R5, #32
0x026A	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 944 :: 		
; currentmode start address is: 4 (R1)
0x026C	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x026E	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 946 :: 		
; currentmode start address is: 4 (R1)
0x0270	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 947 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0272	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 942 :: 		
;__Lib_GPIO_32F10x.c, 947 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 949 :: 		
; currentmode start address is: 4 (R1)
0x0274	0x4B4E    LDR	R3, [PC, #312]
0x0276	0xEA050303  AND	R3, R5, R3, LSL #0
0x027A	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 950 :: 		
0x027C	0x2003    MOVS	R0, #3
0x027E	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 951 :: 		
0x0280	0xF4057300  AND	R3, R5, #512
0x0284	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 952 :: 		
0x0286	0x2002    MOVS	R0, #2
0x0288	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 953 :: 		
0x028A	0xF4056380  AND	R3, R5, #1024
0x028E	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 954 :: 		
0x0290	0x2001    MOVS	R0, #1
0x0292	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 953 :: 		
;__Lib_GPIO_32F10x.c, 954 :: 		
L_GPIO_Config41:
L_GPIO_Config40:
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 956 :: 		
;__Lib_GPIO_32F10x.c, 962 :: 		
0x0294	0xF005030C  AND	R3, R5, #12
0x0298	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 965 :: 		
0x029A	0x4301    ORRS	R1, R0
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 966 :: 		
0x029C	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 962 :: 		
;__Lib_GPIO_32F10x.c, 966 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 968 :: 		
; currentmode start address is: 4 (R1)
0x029E	0xF00403FF  AND	R3, R4, #255
0x02A2	0xB29B    UXTH	R3, R3
0x02A4	0x2B00    CMP	R3, #0
0x02A6	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 969 :: 		
0x02A8	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 971 :: 		
0x02AA	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; port end address is: 24 (R6)
0x02AC	0xFA1FF884  UXTH	R8, R4
0x02B0	0x4632    MOV	R2, R6
0x02B2	0x462E    MOV	R6, R5
L_GPIO_Config44:
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02B4	0x2808    CMP	R0, #8
0x02B6	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 973 :: 		
0x02B8	0xF04F0301  MOV	R3, #1
0x02BC	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 975 :: 		
0x02C0	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 977 :: 		
0x02C4	0x42A3    CMP	R3, R4
0x02C6	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 979 :: 		
0x02C8	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 981 :: 		
0x02CA	0xF04F030F  MOV	R3, #15
0x02CE	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 982 :: 		
0x02D0	0x43DB    MVN	R3, R3
0x02D2	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 985 :: 		
0x02D6	0xFA01F305  LSL	R3, R1, R5
0x02DA	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02DE	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 988 :: 		
0x02E0	0xF4067381  AND	R3, R6, #258
0x02E4	0xF5B37F81  CMP	R3, #258
0x02E8	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 990 :: 		
0x02EA	0xF2020414  ADDW	R4, R2, #20
0x02EE	0xF04F0301  MOV	R3, #1
0x02F2	0x4083    LSLS	R3, R0
0x02F4	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 991 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 993 :: 		
0x02F6	0xF0060382  AND	R3, R6, #130
0x02FA	0x2B82    CMP	R3, #130
0x02FC	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 995 :: 		
0x02FE	0xF2020410  ADDW	R4, R2, #16
0x0302	0xF04F0301  MOV	R3, #1
0x0306	0x4083    LSLS	R3, R0
0x0308	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 996 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 997 :: 		
0x030A	0x462F    MOV	R7, R5
0x030C	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 977 :: 		
;__Lib_GPIO_32F10x.c, 997 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 971 :: 		
; tmpreg start address is: 28 (R7)
0x030E	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 998 :: 		
0x0310	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 999 :: 		
0x0312	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0314	0xFA1FF088  UXTH	R0, R8
0x0318	0x460F    MOV	R7, R1
0x031A	0x4631    MOV	R1, R6
0x031C	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 1001 :: 		
0x031E	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 968 :: 		
0x0320	0x460F    MOV	R7, R1
0x0322	0x4629    MOV	R1, R5
0x0324	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 1001 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 1005 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
0x0326	0xF1B00FFF  CMP	R0, #255
0x032A	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 1007 :: 		
0x032C	0x1D33    ADDS	R3, R6, #4
0x032E	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1008 :: 		
; pinpos start address is: 8 (R2)
0x0332	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0334	0x2A08    CMP	R2, #8
0x0336	0xD230    BCS	L_GPIO_Config52
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 1010 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
0x0338	0xF2020408  ADDW	R4, R2, #8
0x033C	0xF04F0301  MOV	R3, #1
0x0340	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 1012 :: 		
0x0344	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 1013 :: 		
0x0348	0x42A3    CMP	R3, R4
0x034A	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 1015 :: 		
0x034C	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 1017 :: 		
0x034E	0xF04F030F  MOV	R3, #15
0x0352	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 1018 :: 		
0x0354	0x43DB    MVN	R3, R3
0x0356	0xEA080403  AND	R4, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1021 :: 		
0x035A	0xFA07F305  LSL	R3, R7, R5
0x035E	0xEA440803  ORR	R8, R4, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1024 :: 		
0x0362	0xF4017381  AND	R3, R1, #258
0x0366	0xF5B37F81  CMP	R3, #258
0x036A	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 1026 :: 		
0x036C	0xF2060514  ADDW	R5, R6, #20
0x0370	0xF2020408  ADDW	R4, R2, #8
0x0374	0xF04F0301  MOV	R3, #1
0x0378	0x40A3    LSLS	R3, R4
0x037A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 1027 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 1029 :: 		
0x037C	0xF0010382  AND	R3, R1, #130
0x0380	0x2B82    CMP	R3, #130
0x0382	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 1031 :: 		
0x0384	0xF2060510  ADDW	R5, R6, #16
0x0388	0xF2020408  ADDW	R4, R2, #8
0x038C	0xF04F0301  MOV	R3, #1
0x0390	0x40A3    LSLS	R3, R4
0x0392	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 1032 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 1033 :: 		
0x0394	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 1013 :: 		
;__Lib_GPIO_32F10x.c, 1033 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 1008 :: 		
; tmpreg start address is: 32 (R8)
0x0396	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 1034 :: 		
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0398	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 1035 :: 		
0x039A	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x039C	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1036 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 1037 :: 		
L_end_GPIO_Config:
0x03A0	0xF8DDE000  LDR	LR, [SP, #0]
0x03A4	0xB001    ADD	SP, SP, #4
0x03A6	0x4770    BX	LR
0x03A8	0xFC00FFFF  	#-1024
0x03AC	0x00140008  	#524308
0x03B0	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 850 :: 		
0x0134	0xB081    SUB	SP, SP, #4
;__Lib_GPIO_32F10x.c, 852 :: 		
0x0136	0x4919    LDR	R1, [PC, #100]
0x0138	0xEA000101  AND	R1, R0, R1, LSL #0
0x013C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 853 :: 		
; pos start address is: 8 (R2)
0x013E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 854 :: 		
0x0140	0xE00E    B	L_GPIO_Clk_Enable0
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 855 :: 		
L_GPIO_Clk_Enable2:
0x0142	0x2004    MOVS	R0, #4
0x0144	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 856 :: 		
L_GPIO_Clk_Enable3:
0x0146	0x2008    MOVS	R0, #8
0x0148	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 857 :: 		
L_GPIO_Clk_Enable4:
0x014A	0x2010    MOVS	R0, #16
0x014C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 858 :: 		
L_GPIO_Clk_Enable5:
0x014E	0x2020    MOVS	R0, #32
0x0150	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 859 :: 		
L_GPIO_Clk_Enable6:
0x0152	0x2040    MOVS	R0, #64
0x0154	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 860 :: 		
L_GPIO_Clk_Enable7:
0x0156	0x2080    MOVS	R0, #128
0x0158	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 861 :: 		
L_GPIO_Clk_Enable8:
0x015A	0xF2401000  MOVW	R0, #256
0x015E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 862 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
0x0160	0x490F    LDR	R1, [PC, #60]
0x0162	0x4288    CMP	R0, R1
0x0164	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0166	0x490F    LDR	R1, [PC, #60]
0x0168	0x4288    CMP	R0, R1
0x016A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x016C	0x490E    LDR	R1, [PC, #56]
0x016E	0x4288    CMP	R0, R1
0x0170	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0172	0x490E    LDR	R1, [PC, #56]
0x0174	0x4288    CMP	R0, R1
0x0176	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0178	0x490D    LDR	R1, [PC, #52]
0x017A	0x4288    CMP	R0, R1
0x017C	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017E	0x490D    LDR	R1, [PC, #52]
0x0180	0x4288    CMP	R0, R1
0x0182	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0184	0x490C    LDR	R1, [PC, #48]
0x0186	0x4288    CMP	R0, R1
0x0188	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; pos end address is: 8 (R2)
0x018A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 864 :: 		
0x018C	0x490B    LDR	R1, [PC, #44]
0x018E	0x6809    LDR	R1, [R1, #0]
0x0190	0xEA410200  ORR	R2, R1, R0, LSL #0
0x0194	0x4909    LDR	R1, [PC, #36]
0x0196	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 865 :: 		
L_end_GPIO_Clk_Enable:
0x0198	0xB001    ADD	SP, SP, #4
0x019A	0x4770    BX	LR
0x019C	0xFC00FFFF  	#-1024
0x01A0	0x08004001  	#1073809408
0x01A4	0x0C004001  	#1073810432
0x01A8	0x10004001  	#1073811456
0x01AC	0x14004001  	#1073812480
0x01B0	0x18004001  	#1073813504
0x01B4	0x1C004001  	#1073814528
0x01B8	0x20004001  	#1073815552
0x01BC	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_UART1_Write_Text:
;__Lib_UART_123.c, 67 :: 		
0x09C4	0xB081    SUB	SP, SP, #4
0x09C6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 68 :: 		
0x09CA	0x4601    MOV	R1, R0
0x09CC	0x4803    LDR	R0, [PC, #12]
0x09CE	0xF7FFFE93  BL	__Lib_UART_123_UARTx_Write_Text+0
;__Lib_UART_123.c, 69 :: 		
L_end_UART1_Write_Text:
0x09D2	0xF8DDE000  LDR	LR, [SP, #0]
0x09D6	0xB001    ADD	SP, SP, #4
0x09D8	0x4770    BX	LR
0x09DA	0xBF00    NOP
0x09DC	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_UARTx_Write_Text:
;__Lib_UART_123.c, 56 :: 		
; uart_text start address is: 4 (R1)
0x06F8	0xB081    SUB	SP, SP, #4
0x06FA	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; uart_text start address is: 4 (R1)
;__Lib_UART_123.c, 57 :: 		
; counter start address is: 24 (R6)
0x06FE	0x2600    MOVS	R6, #0
;__Lib_UART_123.c, 59 :: 		
0x0700	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x0702	0xB2D3    UXTB	R3, R2
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x0704	0x4605    MOV	R5, R0
0x0706	0xB2D8    UXTB	R0, R3
0x0708	0x460C    MOV	R4, R1
;__Lib_UART_123.c, 60 :: 		
L___Lib_UART_123_UARTx_Write_Text2:
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x070A	0xB150    CBZ	R0, L___Lib_UART_123_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123.c, 61 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x070C	0xB2C1    UXTB	R1, R0
0x070E	0x4628    MOV	R0, R5
0x0710	0xF7FFFEAE  BL	__Lib_UART_123_UARTx_Write+0
;__Lib_UART_123.c, 62 :: 		
0x0714	0x1C72    ADDS	R2, R6, #1
0x0716	0xB2D2    UXTB	R2, R2
0x0718	0xB2D6    UXTB	R6, R2
;__Lib_UART_123.c, 63 :: 		
0x071A	0x18A2    ADDS	R2, R4, R2
0x071C	0x7812    LDRB	R2, [R2, #0]
0x071E	0xB2D0    UXTB	R0, R2
;__Lib_UART_123.c, 64 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
0x0720	0xE7F3    B	L___Lib_UART_123_UARTx_Write_Text2
L___Lib_UART_123_UARTx_Write_Text3:
;__Lib_UART_123.c, 65 :: 		
L_end_UARTx_Write_Text:
0x0722	0xF8DDE000  LDR	LR, [SP, #0]
0x0726	0xB001    ADD	SP, SP, #4
0x0728	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Write_Text
__Lib_UART_123_UARTx_Write:
;__Lib_UART_123.c, 35 :: 		
; _data start address is: 4 (R1)
0x0470	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; _data start address is: 4 (R1)
0x0472	0xF8AD1000  STRH	R1, [SP, #0]
; _data end address is: 4 (R1)
0x0476	0x4601    MOV	R1, R0
0x0478	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123.c, 36 :: 		
L___Lib_UART_123_UARTx_Write0:
; UART_Base start address is: 4 (R1)
0x047C	0x680B    LDR	R3, [R1, #0]
0x047E	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0482	0xB902    CBNZ	R2, L___Lib_UART_123_UARTx_Write1
;__Lib_UART_123.c, 37 :: 		
0x0484	0xE7FA    B	L___Lib_UART_123_UARTx_Write0
L___Lib_UART_123_UARTx_Write1:
;__Lib_UART_123.c, 38 :: 		
0x0486	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0488	0x6010    STR	R0, [R2, #0]
;__Lib_UART_123.c, 39 :: 		
L_end_UARTx_Write:
0x048A	0xB001    ADD	SP, SP, #4
0x048C	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Write
_UART1_Write:
;__Lib_UART_123.c, 41 :: 		
0x09A8	0xB081    SUB	SP, SP, #4
0x09AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 42 :: 		
0x09AE	0xB281    UXTH	R1, R0
0x09B0	0x4803    LDR	R0, [PC, #12]
0x09B2	0xF7FFFD5D  BL	__Lib_UART_123_UARTx_Write+0
;__Lib_UART_123.c, 43 :: 		
L_end_UART1_Write:
0x09B6	0xF8DDE000  LDR	LR, [SP, #0]
0x09BA	0xB001    ADD	SP, SP, #4
0x09BC	0x4770    BX	LR
0x09BE	0xBF00    NOP
0x09C0	0x38004001  	USART1_SR+0
; end of _UART1_Write
_UART1_Data_Ready:
;__Lib_UART_123.c, 106 :: 		
0x0990	0xB081    SUB	SP, SP, #4
0x0992	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 107 :: 		
0x0996	0x4803    LDR	R0, [PC, #12]
0x0998	0xF7FFFE56  BL	__Lib_UART_123_UARTx_Data_Ready+0
;__Lib_UART_123.c, 108 :: 		
L_end_UART1_Data_Ready:
0x099C	0xF8DDE000  LDR	LR, [SP, #0]
0x09A0	0xB001    ADD	SP, SP, #4
0x09A2	0x4770    BX	LR
0x09A4	0x38004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_UARTx_Data_Ready:
;__Lib_UART_123.c, 101 :: 		
0x0648	0xB081    SUB	SP, SP, #4
;__Lib_UART_123.c, 103 :: 		
0x064A	0x6801    LDR	R1, [R0, #0]
0x064C	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123.c, 104 :: 		
L_end_UARTx_Data_Ready:
0x0650	0xB001    ADD	SP, SP, #4
0x0652	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Data_Ready
_UART1_Read_Text:
;__Lib_UART_123.c, 152 :: 		
; Attempts start address is: 8 (R2)
; Delimiter start address is: 4 (R1)
0x0970	0xB081    SUB	SP, SP, #4
0x0972	0xF8CDE000  STR	LR, [SP, #0]
; Attempts end address is: 8 (R2)
; Delimiter end address is: 4 (R1)
; Delimiter start address is: 4 (R1)
; Attempts start address is: 8 (R2)
;__Lib_UART_123.c, 153 :: 		
0x0976	0xB2D3    UXTB	R3, R2
; Attempts end address is: 8 (R2)
0x0978	0x460A    MOV	R2, R1
; Delimiter end address is: 4 (R1)
0x097A	0x4601    MOV	R1, R0
0x097C	0x4803    LDR	R0, [PC, #12]
0x097E	0xF7FFFE69  BL	__Lib_UART_123_UARTx_Read_Text+0
;__Lib_UART_123.c, 154 :: 		
L_end_UART1_Read_Text:
0x0982	0xF8DDE000  LDR	LR, [SP, #0]
0x0986	0xB001    ADD	SP, SP, #4
0x0988	0x4770    BX	LR
0x098A	0xBF00    NOP
0x098C	0x38004001  	USART1_SR+0
; end of _UART1_Read_Text
__Lib_UART_123_UARTx_Read_Text:
;__Lib_UART_123.c, 120 :: 		
; Attempts start address is: 12 (R3)
; Delimiter start address is: 8 (R2)
; Output start address is: 4 (R1)
0x0654	0xB081    SUB	SP, SP, #4
0x0656	0xF8CDE000  STR	LR, [SP, #0]
0x065A	0xB2DC    UXTB	R4, R3
0x065C	0x4613    MOV	R3, R2
0x065E	0x460A    MOV	R2, R1
0x0660	0x4601    MOV	R1, R0
; Attempts end address is: 12 (R3)
; Delimiter end address is: 8 (R2)
; Output end address is: 4 (R1)
; UART_Base start address is: 4 (R1)
; Output start address is: 8 (R2)
; Delimiter start address is: 12 (R3)
; Attempts start address is: 16 (R4)
;__Lib_UART_123.c, 121 :: 		
; out_idx start address is: 40 (R10)
0x0662	0xF2400A00  MOVW	R10, #0
0x0666	0x2000    MOVS	R0, #0
; UART_Base end address is: 4 (R1)
; Output end address is: 8 (R2)
; Delimiter end address is: 12 (R3)
; Attempts end address is: 16 (R4)
; out_idx end address is: 40 (R10)
0x0668	0x460E    MOV	R6, R1
0x066A	0x4617    MOV	R7, R2
0x066C	0x4698    MOV	R8, R3
0x066E	0xFA5FF980  UXTB	R9, R0
0x0672	0xB2E0    UXTB	R0, R4
;__Lib_UART_123.c, 123 :: 		
L___Lib_UART_123_UARTx_Read_Text6:
; delim_idx start address is: 36 (R9)
; out_idx start address is: 40 (R10)
; Delimiter start address is: 32 (R8)
; Output start address is: 28 (R7)
; UART_Base start address is: 24 (R6)
0x0674	0x2800    CMP	R0, #0
0x0676	0xD039    BEQ	L___Lib_UART_123_UARTx_Read_Text7
;__Lib_UART_123.c, 125 :: 		
0x0678	0xF1B00FFF  CMP	R0, #255
0x067C	0xD003    BEQ	L___Lib_UART_123_UARTx_Read_Text32
;__Lib_UART_123.c, 126 :: 		
0x067E	0x1E44    SUBS	R4, R0, #1
0x0680	0xB2E0    UXTB	R0, R4
0x0682	0xB2C3    UXTB	R3, R0
0x0684	0xE000    B	L___Lib_UART_123_UARTx_Read_Text8
L___Lib_UART_123_UARTx_Read_Text32:
;__Lib_UART_123.c, 125 :: 		
0x0686	0xB2C3    UXTB	R3, R0
;__Lib_UART_123.c, 126 :: 		
L___Lib_UART_123_UARTx_Read_Text8:
;__Lib_UART_123.c, 128 :: 		
; Attempts start address is: 12 (R3)
; Attempts end address is: 12 (R3)
; UART_Base end address is: 24 (R6)
; Output end address is: 28 (R7)
; Delimiter end address is: 32 (R8)
; out_idx end address is: 40 (R10)
; delim_idx end address is: 36 (R9)
L___Lib_UART_123_UARTx_Read_Text9:
; Attempts start address is: 12 (R3)
; UART_Base start address is: 24 (R6)
; Output start address is: 28 (R7)
; Delimiter start address is: 32 (R8)
; out_idx start address is: 40 (R10)
; delim_idx start address is: 36 (R9)
0x0688	0x4630    MOV	R0, R6
0x068A	0xF7FFFFDD  BL	__Lib_UART_123_UARTx_Data_Ready+0
0x068E	0xB900    CBNZ	R0, L___Lib_UART_123_UARTx_Read_Text10
;__Lib_UART_123.c, 129 :: 		
0x0690	0xE7FA    B	L___Lib_UART_123_UARTx_Read_Text9
L___Lib_UART_123_UARTx_Read_Text10:
;__Lib_UART_123.c, 131 :: 		
0x0692	0x4630    MOV	R0, R6
0x0694	0xF7FFFEE0  BL	__Lib_UART_123_UARTx_Read+0
; r_data start address is: 4 (R1)
0x0698	0xB2C1    UXTB	R1, R0
;__Lib_UART_123.c, 132 :: 		
0x069A	0xEB07050A  ADD	R5, R7, R10, LSL #0
0x069E	0xB2C4    UXTB	R4, R0
0x06A0	0x702C    STRB	R4, [R5, #0]
0x06A2	0xF10A0401  ADD	R4, R10, #1
; out_idx end address is: 40 (R10)
0x06A6	0xB2E0    UXTB	R0, R4
;__Lib_UART_123.c, 133 :: 		
0x06A8	0xEB080409  ADD	R4, R8, R9, LSL #0
0x06AC	0x7824    LDRB	R4, [R4, #0]
0x06AE	0x428C    CMP	R4, R1
0x06B0	0xD103    BNE	L___Lib_UART_123_UARTx_Read_Text11
; r_data end address is: 4 (R1)
;__Lib_UART_123.c, 134 :: 		
0x06B2	0xF1090101  ADD	R1, R9, #1
0x06B6	0xB2C9    UXTB	R1, R1
; delim_idx end address is: 36 (R9)
; delim_idx start address is: 4 (R1)
;__Lib_UART_123.c, 135 :: 		
; delim_idx end address is: 4 (R1)
0x06B8	0xE008    B	L___Lib_UART_123_UARTx_Read_Text12
L___Lib_UART_123_UARTx_Read_Text11:
;__Lib_UART_123.c, 137 :: 		
; delim_idx start address is: 8 (R2)
; r_data start address is: 4 (R1)
0x06BA	0x2200    MOVS	R2, #0
;__Lib_UART_123.c, 138 :: 		
0x06BC	0xF8984000  LDRB	R4, [R8, #0]
0x06C0	0x428C    CMP	R4, R1
0x06C2	0xD102    BNE	L___Lib_UART_123_UARTx_Read_Text33
; r_data end address is: 4 (R1)
;__Lib_UART_123.c, 139 :: 		
0x06C4	0x1C51    ADDS	R1, R2, #1
0x06C6	0xB2C9    UXTB	R1, R1
; delim_idx end address is: 8 (R2)
; delim_idx start address is: 4 (R1)
; delim_idx end address is: 4 (R1)
;__Lib_UART_123.c, 140 :: 		
0x06C8	0xE000    B	L___Lib_UART_123_UARTx_Read_Text13
L___Lib_UART_123_UARTx_Read_Text33:
;__Lib_UART_123.c, 138 :: 		
0x06CA	0xB2D1    UXTB	R1, R2
;__Lib_UART_123.c, 140 :: 		
L___Lib_UART_123_UARTx_Read_Text13:
;__Lib_UART_123.c, 141 :: 		
; delim_idx start address is: 4 (R1)
; delim_idx end address is: 4 (R1)
L___Lib_UART_123_UARTx_Read_Text12:
;__Lib_UART_123.c, 143 :: 		
; delim_idx start address is: 4 (R1)
0x06CC	0xEB080401  ADD	R4, R8, R1, LSL #0
0x06D0	0x7824    LDRB	R4, [R4, #0]
0x06D2	0xB92C    CBNZ	R4, L___Lib_UART_123_UARTx_Read_Text14
; Attempts end address is: 12 (R3)
; UART_Base end address is: 24 (R6)
; Delimiter end address is: 32 (R8)
;__Lib_UART_123.c, 144 :: 		
0x06D4	0x1A44    SUB	R4, R0, R1
0x06D6	0xB224    SXTH	R4, R4
; delim_idx end address is: 4 (R1)
0x06D8	0x193D    ADDS	R5, R7, R4
; Output end address is: 28 (R7)
0x06DA	0x2400    MOVS	R4, #0
0x06DC	0x702C    STRB	R4, [R5, #0]
;__Lib_UART_123.c, 145 :: 		
0x06DE	0xE007    B	L_end_UARTx_Read_Text
;__Lib_UART_123.c, 146 :: 		
L___Lib_UART_123_UARTx_Read_Text14:
;__Lib_UART_123.c, 148 :: 		
; delim_idx start address is: 4 (R1)
; Delimiter start address is: 32 (R8)
; Output start address is: 28 (R7)
; UART_Base start address is: 24 (R6)
; Attempts start address is: 12 (R3)
; Attempts end address is: 12 (R3)
; UART_Base end address is: 24 (R6)
; Delimiter end address is: 32 (R8)
; delim_idx end address is: 4 (R1)
0x06E0	0xFA5FFA80  UXTB	R10, R0
0x06E4	0xB2D8    UXTB	R0, R3
0x06E6	0xFA5FF981  UXTB	R9, R1
0x06EA	0xE7C3    B	L___Lib_UART_123_UARTx_Read_Text6
L___Lib_UART_123_UARTx_Read_Text7:
;__Lib_UART_123.c, 149 :: 		
0x06EC	0x2400    MOVS	R4, #0
0x06EE	0x703C    STRB	R4, [R7, #0]
; Output end address is: 28 (R7)
;__Lib_UART_123.c, 150 :: 		
L_end_UARTx_Read_Text:
0x06F0	0xF8DDE000  LDR	LR, [SP, #0]
0x06F4	0xB001    ADD	SP, SP, #4
0x06F6	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Read_Text
__Lib_UART_123_UARTx_Read:
;__Lib_UART_123.c, 80 :: 		
0x0458	0xB081    SUB	SP, SP, #4
;__Lib_UART_123.c, 82 :: 		
L___Lib_UART_123_UARTx_Read4:
0x045A	0x6802    LDR	R2, [R0, #0]
0x045C	0xF3C21140  UBFX	R1, R2, #5, #1
0x0460	0xB901    CBNZ	R1, L___Lib_UART_123_UARTx_Read5
0x0462	0xE7FA    B	L___Lib_UART_123_UARTx_Read4
L___Lib_UART_123_UARTx_Read5:
;__Lib_UART_123.c, 85 :: 		
0x0464	0x1D01    ADDS	R1, R0, #4
0x0466	0x6809    LDR	R1, [R1, #0]
0x0468	0xB288    UXTH	R0, R1
;__Lib_UART_123.c, 86 :: 		
L_end_UARTx_Read:
0x046A	0xB001    ADD	SP, SP, #4
0x046C	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Read
___CC2DW:
;__Lib_System_100.c, 21 :: 		
0x0920	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 23 :: 		
L_loopDW:
;__Lib_System_100.c, 24 :: 		
0x0922	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_100.c, 25 :: 		
0x0926	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_100.c, 26 :: 		
0x092A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 27 :: 		
0x092E	0xD1F8    BNE	L_loopDW
;__Lib_System_100.c, 29 :: 		
L_end___CC2DW:
0x0930	0xB001    ADD	SP, SP, #4
0x0932	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_100.c, 63 :: 		
0x0934	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 65 :: 		
0x0936	0xF04F0900  MOV	R9, #0
;__Lib_System_100.c, 66 :: 		
0x093A	0xF04F0C00  MOV	R12, #0
;__Lib_System_100.c, 67 :: 		
0x093E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_100.c, 68 :: 		
0x0942	0xDC04    BGT	L_loopFZs
;__Lib_System_100.c, 69 :: 		
0x0944	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_100.c, 70 :: 		
0x0948	0xDB01    BLT	L_loopFZs
;__Lib_System_100.c, 71 :: 		
0x094A	0x46D4    MOV	R12, R10
;__Lib_System_100.c, 72 :: 		
0x094C	0x46EA    MOV	R10, SP
;__Lib_System_100.c, 73 :: 		
L_loopFZs:
;__Lib_System_100.c, 74 :: 		
0x094E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_100.c, 75 :: 		
0x0952	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 76 :: 		
0x0956	0xD1FA    BNE	L_loopFZs
;__Lib_System_100.c, 77 :: 		
0x0958	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_100.c, 78 :: 		
0x095C	0xDD05    BLE	L_norep
;__Lib_System_100.c, 79 :: 		
0x095E	0x46E2    MOV	R10, R12
;__Lib_System_100.c, 80 :: 		
0x0960	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_100.c, 81 :: 		
0x0964	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_100.c, 82 :: 		
0x0968	0xE7F1    B	L_loopFZs
;__Lib_System_100.c, 83 :: 		
L_norep:
;__Lib_System_100.c, 85 :: 		
L_end___FillZeros:
0x096A	0xB001    ADD	SP, SP, #4
0x096C	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_100_InitialSetUpRCCRCC2:
;__Lib_System_100.c, 298 :: 		
0x0A68	0xB082    SUB	SP, SP, #8
;__Lib_System_100.c, 300 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0A6A	0x4A21    LDR	R2, [PC, #132]
;__Lib_System_100.c, 301 :: 		
0x0A6C	0x4821    LDR	R0, [PC, #132]
0x0A6E	0x9001    STR	R0, [SP, #4]
;__Lib_System_100.c, 302 :: 		
; ulRCC_CFGR2 start address is: 12 (R3)
0x0A70	0x4B21    LDR	R3, [PC, #132]
;__Lib_System_100.c, 304 :: 		
0x0A72	0x9901    LDR	R1, [SP, #4]
0x0A74	0x4821    LDR	R0, [PC, #132]
0x0A76	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 305 :: 		
0x0A78	0x4821    LDR	R0, [PC, #132]
0x0A7A	0x6003    STR	R3, [R0, #0]
; ulRCC_CFGR2 end address is: 12 (R3)
;__Lib_System_100.c, 306 :: 		
0x0A7C	0x4821    LDR	R0, [PC, #132]
0x0A7E	0xEA020100  AND	R1, R2, R0, LSL #0
0x0A82	0x4821    LDR	R0, [PC, #132]
0x0A84	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 308 :: 		
0x0A86	0xF0020001  AND	R0, R2, #1
0x0A8A	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
0x0A8C	0x4611    MOV	R1, R2
;__Lib_System_100.c, 309 :: 		
L___Lib_System_100_InitialSetUpRCCRCC229:
; ulRCC_CR start address is: 4 (R1)
0x0A8E	0x481E    LDR	R0, [PC, #120]
0x0A90	0x6800    LDR	R0, [R0, #0]
0x0A92	0xF0000002  AND	R0, R0, #2
0x0A96	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC230
;__Lib_System_100.c, 310 :: 		
0x0A98	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC229
L___Lib_System_100_InitialSetUpRCCRCC230:
;__Lib_System_100.c, 311 :: 		
0x0A9A	0x460A    MOV	R2, R1
0x0A9C	0xE7FF    B	L___Lib_System_100_InitialSetUpRCCRCC228
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC239:
;__Lib_System_100.c, 308 :: 		
;__Lib_System_100.c, 311 :: 		
L___Lib_System_100_InitialSetUpRCCRCC228:
;__Lib_System_100.c, 313 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0A9E	0xF4023080  AND	R0, R2, #65536
0x0AA2	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC240
; ulRCC_CR end address is: 8 (R2)
0x0AA4	0x4611    MOV	R1, R2
;__Lib_System_100.c, 314 :: 		
L___Lib_System_100_InitialSetUpRCCRCC232:
; ulRCC_CR start address is: 4 (R1)
0x0AA6	0x4818    LDR	R0, [PC, #96]
0x0AA8	0x6800    LDR	R0, [R0, #0]
0x0AAA	0xF4003000  AND	R0, R0, #131072
0x0AAE	0x2800    CMP	R0, #0
0x0AB0	0xD100    BNE	L___Lib_System_100_InitialSetUpRCCRCC233
;__Lib_System_100.c, 315 :: 		
0x0AB2	0xE7F8    B	L___Lib_System_100_InitialSetUpRCCRCC232
L___Lib_System_100_InitialSetUpRCCRCC233:
;__Lib_System_100.c, 316 :: 		
0x0AB4	0xE000    B	L___Lib_System_100_InitialSetUpRCCRCC231
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC240:
;__Lib_System_100.c, 313 :: 		
0x0AB6	0x4611    MOV	R1, R2
;__Lib_System_100.c, 316 :: 		
L___Lib_System_100_InitialSetUpRCCRCC231:
;__Lib_System_100.c, 318 :: 		
; ulRCC_CR start address is: 4 (R1)
0x0AB8	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0ABC	0xB158    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC234
;__Lib_System_100.c, 319 :: 		
0x0ABE	0x4812    LDR	R0, [PC, #72]
0x0AC0	0x6800    LDR	R0, [R0, #0]
0x0AC2	0xF0407180  ORR	R1, R0, #16777216
0x0AC6	0x4810    LDR	R0, [PC, #64]
0x0AC8	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 320 :: 		
L___Lib_System_100_InitialSetUpRCCRCC235:
0x0ACA	0x480F    LDR	R0, [PC, #60]
0x0ACC	0x6800    LDR	R0, [R0, #0]
0x0ACE	0xF0007000  AND	R0, R0, #33554432
0x0AD2	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC236
;__Lib_System_100.c, 321 :: 		
0x0AD4	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC235
L___Lib_System_100_InitialSetUpRCCRCC236:
;__Lib_System_100.c, 322 :: 		
L___Lib_System_100_InitialSetUpRCCRCC234:
;__Lib_System_100.c, 325 :: 		
L___Lib_System_100_InitialSetUpRCCRCC237:
0x0AD6	0x4809    LDR	R0, [PC, #36]
0x0AD8	0x6800    LDR	R0, [R0, #0]
0x0ADA	0xF000010C  AND	R1, R0, #12
0x0ADE	0x9801    LDR	R0, [SP, #4]
0x0AE0	0x0080    LSLS	R0, R0, #2
0x0AE2	0xF000000C  AND	R0, R0, #12
0x0AE6	0x4281    CMP	R1, R0
0x0AE8	0xD000    BEQ	L___Lib_System_100_InitialSetUpRCCRCC238
;__Lib_System_100.c, 326 :: 		
0x0AEA	0xE7F4    B	L___Lib_System_100_InitialSetUpRCCRCC237
L___Lib_System_100_InitialSetUpRCCRCC238:
;__Lib_System_100.c, 328 :: 		
L_end_InitialSetUpRCCRCC2:
0x0AEC	0xB002    ADD	SP, SP, #8
0x0AEE	0x4770    BX	LR
0x0AF0	0x00810000  	#129
0x0AF4	0x00000000  	#0
0x0AF8	0x00000000  	#0
0x0AFC	0x10044002  	RCC_CFGR+0
0x0B00	0x102C4002  	RCC_CFGR2+0
0x0B04	0xFFFF000F  	#1048575
0x0B08	0x10004002  	RCC_CR+0
; end of __Lib_System_100_InitialSetUpRCCRCC2
__Lib_System_100_InitialSetUpFosc:
;__Lib_System_100.c, 330 :: 		
0x09E0	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 331 :: 		
0x09E2	0x4902    LDR	R1, [PC, #8]
0x09E4	0x4802    LDR	R0, [PC, #8]
0x09E6	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 332 :: 		
L_end_InitialSetUpFosc:
0x09E8	0xB001    ADD	SP, SP, #4
0x09EA	0x4770    BX	LR
0x09EC	0x1F400000  	#8000
0x09F0	0x000C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_100_InitialSetUpFosc
___GenExcept:
;__Lib_System_100.c, 262 :: 		
0x09F4	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 263 :: 		
L___GenExcept24:
0x09F6	0xE7FE    B	L___GenExcept24
;__Lib_System_100.c, 264 :: 		
L_end___GenExcept:
0x09F8	0xB001    ADD	SP, SP, #4
0x09FA	0x4770    BX	LR
; end of ___GenExcept
0x0BA8	0xB500    PUSH	(R14)
0x0BAA	0xF2400B00  MOVW	R11, #0
0x0BAE	0xF2C20B00  MOVT	R11, #8192
0x0BB2	0xF2400A09  MOVW	R10, #9
0x0BB6	0xF2C20A00  MOVT	R10, #8192
0x0BBA	0xF6403C98  MOVW	R12, #2968
0x0BBE	0xF2C00C00  MOVT	R12, #0
0x0BC2	0xF7FFFEAD  BL	2336
0x0BC6	0xBD00    POP	(R15)
0x0BC8	0x4770    BX	LR
0x0C28	0xB500    PUSH	(R14)
0x0C2A	0xF2400B00  MOVW	R11, #0
0x0C2E	0xF2C20B00  MOVT	R11, #8192
0x0C32	0xF2400A20  MOVW	R10, #32
0x0C36	0xF2C20A00  MOVT	R10, #8192
0x0C3A	0xF7FFFE7B  BL	2356
0x0C3E	0xBD00    POP	(R15)
0x0C40	0x4770    BX	LR
;__Lib_GPIO_32F10x.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x0B0C	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x0B10	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x0B14	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x0B18	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x0B1C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x0B20	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x0B24	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x0B28	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x0B2C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x0B30	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x0B34	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x0B38	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x0B3C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x0B40	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x0B44	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x0B48	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x0B4C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x0B50	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x0B54	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x0B58	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x0B5C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x0B60	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x0B64	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x0B68	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x0B6C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x0B70	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x0B74	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x.c,0 :: ?ICSGPIO_Alternate_Function_Enable_tmp_L0 [4]
0x0B78	0x00000000 ;?ICSGPIO_Alternate_Function_Enable_tmp_L0+0
; end of ?ICSGPIO_Alternate_Function_Enable_tmp_L0
;__Lib_GPIO_32F10x.c,0 :: ?ICSGPIO_Alternate_Function_Enable_tmpreg_L0 [4]
0x0B7C	0x00000000 ;?ICSGPIO_Alternate_Function_Enable_tmpreg_L0+0
; end of ?ICSGPIO_Alternate_Function_Enable_tmpreg_L0
;__Lib_GPIO_32F10x.c,0 :: ?ICSGPIO_Alternate_Function_Enable_tmpmask_L0 [4]
0x0B80	0x00000000 ;?ICSGPIO_Alternate_Function_Enable_tmpmask_L0+0
; end of ?ICSGPIO_Alternate_Function_Enable_tmpmask_L0
;__Lib_GPIO_32F10x.c,0 :: ?ICSGPIO_Alternate_Function_Enable_newstate_L0 [4]
0x0B84	0x00000000 ;?ICSGPIO_Alternate_Function_Enable_newstate_L0+0
; end of ?ICSGPIO_Alternate_Function_Enable_newstate_L0
;__Lib_System_100.c,334 :: __Lib_System_100_APBAHBPrescTable [16]
0x0B88	0x00000000 ;__Lib_System_100_APBAHBPrescTable+0
0x0B8C	0x04030201 ;__Lib_System_100_APBAHBPrescTable+4
0x0B90	0x04030201 ;__Lib_System_100_APBAHBPrescTable+8
0x0B94	0x09080706 ;__Lib_System_100_APBAHBPrescTable+12
; end of __Lib_System_100_APBAHBPrescTable
;UART.c,0 :: ?ICS?lstr1_UART [6]
0x0B98	0x72617453 ;?ICS?lstr1_UART+0
0x0B9C	0x0074 ;?ICS?lstr1_UART+4
; end of ?ICS?lstr1_UART
;,0 :: _initBlock_7 [7]
; Containing: ?ICS?lstr2_UART [3]
;             ADCPrescTable [4]
0x0B9E	0x02004B4F ;_initBlock_7+0 : ?ICS?lstr2_UART at 0x0B9E : ADCPrescTable at 0x0BA1
0x0BA2	0x080604 ;_initBlock_7+4
; end of _initBlock_7
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0134     [140]    _GPIO_Clk_Enable
0x01C0     [500]    _GPIO_Config
0x03B4      [12]    _Get_Fosc_kHz
0x03C0     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0458      [22]    __Lib_UART_123_UARTx_Read
0x0470      [30]    __Lib_UART_123_UARTx_Write
0x0490     [168]    _RCC_GetClocksFrequency
0x0538     [272]    _GPIO_Alternate_Function_Enable
0x0648      [12]    __Lib_UART_123_UARTx_Data_Ready
0x0654     [164]    __Lib_UART_123_UARTx_Read_Text
0x06F8      [50]    __Lib_UART_123_UARTx_Write_Text
0x072C     [448]    __Lib_UART_123_UARTx_Init_Advanced
0x08EC      [52]    _UART1_Init
0x0920      [20]    ___CC2DW
0x0934      [58]    ___FillZeros
0x0970      [32]    _UART1_Read_Text
0x0990      [24]    _UART1_Data_Ready
0x09A8      [28]    _UART1_Write
0x09C4      [28]    _UART1_Write_Text
0x09E0      [20]    __Lib_System_100_InitialSetUpFosc
0x09F4       [8]    ___GenExcept
0x09FC     [108]    _main
0x0A68     [164]    __Lib_System_100_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [6]    ?lstr1_UART
0x20000006       [3]    ?lstr2_UART
0x20000009       [1]    _uart_rd
0x2000000C       [4]    ___System_CLOCK_IN_KHZ
0x20000010       [4]    _UART_Wr_Ptr
0x20000014       [4]    _UART_Rd_Ptr
0x20000018       [4]    _UART_Rdy_Ptr
0x2000001C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0B0C     [108]    __GPIO_MODULE_USART1_PA9_10
0x0B78       [4]    ?ICSGPIO_Alternate_Function_Enable_tmp_L0
0x0B7C       [4]    ?ICSGPIO_Alternate_Function_Enable_tmpreg_L0
0x0B80       [4]    ?ICSGPIO_Alternate_Function_Enable_tmpmask_L0
0x0B84       [4]    ?ICSGPIO_Alternate_Function_Enable_newstate_L0
0x0B88      [16]    __Lib_System_100_APBAHBPrescTable
0x0B98       [6]    ?ICS?lstr1_UART
0x0B9E       [3]    ?ICS?lstr2_UART
0x0BA1       [4]    __Lib_System_100_ADCPrescTable
