{"Source Block": ["hdl/library/axi_fan_control/axi_fan_control.v@185:195@HdlIdDef", "reg   [3:0]   up_irq_source = 4'h0;\n\nwire          counter_resetn;\nwire  [15:0]  drp_do;\nwire          drp_drdy;\nwire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\n"], "Clone Blocks": [["hdl/library/axi_fan_control/axi_fan_control.v@182:192", "reg           up_rack = 'd0;\nreg           up_resetn = 1'b0;\nreg   [3:0]   up_irq_mask = 4'b1111;\nreg   [3:0]   up_irq_source = 4'h0;\n\nwire          counter_resetn;\nwire  [15:0]  drp_do;\nwire          drp_drdy;\nwire          drp_eoc;\nwire          drp_eos;\n\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@183:193", "reg           up_resetn = 1'b0;\nreg   [3:0]   up_irq_mask = 4'b1111;\nreg   [3:0]   up_irq_source = 4'h0;\n\nwire          counter_resetn;\nwire  [15:0]  drp_do;\nwire          drp_drdy;\nwire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@186:196", "\nwire          counter_resetn;\nwire  [15:0]  drp_do;\nwire          drp_drdy;\nwire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@189:199", "wire          drp_drdy;\nwire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@188:198", "wire  [15:0]  drp_do;\nwire          drp_drdy;\nwire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@184:194", "reg   [3:0]   up_irq_mask = 4'b1111;\nreg   [3:0]   up_irq_source = 4'h0;\n\nwire          counter_resetn;\nwire  [15:0]  drp_do;\nwire          drp_drdy;\nwire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\n"]], "Diff Content": {"Delete": [[190, "wire          drp_eoc;\n"]], "Add": []}}