
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036984                       # Number of seconds simulated
sim_ticks                                 36983710401                       # Number of ticks simulated
final_tick                               563950073586                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120596                       # Simulator instruction rate (inst/s)
host_op_rate                                   152329                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1351755                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907692                       # Number of bytes of host memory used
host_seconds                                 27359.77                       # Real time elapsed on the host
sim_insts                                  3299491386                       # Number of instructions simulated
sim_ops                                    4167690319                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2402944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2190592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       527104                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5125760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1398528                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1398528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18773                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4118                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40045                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10926                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10926                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64973037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        38071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59231266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14252329                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               138595072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48454                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        38071                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51915                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             138439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37814702                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37814702                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37814702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64973037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        38071                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59231266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51915                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14252329                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              176409774                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88689954                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31089939                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25266216                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2119870                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12916529                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12123540                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3277419                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89736                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31186795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172453877                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31089939                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15400959                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37915707                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11393044                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7230672                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15271605                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       908304                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85558896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.299265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47643189     55.68%     55.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3335274      3.90%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2684049      3.14%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6548430      7.65%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1764332      2.06%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2275189      2.66%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1654190      1.93%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924610      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18729633     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85558896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350546                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.944458                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32627690                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7038331                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36461312                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       248001                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9183560                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5312196                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42519                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206147249                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82570                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9183560                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35017398                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1492333                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2011819                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34262920                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3590864                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198891651                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        33029                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1489596                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113576                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1820                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278485725                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928487716                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928487716                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107790176                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41022                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23205                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9841246                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18531825                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9452533                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147685                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2743772                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188089686                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39549                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149433920                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       297157                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64976800                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198354940                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6481                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85558896                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746562                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887465                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30203781     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18346861     21.44%     56.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11806947     13.80%     70.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8854751     10.35%     80.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7659073      8.95%     89.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3934693      4.60%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3395189      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632787      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       724814      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85558896                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873584     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177005     14.40%     85.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178181     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124495863     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127268      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14826965      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7967290      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149433920                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684902                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1228777                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008223                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385952668                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253106669                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145626903                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150662697                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560804                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7297857                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2756                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          637                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2426757                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9183560                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         626663                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82290                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188129235                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       408216                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18531825                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9452533                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23015                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73692                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          637                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1265059                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1194522                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459581                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147056165                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13916987                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2377753                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21667100                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20745667                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7750113                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.658093                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145723116                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145626903                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94891408                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267891910                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.641977                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354215                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65320698                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2124762                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76375336                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607972                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.136235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30149941     39.48%     39.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20961785     27.45%     66.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8533282     11.17%     78.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4799213      6.28%     84.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3907406      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1579672      2.07%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1874563      2.45%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       947707      1.24%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3621767      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76375336                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3621767                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260883702                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385449806                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3131058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886900                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886900                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127523                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127523                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661558034                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201255299                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190262975                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88689954                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31516571                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25847018                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2053455                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13463192                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12309570                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3213793                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88932                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32597298                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173263764                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31516571                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15523363                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37232196                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11015411                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7483871                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15946601                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       821424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86241834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.468632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49009638     56.83%     56.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3713492      4.31%     61.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3250972      3.77%     64.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3501637      4.06%     68.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3070726      3.56%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1603412      1.86%     74.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1046850      1.21%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2762957      3.20%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18282150     21.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86241834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355357                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.953590                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34286110                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7061796                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35422700                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       549300                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8921927                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5166493                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6554                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205457798                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        51726                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8921927                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35988985                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3362540                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       963433                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34233752                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2771196                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     198475943                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        15208                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1722619                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       765305                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           37                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275672299                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    925580421                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    925580421                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171052835                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104619432                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34468                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18158                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7382828                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19553143                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10199204                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       245547                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3281365                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187107189                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34433                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150356938                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       290625                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62100288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    189699619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1853                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86241834                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743434                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.907052                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31065060     36.02%     36.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18158272     21.06%     57.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12213350     14.16%     71.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7770249      9.01%     80.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7659503      8.88%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4513927      5.23%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3440200      3.99%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       757812      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       663461      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86241834                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1101980     70.07%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            43      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        205573     13.07%     83.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       265176     16.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123688088     82.26%     82.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2054265      1.37%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16290      0.01%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     16023785     10.66%     94.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8574510      5.70%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150356938                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695310                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1572772                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010460                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388819104                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249242972                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146137277                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151929710                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       269753                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7141394                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          529                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1088                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2331025                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8921927                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2557528                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       164375                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187141623                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       317241                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19553143                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     10199204                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18143                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        118181                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6822                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1088                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1257949                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1146993                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2404942                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147732014                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     15056543                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2624921                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23386545                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20938250                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8330002                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665713                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146286095                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146137277                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95330286                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        266206689                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.647732                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358106                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101656063                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124450449                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62694699                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32580                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2079653                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77319907                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609552                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.166330                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     31244002     40.41%     40.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20800391     26.90%     67.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8523484     11.02%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4364919      5.65%     83.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3744357      4.84%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1842238      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2029745      2.63%     93.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1024923      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3745848      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77319907                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101656063                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124450449                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20279908                       # Number of memory references committed
system.switch_cpus1.commit.loads             12411737                       # Number of loads committed
system.switch_cpus1.commit.membars              16290                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17865283                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111971621                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2453643                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3745848                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260719207                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          383220496                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2448120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101656063                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124450449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101656063                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.872451                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.872451                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.146196                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.146196                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       667061718                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200455689                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192716589                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32580                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88689954                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32660736                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26626480                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2179963                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13851500                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12772006                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3522295                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96708                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32679547                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             179395947                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32660736                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16294301                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39857248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11583827                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5364217                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         16132986                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1057584                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     87277974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47420726     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2638234      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4932603      5.65%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4910620      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3049988      3.49%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2425939      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1517341      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1424280      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18958243     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     87277974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368257                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.022731                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34073335                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5303856                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38288988                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       235073                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9376718                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5526228                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     215232630                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9376718                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36546619                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1037224                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       877995                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         36003459                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3435955                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     207544084                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1430647                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1050443                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    291428524                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    968256847                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    968256847                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180349501                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111079023                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36988                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17760                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9554324                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19195986                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9809377                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123318                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3631027                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         195695307                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        155918078                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       306002                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     66117633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    202288399                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     87277974                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786454                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896005                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29692548     34.02%     34.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18972423     21.74%     55.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12707053     14.56%     70.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8230590      9.43%     79.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8656051      9.92%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4193327      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3302648      3.78%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       753620      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       769714      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     87277974                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         971944     72.61%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        184278     13.77%     86.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       182360     13.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130426319     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2094719      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17758      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15088528      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8290754      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     155918078                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.758013                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1338582                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008585                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    400758714                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    261848814                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152352640                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157256660                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       485343                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7438703                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          355                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2361140                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9376718                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         530034                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93197                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    195730827                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       390171                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19195986                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9809377                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17760                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73070                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          355                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1365608                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1209380                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2574988                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    153858996                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14397395                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2059082                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22496208                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21818463                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8098813                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734796                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152400193                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152352640                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         97112542                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        278699607                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717812                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348449                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105035456                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129329960                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     66401373                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2206359                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77901256                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660178                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150089                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29366719     37.70%     37.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21903943     28.12%     65.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9097426     11.68%     77.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4539024      5.83%     83.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4535302      5.82%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1839710      2.36%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1846465      2.37%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       985791      1.27%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3786876      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77901256                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105035456                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129329960                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19205520                       # Number of memory references committed
system.switch_cpus2.commit.loads             11757283                       # Number of loads committed
system.switch_cpus2.commit.membars              17760                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18667484                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116516422                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2667518                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3786876                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           269845713                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          400845409                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1411980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105035456                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129329960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105035456                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844381                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844381                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.184299                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.184299                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       691153710                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211648815                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197721048                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35520                       # number of misc regfile writes
system.l20.replacements                         18788                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727327                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29028                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.056049                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.661433                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.355385                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3666.205532                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6318.777650                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023990                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000914                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.358028                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617068                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53956                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53956                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19865                       # number of Writeback hits
system.l20.Writeback_hits::total                19865                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53956                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53956                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53956                       # number of overall hits
system.l20.overall_hits::total                  53956                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18773                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18787                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18773                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18787                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18773                       # number of overall misses
system.l20.overall_misses::total                18787                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1429717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2528890594                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2530320311                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1429717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2528890594                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2530320311                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1429717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2528890594                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2530320311                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72729                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72743                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19865                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19865                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72729                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72743                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72729                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72743                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258123                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258265                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258123                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258265                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258123                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258265                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 134708.922069                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 134684.638899                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 134708.922069                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 134684.638899                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 134708.922069                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 134684.638899                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3531                       # number of writebacks
system.l20.writebacks::total                     3531                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18773                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18787                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18773                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18787                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18773                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18787                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2352015896                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2353314955                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2352015896                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2353314955                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2352015896                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2353314955                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258123                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258265                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258123                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258265                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258123                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258265                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125287.162201                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 125262.945388                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 125287.162201                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 125262.945388                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 125287.162201                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 125262.945388                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17125                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          675146                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27365                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.671880                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.196746                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.431639                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5851.237853                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4371.133762                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001289                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000433                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.571410                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.426869                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        80416                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  80416                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           18123                       # number of Writeback hits
system.l21.Writeback_hits::total                18123                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        80416                       # number of demand (read+write) hits
system.l21.demand_hits::total                   80416                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        80416                       # number of overall hits
system.l21.overall_hits::total                  80416                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17114                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17125                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17114                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17125                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17114                       # number of overall misses
system.l21.overall_misses::total                17125                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1469145                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2189235021                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2190704166                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1469145                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2189235021                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2190704166                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1469145                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2189235021                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2190704166                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        97530                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              97541                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        18123                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            18123                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        97530                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               97541                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        97530                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              97541                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175474                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.175567                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175474                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.175567                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175474                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.175567                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 133558.636364                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 127920.709419                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 127924.330861                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 133558.636364                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 127920.709419                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 127924.330861                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 133558.636364                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 127920.709419                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 127924.330861                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4274                       # number of writebacks
system.l21.writebacks::total                     4274                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17114                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17125                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17114                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17125                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17114                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17125                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1365387                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2028122098                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2029487485                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1365387                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2028122098                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2029487485                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1365387                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2028122098                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2029487485                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175474                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.175567                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175474                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.175567                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175474                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.175567                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124126.090909                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118506.608508                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 118510.218102                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 124126.090909                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 118506.608508                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 118510.218102                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 124126.090909                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 118506.608508                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 118510.218102                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4133                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          395177                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16421                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.065343                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          492.108953                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.342103                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1991.743432                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9789.805512                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040048                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001167                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.162088                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.796696                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36643                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36643                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11039                       # number of Writeback hits
system.l22.Writeback_hits::total                11039                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36643                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36643                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36643                       # number of overall hits
system.l22.overall_hits::total                  36643                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4118                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4133                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4118                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4133                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4118                       # number of overall misses
system.l22.overall_misses::total                 4133                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1656894                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    532120639                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      533777533                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1656894                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    532120639                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       533777533                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1656894                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    532120639                       # number of overall miss cycles
system.l22.overall_miss_latency::total      533777533                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40761                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40776                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11039                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11039                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40761                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40776                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40761                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40776                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101028                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101359                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101028                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101359                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101028                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101359                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 110459.600000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 129218.222195                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 129150.141060                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 110459.600000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 129218.222195                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 129150.141060                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 110459.600000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 129218.222195                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 129150.141060                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3121                       # number of writebacks
system.l22.writebacks::total                     3121                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4118                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4133                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4118                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4133                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4118                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4133                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1515742                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    493317915                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    494833657                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1515742                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    493317915                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    494833657                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1515742                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    493317915                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    494833657                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101028                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101359                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101028                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101359                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101028                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101359                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 101049.466667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119795.511170                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119727.475684                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 101049.466667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119795.511170                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119727.475684                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 101049.466667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119795.511170                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119727.475684                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995431                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015279205                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042815.301811                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995431                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15271588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15271588                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15271588                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15271588                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15271588                       # number of overall hits
system.cpu0.icache.overall_hits::total       15271588                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1733363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1733363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15271605                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15271605                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15271605                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15271605                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15271605                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15271605                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72729                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180561728                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72985                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2473.956676                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515706                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484294                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900452                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099548                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10569325                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10569325                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22680                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22680                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17562030                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17562030                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17562030                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17562030                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157066                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157066                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157066                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157066                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157066                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157066                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8895186250                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8895186250                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8895186250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8895186250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8895186250                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8895186250                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10726391                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10726391                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17719096                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17719096                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17719096                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17719096                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014643                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014643                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008864                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008864                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008864                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008864                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56633.429577                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56633.429577                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56633.429577                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56633.429577                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56633.429577                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56633.429577                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19865                       # number of writebacks
system.cpu0.dcache.writebacks::total            19865                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        84337                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        84337                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84337                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84337                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84337                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84337                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72729                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72729                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72729                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72729                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72729                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72729                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2959373366                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2959373366                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2959373366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2959373366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2959373366                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2959373366                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40690.417385                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40690.417385                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40690.417385                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40690.417385                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40690.417385                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40690.417385                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.998067                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010861448                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834594.279492                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.998067                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017625                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883010                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15946584                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15946584                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15946584                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15946584                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15946584                       # number of overall hits
system.cpu1.icache.overall_hits::total       15946584                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1958749                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1958749                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1958749                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1958749                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1958749                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1958749                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15946601                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15946601                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15946601                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15946601                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15946601                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15946601                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 115220.529412                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 115220.529412                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 115220.529412                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 115220.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 115220.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 115220.529412                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1480145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1480145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1480145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1480145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1480145                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1480145                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 134558.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 134558.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 134558.636364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 134558.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 134558.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 134558.636364                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 97530                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191409835                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 97786                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1957.435983                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.516126                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.483874                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916079                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083921                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11836975                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11836975                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7835396                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7835396                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17349                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17349                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16290                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16290                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19672371                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19672371                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19672371                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19672371                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       363168                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       363168                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           85                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       363253                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        363253                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       363253                       # number of overall misses
system.cpu1.dcache.overall_misses::total       363253                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14700702993                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14700702993                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8341388                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8341388                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14709044381                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14709044381                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14709044381                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14709044381                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     12200143                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12200143                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7835481                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7835481                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16290                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16290                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20035624                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20035624                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20035624                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20035624                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029768                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029768                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018130                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018130                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018130                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018130                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40479.070273                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40479.070273                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 98133.976471                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98133.976471                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40492.561331                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40492.561331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40492.561331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40492.561331                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18123                       # number of writebacks
system.cpu1.dcache.writebacks::total            18123                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       265638                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       265638                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       265723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       265723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       265723                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       265723                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        97530                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        97530                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        97530                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        97530                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        97530                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        97530                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2865699744                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2865699744                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2865699744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2865699744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2865699744                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2865699744                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007994                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007994                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004868                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004868                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004868                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004868                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29382.751400                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29382.751400                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29382.751400                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29382.751400                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29382.751400                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29382.751400                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.997310                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1014033276                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2185416.543103                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997310                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16132967                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16132967                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16132967                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16132967                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16132967                       # number of overall hits
system.cpu2.icache.overall_hits::total       16132967                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2355253                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2355253                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2355253                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2355253                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2355253                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2355253                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16132986                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16132986                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16132986                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16132986                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16132986                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16132986                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 123960.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 123960.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 123960.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 123960.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 123960.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 123960.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1676564                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1676564                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1676564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1676564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1676564                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1676564                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 111770.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 111770.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40761                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169764918                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41017                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4138.891630                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.819563                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.180437                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905545                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094455                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10988409                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10988409                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7413291                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7413291                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17760                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17760                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17760                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17760                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18401700                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18401700                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18401700                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18401700                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       105345                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       105345                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       105345                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        105345                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       105345                       # number of overall misses
system.cpu2.dcache.overall_misses::total       105345                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4498570419                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4498570419                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4498570419                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4498570419                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4498570419                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4498570419                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11093754                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11093754                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7413291                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7413291                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17760                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17760                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18507045                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18507045                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18507045                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18507045                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009496                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009496                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005692                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005692                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005692                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005692                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 42703.217229                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42703.217229                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 42703.217229                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42703.217229                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 42703.217229                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42703.217229                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11039                       # number of writebacks
system.cpu2.dcache.writebacks::total            11039                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64584                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64584                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64584                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64584                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64584                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64584                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40761                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40761                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40761                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40761                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40761                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40761                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    774147366                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    774147366                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    774147366                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    774147366                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    774147366                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    774147366                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003674                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003674                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002202                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002202                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002202                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002202                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18992.354604                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18992.354604                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18992.354604                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18992.354604                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18992.354604                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18992.354604                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
