{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1474520953962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474520953968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 02:09:13 2016 " "Processing started: Thu Sep 22 02:09:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474520953968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520953968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RSDecoder -c RSDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off RSDecoder -c RSDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520953968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1474520954402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1474520954402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syndrome.vhd 2 1 " "Found 2 design units, including 1 entities, in source file syndrome.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Syndrome-bdf_type " "Found design unit 1: Syndrome-bdf_type" {  } { { "Syndrome.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967248 ""} { "Info" "ISGN_ENTITY_NAME" "1 Syndrome " "Found entity 1: Syndrome" {  } { { "Syndrome.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4b-description " "Found design unit 1: register4b-description" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967250 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4b " "Found entity 1: register4b" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_15-behavior " "Found design unit 1: static_15-behavior" {  } { { "static_15.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_15.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967251 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_15 " "Found entity 1: static_15" {  } { { "static_15.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_15.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_12-behavior " "Found design unit 1: static_12-behavior" {  } { { "static_12.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_12.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967253 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_12 " "Found entity 1: static_12" {  } { { "static_12.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_12.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_8-behavior " "Found design unit 1: static_8-behavior" {  } { { "static_8.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967255 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_8 " "Found entity 1: static_8" {  } { { "static_8.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_4-behavior " "Found design unit 1: static_4-behavior" {  } { { "static_4.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967257 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_4 " "Found entity 1: static_4" {  } { { "static_4.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_3-behavior " "Found design unit 1: static_3-behavior" {  } { { "static_3.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967258 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_3 " "Found entity 1: static_3" {  } { { "static_3.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_3.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_2-behavior " "Found design unit 1: static_2-behavior" {  } { { "static_2.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967260 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_2 " "Found entity 1: static_2" {  } { { "static_2.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_1-behavior " "Found design unit 1: static_1-behavior" {  } { { "static_1.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967262 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_1 " "Found entity 1: static_1" {  } { { "static_1.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gf_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gf_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gf_sum-behavior " "Found design unit 1: gf_sum-behavior" {  } { { "gf_sum.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_sum.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967263 ""} { "Info" "ISGN_ENTITY_NAME" "1 gf_sum " "Found entity 1: gf_sum" {  } { { "gf_sum.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_sum.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gf_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gf_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gf_mult-lut " "Found design unit 1: gf_mult-lut" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967266 ""} { "Info" "ISGN_ENTITY_NAME" "1 gf_mult " "Found entity 1: gf_mult" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "berlekamp massey.bdf 1 1 " "Found 1 design units, including 1 entities, in source file berlekamp massey.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Berlekamp Massey " "Found entity 1: Berlekamp Massey" {  } { { "Berlekamp Massey.bdf" "" { Schematic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Berlekamp Massey.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chien search location.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chien search location.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chien Search Location " "Found entity 1: Chien Search Location" {  } { { "Chien Search Location.bdf" "" { Schematic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Chien Search Location.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chien search value.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chien search value.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chien Search value " "Found entity 1: Chien Search value" {  } { { "Chien Search value.bdf" "" { Schematic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Chien Search value.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gf_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gf_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gf_inv-lut " "Found design unit 1: gf_inv-lut" {  } { { "gf_inv.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_inv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967272 ""} { "Info" "ISGN_ENTITY_NAME" "1 gf_inv " "Found entity 1: gf_inv" {  } { { "gf_inv.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_inv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forney.bdf 1 1 " "Found 1 design units, including 1 entities, in source file forney.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Forney " "Found entity 1: Forney" {  } { { "Forney.bdf" "" { Schematic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Forney.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "berlekampcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file berlekampcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BerlekampController-comportamental " "Found design unit 1: BerlekampController-comportamental" {  } { { "BerlekampController.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/BerlekampController.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967276 ""} { "Info" "ISGN_ENTITY_NAME" "1 BerlekampController " "Found entity 1: BerlekampController" {  } { { "BerlekampController.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/BerlekampController.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chiencontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chiencontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ChienController-comportamental " "Found design unit 1: ChienController-comportamental" {  } { { "ChienController.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/ChienController.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967278 ""} { "Info" "ISGN_ENTITY_NAME" "1 ChienController " "Found entity 1: ChienController" {  } { { "ChienController.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/ChienController.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_0-behavior " "Found design unit 1: static_0-behavior" {  } { { "static_0.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967280 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_0 " "Found entity 1: static_0" {  } { { "static_0.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_0.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_11-behavior " "Found design unit 1: static_11-behavior" {  } { { "static_11.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_11.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967282 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_11 " "Found entity 1: static_11" {  } { { "static_11.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_11.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_6-behavior " "Found design unit 1: static_6-behavior" {  } { { "static_6.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_6.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967283 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_6 " "Found entity 1: static_6" {  } { { "static_6.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474520967283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Syndrome " "Elaborating entity \"Syndrome\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1474520967325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_3 static_3:b2v_inst1 " "Elaborating entity \"static_3\" for hierarchy \"static_3:b2v_inst1\"" {  } { { "Syndrome.vhd" "b2v_inst1" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474520967327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_sum gf_sum:b2v_inst10 " "Elaborating entity \"gf_sum\" for hierarchy \"gf_sum:b2v_inst10\"" {  } { { "Syndrome.vhd" "b2v_inst10" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474520967328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult gf_mult:b2v_inst11 " "Elaborating entity \"gf_mult\" for hierarchy \"gf_mult:b2v_inst11\"" {  } { { "Syndrome.vhd" "b2v_inst11" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474520967330 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o gf_mult.vhd(15) " "VHDL Process Statement warning at gf_mult.vhd(15): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474520967331 "|Syndrome|gf_mult:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] gf_mult.vhd(15) " "Inferred latch for \"o\[0\]\" at gf_mult.vhd(15)" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967331 "|Syndrome|gf_mult:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] gf_mult.vhd(15) " "Inferred latch for \"o\[1\]\" at gf_mult.vhd(15)" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967331 "|Syndrome|gf_mult:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] gf_mult.vhd(15) " "Inferred latch for \"o\[2\]\" at gf_mult.vhd(15)" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967331 "|Syndrome|gf_mult:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] gf_mult.vhd(15) " "Inferred latch for \"o\[3\]\" at gf_mult.vhd(15)" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520967331 "|Syndrome|gf_mult:b2v_inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4b register4b:b2v_inst15 " "Elaborating entity \"register4b\" for hierarchy \"register4b:b2v_inst15\"" {  } { { "Syndrome.vhd" "b2v_inst15" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474520967333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_11 static_11:b2v_inst18 " "Elaborating entity \"static_11\" for hierarchy \"static_11:b2v_inst18\"" {  } { { "Syndrome.vhd" "b2v_inst18" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474520967334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_2 static_2:b2v_inst2 " "Elaborating entity \"static_2\" for hierarchy \"static_2:b2v_inst2\"" {  } { { "Syndrome.vhd" "b2v_inst2" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474520967336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_6 static_6:b2v_inst29 " "Elaborating entity \"static_6\" for hierarchy \"static_6:b2v_inst29\"" {  } { { "Syndrome.vhd" "b2v_inst29" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474520967339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_4 static_4:b2v_inst3 " "Elaborating entity \"static_4\" for hierarchy \"static_4:b2v_inst3\"" {  } { { "Syndrome.vhd" "b2v_inst3" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474520967340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_8 static_8:b2v_inst4 " "Elaborating entity \"static_8\" for hierarchy \"static_8:b2v_inst4\"" {  } { { "Syndrome.vhd" "b2v_inst4" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474520967342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_12 static_12:b2v_inst8 " "Elaborating entity \"static_12\" for hierarchy \"static_12:b2v_inst8\"" {  } { { "Syndrome.vhd" "b2v_inst8" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474520967343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_1 static_1:b2v_inst9 " "Elaborating entity \"static_1\" for hierarchy \"static_1:b2v_inst9\"" {  } { { "Syndrome.vhd" "b2v_inst9" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474520967345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst11\|o\[0\] " "Latch gf_mult:b2v_inst11\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst15\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968005 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst15\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968005 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst11\|o\[1\] " "Latch gf_mult:b2v_inst11\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst15\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968005 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst15\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968005 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst11\|o\[2\] " "Latch gf_mult:b2v_inst11\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst15\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968005 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst15\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968005 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst11\|o\[3\] " "Latch gf_mult:b2v_inst11\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst15\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968005 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst15\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968005 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst12\|o\[0\] " "Latch gf_mult:b2v_inst12\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst19\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968005 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst19\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968005 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst12\|o\[1\] " "Latch gf_mult:b2v_inst12\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst19\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst19\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968006 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst19\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968006 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst12\|o\[2\] " "Latch gf_mult:b2v_inst12\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst19\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968006 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst19\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968006 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst12\|o\[3\] " "Latch gf_mult:b2v_inst12\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst19\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968006 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst19\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968006 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst13\|o\[0\] " "Latch gf_mult:b2v_inst13\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst20\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst20\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968006 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst20\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968006 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst13\|o\[1\] " "Latch gf_mult:b2v_inst13\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst20\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst20\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968006 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst20\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968006 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst13\|o\[2\] " "Latch gf_mult:b2v_inst13\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst20\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst20\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968007 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst20\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968007 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst13\|o\[3\] " "Latch gf_mult:b2v_inst13\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst20\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968007 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst20\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968007 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst14\|o\[0\] " "Latch gf_mult:b2v_inst14\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst21\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst21\|q\[1\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968007 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst21\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst21\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968007 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst14\|o\[1\] " "Latch gf_mult:b2v_inst14\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst21\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst21\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968007 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst21\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst21\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968007 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst14\|o\[2\] " "Latch gf_mult:b2v_inst14\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst21\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst21\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968007 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst21\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst21\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968007 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst14\|o\[3\] " "Latch gf_mult:b2v_inst14\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst21\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst21\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968008 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst21\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst21\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968008 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst16\|o\[0\] " "Latch gf_mult:b2v_inst16\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst24\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst24\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968008 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst24\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst24\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968008 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst16\|o\[1\] " "Latch gf_mult:b2v_inst16\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst24\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst24\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968008 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst24\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst24\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968008 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst16\|o\[2\] " "Latch gf_mult:b2v_inst16\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst24\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst24\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968008 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst24\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst24\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968008 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst16\|o\[3\] " "Latch gf_mult:b2v_inst16\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst24\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst24\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968008 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst24\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst24\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968008 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst17\|o\[0\] " "Latch gf_mult:b2v_inst17\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst25\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst25\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968008 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst25\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst25\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968008 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst17\|o\[1\] " "Latch gf_mult:b2v_inst17\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst25\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst25\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968009 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst25\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst25\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968009 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst17\|o\[2\] " "Latch gf_mult:b2v_inst17\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst25\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst25\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968009 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst25\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst25\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968009 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst17\|o\[3\] " "Latch gf_mult:b2v_inst17\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst25\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst25\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968009 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst25\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst25\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968009 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst26\|o\[0\] " "Latch gf_mult:b2v_inst26\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst28\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst28\|q\[1\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968009 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst28\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst28\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968009 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst26\|o\[1\] " "Latch gf_mult:b2v_inst26\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst28\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst28\|q\[1\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968009 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst28\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst28\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968009 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst26\|o\[2\] " "Latch gf_mult:b2v_inst26\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst28\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst28\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968010 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst28\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst28\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968010 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst26\|o\[3\] " "Latch gf_mult:b2v_inst26\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst28\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst28\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968010 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst28\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst28\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968010 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst30\|o\[0\] " "Latch gf_mult:b2v_inst30\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst32\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst32\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968010 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst32\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst32\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968010 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst30\|o\[1\] " "Latch gf_mult:b2v_inst30\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst32\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst32\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968010 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst32\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst32\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968010 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst30\|o\[2\] " "Latch gf_mult:b2v_inst30\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst32\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst32\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968010 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst32\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst32\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968010 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst30\|o\[3\] " "Latch gf_mult:b2v_inst30\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst32\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst32\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968011 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst32\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst32\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474520968011 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474520968011 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1474520968180 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1474520968947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474520968947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1474520969035 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1474520969035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1474520969035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1474520969035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "898 " "Peak virtual memory: 898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474520969156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 02:09:29 2016 " "Processing ended: Thu Sep 22 02:09:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474520969156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474520969156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474520969156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1474520969156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1474520970567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474520970573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 02:09:30 2016 " "Processing started: Thu Sep 22 02:09:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474520970573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1474520970573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RSDecoder -c RSDecoder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RSDecoder -c RSDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1474520970573 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1474520970699 ""}
{ "Info" "0" "" "Project  = RSDecoder" {  } {  } 0 0 "Project  = RSDecoder" 0 0 "Fitter" 0 0 1474520970700 ""}
{ "Info" "0" "" "Revision = RSDecoder" {  } {  } 0 0 "Revision = RSDecoder" 0 0 "Fitter" 0 0 1474520970700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1474520970795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1474520970795 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RSDecoder EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"RSDecoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1474520970802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474520970880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474520970880 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1474520971153 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1474520971159 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474520971275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474520971275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474520971275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474520971275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474520971275 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1474520971275 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 300 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474520971277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 302 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474520971277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 304 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474520971277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 306 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474520971277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 308 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474520971277 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1474520971277 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1474520971279 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1474520971876 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1474520972118 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RSDecoder.sdc " "Synopsys Design Constraints File file not found: 'RSDecoder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1474520972119 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1474520972119 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1474520972124 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1474520972126 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1474520972127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474520972186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register4b:b2v_inst15\|q\[1\] " "Destination node register4b:b2v_inst15\|q\[1\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 85 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474520972186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register4b:b2v_inst15\|q\[2\] " "Destination node register4b:b2v_inst15\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 84 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474520972186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register4b:b2v_inst15\|q\[3\] " "Destination node register4b:b2v_inst15\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 83 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474520972186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register4b:b2v_inst19\|q\[1\] " "Destination node register4b:b2v_inst19\|q\[1\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 178 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474520972186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register4b:b2v_inst19\|q\[2\] " "Destination node register4b:b2v_inst19\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 177 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474520972186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register4b:b2v_inst19\|q\[3\] " "Destination node register4b:b2v_inst19\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 176 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474520972186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register4b:b2v_inst20\|q\[1\] " "Destination node register4b:b2v_inst20\|q\[1\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 173 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474520972186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register4b:b2v_inst20\|q\[2\] " "Destination node register4b:b2v_inst20\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 172 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474520972186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register4b:b2v_inst20\|q\[3\] " "Destination node register4b:b2v_inst20\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 171 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474520972186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register4b:b2v_inst21\|q\[1\] " "Destination node register4b:b2v_inst21\|q\[1\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 168 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474520972186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1474520972186 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1474520972186 ""}  } { { "Syndrome.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 291 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474520972186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gf_mult:b2v_inst11\|o\[3\]~1  " "Automatically promoted node gf_mult:b2v_inst11\|o\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474520972187 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 211 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474520972187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gf_mult:b2v_inst12\|o\[3\]~1  " "Automatically promoted node gf_mult:b2v_inst12\|o\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474520972187 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 217 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474520972187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gf_mult:b2v_inst13\|o\[3\]~1  " "Automatically promoted node gf_mult:b2v_inst13\|o\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474520972187 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 223 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474520972187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gf_mult:b2v_inst14\|o\[3\]~1  " "Automatically promoted node gf_mult:b2v_inst14\|o\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474520972187 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 229 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474520972187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gf_mult:b2v_inst16\|o\[3\]~14  " "Automatically promoted node gf_mult:b2v_inst16\|o\[3\]~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474520972188 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 251 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474520972188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gf_mult:b2v_inst17\|o\[3\]~13  " "Automatically promoted node gf_mult:b2v_inst17\|o\[3\]~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474520972188 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 252 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474520972188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gf_mult:b2v_inst26\|o\[3\]~16  " "Automatically promoted node gf_mult:b2v_inst26\|o\[3\]~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474520972188 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 249 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474520972188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gf_mult:b2v_inst30\|o\[3\]~4  " "Automatically promoted node gf_mult:b2v_inst30\|o\[3\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474520972188 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 244 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474520972188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clear~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node Clear~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474520972188 ""}  } { { "Syndrome.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 0 { 0 ""} 0 292 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474520972188 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1474520972469 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474520972469 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474520972469 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474520972470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474520972471 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1474520972472 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1474520972472 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1474520972472 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1474520972474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1474520972474 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1474520972474 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 4 32 0 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 4 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1474520972477 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1474520972477 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1474520972477 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474520972479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474520972479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 41 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474520972479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474520972479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474520972479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474520972479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474520972479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474520972479 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1474520972479 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1474520972479 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474520972542 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1474520972546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1474520973733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474520973831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1474520973856 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1474520976527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474520976527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1474520976827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y11 X10_Y21 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21" {  } { { "loc" "" { Generic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21"} { { 12 { 0 ""} 0 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1474520978724 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1474520978724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1474520981041 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1474520981041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474520981046 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1474520981201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474520981210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474520981449 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474520981449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474520981707 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474520982195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/output_files/RSDecoder.fit.smsg " "Generated suppressed messages file C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/output_files/RSDecoder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1474520982697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1713 " "Peak virtual memory: 1713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474520983226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 02:09:43 2016 " "Processing ended: Thu Sep 22 02:09:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474520983226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474520983226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474520983226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1474520983226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1474520984421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474520984426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 02:09:44 2016 " "Processing started: Thu Sep 22 02:09:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474520984426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1474520984426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RSDecoder -c RSDecoder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RSDecoder -c RSDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1474520984426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1474520984824 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1474520986078 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1474520986137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474520986367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 02:09:46 2016 " "Processing ended: Thu Sep 22 02:09:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474520986367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474520986367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474520986367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1474520986367 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1474520986994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1474520987751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474520987757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 02:09:47 2016 " "Processing started: Thu Sep 22 02:09:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474520987757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520987757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RSDecoder -c RSDecoder " "Command: quartus_sta RSDecoder -c RSDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520987757 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1474520987890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988141 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988461 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RSDecoder.sdc " "Synopsys Design Constraints File file not found: 'RSDecoder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988509 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988509 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1474520988511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register4b:b2v_inst15\|q\[0\] register4b:b2v_inst15\|q\[0\] " "create_clock -period 1.000 -name register4b:b2v_inst15\|q\[0\] register4b:b2v_inst15\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1474520988511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register4b:b2v_inst19\|q\[0\] register4b:b2v_inst19\|q\[0\] " "create_clock -period 1.000 -name register4b:b2v_inst19\|q\[0\] register4b:b2v_inst19\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1474520988511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register4b:b2v_inst20\|q\[0\] register4b:b2v_inst20\|q\[0\] " "create_clock -period 1.000 -name register4b:b2v_inst20\|q\[0\] register4b:b2v_inst20\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1474520988511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register4b:b2v_inst21\|q\[0\] register4b:b2v_inst21\|q\[0\] " "create_clock -period 1.000 -name register4b:b2v_inst21\|q\[0\] register4b:b2v_inst21\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1474520988511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register4b:b2v_inst24\|q\[0\] register4b:b2v_inst24\|q\[0\] " "create_clock -period 1.000 -name register4b:b2v_inst24\|q\[0\] register4b:b2v_inst24\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1474520988511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register4b:b2v_inst25\|q\[0\] register4b:b2v_inst25\|q\[0\] " "create_clock -period 1.000 -name register4b:b2v_inst25\|q\[0\] register4b:b2v_inst25\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1474520988511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register4b:b2v_inst28\|q\[0\] register4b:b2v_inst28\|q\[0\] " "create_clock -period 1.000 -name register4b:b2v_inst28\|q\[0\] register4b:b2v_inst28\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1474520988511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register4b:b2v_inst32\|q\[0\] register4b:b2v_inst32\|q\[0\] " "create_clock -period 1.000 -name register4b:b2v_inst32\|q\[0\] register4b:b2v_inst32\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1474520988511 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988511 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988515 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1474520988517 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1474520988527 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1474520988549 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.983 " "Worst-case setup slack is -2.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.983              -8.868 register4b:b2v_inst24\|q\[0\]  " "   -2.983              -8.868 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.918             -73.189 Clock  " "   -2.918             -73.189 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.695              -9.366 register4b:b2v_inst20\|q\[0\]  " "   -2.695              -9.366 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.670              -7.402 register4b:b2v_inst21\|q\[0\]  " "   -2.670              -7.402 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.239              -8.086 register4b:b2v_inst15\|q\[0\]  " "   -2.239              -8.086 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.239              -6.949 register4b:b2v_inst32\|q\[0\]  " "   -2.239              -6.949 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.235              -7.017 register4b:b2v_inst28\|q\[0\]  " "   -2.235              -7.017 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217              -6.724 register4b:b2v_inst25\|q\[0\]  " "   -2.217              -6.724 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.203              -8.042 register4b:b2v_inst19\|q\[0\]  " "   -2.203              -8.042 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 register4b:b2v_inst20\|q\[0\]  " "    0.326               0.000 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 register4b:b2v_inst32\|q\[0\]  " "    0.427               0.000 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 register4b:b2v_inst25\|q\[0\]  " "    0.434               0.000 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 register4b:b2v_inst21\|q\[0\]  " "    0.459               0.000 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 register4b:b2v_inst19\|q\[0\]  " "    0.491               0.000 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 register4b:b2v_inst24\|q\[0\]  " "    0.510               0.000 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.610               0.000 register4b:b2v_inst15\|q\[0\]  " "    0.610               0.000 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.610               0.000 register4b:b2v_inst28\|q\[0\]  " "    0.610               0.000 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.936               0.000 Clock  " "    1.936               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.311 " "Worst-case recovery slack is -3.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.311             -12.039 register4b:b2v_inst20\|q\[0\]  " "   -3.311             -12.039 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.892              -9.695 register4b:b2v_inst24\|q\[0\]  " "   -2.892              -9.695 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.426              -7.899 register4b:b2v_inst21\|q\[0\]  " "   -2.426              -7.899 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.262              -8.171 register4b:b2v_inst15\|q\[0\]  " "   -2.262              -8.171 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.210              -8.426 register4b:b2v_inst25\|q\[0\]  " "   -2.210              -8.426 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.173              -7.966 register4b:b2v_inst19\|q\[0\]  " "   -2.173              -7.966 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.154              -7.841 register4b:b2v_inst28\|q\[0\]  " "   -2.154              -7.841 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.011              -7.224 register4b:b2v_inst32\|q\[0\]  " "   -2.011              -7.224 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.444 " "Worst-case removal slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 register4b:b2v_inst32\|q\[0\]  " "    0.444               0.000 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 register4b:b2v_inst21\|q\[0\]  " "    0.492               0.000 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 register4b:b2v_inst25\|q\[0\]  " "    0.551               0.000 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 register4b:b2v_inst20\|q\[0\]  " "    0.572               0.000 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 register4b:b2v_inst24\|q\[0\]  " "    0.595               0.000 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 register4b:b2v_inst28\|q\[0\]  " "    0.687               0.000 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 register4b:b2v_inst15\|q\[0\]  " "    0.744               0.000 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.879               0.000 register4b:b2v_inst19\|q\[0\]  " "    0.879               0.000 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.584 Clock  " "   -3.000             -50.584 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 register4b:b2v_inst19\|q\[0\]  " "    0.301               0.000 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 register4b:b2v_inst20\|q\[0\]  " "    0.307               0.000 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 register4b:b2v_inst24\|q\[0\]  " "    0.364               0.000 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 register4b:b2v_inst32\|q\[0\]  " "    0.366               0.000 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 register4b:b2v_inst25\|q\[0\]  " "    0.378               0.000 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 register4b:b2v_inst28\|q\[0\]  " "    0.416               0.000 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 register4b:b2v_inst15\|q\[0\]  " "    0.422               0.000 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 register4b:b2v_inst21\|q\[0\]  " "    0.423               0.000 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520988579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520988579 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1474520988988 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520989037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520989362 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520989452 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1474520989468 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520989468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.197 " "Worst-case setup slack is -3.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.197              -9.661 register4b:b2v_inst24\|q\[0\]  " "   -3.197              -9.661 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.916              -8.047 register4b:b2v_inst21\|q\[0\]  " "   -2.916              -8.047 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.675              -9.535 register4b:b2v_inst20\|q\[0\]  " "   -2.675              -9.535 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.489             -61.723 Clock  " "   -2.489             -61.723 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.463              -7.771 register4b:b2v_inst28\|q\[0\]  " "   -2.463              -7.771 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.431              -7.634 register4b:b2v_inst32\|q\[0\]  " "   -2.431              -7.634 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.384              -8.569 register4b:b2v_inst19\|q\[0\]  " "   -2.384              -8.569 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.321              -8.643 register4b:b2v_inst15\|q\[0\]  " "   -2.321              -8.643 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.250              -6.944 register4b:b2v_inst25\|q\[0\]  " "   -2.250              -6.944 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520989496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 register4b:b2v_inst20\|q\[0\]  " "    0.290               0.000 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 register4b:b2v_inst25\|q\[0\]  " "    0.381               0.000 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 register4b:b2v_inst32\|q\[0\]  " "    0.388               0.000 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 register4b:b2v_inst19\|q\[0\]  " "    0.459               0.000 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 register4b:b2v_inst21\|q\[0\]  " "    0.528               0.000 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 register4b:b2v_inst15\|q\[0\]  " "    0.552               0.000 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 register4b:b2v_inst28\|q\[0\]  " "    0.565               0.000 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 register4b:b2v_inst24\|q\[0\]  " "    0.569               0.000 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.705               0.000 Clock  " "    1.705               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520989508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.264 " "Worst-case recovery slack is -3.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.264             -11.907 register4b:b2v_inst20\|q\[0\]  " "   -3.264             -11.907 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.022             -10.163 register4b:b2v_inst24\|q\[0\]  " "   -3.022             -10.163 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.552              -8.379 register4b:b2v_inst21\|q\[0\]  " "   -2.552              -8.379 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.338              -8.408 register4b:b2v_inst15\|q\[0\]  " "   -2.338              -8.408 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.260              -8.236 register4b:b2v_inst19\|q\[0\]  " "   -2.260              -8.236 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.257              -8.188 register4b:b2v_inst28\|q\[0\]  " "   -2.257              -8.188 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.160              -8.239 register4b:b2v_inst25\|q\[0\]  " "   -2.160              -8.239 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.096              -7.555 register4b:b2v_inst32\|q\[0\]  " "   -2.096              -7.555 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520989534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.519 " "Worst-case removal slack is 0.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 register4b:b2v_inst32\|q\[0\]  " "    0.519               0.000 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 register4b:b2v_inst21\|q\[0\]  " "    0.570               0.000 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 register4b:b2v_inst25\|q\[0\]  " "    0.590               0.000 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692               0.000 register4b:b2v_inst20\|q\[0\]  " "    0.692               0.000 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 register4b:b2v_inst24\|q\[0\]  " "    0.731               0.000 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 register4b:b2v_inst28\|q\[0\]  " "    0.793               0.000 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 register4b:b2v_inst15\|q\[0\]  " "    0.824               0.000 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 register4b:b2v_inst19\|q\[0\]  " "    0.947               0.000 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520989544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.584 Clock  " "   -3.000             -50.584 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 register4b:b2v_inst19\|q\[0\]  " "    0.108               0.000 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 register4b:b2v_inst20\|q\[0\]  " "    0.116               0.000 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 register4b:b2v_inst24\|q\[0\]  " "    0.151               0.000 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 register4b:b2v_inst32\|q\[0\]  " "    0.217               0.000 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 register4b:b2v_inst25\|q\[0\]  " "    0.233               0.000 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 register4b:b2v_inst28\|q\[0\]  " "    0.269               0.000 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 register4b:b2v_inst21\|q\[0\]  " "    0.275               0.000 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 register4b:b2v_inst15\|q\[0\]  " "    0.318               0.000 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520989553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520989553 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1474520990422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520990579 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1474520990582 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520990582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.190 " "Worst-case setup slack is -1.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.190             -27.414 Clock  " "   -1.190             -27.414 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748              -2.453 register4b:b2v_inst20\|q\[0\]  " "   -0.748              -2.453 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.707              -1.622 register4b:b2v_inst24\|q\[0\]  " "   -0.707              -1.622 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555              -1.349 register4b:b2v_inst25\|q\[0\]  " "   -0.555              -1.349 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -1.033 register4b:b2v_inst21\|q\[0\]  " "   -0.513              -1.033 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.481              -1.857 register4b:b2v_inst19\|q\[0\]  " "   -0.481              -1.857 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437              -1.105 register4b:b2v_inst32\|q\[0\]  " "   -0.437              -1.105 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436              -1.181 register4b:b2v_inst15\|q\[0\]  " "   -0.436              -1.181 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -1.010 register4b:b2v_inst28\|q\[0\]  " "   -0.374              -1.010 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520990593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 register4b:b2v_inst20\|q\[0\]  " "    0.138               0.000 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 register4b:b2v_inst25\|q\[0\]  " "    0.205               0.000 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 register4b:b2v_inst32\|q\[0\]  " "    0.210               0.000 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 register4b:b2v_inst21\|q\[0\]  " "    0.216               0.000 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 register4b:b2v_inst24\|q\[0\]  " "    0.244               0.000 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 register4b:b2v_inst28\|q\[0\]  " "    0.289               0.000 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 register4b:b2v_inst19\|q\[0\]  " "    0.325               0.000 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 register4b:b2v_inst15\|q\[0\]  " "    0.332               0.000 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.156               0.000 Clock  " "    1.156               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520990607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.041 " "Worst-case recovery slack is -1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.041              -3.643 register4b:b2v_inst20\|q\[0\]  " "   -1.041              -3.643 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.678              -1.934 register4b:b2v_inst24\|q\[0\]  " "   -0.678              -1.934 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.998 register4b:b2v_inst25\|q\[0\]  " "   -0.538              -1.998 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.503              -1.261 register4b:b2v_inst21\|q\[0\]  " "   -0.503              -1.261 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.485              -1.657 register4b:b2v_inst19\|q\[0\]  " "   -0.485              -1.657 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449              -1.470 register4b:b2v_inst15\|q\[0\]  " "   -0.449              -1.470 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448              -1.421 register4b:b2v_inst32\|q\[0\]  " "   -0.448              -1.421 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.417              -1.375 register4b:b2v_inst28\|q\[0\]  " "   -0.417              -1.375 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520990620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.112 " "Worst-case removal slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 register4b:b2v_inst32\|q\[0\]  " "    0.112               0.000 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 register4b:b2v_inst21\|q\[0\]  " "    0.125               0.000 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 register4b:b2v_inst20\|q\[0\]  " "    0.130               0.000 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 register4b:b2v_inst25\|q\[0\]  " "    0.190               0.000 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 register4b:b2v_inst28\|q\[0\]  " "    0.253               0.000 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 register4b:b2v_inst24\|q\[0\]  " "    0.263               0.000 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 register4b:b2v_inst15\|q\[0\]  " "    0.297               0.000 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 register4b:b2v_inst19\|q\[0\]  " "    0.378               0.000 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520990634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.660 Clock  " "   -3.000             -35.660 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 register4b:b2v_inst24\|q\[0\]  " "    0.291               0.000 register4b:b2v_inst24\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 register4b:b2v_inst21\|q\[0\]  " "    0.305               0.000 register4b:b2v_inst21\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 register4b:b2v_inst15\|q\[0\]  " "    0.308               0.000 register4b:b2v_inst15\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 register4b:b2v_inst28\|q\[0\]  " "    0.310               0.000 register4b:b2v_inst28\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 register4b:b2v_inst32\|q\[0\]  " "    0.333               0.000 register4b:b2v_inst32\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 register4b:b2v_inst20\|q\[0\]  " "    0.348               0.000 register4b:b2v_inst20\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 register4b:b2v_inst25\|q\[0\]  " "    0.350               0.000 register4b:b2v_inst25\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 register4b:b2v_inst19\|q\[0\]  " "    0.367               0.000 register4b:b2v_inst19\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1474520990644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520990644 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520991733 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520991733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474520991906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 02:09:51 2016 " "Processing ended: Thu Sep 22 02:09:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474520991906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474520991906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474520991906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520991906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1474520993168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474520993173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 02:09:52 2016 " "Processing started: Thu Sep 22 02:09:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474520993173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1474520993173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RSDecoder -c RSDecoder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RSDecoder -c RSDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1474520993173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1474520993788 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RSDecoder_8_1200mv_85c_slow.vho C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/ simulation " "Generated file RSDecoder_8_1200mv_85c_slow.vho in folder \"C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474520993953 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RSDecoder_8_1200mv_0c_slow.vho C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/ simulation " "Generated file RSDecoder_8_1200mv_0c_slow.vho in folder \"C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474520994004 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RSDecoder_min_1200mv_0c_fast.vho C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/ simulation " "Generated file RSDecoder_min_1200mv_0c_fast.vho in folder \"C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474520994070 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RSDecoder.vho C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/ simulation " "Generated file RSDecoder.vho in folder \"C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474520994120 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RSDecoder_8_1200mv_85c_vhd_slow.sdo C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/ simulation " "Generated file RSDecoder_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474520994166 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RSDecoder_8_1200mv_0c_vhd_slow.sdo C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/ simulation " "Generated file RSDecoder_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474520994212 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RSDecoder_min_1200mv_0c_vhd_fast.sdo C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/ simulation " "Generated file RSDecoder_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474520994257 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RSDecoder_vhd.sdo C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/ simulation " "Generated file RSDecoder_vhd.sdo in folder \"C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1474520994302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474520994439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 02:09:54 2016 " "Processing ended: Thu Sep 22 02:09:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474520994439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474520994439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474520994439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1474520994439 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus Prime Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1474520995128 ""}
