*** Start analyzing build configuration ***
Auto-config - Scanning: E:\LtrProjects\SharedProjects\my_chisel\verilog_output
Auto-config - VLOG: E:\LtrProjects\SharedProjects\my_chisel\verilog_output
Auto-config - VHDL: E:\LtrProjects\SharedProjects\my_chisel\verilog_output
Auto-config - Wrote:
    E:\LtrProjects\SharedProjects\my_chisel\verilog_output\.dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  E:\LtrProjects\SharedProjects\my_chisel\verilog_output\.dvt\default.build
    -f E:\LtrProjects\SharedProjects\my_chisel\verilog_output\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in E:\LtrProjects\SharedProjects\my_chisel\verilog_output\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [106 ms] ***
*** Start VHDL build ***
*** Done parsing [132.0 ms] ***
*** Total number of lines [0] ***
Performing post full build step 1 (VHDL - RU) [5 ms] ...
*** Done VHDL build [141 ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\BRAMGen.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\BRAMGen.v [68 ms, 87 lines, Verilog_2001] ...
Loading (2) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\CORDIC.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\CORDIC.v [149 ms, 966 lines, Verilog_2001] ...
Loading (3) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\Conwaylife.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\Conwaylife.v [479 ms, 8026 lines, Verilog_2001] ...
Loading (4) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\Counter.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\Counter.v [1 ms, 70 lines, Verilog_2001] ...
Loading (5) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirFilter.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirFilter.v [2 ms, 82 lines, Verilog_2001] ...
Loading (6) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirMore.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\FirMore.v [2 ms, 126 lines, Verilog_2001] ...
Loading (7) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\PWM.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\PWM.v [1 ms, 95 lines, Verilog_2001] ...
Loading (8) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\simplerFIR.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\simplerFIR.v [6 ms, 163 lines, Verilog_2001] ...
Loading (9) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\BcdTable.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\BcdTable.v [18 ms, 263 lines, Verilog_2001] ...
Loading (10) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\MyRoutingArbiter.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\MyRoutingArbiter.v [2 ms, 46 lines, Verilog_2001] ...
Loading (11) E:\LtrProjects\SharedProjects\my_chisel\verilog_output\Table.v ...
Done E:\LtrProjects\SharedProjects\my_chisel\verilog_output\Table.v [0 ms, 14 lines, Verilog_2001] ...
*** Done parsing [LT 282.0 ms, PT 678.0 ms, SGT 24%, UGT 2%] ***
*** Total number of lines [9 938] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [4 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Done SystemVerilog build [745 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (VHDL - RU) [2 ms] ...
Performing mixed post full build step 2 (VHDL - RT) [51 ms] ...
Performing mixed post full build step 3 (VHDL - RD) [1 ms] ...
Performing mixed post full build step 4 (VHDL - FSC) [52 ms] ...
Performing mixed post full build step 5 (VHDL - US) [1 ms] ...
Performing mixed post full build step 6 (VHDL - RPC) [0 ms] ...
Performing mixed post full build step 1 (Verilog - RI) [2 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [64 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [5 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [101 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [155 ms] ...
Performing mixed post full build step 7 (Verilog - US) [101 ms] ...
*** Done mixed mode extension build [571 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [4 ms] ***
*** Total build time [1s.567ms] ***
