// Seed: 364018663
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output wor id_7,
    input wire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wire id_11,
    output wand id_12,
    output tri id_13
);
  tri id_15 = id_1;
endmodule
module module_1 (
    output logic id_0
    , id_15, id_16,
    input wor id_1,
    input wand id_2
    , id_17,
    output supply1 module_1,
    input wor id_4,
    output wor id_5,
    output uwire id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    output tri0 id_10,
    output uwire id_11,
    output tri id_12,
    input wor id_13
);
  logic id_18;
  wire id_19;
  supply1 id_20;
  assign id_0 = id_18;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_1,
      id_9,
      id_11,
      id_8,
      id_4,
      id_11,
      id_2,
      id_2,
      id_11,
      id_13,
      id_10,
      id_6
  );
  assign modCall_1.id_10 = 0;
  assign id_20 = id_18 - id_17 ? 1 : 1 ? 1 : 1;
  wire id_21;
  wire id_22;
  always @(posedge 1 - 1) id_0 <= 1;
endmodule
