<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>DPDK: lib/librte_eal/common/include/rte_memory.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">DPDK
   &#160;<span id="projectnumber">16.04.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_605c07ae6e02b3d13cc3bf92b6c5e54b.html">librte_eal</a></li><li class="navelem"><a class="el" href="dir_fdd811c43070b66c424782ec94ee51d7.html">common</a></li><li class="navelem"><a class="el" href="dir_c546cd799bdd92435e34b0203cfe1750.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rte_memory.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rte__memory_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*-</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *   BSD LICENSE</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright(c) 2010-2014 Intel Corporation. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   All rights reserved.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *   Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *   modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *   are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *     * Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *       notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *     * Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *       notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *       the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *       distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *     * Neither the name of Intel Corporation nor the names of its</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *       contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *       from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *   &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *   OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef _RTE_MEMORY_H_</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _RTE_MEMORY_H_</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stddef.h&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifdef RTE_EXEC_ENV_LINUXAPP</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &lt;exec-env/rte_dom0_common.h&gt;</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rte__common_8h.html">rte_common.h</a>&gt;</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">enum</span> rte_page_sizes {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    RTE_PGSIZE_4K    = 1ULL &lt;&lt; 12,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    RTE_PGSIZE_64K   = 1ULL &lt;&lt; 16,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    RTE_PGSIZE_256K  = 1ULL &lt;&lt; 18,</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    RTE_PGSIZE_2M    = 1ULL &lt;&lt; 21,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    RTE_PGSIZE_16M   = 1ULL &lt;&lt; 24,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    RTE_PGSIZE_256M  = 1ULL &lt;&lt; 28,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    RTE_PGSIZE_512M  = 1ULL &lt;&lt; 29,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    RTE_PGSIZE_1G    = 1ULL &lt;&lt; 30,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    RTE_PGSIZE_4G    = 1ULL &lt;&lt; 32,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    RTE_PGSIZE_16G   = 1ULL &lt;&lt; 34,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;};</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="rte__memory_8h.html#a0307f4470d3f391102b0f489fc7d91b5">   70</a></span>&#160;<span class="preprocessor">#define SOCKET_ID_ANY -1                    </span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="rte__memory_8h.html#a8e6cda86b7be066d2c34babc80bad638">   71</a></span>&#160;<span class="preprocessor">#define RTE_CACHE_LINE_MASK (RTE_CACHE_LINE_SIZE-1) </span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="rte__memory_8h.html#a30eec128f3d71add687a1cbfe48abcbb">   73</a></span>&#160;<span class="preprocessor">#define RTE_CACHE_LINE_ROUNDUP(size) \</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">    (RTE_CACHE_LINE_SIZE * ((size + RTE_CACHE_LINE_SIZE - 1) / RTE_CACHE_LINE_SIZE))</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#if RTE_CACHE_LINE_SIZE == 64</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTE_CACHE_LINE_SIZE_LOG2 6</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif RTE_CACHE_LINE_SIZE == 128</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTE_CACHE_LINE_SIZE_LOG2 7</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error &quot;Unsupported cache line size&quot;</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define RTE_CACHE_LINE_MIN_SIZE 64  </span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define __rte_cache_aligned __rte_aligned(RTE_CACHE_LINE_SIZE)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define __rte_cache_min_aligned __rte_aligned(RTE_CACHE_LINE_MIN_SIZE)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="rte__memory_8h.html#a3293956429b71377491e4c745be6ca2f">   98</a></span>&#160;<span class="keyword">typedef</span> uint64_t <a class="code" href="rte__memory_8h.html#aeed7e715f3dcfddef6f34dec94037646">phys_addr_t</a>; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define RTE_BAD_PHYS_ADDR ((phys_addr_t)-1)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="rte__memory_8h.html#aeed7e715f3dcfddef6f34dec94037646">  100</a></span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__memseg.html">rte_memseg</a> {</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    phys_addr_t <a class="code" href="structrte__memseg.html#a3901f538726d14b9ad14e0bd7578c959">phys_addr</a>;      </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structrte__memseg.html">  106</a></span>&#160;    <span class="keyword">union </span>{</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structrte__memseg.html#a3901f538726d14b9ad14e0bd7578c959">  107</a></span>&#160;        <span class="keywordtype">void</span> *<a class="code" href="structrte__memseg.html#ae5bd6c22dbf0f6b5b0ae0233f8eb3704">addr</a>;         </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        uint64_t <a class="code" href="structrte__memseg.html#a684abacaaf679b13b2ccec687a763b17">addr_64</a>;   </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structrte__memseg.html#ae5bd6c22dbf0f6b5b0ae0233f8eb3704">  109</a></span>&#160;    };</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structrte__memseg.html#a684abacaaf679b13b2ccec687a763b17">  110</a></span>&#160;<span class="preprocessor">#ifdef RTE_LIBRTE_IVSHMEM</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span>    phys_addr_t ioremap_addr; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span>    <span class="keywordtype">size_t</span> <a class="code" href="structrte__memseg.html#a7360b55975153b822efc5217b7734e6a">len</a>;               </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    uint64_t <a class="code" href="structrte__memseg.html#a95c3b6761cfd95fa2170e576830a808c">hugepage_sz</a>;       </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structrte__memseg.html#a7360b55975153b822efc5217b7734e6a">  115</a></span>&#160;    int32_t <a class="code" href="structrte__memseg.html#ac24d1064025151de66984ed53d5d9373">socket_id</a>;          </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structrte__memseg.html#a95c3b6761cfd95fa2170e576830a808c">  116</a></span>&#160;    uint32_t <a class="code" href="structrte__memseg.html#a5874f4bcabbfe0fd765d5129d629eabf">nchannel</a>;          </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structrte__memseg.html#ac24d1064025151de66984ed53d5d9373">  117</a></span>&#160;    uint32_t <a class="code" href="structrte__memseg.html#a59a112650302067fe308c24133e44d7e">nrank</a>;             </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structrte__memseg.html#a5874f4bcabbfe0fd765d5129d629eabf">  118</a></span>&#160;<span class="preprocessor">#ifdef RTE_LIBRTE_XEN_DOM0</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structrte__memseg.html#a59a112650302067fe308c24133e44d7e">  119</a></span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    uint64_t mfn[DOM0_NUM_MEMBLOCK];</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span>} <a class="code" href="rte__common_8h.html#adb195181944ee02612ae178f16c27d1f">__rte_packed</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__memory_8h.html#ab795c4d01556e640d7916bec332a8c0c">rte_mem_lock_page</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *virt);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;phys_addr_t <a class="code" href="rte__memory_8h.html#a15c786260d675cb7af1299dd4b7a28ee">rte_mem_virt2phy</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *virt);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structrte__memseg.html">rte_memseg</a> *<a class="code" href="rte__memory_8h.html#a1883cc6fb52ae24291227ed010efa1bf">rte_eal_get_physmem_layout</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keywordtype">void</span> <a class="code" href="rte__memory_8h.html#a9d2cac2edfd31adc306923902bd692cf">rte_dump_physmem_layout</a>(FILE *f);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;uint64_t <a class="code" href="rte__memory_8h.html#ada583c8586309d8b7c82b4d5ef45585b">rte_eal_get_physmem_size</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="rte__memory_8h.html#a108b63a95946b4a1a857bb6d6410de49">rte_memory_get_nchannel</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="rte__memory_8h.html#af59fa0306f5fe231dd4617b3f06a40c4">rte_memory_get_nrank</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#ifdef RTE_LIBRTE_XEN_DOM0</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keywordtype">int</span> rte_xen_dom0_supported(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;phys_addr_t rte_xen_mem_phy2mch(uint32_t, <span class="keyword">const</span> phys_addr_t);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> phys_addr_t</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;rte_mem_phy2mch(uint32_t memseg_id, <span class="keyword">const</span> phys_addr_t phy_addr)</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;{</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">if</span> (rte_xen_dom0_supported())</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <span class="keywordflow">return</span> rte_xen_mem_phy2mch(memseg_id, phy_addr);</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="keywordflow">return</span> phy_addr;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;}</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keywordtype">int</span> rte_xen_dom0_memory_init(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="keywordtype">int</span> rte_xen_dom0_memory_attach(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> rte_xen_dom0_supported(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;{</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;}</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> phys_addr_t</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;rte_mem_phy2mch(uint32_t memseg_id <a class="code" href="rte__common_8h.html#ae1a7c8799cb57669ae2ddf367b21533f">__rte_unused</a>, <span class="keyword">const</span> phys_addr_t phy_addr)</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;{</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">return</span> phy_addr;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;}</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _RTE_MEMORY_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="structrte__memseg_html_ae5bd6c22dbf0f6b5b0ae0233f8eb3704"><div class="ttname"><a href="structrte__memseg.html#ae5bd6c22dbf0f6b5b0ae0233f8eb3704">rte_memseg::addr</a></div><div class="ttdeci">void * addr</div><div class="ttdef"><b>Definition:</b> <a href="rte__memory_8h_source.html#l00109">rte_memory.h:109</a></div></div>
<div class="ttc" id="rte__memory_8h_html_a108b63a95946b4a1a857bb6d6410de49"><div class="ttname"><a href="rte__memory_8h.html#a108b63a95946b4a1a857bb6d6410de49">rte_memory_get_nchannel</a></div><div class="ttdeci">unsigned rte_memory_get_nchannel(void)</div></div>
<div class="ttc" id="structrte__memseg_html"><div class="ttname"><a href="structrte__memseg.html">rte_memseg</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__memory_8h_source.html#l00106">rte_memory.h:106</a></div></div>
<div class="ttc" id="rte__memory_8h_html_a1883cc6fb52ae24291227ed010efa1bf"><div class="ttname"><a href="rte__memory_8h.html#a1883cc6fb52ae24291227ed010efa1bf">rte_eal_get_physmem_layout</a></div><div class="ttdeci">const struct rte_memseg * rte_eal_get_physmem_layout(void)</div></div>
<div class="ttc" id="structrte__memseg_html_a5874f4bcabbfe0fd765d5129d629eabf"><div class="ttname"><a href="structrte__memseg.html#a5874f4bcabbfe0fd765d5129d629eabf">rte_memseg::nchannel</a></div><div class="ttdeci">uint32_t nchannel</div><div class="ttdef"><b>Definition:</b> <a href="rte__memory_8h_source.html#l00118">rte_memory.h:118</a></div></div>
<div class="ttc" id="rte__memory_8h_html_ab795c4d01556e640d7916bec332a8c0c"><div class="ttname"><a href="rte__memory_8h.html#ab795c4d01556e640d7916bec332a8c0c">rte_mem_lock_page</a></div><div class="ttdeci">int rte_mem_lock_page(const void *virt)</div></div>
<div class="ttc" id="rte__common_8h_html_ae1a7c8799cb57669ae2ddf367b21533f"><div class="ttname"><a href="rte__common_8h.html#ae1a7c8799cb57669ae2ddf367b21533f">__rte_unused</a></div><div class="ttdeci">#define __rte_unused</div><div class="ttdef"><b>Definition:</b> <a href="rte__common_8h_source.html#l00090">rte_common.h:90</a></div></div>
<div class="ttc" id="rte__memory_8h_html_af59fa0306f5fe231dd4617b3f06a40c4"><div class="ttname"><a href="rte__memory_8h.html#af59fa0306f5fe231dd4617b3f06a40c4">rte_memory_get_nrank</a></div><div class="ttdeci">unsigned rte_memory_get_nrank(void)</div></div>
<div class="ttc" id="structrte__memseg_html_ac24d1064025151de66984ed53d5d9373"><div class="ttname"><a href="structrte__memseg.html#ac24d1064025151de66984ed53d5d9373">rte_memseg::socket_id</a></div><div class="ttdeci">int32_t socket_id</div><div class="ttdef"><b>Definition:</b> <a href="rte__memory_8h_source.html#l00117">rte_memory.h:117</a></div></div>
<div class="ttc" id="structrte__memseg_html_a684abacaaf679b13b2ccec687a763b17"><div class="ttname"><a href="structrte__memseg.html#a684abacaaf679b13b2ccec687a763b17">rte_memseg::addr_64</a></div><div class="ttdeci">uint64_t addr_64</div><div class="ttdef"><b>Definition:</b> <a href="rte__memory_8h_source.html#l00110">rte_memory.h:110</a></div></div>
<div class="ttc" id="structrte__memseg_html_a7360b55975153b822efc5217b7734e6a"><div class="ttname"><a href="structrte__memseg.html#a7360b55975153b822efc5217b7734e6a">rte_memseg::len</a></div><div class="ttdeci">size_t len</div><div class="ttdef"><b>Definition:</b> <a href="rte__memory_8h_source.html#l00115">rte_memory.h:115</a></div></div>
<div class="ttc" id="structrte__memseg_html_a95c3b6761cfd95fa2170e576830a808c"><div class="ttname"><a href="structrte__memseg.html#a95c3b6761cfd95fa2170e576830a808c">rte_memseg::hugepage_sz</a></div><div class="ttdeci">uint64_t hugepage_sz</div><div class="ttdef"><b>Definition:</b> <a href="rte__memory_8h_source.html#l00116">rte_memory.h:116</a></div></div>
<div class="ttc" id="rte__memory_8h_html_a15c786260d675cb7af1299dd4b7a28ee"><div class="ttname"><a href="rte__memory_8h.html#a15c786260d675cb7af1299dd4b7a28ee">rte_mem_virt2phy</a></div><div class="ttdeci">phys_addr_t rte_mem_virt2phy(const void *virt)</div></div>
<div class="ttc" id="rte__common_8h_html_adb195181944ee02612ae178f16c27d1f"><div class="ttname"><a href="rte__common_8h.html#adb195181944ee02612ae178f16c27d1f">__rte_packed</a></div><div class="ttdeci">#define __rte_packed</div><div class="ttdef"><b>Definition:</b> <a href="rte__common_8h_source.html#l00080">rte_common.h:80</a></div></div>
<div class="ttc" id="rte__memory_8h_html_ada583c8586309d8b7c82b4d5ef45585b"><div class="ttname"><a href="rte__memory_8h.html#ada583c8586309d8b7c82b4d5ef45585b">rte_eal_get_physmem_size</a></div><div class="ttdeci">uint64_t rte_eal_get_physmem_size(void)</div></div>
<div class="ttc" id="structrte__memseg_html_a3901f538726d14b9ad14e0bd7578c959"><div class="ttname"><a href="structrte__memseg.html#a3901f538726d14b9ad14e0bd7578c959">rte_memseg::phys_addr</a></div><div class="ttdeci">phys_addr_t phys_addr</div><div class="ttdef"><b>Definition:</b> <a href="rte__memory_8h_source.html#l00107">rte_memory.h:107</a></div></div>
<div class="ttc" id="rte__memory_8h_html_a9d2cac2edfd31adc306923902bd692cf"><div class="ttname"><a href="rte__memory_8h.html#a9d2cac2edfd31adc306923902bd692cf">rte_dump_physmem_layout</a></div><div class="ttdeci">void rte_dump_physmem_layout(FILE *f)</div></div>
<div class="ttc" id="rte__common_8h_html"><div class="ttname"><a href="rte__common_8h.html">rte_common.h</a></div></div>
<div class="ttc" id="rte__memory_8h_html_aeed7e715f3dcfddef6f34dec94037646"><div class="ttname"><a href="rte__memory_8h.html#aeed7e715f3dcfddef6f34dec94037646">phys_addr_t</a></div><div class="ttdeci">uint64_t phys_addr_t</div><div class="ttdef"><b>Definition:</b> <a href="rte__memory_8h_source.html#l00100">rte_memory.h:100</a></div></div>
<div class="ttc" id="structrte__memseg_html_a59a112650302067fe308c24133e44d7e"><div class="ttname"><a href="structrte__memseg.html#a59a112650302067fe308c24133e44d7e">rte_memseg::nrank</a></div><div class="ttdeci">uint32_t nrank</div><div class="ttdef"><b>Definition:</b> <a href="rte__memory_8h_source.html#l00119">rte_memory.h:119</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
