17:42:44 INFO  : Registering command handlers for SDK TCF services
17:42:45 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\par_test\par_test.sdk\temp_xsdb_launch_script.tcl
17:42:48 INFO  : XSCT server has started successfully.
17:42:48 INFO  : Successfully done setting XSCT server connection channel  
17:42:50 INFO  : Successfully done setting SDK workspace  
17:42:50 INFO  : Processing command line option -hwspec D:/FPGA/par_test/par_test.sdk/design_1_wrapper.hdf.
19:16:16 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\par_test\par_test.sdk\temp_xsdb_launch_script.tcl
19:16:23 INFO  : XSCT server has started successfully.
19:16:23 INFO  : Successfully done setting XSCT server connection channel  
19:16:32 INFO  : Successfully done setting SDK workspace  
19:16:35 INFO  : Registering command handlers for SDK TCF services
19:16:36 INFO  : Processing command line option -hwspec D:/FPGA/par_test/par_test.sdk/design_1_wrapper.hdf.
19:16:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:47:54 INFO  : Registering command handlers for SDK TCF services
19:47:54 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\par_test\par_test.sdk\temp_xsdb_launch_script.tcl
19:47:56 INFO  : XSCT server has started successfully.
19:47:56 INFO  : Processing command line option -hwspec D:/FPGA/par_test/par_test.sdk/design_1_wrapper.hdf.
19:47:56 INFO  : Successfully done setting XSCT server connection channel  
19:47:56 INFO  : Successfully done setting SDK workspace  
19:47:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:48:13 INFO  : 'jtag frequency' command is executed.
19:48:13 INFO  : Sourcing of 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:48:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:48:16 INFO  : FPGA configured successfully with bitstream "D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:48:16 INFO  : Context for 'APU' is selected.
19:48:16 INFO  : Hardware design information is loaded from 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:48:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:16 INFO  : Context for 'APU' is selected.
19:48:16 INFO  : 'stop' command is executed.
19:48:16 INFO  : 'ps7_init' command is executed.
19:48:16 INFO  : 'ps7_post_config' command is executed.
19:48:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:48:16 INFO  : Disconnected from the channel tcfchan#1.
19:49:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:49:17 INFO  : 'jtag frequency' command is executed.
19:49:17 INFO  : Sourcing of 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:49:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:49:19 INFO  : Context for 'APU' is selected.
19:49:21 INFO  : Hardware design information is loaded from 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:49:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:21 INFO  : Context for 'APU' is selected.
19:49:21 INFO  : 'stop' command is executed.
19:49:21 INFO  : 'ps7_init' command is executed.
19:49:21 INFO  : 'ps7_post_config' command is executed.
19:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:22 INFO  : The application 'D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:22 INFO  : 'con' command is executed.
19:49:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:49:22 INFO  : Disconnected from the channel tcfchan#2.
19:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:50:18 INFO  : 'jtag frequency' command is executed.
19:50:18 INFO  : Sourcing of 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:50:20 INFO  : FPGA configured successfully with bitstream "D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:50:20 INFO  : Context for 'APU' is selected.
19:50:22 INFO  : Hardware design information is loaded from 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:50:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:22 INFO  : Context for 'APU' is selected.
19:50:22 INFO  : 'stop' command is executed.
19:50:22 INFO  : 'ps7_init' command is executed.
19:50:22 INFO  : 'ps7_post_config' command is executed.
19:50:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:50:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:23 INFO  : The application 'D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:23 INFO  : 'con' command is executed.
19:50:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:50:23 INFO  : Disconnected from the channel tcfchan#3.
19:52:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:52:52 INFO  : 'jtag frequency' command is executed.
19:52:52 INFO  : Sourcing of 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:52:55 INFO  : FPGA configured successfully with bitstream "D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:52:55 INFO  : Context for 'APU' is selected.
19:52:57 INFO  : Hardware design information is loaded from 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:52:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:57 INFO  : Context for 'APU' is selected.
19:52:57 INFO  : 'stop' command is executed.
19:52:58 INFO  : 'ps7_init' command is executed.
19:52:58 INFO  : 'ps7_post_config' command is executed.
19:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:58 INFO  : The application 'D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:58 INFO  : 'con' command is executed.
19:52:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:52:58 INFO  : Disconnected from the channel tcfchan#4.
19:53:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:53:08 INFO  : 'jtag frequency' command is executed.
19:53:08 INFO  : Sourcing of 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:53:11 INFO  : FPGA configured successfully with bitstream "D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:53:11 INFO  : Context for 'APU' is selected.
19:53:13 INFO  : Hardware design information is loaded from 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:53:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:13 INFO  : Context for 'APU' is selected.
19:53:13 INFO  : 'stop' command is executed.
19:53:13 INFO  : 'ps7_init' command is executed.
19:53:13 INFO  : 'ps7_post_config' command is executed.
19:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:14 INFO  : The application 'D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:14 INFO  : 'con' command is executed.
19:53:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:53:14 INFO  : Disconnected from the channel tcfchan#5.
19:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:53:58 INFO  : 'jtag frequency' command is executed.
19:53:58 INFO  : Sourcing of 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:53:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:54:00 INFO  : FPGA configured successfully with bitstream "D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:54:00 INFO  : Context for 'APU' is selected.
19:54:02 INFO  : Hardware design information is loaded from 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:02 INFO  : Context for 'APU' is selected.
19:54:02 INFO  : 'stop' command is executed.
19:54:02 INFO  : 'ps7_init' command is executed.
19:54:02 INFO  : 'ps7_post_config' command is executed.
19:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:03 INFO  : The application 'D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:03 INFO  : 'con' command is executed.
19:54:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:54:03 INFO  : Disconnected from the channel tcfchan#6.
20:00:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:00:13 INFO  : 'jtag frequency' command is executed.
20:00:13 INFO  : Sourcing of 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:00:15 INFO  : FPGA configured successfully with bitstream "D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:00:15 INFO  : Context for 'APU' is selected.
20:00:17 INFO  : Hardware design information is loaded from 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:00:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:17 INFO  : Context for 'APU' is selected.
20:00:17 INFO  : 'stop' command is executed.
20:00:17 INFO  : 'ps7_init' command is executed.
20:00:17 INFO  : 'ps7_post_config' command is executed.
20:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:18 INFO  : The application 'D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:18 INFO  : 'con' command is executed.
20:00:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:00:18 INFO  : Disconnected from the channel tcfchan#7.
20:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:00:38 INFO  : 'jtag frequency' command is executed.
20:00:38 INFO  : Sourcing of 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:00:40 INFO  : FPGA configured successfully with bitstream "D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:00:40 INFO  : Context for 'APU' is selected.
20:00:42 INFO  : Hardware design information is loaded from 'D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:00:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:42 INFO  : Context for 'APU' is selected.
20:00:42 INFO  : 'stop' command is executed.
20:00:42 INFO  : 'ps7_init' command is executed.
20:00:42 INFO  : 'ps7_post_config' command is executed.
20:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:43 INFO  : The application 'D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/par_test/par_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/par_test/par_test.sdk/par_text/Debug/par_text.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:43 INFO  : 'con' command is executed.
20:00:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:00:43 INFO  : Disconnected from the channel tcfchan#8.
