Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\david\Documents\Universidad\Master\Thesis\thesis\aesa_radar\aesa_radar_hps.qsys --block-symbol-file --output-directory=C:\Users\david\Documents\Universidad\Master\Thesis\thesis\aesa_radar\aesa_radar_hps --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading aesa_radar/aesa_radar_hps.qsys
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_address_span_extender 23.1]
Progress: Parameterizing module address_span_extender_0
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding fpga_register [altera_avalon_pio 23.1]
Progress: Parameterizing module fpga_register
Progress: Adding hps_0 [altera_hps 23.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_register [altera_avalon_pio 23.1]
Progress: Parameterizing module hps_register
Progress: Adding system_input_bridge [altera_up_avalon_to_external_bus_bridge 18.0]
Progress: Parameterizing module system_input_bridge
Progress: Adding system_output_bridge [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module system_output_bridge
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: aesa_radar_hps.fpga_register: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: aesa_radar_hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: aesa_radar_hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: aesa_radar_hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: aesa_radar_hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: aesa_radar_hps.system_input_bridge: Interrupt sender system_input_bridge.interrupt is not connected to an interrupt receiver
Warning: aesa_radar_hps.address_span_extender_0: address_span_extender_0.cntl must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\david\Documents\Universidad\Master\Thesis\thesis\aesa_radar\aesa_radar_hps.qsys --synthesis=VHDL --output-directory=C:\Users\david\Documents\Universidad\Master\Thesis\thesis\aesa_radar\aesa_radar_hps\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading aesa_radar/aesa_radar_hps.qsys
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_address_span_extender 23.1]
Progress: Parameterizing module address_span_extender_0
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding fpga_register [altera_avalon_pio 23.1]
Progress: Parameterizing module fpga_register
Progress: Adding hps_0 [altera_hps 23.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_register [altera_avalon_pio 23.1]
Progress: Parameterizing module hps_register
Progress: Adding system_input_bridge [altera_up_avalon_to_external_bus_bridge 18.0]
Progress: Parameterizing module system_input_bridge
Progress: Adding system_output_bridge [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module system_output_bridge
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: aesa_radar_hps.fpga_register: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: aesa_radar_hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: aesa_radar_hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: aesa_radar_hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: aesa_radar_hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: aesa_radar_hps.system_input_bridge: Interrupt sender system_input_bridge.interrupt is not connected to an interrupt receiver
Warning: aesa_radar_hps.address_span_extender_0: address_span_extender_0.cntl must be connected to an Avalon-MM master
Info: aesa_radar_hps: Generating aesa_radar_hps "aesa_radar_hps" for QUARTUS_SYNTH
Info: Interconnect is inserted between master system_output_bridge.avalon_master and slave address_span_extender_0.windowed_slave because the master has address signal 30 bit wide, but the slave is 27 bit wide.
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave system_input_bridge.avalon_slave because the master is of type axi and the slave is of type avalon.
Info: address_span_extender_0: "aesa_radar_hps" instantiated altera_address_span_extender "address_span_extender_0"
Info: fpga_register: Starting RTL generation for module 'aesa_radar_hps_fpga_register'
Info: fpga_register:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aesa_radar_hps_fpga_register --dir=C:/Users/david/AppData/Local/Temp/alt0250_799153006983743931.dir/0003_fpga_register_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/david/AppData/Local/Temp/alt0250_799153006983743931.dir/0003_fpga_register_gen//aesa_radar_hps_fpga_register_component_configuration.pl --do_build_sim=0}]
Info: fpga_register: Done RTL generation for module 'aesa_radar_hps_fpga_register'
Info: fpga_register: "aesa_radar_hps" instantiated altera_avalon_pio "fpga_register"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "aesa_radar_hps" instantiated altera_hps "hps_0"
Info: hps_register: Starting RTL generation for module 'aesa_radar_hps_hps_register'
Info: hps_register:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aesa_radar_hps_hps_register --dir=C:/Users/david/AppData/Local/Temp/alt0250_799153006983743931.dir/0004_hps_register_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/david/AppData/Local/Temp/alt0250_799153006983743931.dir/0004_hps_register_gen//aesa_radar_hps_hps_register_component_configuration.pl --do_build_sim=0}]
Info: hps_register: Done RTL generation for module 'aesa_radar_hps_hps_register'
Info: hps_register: "aesa_radar_hps" instantiated altera_avalon_pio "hps_register"
Info: system_input_bridge: Starting Generation of Avalon to External Bus Bridge
Info: system_input_bridge: "aesa_radar_hps" instantiated altera_up_avalon_to_external_bus_bridge "system_input_bridge"
Info: system_output_bridge: Starting Generation of External Bus to Avalon Bridge
Info: system_output_bridge: "aesa_radar_hps" instantiated altera_up_external_bus_to_avalon_bridge "system_output_bridge"
Info: mm_interconnect_0: "aesa_radar_hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "aesa_radar_hps" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "aesa_radar_hps" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "aesa_radar_hps" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: rst_controller: "aesa_radar_hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: system_output_bridge_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "system_output_bridge_avalon_master_translator"
Info: address_span_extender_0_windowed_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "address_span_extender_0_windowed_slave_translator"
Info: address_span_extender_0_expanded_master_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "address_span_extender_0_expanded_master_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: address_span_extender_0_expanded_master_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "address_span_extender_0_expanded_master_limiter"
Info: Reusing file C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar_hps/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_2" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: Reusing file C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar_hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: system_input_bridge_avalon_slave_agent: "mm_interconnect_2" instantiated altera_merlin_slave_agent "system_input_bridge_avalon_slave_agent"
Info: Reusing file C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: system_input_bridge_avalon_slave_agent_rsp_fifo: "mm_interconnect_2" instantiated altera_avalon_sc_fifo "system_input_bridge_avalon_slave_agent_rsp_fifo"
Info: Reusing file C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar_hps/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: system_input_bridge_avalon_slave_burst_adapter: "mm_interconnect_2" instantiated altera_merlin_burst_adapter "system_input_bridge_avalon_slave_burst_adapter"
Info: Reusing file C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar_hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_3" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/david/Documents/Universidad/Master/Thesis/thesis/aesa_radar/aesa_radar_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: aesa_radar_hps: Done "aesa_radar_hps" with 44 modules, 101 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
