# system info Computer_System on 2018.02.25.15:13:59
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1519589587
#
#
# Files generated for Computer_System on 2018.02.25.15:13:59
files:
filepath,kind,attributes,module,is_top
simulation/Computer_System.v,VERILOG,,Computer_System,true
simulation/submodules/Computer_System_ARM_A9_HPS.v,VERILOG,,Computer_System_ARM_A9_HPS,false
simulation/submodules/altera_up_av_config_serial_bus_controller.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_slow_clock_generator.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_dc2.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_d5m.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_lcm.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ltm.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ob_audio.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/Computer_System_AV_Config.v,VERILOG,,Computer_System_AV_Config,false
simulation/submodules/Computer_System_Bus_master_video.v,VERILOG,,Computer_System_Bus_master_video,false
simulation/submodules/Computer_System_Onchip_SRAM.hex,HEX,,Computer_System_Onchip_SRAM,false
simulation/submodules/Computer_System_Onchip_SRAM.v,VERILOG,,Computer_System_Onchip_SRAM,false
simulation/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v,VERILOG,,altera_up_avalon_video_dma_ctrl_addr_trans,false
simulation/submodules/Computer_System_SDRAM_test_component.v,VERILOG,,Computer_System_SDRAM,false
simulation/submodules/Computer_System_SDRAM.v,VERILOG,,Computer_System_SDRAM,false
simulation/submodules/Computer_System_System_PLL.v,VERILOG,,Computer_System_System_PLL,false
simulation/submodules/Computer_System_VGA_Subsystem.v,VERILOG,,Computer_System_VGA_Subsystem,false
simulation/submodules/Computer_System_mm_interconnect_0.v,VERILOG,,Computer_System_mm_interconnect_0,false
simulation/submodules/Computer_System_mm_interconnect_1.v,VERILOG,,Computer_System_mm_interconnect_1,false
simulation/submodules/Computer_System_mm_interconnect_2.v,VERILOG,,Computer_System_mm_interconnect_2,false
simulation/submodules/Computer_System_irq_mapper.sv,SYSTEM_VERILOG,,Computer_System_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io.v,VERILOG,,Computer_System_ARM_A9_HPS_hps_io,false
simulation/submodules/Computer_System_System_PLL_sys_pll.vo,VERILOG,,Computer_System_System_PLL_sys_pll,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Computer_System.ARM_A9_HPS,Computer_System_ARM_A9_HPS
Computer_System.ARM_A9_HPS.fpga_interfaces,Computer_System_ARM_A9_HPS_fpga_interfaces
Computer_System.ARM_A9_HPS.hps_io,Computer_System_ARM_A9_HPS_hps_io
Computer_System.ARM_A9_HPS.hps_io.border,Computer_System_ARM_A9_HPS_hps_io_border
Computer_System.AV_Config,Computer_System_AV_Config
Computer_System.Bus_master_video,Computer_System_Bus_master_video
Computer_System.Onchip_SRAM,Computer_System_Onchip_SRAM
Computer_System.Pixel_DMA_Addr_Translation,altera_up_avalon_video_dma_ctrl_addr_trans
Computer_System.SDRAM,Computer_System_SDRAM
Computer_System.System_PLL,Computer_System_System_PLL
Computer_System.System_PLL.sys_pll,Computer_System_System_PLL_sys_pll
Computer_System.System_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
Computer_System.VGA_Subsystem,Computer_System_VGA_Subsystem
Computer_System.VGA_Subsystem.VGA_Alpha_Blender,Computer_System_VGA_Subsystem_VGA_Alpha_Blender
Computer_System.VGA_Subsystem.VGA_Char_Buffer,Computer_System_VGA_Subsystem_VGA_Char_Buffer
Computer_System.VGA_Subsystem.VGA_Controller,Computer_System_VGA_Subsystem_VGA_Controller
Computer_System.VGA_Subsystem.VGA_Dual_Clock_FIFO,Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
Computer_System.VGA_Subsystem.VGA_PLL,Computer_System_VGA_Subsystem_VGA_PLL
Computer_System.VGA_Subsystem.VGA_Pixel_DMA,Computer_System_VGA_Subsystem_VGA_Pixel_DMA
Computer_System.VGA_Subsystem.VGA_Pixel_FIFO,Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler,Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
Computer_System.VGA_Subsystem.rst_controller,altera_reset_controller
Computer_System.VGA_Subsystem.rst_controller_001,altera_reset_controller
Computer_System.mm_interconnect_0,Computer_System_mm_interconnect_0
Computer_System.mm_interconnect_0.Bus_master_video_avalon_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.VGA_Subsystem_pixel_dma_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.Onchip_SRAM_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.SDRAM_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.VGA_Subsystem_char_buffer_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_agent,altera_merlin_axi_master_ni
Computer_System.mm_interconnect_0.Bus_master_video_avalon_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.VGA_Subsystem_pixel_dma_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.Onchip_SRAM_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.SDRAM_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.VGA_Subsystem_char_buffer_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Onchip_SRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Onchip_SRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.SDRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.SDRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.VGA_Subsystem_char_buffer_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.VGA_Subsystem_char_buffer_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.router,Computer_System_mm_interconnect_0_router
Computer_System.mm_interconnect_0.router_001,Computer_System_mm_interconnect_0_router
Computer_System.mm_interconnect_0.router_002,Computer_System_mm_interconnect_0_router_002
Computer_System.mm_interconnect_0.router_003,Computer_System_mm_interconnect_0_router_003
Computer_System.mm_interconnect_0.router_004,Computer_System_mm_interconnect_0_router_004
Computer_System.mm_interconnect_0.router_005,Computer_System_mm_interconnect_0_router_005
Computer_System.mm_interconnect_0.router_006,Computer_System_mm_interconnect_0_router_006
Computer_System.mm_interconnect_0.router_007,Computer_System_mm_interconnect_0_router_007
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.VGA_Subsystem_pixel_dma_master_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.Onchip_SRAM_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.SDRAM_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.VGA_Subsystem_char_buffer_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.cmd_demux,Computer_System_mm_interconnect_0_cmd_demux
Computer_System.mm_interconnect_0.cmd_demux_001,Computer_System_mm_interconnect_0_cmd_demux
Computer_System.mm_interconnect_0.cmd_demux_002,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.rsp_demux_002,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.cmd_demux_003,Computer_System_mm_interconnect_0_cmd_demux_003
Computer_System.mm_interconnect_0.cmd_mux,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_001,Computer_System_mm_interconnect_0_cmd_mux_001
Computer_System.mm_interconnect_0.cmd_mux_002,Computer_System_mm_interconnect_0_cmd_mux_002
Computer_System.mm_interconnect_0.cmd_mux_003,Computer_System_mm_interconnect_0_cmd_mux_003
Computer_System.mm_interconnect_0.rsp_demux,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_001,Computer_System_mm_interconnect_0_rsp_demux_001
Computer_System.mm_interconnect_0.rsp_demux_003,Computer_System_mm_interconnect_0_rsp_demux_003
Computer_System.mm_interconnect_0.rsp_mux,Computer_System_mm_interconnect_0_rsp_mux
Computer_System.mm_interconnect_0.rsp_mux_001,Computer_System_mm_interconnect_0_rsp_mux
Computer_System.mm_interconnect_0.rsp_mux_002,Computer_System_mm_interconnect_0_rsp_mux_002
Computer_System.mm_interconnect_0.rsp_mux_003,Computer_System_mm_interconnect_0_rsp_mux_002
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_to_Onchip_SRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_to_Onchip_SRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.Bus_master_video_avalon_master_to_Onchip_SRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.Bus_master_video_avalon_master_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.VGA_Subsystem_pixel_dma_master_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.VGA_Subsystem_pixel_dma_master_to_Onchip_SRAM_s2_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.Onchip_SRAM_s1_to_ARM_A9_HPS_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.Onchip_SRAM_s1_to_ARM_A9_HPS_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.Onchip_SRAM_s1_to_Bus_master_video_avalon_master_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.SDRAM_s1_to_ARM_A9_HPS_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.SDRAM_s1_to_ARM_A9_HPS_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.SDRAM_s1_to_Bus_master_video_avalon_master_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.SDRAM_s1_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.VGA_Subsystem_char_buffer_slave_to_ARM_A9_HPS_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.VGA_Subsystem_char_buffer_slave_to_ARM_A9_HPS_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_to_VGA_Subsystem_pixel_dma_master_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_003,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_001,Computer_System_mm_interconnect_0_avalon_st_adapter_001
Computer_System.mm_interconnect_0.avalon_st_adapter_002,Computer_System_mm_interconnect_0_avalon_st_adapter_002
Computer_System.mm_interconnect_1,Computer_System_mm_interconnect_1
Computer_System.mm_interconnect_1.AV_Config_avalon_av_config_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_control_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.Pixel_DMA_Addr_Translation_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
Computer_System.mm_interconnect_1.AV_Config_avalon_av_config_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_control_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.Pixel_DMA_Addr_Translation_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.AV_Config_avalon_av_config_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.AV_Config_avalon_av_config_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Pixel_DMA_Addr_Translation_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.Pixel_DMA_Addr_Translation_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.router,Computer_System_mm_interconnect_1_router
Computer_System.mm_interconnect_1.router_001,Computer_System_mm_interconnect_1_router
Computer_System.mm_interconnect_1.router_002,Computer_System_mm_interconnect_1_router_002
Computer_System.mm_interconnect_1.router_003,Computer_System_mm_interconnect_1_router_002
Computer_System.mm_interconnect_1.router_004,Computer_System_mm_interconnect_1_router_002
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.AV_Config_avalon_av_config_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.VGA_Subsystem_char_buffer_control_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.Pixel_DMA_Addr_Translation_slave_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.cmd_demux,Computer_System_mm_interconnect_1_cmd_demux
Computer_System.mm_interconnect_1.cmd_demux_001,Computer_System_mm_interconnect_1_cmd_demux
Computer_System.mm_interconnect_1.cmd_mux,Computer_System_mm_interconnect_1_cmd_mux
Computer_System.mm_interconnect_1.cmd_mux_001,Computer_System_mm_interconnect_1_cmd_mux
Computer_System.mm_interconnect_1.cmd_mux_002,Computer_System_mm_interconnect_1_cmd_mux
Computer_System.mm_interconnect_1.rsp_demux,Computer_System_mm_interconnect_1_rsp_demux
Computer_System.mm_interconnect_1.rsp_demux_001,Computer_System_mm_interconnect_1_rsp_demux
Computer_System.mm_interconnect_1.rsp_demux_002,Computer_System_mm_interconnect_1_rsp_demux
Computer_System.mm_interconnect_1.rsp_mux,Computer_System_mm_interconnect_1_rsp_mux
Computer_System.mm_interconnect_1.rsp_mux_001,Computer_System_mm_interconnect_1_rsp_mux
Computer_System.mm_interconnect_1.avalon_st_adapter,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_1.avalon_st_adapter_001,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_1.avalon_st_adapter_002,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_2,Computer_System_mm_interconnect_2
Computer_System.mm_interconnect_2.Pixel_DMA_Addr_Translation_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_2.VGA_Subsystem_pixel_dma_control_slave_translator,altera_merlin_slave_translator
Computer_System.irq_mapper,Computer_System_irq_mapper
Computer_System.irq_mapper_001,Computer_System_irq_mapper
Computer_System.rst_controller,altera_reset_controller
Computer_System.rst_controller_001,altera_reset_controller
Computer_System.rst_controller_002,altera_reset_controller
