Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Oct 24 14:56:57 2025
| Host         : Datdatnguyen running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              68 |           22 |
| Yes          | No                    | No                     |              15 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------+-----------------------------------+------------------+----------------+
|     Clock Signal     |               Enable Signal              |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------------+-----------------------------------+------------------+----------------+
|  top_i_clk_IBUF_BUFG | u_spi/o_mosi_i_1_n_0                     | u_spi/r_bitcount[2]_i_1_n_0       |                1 |              1 |
|  top_i_clk_IBUF_BUFG |                                          | u_spi/r_sclk_count[3]_i_1_n_0     |                1 |              4 |
|  top_i_clk_IBUF_BUFG | u_spi/r_spi_ready_pulse                  | u_db_rst/w_rst_sync               |                1 |              4 |
|  top_i_clk_IBUF_BUFG |                                          | u_spi/r_bitcount[2]_i_1_n_0       |                3 |              6 |
|  top_i_clk_IBUF_BUFG | u_spi/r_miso_buf[6]_i_1_n_0              |                                   |                2 |              7 |
|  top_i_clk_IBUF_BUFG | u_spi/r_mosi_buf[7]_i_1_n_0              |                                   |                2 |              8 |
|  top_i_clk_IBUF_BUFG | u_spi/o_din[7]_i_1_n_0                   | u_spi/r_bitcount[2]_i_1_n_0       |                2 |              8 |
|  top_i_clk_IBUF_BUFG | u_spi/r_mosi_delay_cnt[7]_i_2_n_0        | u_spi/r_mosi_delay_cnt[7]_i_1_n_0 |                1 |              8 |
|  top_i_clk_IBUF_BUFG | u_spi/E[0]                               | u_db_rst/w_rst_sync               |                1 |              8 |
|  top_i_clk_IBUF_BUFG | u_spi/FSM_sequential_r_state_reg[0]_1[0] | u_db_rst/w_rst_sync               |                3 |              8 |
|  top_i_clk_IBUF_BUFG |                                          |                                   |                5 |             10 |
|  top_i_clk_IBUF_BUFG |                                          | u_db_rst/w_rst_sync               |                6 |             14 |
|  top_i_clk_IBUF_BUFG | r_led_data                               | u_db_rst/w_rst_sync               |                4 |             15 |
|  top_i_clk_IBUF_BUFG |                                          | u_db_ready/clear                  |                6 |             22 |
|  top_i_clk_IBUF_BUFG |                                          | u_db_rst/R_counter[0]_i_1_n_0     |                6 |             22 |
+----------------------+------------------------------------------+-----------------------------------+------------------+----------------+


