#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562944075cf0 .scope module, "flopenr" "flopenr" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
P_0x56294404b510 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o0x7f06eda22018 .functor BUFZ 1, C4<z>; HiZ drive
v0x562944073950_0 .net "clk", 0 0, o0x7f06eda22018;  0 drivers
o0x7f06eda22048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5629440784b0_0 .net "d", 7 0, o0x7f06eda22048;  0 drivers
o0x7f06eda22078 .functor BUFZ 1, C4<z>; HiZ drive
v0x562944096d50_0 .net "en", 0 0, o0x7f06eda22078;  0 drivers
v0x562944096df0_0 .var "q", 7 0;
o0x7f06eda220d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x562944096ed0_0 .net "reset", 0 0, o0x7f06eda220d8;  0 drivers
E_0x5629440270b0 .event posedge, v0x562944096ed0_0, v0x562944073950_0;
S_0x562944073190 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x5629440a4c00_0 .var "clk", 0 0;
v0x5629440a4cc0_0 .net "dataadr", 31 0, v0x56294409b970_0;  1 drivers
v0x5629440a4d80_0 .net "memwrite", 0 0, L_0x5629440a5300;  1 drivers
v0x5629440a4e20_0 .var "reset", 0 0;
v0x5629440a4f50_0 .net "writedata", 31 0, L_0x5629440b6d90;  1 drivers
E_0x562943fe9a80 .event negedge, v0x5629440977a0_0;
S_0x562944097070 .scope module, "dut" "top" 3 10, 4 2 0, S_0x562944073190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "dataadr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x5629440a4410_0 .net "clk", 0 0, v0x5629440a4c00_0;  1 drivers
v0x5629440a44d0_0 .net "dataadr", 31 0, v0x56294409b970_0;  alias, 1 drivers
v0x5629440a4590_0 .net "instr", 31 0, L_0x5629440a5b10;  1 drivers
v0x5629440a4630_0 .net "memwrite", 0 0, L_0x5629440a5300;  alias, 1 drivers
v0x5629440a4760_0 .net "pc", 31 0, v0x56294409e210_0;  1 drivers
v0x5629440a48b0_0 .net "readdata", 31 0, L_0x5629440b7f40;  1 drivers
v0x5629440a4a00_0 .net "reset", 0 0, v0x5629440a4e20_0;  1 drivers
v0x5629440a4aa0_0 .net "writedata", 31 0, L_0x5629440b6d90;  alias, 1 drivers
L_0x5629440b7bb0 .part v0x56294409e210_0, 2, 6;
S_0x562944097210 .scope module, "dmem" "dataMemory" 4 11, 5 2 0, S_0x562944097070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x5629440b7f40 .functor BUFZ 32, L_0x5629440b7ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562944097440 .array "RAM", 0 63, 31 0;
v0x562944097520_0 .net *"_s0", 31 0, L_0x5629440b7ca0;  1 drivers
v0x562944097600_0 .net *"_s3", 29 0, L_0x5629440b7d40;  1 drivers
v0x5629440976c0_0 .net "a", 31 0, v0x56294409b970_0;  alias, 1 drivers
v0x5629440977a0_0 .net "clk", 0 0, v0x5629440a4c00_0;  alias, 1 drivers
v0x5629440978b0_0 .net "rd", 31 0, L_0x5629440b7f40;  alias, 1 drivers
v0x562944097990_0 .net "wd", 31 0, L_0x5629440b6d90;  alias, 1 drivers
v0x562944097a70_0 .net "we", 0 0, L_0x5629440a5300;  alias, 1 drivers
E_0x562943fe9d10 .event posedge, v0x5629440977a0_0;
L_0x5629440b7ca0 .array/port v0x562944097440, L_0x5629440b7d40;
L_0x5629440b7d40 .part v0x56294409b970_0, 2, 30;
S_0x562944097bd0 .scope module, "imem" "instructionMemory" 4 10, 6 2 0, S_0x562944097070;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a"
    .port_info 1 /OUTPUT 32 "rd"
L_0x5629440a5b10 .functor BUFZ 32, L_0x5629440b7ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562944097dc0 .array "RAM", 17 0, 31 0;
v0x562944097ea0_0 .net *"_s0", 31 0, L_0x5629440b7ac0;  1 drivers
v0x562944097f80_0 .net "a", 5 0, L_0x5629440b7bb0;  1 drivers
v0x562944098040_0 .net "rd", 31 0, L_0x5629440a5b10;  alias, 1 drivers
L_0x5629440b7ac0 .array/port v0x562944097dc0, L_0x5629440b7bb0;
S_0x562944098180 .scope module, "mips" "mips" 4 9, 7 2 0, S_0x562944097070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v0x5629440a3340_0 .net "alucontrol", 3 0, v0x5629440988f0_0;  1 drivers
v0x5629440a3420_0 .net "aluout", 31 0, v0x56294409b970_0;  alias, 1 drivers
v0x5629440a3570_0 .net "alusrc", 0 0, L_0x5629440a5130;  1 drivers
v0x5629440a36a0_0 .net "clk", 0 0, v0x5629440a4c00_0;  alias, 1 drivers
v0x5629440a37d0_0 .net "instr", 31 0, L_0x5629440a5b10;  alias, 1 drivers
v0x5629440a3870_0 .net "jump", 0 0, L_0x5629440a5480;  1 drivers
v0x5629440a39a0_0 .net "memtoreg", 0 0, L_0x5629440a53a0;  1 drivers
v0x5629440a3ad0_0 .net "memwrite", 0 0, L_0x5629440a5300;  alias, 1 drivers
v0x5629440a3b70_0 .net "pc", 31 0, v0x56294409e210_0;  alias, 1 drivers
v0x5629440a3cc0_0 .net "pcsrc", 0 0, L_0x5629440a5740;  1 drivers
v0x5629440a3d60_0 .net "readdata", 31 0, L_0x5629440b7f40;  alias, 1 drivers
v0x5629440a3e20_0 .net "regdst", 0 0, L_0x5629440a5090;  1 drivers
v0x5629440a3f50_0 .net "regwrite", 0 0, L_0x5629440a4ff0;  1 drivers
v0x5629440a4080_0 .net "reset", 0 0, v0x5629440a4e20_0;  alias, 1 drivers
v0x5629440a4120_0 .net "writedata", 31 0, L_0x5629440b6d90;  alias, 1 drivers
v0x5629440a4270_0 .net "zero", 0 0, v0x56294409ba10_0;  1 drivers
L_0x5629440a5880 .part L_0x5629440a5b10, 26, 6;
L_0x5629440a59d0 .part L_0x5629440a5b10, 0, 6;
S_0x5629440984a0 .scope module, "c" "controller" 7 14, 8 2 0, S_0x562944098180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "pcsrc"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 4 "alucontrol"
L_0x5629440a5740 .functor AND 1, L_0x5629440a51d0, v0x56294409ba10_0, C4<1>, C4<1>;
v0x562944099970_0 .net "alucontrol", 3 0, v0x5629440988f0_0;  alias, 1 drivers
v0x562944099a80_0 .net "aluop", 1 0, L_0x5629440a5520;  1 drivers
v0x562944099b20_0 .net "alusrc", 0 0, L_0x5629440a5130;  alias, 1 drivers
v0x562944099bf0_0 .net "branch", 0 0, L_0x5629440a51d0;  1 drivers
v0x562944099cc0_0 .net "funct", 5 0, L_0x5629440a59d0;  1 drivers
v0x562944099db0_0 .net "jump", 0 0, L_0x5629440a5480;  alias, 1 drivers
v0x562944099e80_0 .net "memtoreg", 0 0, L_0x5629440a53a0;  alias, 1 drivers
v0x562944099f50_0 .net "memwrite", 0 0, L_0x5629440a5300;  alias, 1 drivers
v0x56294409a040_0 .net "op", 5 0, L_0x5629440a5880;  1 drivers
v0x56294409a170_0 .net "pcsrc", 0 0, L_0x5629440a5740;  alias, 1 drivers
v0x56294409a210_0 .net "regdst", 0 0, L_0x5629440a5090;  alias, 1 drivers
v0x56294409a2e0_0 .net "regwrite", 0 0, L_0x5629440a4ff0;  alias, 1 drivers
v0x56294409a3b0_0 .net "zero", 0 0, v0x56294409ba10_0;  alias, 1 drivers
S_0x562944098670 .scope module, "ad" "aludec" 8 16, 9 2 0, S_0x5629440984a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 4 "alucontrol"
v0x5629440988f0_0 .var "alucontrol", 3 0;
v0x5629440989f0_0 .net "aluop", 1 0, L_0x5629440a5520;  alias, 1 drivers
v0x562944098ad0_0 .net "funct", 5 0, L_0x5629440a59d0;  alias, 1 drivers
E_0x56294407dad0 .event edge, v0x5629440989f0_0, v0x562944098ad0_0;
S_0x562944098c40 .scope module, "md" "maindec" 8 13, 10 2 0, S_0x5629440984a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "memtoreg"
    .port_info 2 /OUTPUT 1 "memwrite"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "alusrc"
    .port_info 5 /OUTPUT 1 "regdst"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "jump"
    .port_info 8 /OUTPUT 2 "aluop"
v0x562944098f60_0 .net *"_s10", 8 0, v0x5629440992c0_0;  1 drivers
v0x562944099060_0 .net "aluop", 1 0, L_0x5629440a5520;  alias, 1 drivers
v0x562944099150_0 .net "alusrc", 0 0, L_0x5629440a5130;  alias, 1 drivers
v0x562944099220_0 .net "branch", 0 0, L_0x5629440a51d0;  alias, 1 drivers
v0x5629440992c0_0 .var "controls", 8 0;
v0x5629440993f0_0 .net "jump", 0 0, L_0x5629440a5480;  alias, 1 drivers
v0x5629440994b0_0 .net "memtoreg", 0 0, L_0x5629440a53a0;  alias, 1 drivers
v0x562944099570_0 .net "memwrite", 0 0, L_0x5629440a5300;  alias, 1 drivers
v0x562944099610_0 .net "op", 5 0, L_0x5629440a5880;  alias, 1 drivers
v0x5629440996d0_0 .net "regdst", 0 0, L_0x5629440a5090;  alias, 1 drivers
v0x562944099790_0 .net "regwrite", 0 0, L_0x5629440a4ff0;  alias, 1 drivers
E_0x56294407db10 .event edge, v0x562944099610_0;
L_0x5629440a4ff0 .part v0x5629440992c0_0, 8, 1;
L_0x5629440a5090 .part v0x5629440992c0_0, 7, 1;
L_0x5629440a5130 .part v0x5629440992c0_0, 6, 1;
L_0x5629440a51d0 .part v0x5629440992c0_0, 5, 1;
L_0x5629440a5300 .part v0x5629440992c0_0, 4, 1;
L_0x5629440a53a0 .part v0x5629440992c0_0, 3, 1;
L_0x5629440a5480 .part v0x5629440992c0_0, 2, 1;
L_0x5629440a5520 .part v0x5629440992c0_0, 0, 2;
S_0x56294409a510 .scope module, "dp" "datapath" 7 18, 11 1 0, S_0x562944098180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regdst"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 4 "alucontrol"
    .port_info 9 /OUTPUT 1 "zero"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "instr"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /INPUT 32 "readdata"
v0x5629440a18c0_0 .net *"_s3", 3 0, L_0x5629440b6180;  1 drivers
v0x5629440a19c0_0 .net *"_s5", 25 0, L_0x5629440b6220;  1 drivers
L_0x7f06ed9d90a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5629440a1aa0_0 .net/2u *"_s6", 1 0, L_0x7f06ed9d90a8;  1 drivers
v0x5629440a1b60_0 .net "alucontrol", 3 0, v0x5629440988f0_0;  alias, 1 drivers
v0x5629440a1c20_0 .net "aluout", 31 0, v0x56294409b970_0;  alias, 1 drivers
v0x5629440a1d30_0 .net "alusrc", 0 0, L_0x5629440a5130;  alias, 1 drivers
v0x5629440a1dd0_0 .net "clk", 0 0, v0x5629440a4c00_0;  alias, 1 drivers
v0x5629440a1e70_0 .net "instr", 31 0, L_0x5629440a5b10;  alias, 1 drivers
v0x5629440a1f30_0 .net "jump", 0 0, L_0x5629440a5480;  alias, 1 drivers
v0x5629440a1fd0_0 .net "memtoreg", 0 0, L_0x5629440a53a0;  alias, 1 drivers
v0x5629440a2070_0 .net "pc", 31 0, v0x56294409e210_0;  alias, 1 drivers
v0x5629440a2110_0 .net "pcbranch", 31 0, L_0x5629440b5df0;  1 drivers
v0x5629440a2220_0 .net "pcnext", 31 0, L_0x5629440b6050;  1 drivers
v0x5629440a2330_0 .net "pcnextbr", 31 0, L_0x5629440b5f20;  1 drivers
v0x5629440a2440_0 .net "pcplus4", 31 0, L_0x5629440a5a70;  1 drivers
v0x5629440a2500_0 .net "pcsrc", 0 0, L_0x5629440a5740;  alias, 1 drivers
v0x5629440a25f0_0 .net "readdata", 31 0, L_0x5629440b7f40;  alias, 1 drivers
v0x5629440a2810_0 .net "regdst", 0 0, L_0x5629440a5090;  alias, 1 drivers
v0x5629440a28b0_0 .net "regwrite", 0 0, L_0x5629440a4ff0;  alias, 1 drivers
v0x5629440a2950_0 .net "reset", 0 0, v0x5629440a4e20_0;  alias, 1 drivers
v0x5629440a29f0_0 .net "result", 31 0, L_0x5629440b7470;  1 drivers
v0x5629440a2ae0_0 .net "signimm", 31 0, L_0x5629440b7840;  1 drivers
v0x5629440a2ba0_0 .net "signimmsh", 31 0, L_0x5629440b5d50;  1 drivers
v0x5629440a2cb0_0 .net "srca", 31 0, L_0x5629440b66d0;  1 drivers
v0x5629440a2d70_0 .net "srcb", 31 0, L_0x5629440b7a20;  1 drivers
v0x5629440a2ec0_0 .net "writedata", 31 0, L_0x5629440b6d90;  alias, 1 drivers
v0x5629440a2f80_0 .net "writereg", 4 0, L_0x5629440b71b0;  1 drivers
v0x5629440a3040_0 .net "zero", 0 0, v0x56294409ba10_0;  alias, 1 drivers
L_0x5629440b6180 .part L_0x5629440a5a70, 28, 4;
L_0x5629440b6220 .part L_0x5629440a5b10, 0, 26;
L_0x5629440b62c0 .concat [ 2 26 4 0], L_0x7f06ed9d90a8, L_0x5629440b6220, L_0x5629440b6180;
L_0x5629440b6f30 .part L_0x5629440a5b10, 21, 5;
L_0x5629440b7000 .part L_0x5629440a5b10, 16, 5;
L_0x5629440b7250 .part L_0x5629440a5b10, 16, 5;
L_0x5629440b7380 .part L_0x5629440a5b10, 11, 5;
L_0x5629440b7930 .part L_0x5629440a5b10, 0, 16;
S_0x56294409a730 .scope module, "alu" "alu" 11 42, 12 1 0, S_0x56294409a510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "aluOp"
    .port_info 3 /OUTPUT 32 "Result"
    .port_info 4 /OUTPUT 1 "Zero"
v0x56294409b730_0 .net "A", 31 0, L_0x5629440b66d0;  alias, 1 drivers
v0x56294409b860_0 .net "B", 31 0, L_0x5629440b7a20;  alias, 1 drivers
v0x56294409b970_0 .var "Result", 31 0;
v0x56294409ba10_0 .var "Zero", 0 0;
v0x56294409bab0_0 .net "aluOp", 3 0, v0x5629440988f0_0;  alias, 1 drivers
v0x56294409bc30_0 .net "result_arithmetic", 31 0, v0x56294409aec0_0;  1 drivers
v0x56294409bcd0_0 .net "result_logic", 31 0, v0x56294409b4f0_0;  1 drivers
E_0x56294409a9b0 .event edge, v0x5629440988f0_0, v0x56294409b4f0_0, v0x56294409aec0_0, v0x5629440976c0_0;
S_0x56294409aa40 .scope module, "AritmeticalPart" "arithmetic" 12 10, 13 1 0, S_0x56294409a730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "aluOp"
    .port_info 3 /OUTPUT 32 "Result"
v0x56294409ace0_0 .net "A", 31 0, L_0x5629440b66d0;  alias, 1 drivers
v0x56294409ade0_0 .net "B", 31 0, L_0x5629440b7a20;  alias, 1 drivers
v0x56294409aec0_0 .var "Result", 31 0;
v0x56294409afb0_0 .net "aluOp", 3 0, v0x5629440988f0_0;  alias, 1 drivers
E_0x56294409ac60 .event edge, v0x5629440988f0_0, v0x56294409ace0_0, v0x56294409ade0_0;
S_0x56294409b140 .scope module, "LogicalPart" "logical" 12 11, 14 1 0, S_0x56294409a730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "aluOp"
    .port_info 3 /OUTPUT 32 "Result"
v0x56294409b330_0 .net "A", 31 0, L_0x5629440b66d0;  alias, 1 drivers
v0x56294409b420_0 .net "B", 31 0, L_0x5629440b7a20;  alias, 1 drivers
v0x56294409b4f0_0 .var "Result", 31 0;
v0x56294409b5c0_0 .net "aluOp", 3 0, v0x5629440988f0_0;  alias, 1 drivers
S_0x56294409be50 .scope module, "immsh" "sl2" 11 21, 15 2 0, S_0x56294409a510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x56294409c030_0 .net *"_s1", 29 0, L_0x5629440b5c20;  1 drivers
L_0x7f06ed9d9060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56294409c130_0 .net/2u *"_s2", 1 0, L_0x7f06ed9d9060;  1 drivers
v0x56294409c210_0 .net "a", 31 0, L_0x5629440b7840;  alias, 1 drivers
v0x56294409c2d0_0 .net "y", 31 0, L_0x5629440b5d50;  alias, 1 drivers
L_0x5629440b5c20 .part L_0x5629440b7840, 0, 30;
L_0x5629440b5d50 .concat [ 2 30 0 0], L_0x7f06ed9d9060, L_0x5629440b5c20;
S_0x56294409c410 .scope module, "pcadd1" "adder" 11 20, 16 2 0, S_0x56294409a510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x56294409c660_0 .net "a", 31 0, v0x56294409e210_0;  alias, 1 drivers
L_0x7f06ed9d9018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56294409c740_0 .net "b", 31 0, L_0x7f06ed9d9018;  1 drivers
v0x56294409c820_0 .net "y", 31 0, L_0x5629440a5a70;  alias, 1 drivers
L_0x5629440a5a70 .arith/sum 32, v0x56294409e210_0, L_0x7f06ed9d9018;
S_0x56294409c990 .scope module, "pcadd2" "adder" 11 22, 16 2 0, S_0x56294409a510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x56294409cbb0_0 .net "a", 31 0, L_0x5629440a5a70;  alias, 1 drivers
v0x56294409ccc0_0 .net "b", 31 0, L_0x5629440b5d50;  alias, 1 drivers
v0x56294409cd90_0 .net "y", 31 0, L_0x5629440b5df0;  alias, 1 drivers
L_0x5629440b5df0 .arith/sum 32, L_0x5629440a5a70, L_0x5629440b5d50;
S_0x56294409cee0 .scope module, "pcbrmux" "mux2" 11 23, 17 2 0, S_0x56294409a510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x56294409d100 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x56294409d260_0 .net "d0", 31 0, L_0x5629440a5a70;  alias, 1 drivers
v0x56294409d370_0 .net "d1", 31 0, L_0x5629440b5df0;  alias, 1 drivers
v0x56294409d430_0 .net "s", 0 0, L_0x5629440a5740;  alias, 1 drivers
v0x56294409d530_0 .net "y", 31 0, L_0x5629440b5f20;  alias, 1 drivers
L_0x5629440b5f20 .functor MUXZ 32, L_0x5629440a5a70, L_0x5629440b5df0, L_0x5629440a5740, C4<>;
S_0x56294409d660 .scope module, "pcmux" "mux2" 11 25, 17 2 0, S_0x56294409a510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x56294409d830 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x56294409d900_0 .net "d0", 31 0, L_0x5629440b5f20;  alias, 1 drivers
v0x56294409da10_0 .net "d1", 31 0, L_0x5629440b62c0;  1 drivers
v0x56294409dad0_0 .net "s", 0 0, L_0x5629440a5480;  alias, 1 drivers
v0x56294409dbf0_0 .net "y", 31 0, L_0x5629440b6050;  alias, 1 drivers
L_0x5629440b6050 .functor MUXZ 32, L_0x5629440b5f20, L_0x5629440b62c0, L_0x5629440a5480, C4<>;
S_0x56294409dd30 .scope module, "pcreg" "flopr" 11 19, 18 2 0, S_0x56294409a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x56294409df00 .param/l "WIDTH" 0 18 2, +C4<00000000000000000000000000100000>;
v0x56294409e050_0 .net "clk", 0 0, v0x5629440a4c00_0;  alias, 1 drivers
v0x56294409e140_0 .net "d", 31 0, L_0x5629440b6050;  alias, 1 drivers
v0x56294409e210_0 .var "q", 31 0;
v0x56294409e310_0 .net "reset", 0 0, v0x5629440a4e20_0;  alias, 1 drivers
E_0x56294409dfd0 .event posedge, v0x56294409e310_0, v0x5629440977a0_0;
S_0x56294409e440 .scope module, "resmux" "mux2" 11 35, 17 2 0, S_0x56294409a510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x56294409e610 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x56294409e6e0_0 .net "d0", 31 0, v0x56294409b970_0;  alias, 1 drivers
v0x56294409e810_0 .net "d1", 31 0, L_0x5629440b7f40;  alias, 1 drivers
v0x56294409e8d0_0 .net "s", 0 0, L_0x5629440a53a0;  alias, 1 drivers
v0x56294409e9f0_0 .net "y", 31 0, L_0x5629440b7470;  alias, 1 drivers
L_0x5629440b7470 .functor MUXZ 32, v0x56294409b970_0, L_0x5629440b7f40, L_0x5629440a53a0, C4<>;
S_0x56294409eb10 .scope module, "rf" "regfile" 11 30, 19 2 0, S_0x56294409a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x56294409edb0_0 .net *"_s0", 31 0, L_0x5629440b6360;  1 drivers
v0x56294409eeb0_0 .net *"_s10", 6 0, L_0x5629440b6540;  1 drivers
L_0x7f06ed9d9180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56294409ef90_0 .net *"_s13", 1 0, L_0x7f06ed9d9180;  1 drivers
L_0x7f06ed9d91c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56294409f050_0 .net/2u *"_s14", 31 0, L_0x7f06ed9d91c8;  1 drivers
v0x56294409f130_0 .net *"_s18", 31 0, L_0x5629440b6860;  1 drivers
L_0x7f06ed9d9210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56294409f260_0 .net *"_s21", 26 0, L_0x7f06ed9d9210;  1 drivers
L_0x7f06ed9d9258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56294409f340_0 .net/2u *"_s22", 31 0, L_0x7f06ed9d9258;  1 drivers
v0x56294409f420_0 .net *"_s24", 0 0, L_0x5629440b6a20;  1 drivers
v0x56294409f4e0_0 .net *"_s26", 31 0, L_0x5629440b6b10;  1 drivers
v0x56294409f650_0 .net *"_s28", 6 0, L_0x5629440b6c00;  1 drivers
L_0x7f06ed9d90f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56294409f730_0 .net *"_s3", 26 0, L_0x7f06ed9d90f0;  1 drivers
L_0x7f06ed9d92a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56294409f810_0 .net *"_s31", 1 0, L_0x7f06ed9d92a0;  1 drivers
L_0x7f06ed9d92e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56294409f8f0_0 .net/2u *"_s32", 31 0, L_0x7f06ed9d92e8;  1 drivers
L_0x7f06ed9d9138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56294409f9d0_0 .net/2u *"_s4", 31 0, L_0x7f06ed9d9138;  1 drivers
v0x56294409fab0_0 .net *"_s6", 0 0, L_0x5629440b6400;  1 drivers
v0x56294409fb70_0 .net *"_s8", 31 0, L_0x5629440b64a0;  1 drivers
v0x56294409fc50_0 .net "clk", 0 0, v0x5629440a4c00_0;  alias, 1 drivers
v0x56294409fcf0_0 .net "ra1", 4 0, L_0x5629440b6f30;  1 drivers
v0x56294409fdd0_0 .net "ra2", 4 0, L_0x5629440b7000;  1 drivers
v0x56294409feb0_0 .net "rd1", 31 0, L_0x5629440b66d0;  alias, 1 drivers
v0x56294409ff70_0 .net "rd2", 31 0, L_0x5629440b6d90;  alias, 1 drivers
v0x5629440a0030 .array "rf", 0 31, 31 0;
v0x5629440a00d0_0 .net "wa3", 4 0, L_0x5629440b71b0;  alias, 1 drivers
v0x5629440a01b0_0 .net "wd3", 31 0, L_0x5629440b7470;  alias, 1 drivers
v0x5629440a0270_0 .net "we3", 0 0, L_0x5629440a4ff0;  alias, 1 drivers
L_0x5629440b6360 .concat [ 5 27 0 0], L_0x5629440b6f30, L_0x7f06ed9d90f0;
L_0x5629440b6400 .cmp/ne 32, L_0x5629440b6360, L_0x7f06ed9d9138;
L_0x5629440b64a0 .array/port v0x5629440a0030, L_0x5629440b6540;
L_0x5629440b6540 .concat [ 5 2 0 0], L_0x5629440b6f30, L_0x7f06ed9d9180;
L_0x5629440b66d0 .functor MUXZ 32, L_0x7f06ed9d91c8, L_0x5629440b64a0, L_0x5629440b6400, C4<>;
L_0x5629440b6860 .concat [ 5 27 0 0], L_0x5629440b7000, L_0x7f06ed9d9210;
L_0x5629440b6a20 .cmp/ne 32, L_0x5629440b6860, L_0x7f06ed9d9258;
L_0x5629440b6b10 .array/port v0x5629440a0030, L_0x5629440b6c00;
L_0x5629440b6c00 .concat [ 5 2 0 0], L_0x5629440b7000, L_0x7f06ed9d92a0;
L_0x5629440b6d90 .functor MUXZ 32, L_0x7f06ed9d92e8, L_0x5629440b6b10, L_0x5629440b6a20, C4<>;
S_0x5629440a0490 .scope module, "se" "signext" 11 37, 20 2 0, S_0x56294409a510;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x5629440a0670_0 .net *"_s1", 0 0, L_0x5629440b7510;  1 drivers
v0x5629440a0770_0 .net *"_s2", 15 0, L_0x5629440b75b0;  1 drivers
v0x5629440a0850_0 .net "a", 15 0, L_0x5629440b7930;  1 drivers
v0x5629440a0910_0 .net "y", 31 0, L_0x5629440b7840;  alias, 1 drivers
L_0x5629440b7510 .part L_0x5629440b7930, 15, 1;
LS_0x5629440b75b0_0_0 .concat [ 1 1 1 1], L_0x5629440b7510, L_0x5629440b7510, L_0x5629440b7510, L_0x5629440b7510;
LS_0x5629440b75b0_0_4 .concat [ 1 1 1 1], L_0x5629440b7510, L_0x5629440b7510, L_0x5629440b7510, L_0x5629440b7510;
LS_0x5629440b75b0_0_8 .concat [ 1 1 1 1], L_0x5629440b7510, L_0x5629440b7510, L_0x5629440b7510, L_0x5629440b7510;
LS_0x5629440b75b0_0_12 .concat [ 1 1 1 1], L_0x5629440b7510, L_0x5629440b7510, L_0x5629440b7510, L_0x5629440b7510;
L_0x5629440b75b0 .concat [ 4 4 4 4], LS_0x5629440b75b0_0_0, LS_0x5629440b75b0_0_4, LS_0x5629440b75b0_0_8, LS_0x5629440b75b0_0_12;
L_0x5629440b7840 .concat [ 16 16 0 0], L_0x5629440b7930, L_0x5629440b75b0;
S_0x5629440a0a40 .scope module, "srcbmux" "mux2" 11 40, 17 2 0, S_0x56294409a510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x5629440a0c10 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x5629440a0d80_0 .net "d0", 31 0, L_0x5629440b6d90;  alias, 1 drivers
v0x5629440a0e90_0 .net "d1", 31 0, L_0x5629440b7840;  alias, 1 drivers
v0x5629440a0fa0_0 .net "s", 0 0, L_0x5629440a5130;  alias, 1 drivers
v0x5629440a1090_0 .net "y", 31 0, L_0x5629440b7a20;  alias, 1 drivers
L_0x5629440b7a20 .functor MUXZ 32, L_0x5629440b6d90, L_0x5629440b7840, L_0x5629440a5130, C4<>;
S_0x5629440a11b0 .scope module, "wrmux" "mux2" 11 33, 17 2 0, S_0x56294409a510;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x5629440a1380 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
v0x5629440a1490_0 .net "d0", 4 0, L_0x5629440b7250;  1 drivers
v0x5629440a1590_0 .net "d1", 4 0, L_0x5629440b7380;  1 drivers
v0x5629440a1670_0 .net "s", 0 0, L_0x5629440a5090;  alias, 1 drivers
v0x5629440a1790_0 .net "y", 4 0, L_0x5629440b71b0;  alias, 1 drivers
L_0x5629440b71b0 .functor MUXZ 5, L_0x5629440b7250, L_0x5629440b7380, L_0x5629440a5090, C4<>;
    .scope S_0x562944075cf0;
T_0 ;
    %wait E_0x5629440270b0;
    %load/vec4 v0x562944096ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562944096df0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562944096d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5629440784b0_0;
    %assign/vec4 v0x562944096df0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562944098c40;
T_1 ;
    %wait E_0x56294407db10;
    %load/vec4 v0x562944099610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0x5629440992c0_0, 0;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0x5629440992c0_0, 0;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0x5629440992c0_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0x5629440992c0_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0x5629440992c0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0x5629440992c0_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0x5629440992c0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x562944098670;
T_2 ;
    %wait E_0x56294407dad0;
    %load/vec4 v0x5629440989f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v0x562944098ad0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5629440988f0_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5629440988f0_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5629440988f0_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5629440988f0_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5629440988f0_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5629440988f0_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5629440988f0_0, 0;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5629440988f0_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56294409dd30;
T_3 ;
    %wait E_0x56294409dfd0;
    %load/vec4 v0x56294409e310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56294409e210_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56294409e140_0;
    %assign/vec4 v0x56294409e210_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56294409eb10;
T_4 ;
    %wait E_0x562943fe9d10;
    %load/vec4 v0x5629440a0270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5629440a01b0_0;
    %load/vec4 v0x5629440a00d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5629440a0030, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56294409aa40;
T_5 ;
    %wait E_0x56294409ac60;
    %load/vec4 v0x56294409afb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %load/vec4 v0x56294409ace0_0;
    %load/vec4 v0x56294409ade0_0;
    %add;
    %store/vec4 v0x56294409aec0_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x56294409ace0_0;
    %load/vec4 v0x56294409ade0_0;
    %add;
    %store/vec4 v0x56294409aec0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x56294409ace0_0;
    %load/vec4 v0x56294409ade0_0;
    %sub;
    %store/vec4 v0x56294409aec0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x56294409ace0_0;
    %load/vec4 v0x56294409ade0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %store/vec4 v0x56294409aec0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56294409b140;
T_6 ;
    %wait E_0x56294409ac60;
    %load/vec4 v0x56294409b5c0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x56294409b330_0;
    %load/vec4 v0x56294409b420_0;
    %and;
    %store/vec4 v0x56294409b4f0_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x56294409b330_0;
    %load/vec4 v0x56294409b420_0;
    %or;
    %store/vec4 v0x56294409b4f0_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x56294409b330_0;
    %load/vec4 v0x56294409b420_0;
    %xor;
    %store/vec4 v0x56294409b4f0_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x56294409b330_0;
    %load/vec4 v0x56294409b420_0;
    %or;
    %inv;
    %store/vec4 v0x56294409b4f0_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56294409a730;
T_7 ;
    %wait E_0x56294409a9b0;
    %load/vec4 v0x56294409bab0_0;
    %parti/s 1, 2, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x56294409bcd0_0;
    %store/vec4 v0x56294409b970_0, 0, 32;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x56294409bc30_0;
    %store/vec4 v0x56294409b970_0, 0, 32;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %load/vec4 v0x56294409b970_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56294409ba10_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56294409ba10_0, 0, 1;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x562944097bd0;
T_8 ;
    %vpi_call 6 9 "$readmemh", "memfile.dat", v0x562944097dc0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x562944097210;
T_9 ;
    %wait E_0x562943fe9d10;
    %load/vec4 v0x562944097a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x562944097990_0;
    %load/vec4 v0x5629440976c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562944097440, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x562944073190;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629440a4e20_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629440a4e20_0, 0;
    %end;
    .thread T_10;
    .scope S_0x562944073190;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629440a4c00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629440a4c00_0, 0;
    %delay 5, 0;
    %vpi_call 3 22 "$monitor", "Clk: %b, reset: %b, writedata: %h, dataadr %h, memwrite: %h", v0x5629440a4c00_0, v0x5629440a4e20_0, v0x5629440a4f50_0, v0x5629440a4cc0_0, v0x5629440a4d80_0 {0 0 0};
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x562944073190;
T_12 ;
    %wait E_0x562943fe9a80;
    %load/vec4 v0x5629440a4d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5629440a4cc0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5629440a4f50_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 3 29 "$display" {0 0 0};
    %vpi_call 3 30 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 31 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5629440a4cc0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call 3 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 34 "$stop" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "mipstest.v";
    "mipstop.v";
    "dataMemory.v";
    "instructionMemory.v";
    "mips.v";
    "controler.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "alu_arithmetical.v";
    "alu_logical.v";
    "sll2.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "regFile.v";
    "signext.v";
