\hypertarget{group___d_m_a__peripheral__incremented__mode}{}\section{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}
\label{group___d_m_a__peripheral__incremented__mode}\index{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___d_m_a__peripheral__incremented__mode_gaf7921ea423fb60701a091c508cd0f33a}{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})0x00000040)
\item 
\#define \hyperlink{group___d_m_a__peripheral__incremented__mode_ga0fe3ff9c67bec802dd239fd17c3dbd31}{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})0x00000000)
\item 
\#define \hyperlink{group___d_m_a__peripheral__incremented__mode_ga28762105b3f567c16ba79a47e68ff0fa}{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define \hyperlink{group___d_m_a__peripheral__incremented__mode_gaf7921ea423fb60701a091c508cd0f33a}{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})0x00000040)
\item 
\#define \hyperlink{group___d_m_a__peripheral__incremented__mode_ga0fe3ff9c67bec802dd239fd17c3dbd31}{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable}~((\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t})0x00000000)
\item 
\#define \hyperlink{group___d_m_a__peripheral__incremented__mode_ga28762105b3f567c16ba79a47e68ff0fa}{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}!D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable@{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable}}
\index{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable@{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable}!D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable}{DMA_PeripheralInc_Disable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable~(({\bf uint32\+\_\+t})0x00000000)}\hypertarget{group___d_m_a__peripheral__incremented__mode_ga0fe3ff9c67bec802dd239fd17c3dbd31}{}\label{group___d_m_a__peripheral__incremented__mode_ga0fe3ff9c67bec802dd239fd17c3dbd31}


Definition at line 125 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}!D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable@{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable}}
\index{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable@{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable}!D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable}{DMA_PeripheralInc_Disable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable~(({\bf uint32\+\_\+t})0x00000000)}\hypertarget{group___d_m_a__peripheral__incremented__mode_ga0fe3ff9c67bec802dd239fd17c3dbd31}{}\label{group___d_m_a__peripheral__incremented__mode_ga0fe3ff9c67bec802dd239fd17c3dbd31}


Definition at line 125 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}!D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable@{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable}}
\index{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable@{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable}!D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable}{DMA_PeripheralInc_Enable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable~(({\bf uint32\+\_\+t})0x00000040)}\hypertarget{group___d_m_a__peripheral__incremented__mode_gaf7921ea423fb60701a091c508cd0f33a}{}\label{group___d_m_a__peripheral__incremented__mode_gaf7921ea423fb60701a091c508cd0f33a}


Definition at line 124 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}!D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable@{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable}}
\index{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable@{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable}!D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable}{DMA_PeripheralInc_Enable}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable~(({\bf uint32\+\_\+t})0x00000040)}\hypertarget{group___d_m_a__peripheral__incremented__mode_gaf7921ea423fb60701a091c508cd0f33a}{}\label{group___d_m_a__peripheral__incremented__mode_gaf7921ea423fb60701a091c508cd0f33a}


Definition at line 124 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}!I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}}
\index{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}!D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}}
\subsubsection[{\texorpdfstring{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}{IS_DMA_PERIPHERAL_INC_STATE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE(
\begin{DoxyParamCaption}
\item[{}]{S\+T\+A\+TE}
\end{DoxyParamCaption}
)}\hypertarget{group___d_m_a__peripheral__incremented__mode_ga28762105b3f567c16ba79a47e68ff0fa}{}\label{group___d_m_a__peripheral__incremented__mode_ga28762105b3f567c16ba79a47e68ff0fa}
{\bfseries Value\+:}
\begin{DoxyCode}
(((STATE) == \hyperlink{group___d_m_a__peripheral__incremented__mode_gaf7921ea423fb60701a091c508cd0f33a}{DMA\_PeripheralInc\_Enable}) || \(\backslash\)
                                            ((STATE) == 
      \hyperlink{group___d_m_a__peripheral__incremented__mode_ga0fe3ff9c67bec802dd239fd17c3dbd31}{DMA\_PeripheralInc\_Disable}))
\end{DoxyCode}


Definition at line 126 of file stm32f10x\+\_\+dma.\+h.

\index{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}!I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}}
\index{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}!D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}}
\subsubsection[{\texorpdfstring{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}{IS_DMA_PERIPHERAL_INC_STATE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE(
\begin{DoxyParamCaption}
\item[{}]{S\+T\+A\+TE}
\end{DoxyParamCaption}
)}\hypertarget{group___d_m_a__peripheral__incremented__mode_ga28762105b3f567c16ba79a47e68ff0fa}{}\label{group___d_m_a__peripheral__incremented__mode_ga28762105b3f567c16ba79a47e68ff0fa}
{\bfseries Value\+:}
\begin{DoxyCode}
(((STATE) == \hyperlink{group___d_m_a__peripheral__incremented__mode_gaf7921ea423fb60701a091c508cd0f33a}{DMA\_PeripheralInc\_Enable}) || \(\backslash\)
                                            ((STATE) == 
      \hyperlink{group___d_m_a__peripheral__incremented__mode_ga0fe3ff9c67bec802dd239fd17c3dbd31}{DMA\_PeripheralInc\_Disable}))
\end{DoxyCode}


Definition at line 126 of file stm32f10x\+\_\+dma.\+h.

