INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simple_design_tb
