{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1484705799833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484705799833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 21:16:33 2017 " "Processing started: Tue Jan 17 21:16:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484705799833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705799833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ECE423_C5G -c ECE423_C5G " "Command: quartus_sta ECE423_C5G -c ECE423_C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705799833 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705800380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705806427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705806505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705806505 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_f4p1 " "Entity dcfifo_f4p1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1484705811037 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705811037 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705811476 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705811487 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705811603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705811619 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705811619 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705813569 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705813975 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705813975 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_C5G.SDC " "Reading SDC File: 'ECE423_C5G.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705814006 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK_50_B5B " "Overwriting existing clock: CLOCK_50_B5B" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705814006 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1484705814022 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1484705814022 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705814022 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705814022 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705814022 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705814022 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705814022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705814022 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705814428 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705814428 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705815255 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705815255 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705815270 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705815270 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705815286 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705815364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.111 " "Worst-case setup slack is 0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.111               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 CLOCK_125_p  " "    0.582               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.891               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    2.891               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.353               0.000 CLOCK_50_B7A  " "    6.353               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.819               0.000 altera_reserved_tck  " "   10.819               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.319               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   15.319               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.999               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   33.999               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705817441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.160               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 CLOCK_125_p  " "    0.285               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.337               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.343               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.361               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 CLOCK_50_B7A  " "    0.427               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 altera_reserved_tck  " "    0.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705817912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705817912 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1484705818115 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705818115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.044 " "Worst-case recovery slack is -9.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.044             -26.938 u0\|lpddr2\|pll0\|pll_afi_clk  " "   -9.044             -26.938 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.771              -7.541 u0\|lpddr2\|pll0\|pll_avl_clk  " "   -3.771              -7.541 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.077             -46.124 u0\|lpddr2\|pll0\|pll_config_clk  " "   -3.077             -46.124 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 CLOCK_125_p  " "    0.845               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.631               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.631               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.894               0.000 CLOCK_50_B7A  " "    8.894               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.973               0.000 altera_reserved_tck  " "   14.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705818115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.004 " "Worst-case removal slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.004               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 CLOCK_50_B7A  " "    0.699               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.762               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.811               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.954               0.000 altera_reserved_tck  " "    0.954               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.223               0.000 CLOCK_125_p  " "    2.223               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.841               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    2.841               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705818303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.757 " "Worst-case minimum pulse width slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.757               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk  " "    0.810               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock  " "    1.512               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.571               0.000 CLOCK_125_p  " "    2.571               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.144               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    6.144               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.439               0.000 CLOCK_50_B7A  " "    8.439               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 CLOCK_50_B5B  " "    9.731               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.377               0.000 altera_reserved_tck  " "   15.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.574               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.574               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.973               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   21.973               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705818334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705818334 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 168 synchronizer chains. " "Report Metastability: Found 168 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705818787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705818787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 168 " "Number of Synchronizer Chains Found: 168" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705818787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705818787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.780 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.780" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705818787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.547 ns " "Worst Case Available Settling Time: 10.547 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705818787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705818787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705818787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705818787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705818787 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705818787 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705818787 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705819255 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705821505 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.659 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.659" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824271 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705824271 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.695 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.695" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824381 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705824381 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.111 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.111" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (setup)\} " "-panel_name \{u0\|lpddr2 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824661 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705824661 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.160 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.160" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (hold)\} " "-panel_name \{u0\|lpddr2 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705824938 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705824938 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -9.044 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -9.044" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705825087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705825087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705825087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705825087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705825087 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705825087 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.004 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705825247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705825247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705825247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705825247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705825247 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705825247 ""}
{ "Info" "0" "" "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" {  } {  } 0 0 "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705825442 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705825442 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.248  0.345" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.248  0.345" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705825442 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.981     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.981     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705825442 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  0.111   0.16" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  0.111   0.16" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705825442 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)      \| -9.044  0.004" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)      \| -9.044  0.004" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705825442 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.659  0.695" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.659  0.695" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705825442 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.252  0.205" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.252  0.205" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705825442 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.187  0.224" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.187  0.224" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705825442 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705825442 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705825848 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705826067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705873347 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705875740 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705875740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705876071 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705876071 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705876086 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705876086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.180 " "Worst-case setup slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705877539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705877539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.180               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705877539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 CLOCK_125_p  " "    0.535               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705877539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.876               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    2.876               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705877539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.265               0.000 CLOCK_50_B7A  " "    6.265               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705877539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.009               0.000 altera_reserved_tck  " "   11.009               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705877539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.178               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   15.178               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705877539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.079               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.079               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705877539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705877539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 CLOCK_50_B7A  " "    0.165               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 CLOCK_125_p  " "    0.172               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.210               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.253               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.321               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.337               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 altera_reserved_tck  " "    0.425               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705878051 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1484705878208 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705878208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.900 " "Worst-case recovery slack is -8.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.900             -26.493 u0\|lpddr2\|pll0\|pll_afi_clk  " "   -8.900             -26.493 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.680              -7.359 u0\|lpddr2\|pll0\|pll_avl_clk  " "   -3.680              -7.359 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.958             -44.331 u0\|lpddr2\|pll0\|pll_config_clk  " "   -2.958             -44.331 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 CLOCK_125_p  " "    0.931               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.037               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.037               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.382               0.000 CLOCK_50_B7A  " "    9.382               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.134               0.000 altera_reserved_tck  " "   15.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705878317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.060 " "Worst-case removal slack is 0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.060               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 CLOCK_50_B7A  " "    0.451               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.539               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.826               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 altera_reserved_tck  " "    0.911               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.161               0.000 CLOCK_125_p  " "    2.161               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    2.767               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705878583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.689               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk  " "    0.818               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock  " "    1.510               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.519               0.000 CLOCK_125_p  " "    2.519               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.102               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    6.102               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.349               0.000 CLOCK_50_B7A  " "    8.349               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 CLOCK_50_B5B  " "    9.741               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.336               0.000 altera_reserved_tck  " "   15.336               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.532               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.532               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.889               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   21.889               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705878708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705878708 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 168 synchronizer chains. " "Report Metastability: Found 168 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705879086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705879086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 168 " "Number of Synchronizer Chains Found: 168" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705879086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705879086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.780 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.780" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705879086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.622 ns " "Worst Case Available Settling Time: 10.622 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705879086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705879086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705879086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705879086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705879086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705879086 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705879086 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705879749 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705881734 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.695 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.695" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884269 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705884269 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.732 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.732" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884472 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705884472 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (setup)\} " "-panel_name \{u0\|lpddr2 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705884784 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705884784 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.172 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.172" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (hold)\} " "-panel_name \{u0\|lpddr2 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885147 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705885147 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -8.900 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -8.900" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885363 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705885363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.060 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.060" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705885582 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705885582 ""}
{ "Info" "0" "" "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" {  } {  } 0 0 "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705885832 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705885832 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.229  0.338" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.229  0.338" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705885832 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.021     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.021     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705885832 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|   0.18  0.172" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|   0.18  0.172" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705885832 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)       \|   -8.9   0.06" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)       \|   -8.9   0.06" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705885832 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.695  0.732" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.695  0.732" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705885832 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.263  0.216" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.263  0.216" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705885832 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.206  0.234" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.206  0.234" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705885832 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705885832 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705886379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705887769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705921909 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705924346 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705924346 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705924674 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705924674 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705924689 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705924689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.375 " "Worst-case setup slack is 1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    1.375               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.112               0.000 CLOCK_125_p  " "    4.112               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.399               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    8.399               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.287               0.000 CLOCK_50_B7A  " "   13.287               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.997               0.000 altera_reserved_tck  " "   13.997               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.859               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   18.859               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.892               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.892               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705925304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 CLOCK_125_p  " "    0.106               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 altera_reserved_tck  " "    0.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.178               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.179               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.183               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 CLOCK_50_B7A  " "    0.192               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705925862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705925862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1484705926034 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705926034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.666 " "Worst-case recovery slack is -4.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.666             -13.931 u0\|lpddr2\|pll0\|pll_afi_clk  " "   -4.666             -13.931 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.129              -4.257 u0\|lpddr2\|pll0\|pll_avl_clk  " "   -2.129              -4.257 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.771             -26.557 u0\|lpddr2\|pll0\|pll_config_clk  " "   -1.771             -26.557 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.612               0.000 CLOCK_125_p  " "    4.612               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.358               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.358               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.078               0.000 CLOCK_50_B7A  " "   13.078               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.292               0.000 altera_reserved_tck  " "   16.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705926190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.085 " "Worst-case removal slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.085               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 altera_reserved_tck  " "    0.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.471               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.485               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 CLOCK_50_B7A  " "    0.486               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 CLOCK_125_p  " "    1.168               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.672               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    1.672               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705926534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.070 " "Worst-case minimum pulse width slack is 1.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.070               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    1.070               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk  " "    1.149               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.514               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock  " "    1.514               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.901               0.000 CLOCK_125_p  " "    2.901               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.461               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    6.461               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.796               0.000 CLOCK_50_B7A  " "    8.796               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50_B5B  " "    9.336               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.337               0.000 altera_reserved_tck  " "   15.337               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.889               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.889               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.267               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   22.267               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705926721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705926721 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 168 synchronizer chains. " "Report Metastability: Found 168 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705927116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705927116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 168 " "Number of Synchronizer Chains Found: 168" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705927116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705927116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.780 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.780" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705927116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.997 ns " "Worst Case Available Settling Time: 12.997 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705927116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705927116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705927116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705927116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705927116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705927116 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705927116 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705928071 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705930206 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.076 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705933456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705933456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705933456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705933456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705933456 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705933456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.089 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.089" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705933862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705933862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705933862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705933862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705933862 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705933862 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.375 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (setup)\} " "-panel_name \{u0\|lpddr2 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934315 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705934315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.106 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.106" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934768 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (hold)\} " "-panel_name \{u0\|lpddr2 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934768 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705934768 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -4.666 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -4.666" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705934987 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705934987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.085 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.085" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705935237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705935237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705935237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705935237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705935237 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705935237 ""}
{ "Info" "0" "" "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" {  } {  } 0 0 "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705935581 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705935581 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.176  0.194" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.176  0.194" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705935581 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  5.397     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  5.397     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705935581 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  1.375  0.106" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  1.375  0.106" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705935581 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)      \| -4.666  0.085" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)      \| -4.666  0.085" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705935581 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  1.076  1.089" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  1.076  1.089" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705935581 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.426  0.379" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.426  0.379" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705935581 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.281  0.281" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.281  0.281" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705935581 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705935581 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705936285 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484705938518 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705938518 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705938815 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705938815 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1484705938830 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705938830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.461 " "Worst-case setup slack is 1.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705939565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705939565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.461               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    1.461               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705939565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.511               0.000 CLOCK_125_p  " "    4.511               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705939565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.998               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    8.998               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705939565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.742               0.000 CLOCK_50_B7A  " "   13.742               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705939565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.360               0.000 altera_reserved_tck  " "   14.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705939565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.170               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   19.170               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705939565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.139               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.139               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705939565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705939565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 CLOCK_125_p  " "    0.083               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 altera_reserved_tck  " "    0.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.158               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.160               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.170               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.175               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_50_B7A  " "    0.182               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705940252 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1484705940440 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705940440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.518 " "Worst-case recovery slack is -4.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.518             -13.462 u0\|lpddr2\|pll0\|pll_afi_clk  " "   -4.518             -13.462 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.054              -4.107 u0\|lpddr2\|pll0\|pll_avl_clk  " "   -2.054              -4.107 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.698             -25.463 u0\|lpddr2\|pll0\|pll_config_clk  " "   -1.698             -25.463 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.824               0.000 CLOCK_125_p  " "    4.824               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.753               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.753               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.967               0.000 CLOCK_50_B7A  " "   13.967               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.424               0.000 altera_reserved_tck  " "   16.424               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705940662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705940662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.037 " "Worst-case removal slack is 0.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.037               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 altera_reserved_tck  " "    0.348               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.406               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 CLOCK_50_B7A  " "    0.436               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.440               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.099               0.000 CLOCK_125_p  " "    1.099               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.586               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    1.586               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705941066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.065 " "Worst-case minimum pulse width slack is 1.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    1.065               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk  " "    1.147               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock  " "    1.513               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.894               0.000 CLOCK_125_p  " "    2.894               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.463               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    6.463               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.790               0.000 CLOCK_50_B7A  " "    8.790               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50_B5B  " "    9.286               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.329               0.000 altera_reserved_tck  " "   15.329               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.891               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.891               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.261               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   22.261               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484705941300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705941300 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 168 synchronizer chains. " "Report Metastability: Found 168 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705941675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705941675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 168 " "Number of Synchronizer Chains Found: 168" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705941675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705941675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.780 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.780" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705941675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.285 ns " "Worst Case Available Settling Time: 13.285 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705941675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705941675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705941675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705941675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705941675 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484705941675 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705941675 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705942909 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705944893 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.072 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.072" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705948644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705948644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705948644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705948644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705948644 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705948644 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.095 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.095" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705948987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705948987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705948987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705948987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705948987 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705948987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.461 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.461" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705949378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705949378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705949378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705949378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (setup)\} " "-panel_name \{u0\|lpddr2 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705949378 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705949378 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705949831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705949831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705949831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705949831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (hold)\} " "-panel_name \{u0\|lpddr2 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705949831 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705949831 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -4.518 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -4.518" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705950206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705950206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705950206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705950206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705950206 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705950206 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.037 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705950534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705950534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705950534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705950534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1484705950534 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705950534 ""}
{ "Info" "0" "" "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" {  } {  } 0 0 "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705950957 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705950957 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.146  0.216" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.146  0.216" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705950957 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.392     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.392     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705950957 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  1.461  0.083" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  1.461  0.083" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705950957 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)       \| -4.518  0.037" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)       \| -4.518  0.037" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705950957 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  1.072  1.095" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  1.072  1.095" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705950957 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|   0.43  0.383" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|   0.43  0.383" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705950957 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.282  0.282" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.282  0.282" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705950957 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1484705950957 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705960424 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705960424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2664 " "Peak virtual memory: 2664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484705963361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 21:19:23 2017 " "Processing ended: Tue Jan 17 21:19:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484705963361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:50 " "Elapsed time: 00:02:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484705963361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:44 " "Total CPU time (on all processors): 00:03:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484705963361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484705963361 ""}
