../RTL/EXTEND.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/EXTEND.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module EXTEND

Top level modules:
	EXTEND

} {} {}} F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/FWDPU.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/FWDPU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FWDPU

Top level modules:
	FWDPU

} {} {}} F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/testbench/tb_CPU_TOP_SINGLE.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/testbench/tb_CPU_TOP_SINGLE.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TB_CPU_TOP_SINGLE_SENDER
-- Compiling module TB_CPU_TOP_SINGLE_RECEIVER
-- Compiling module TB_CPU_TOP_SINGLE_CLKGEN
-- Compiling module TB_CPU_TOP_SINGLE_

Top level modules:
	TB_CPU_TOP_SINGLE_

} {} {}} ../RTL/DATAMEM.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/DATAMEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DATAMEM

Top level modules:
	DATAMEM

} {} {}} F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/ALUCTRL.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/ALUCTRL.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALUCTRL

Top level modules:
	ALUCTRL

} {} {}} ../RTL/ALU.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/ID_EX.v {2 {vlog -work work -stats=none C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/ID_EX.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ID_EX
** Warning: C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/ID_EX.v(46): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	ID_EX

} {} {}} F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/EXTEND.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/EXTEND.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module EXTEND

Top level modules:
	EXTEND

} {} {}} ../RTL/CPU_TOP_SINGLE.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_SINGLE.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CPU_TOP_SINGLE

Top level modules:
	CPU_TOP_SINGLE

} {} {}} ../RTL/EX_MEM.v {2 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/EX_MEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module EX_MEM
** Warning: F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/EX_MEM.v(33): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/EX_MEM.v(38): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/EX_MEM.v(42): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	EX_MEM

} {} {}} F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/DATAMEM.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/DATAMEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DATAMEM

Top level modules:
	DATAMEM

} {} {}} C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/IF_ID.v {2 {vlog -work work -stats=none C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/IF_ID.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module IF_ID
** Warning: C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/IF_ID.v(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	IF_ID

} {} {}} F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/ALU.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} ../testbench/tb_ALU.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/testbench/tb_ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TB_ALU_SENDER
-- Compiling module TB_ALU_RECEIVER
-- Compiling module TB_ALU_CLKGEN
-- Compiling module TB_ALU_

Top level modules:
	TB_ALU_

} {} {}} ../RTL/INSTMEM.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/INSTMEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module INSTMEM

Top level modules:
	INSTMEM

} {} {}} F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/PC.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/PC.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC

Top level modules:
	PC

} {} {}} F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_SINGLE.v {0 vlog\ -work\ work\ -stats=none\ F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_SINGLE.v\nModel\ Technology\ ModelSim\ -\ Intel\ FPGA\ Edition\ vlog\ 2020.1\ Compiler\ 2020.02\ Feb\ 28\ 2020\n--\ Compiling\ module\ CUP_TOP_SINGLE\n**\ Error\ (suppressible):\ F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_SINGLE.v(102):\ (vlog-2388)\ 'signext'\ already\ declared\ in\ this\ scope\ (CUP_TOP_SINGLE)\ at\ F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_SINGLE.v(32).\n**\ Error\ (suppressible):\ F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_SINGLE.v(125):\ (vlog-2388)\ 'alu_ctrl'\ already\ declared\ in\ this\ scope\ (CUP_TOP_SINGLE)\ at\ F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_SINGLE.v(111).\n**\ Error:\ (vlog-13069)\ F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_SINGLE.v(155):\ near\ \",\":\ syntax\ error,\ unexpected\ ',',\ expecting\ '\}'.\n**\ Error:\ (vlog-13069)\ F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_SINGLE.v(179):\ near\ \")\":\ syntax\ error,\ unexpected\ ')'.\n\n {6.0 8.0} {}} F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/testbench/tb_ALU.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/testbench/tb_ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TB_ALU_SENDER
-- Compiling module TB_ALU_RECEIVER
-- Compiling module TB_ALU_CLKGEN
-- Compiling module TB_ALU_

Top level modules:
	TB_ALU_

} {} {}} F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/INSTMEM.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/INSTMEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module INSTMEM

Top level modules:
	INSTMEM

} {} {}} C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/CPU_TOP_PIPELINE.v {1 {vlog -work work -stats=none C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/CPU_TOP_PIPELINE.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CPU_TOP_PIPELINE

Top level modules:
	CPU_TOP_PIPELINE

} {} {}} ../testbench/tb_CTRL.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/testbench/tb_CTRL.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TB_CTRL_SENDER
-- Compiling module TB_CTRL_RECEIVER
-- Compiling module TB_CTRL_CLKGEN
-- Compiling module TB_CTRL_

Top level modules:
	TB_CTRL_

} {} {}} ../RTL/RF.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/RF.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RF

Top level modules:
	RF

} {} {}} C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/MEM_WB.v {2 {vlog -work work -stats=none C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/MEM_WB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module EX_MEM
** Warning: C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/MEM_WB.v(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	EX_MEM

} {} {}} ../testbench/tb_CPU_TOP_PIPELINE.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/testbench/tb_CPU_TOP_PIPELINE.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TB_CPU_TOP_PIPELINE_SENDER
-- Compiling module TB_CPU_TOP_PIPELINE_RECEIVER
-- Compiling module TB_CPU_TOP_PIPELINE_CLKGEN
-- Compiling module TB_CPU_TOP_PIPELINE_

Top level modules:
	TB_CPU_TOP_PIPELINE_

} {} {}} F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/RF.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/RF.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RF

Top level modules:
	RF

} {} {}} ../RTL/HZDPU.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/HZDPU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module HZDPU

Top level modules:
	HZDPU

} {} {}} C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/EX_MEM.v {2 {vlog -work work -stats=none C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/EX_MEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module EX_MEM
** Warning: C:/Users/dengy/Desktop/MIPS5/MIPS5-1/RTL/EX_MEM.v(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	EX_MEM

} {} {}} ../RTL/CTRL.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CTRL.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CTRL

Top level modules:
	CTRL

} {} {}} F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/HZDPU.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/HZDPU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module HZDPU

Top level modules:
	HZDPU

} {} {}} ../testbench/tb_CPU_TOP_SINGLE.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/testbench/tb_CPU_TOP_SINGLE.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TB_CPU_TOP_SINGLE_SENDER
-- Compiling module TB_CPU_TOP_SINGLE_RECEIVER
-- Compiling module TB_CPU_TOP_SINGLE_CLKGEN
-- Compiling module TB_CPU_TOP_SINGLE_

Top level modules:
	TB_CPU_TOP_SINGLE_

} {} {}} ../RTL/FWDPU.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/FWDPU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FWDPU

Top level modules:
	FWDPU

} {} {}} ../RTL/ALUCTRL.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/ALUCTRL.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALUCTRL

Top level modules:
	ALUCTRL

} {} {}} F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CTRL.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CTRL.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CTRL

Top level modules:
	CTRL

} {} {}} ../RTL/MEM_WB.v {2 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/MEM_WB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MEM_WB
** Warning: F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/MEM_WB.v(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/MEM_WB.v(32): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	MEM_WB

} {} {}} ../RTL/CPU_TOP_PIPELINE.v {1 {vlog -work work -stats=none F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/RTL/CPU_TOP_PIPELINE.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CPU_TOP_PIPELINE

Top level modules:
	CPU_TOP_PIPELINE

} {} {}}
