{
  "top" : "asym_ram_sdp_write_wider_dc_logic",
  "ports" : [
     {
        "name": "addrB[8]",
        "direction": "input"
     },
     {
        "name": "addrB[7]",
        "direction": "input"
     },
     {
        "name": "addrB[6]",
        "direction": "input"
     },
     {
        "name": "addrB[5]",
        "direction": "input"
     },
     {
        "name": "addrB[4]",
        "direction": "input"
     },
     {
        "name": "addrB[3]",
        "direction": "input"
     },
     {
        "name": "addrB[2]",
        "direction": "input"
     },
     {
        "name": "addrB[1]",
        "direction": "input"
     },
     {
        "name": "addrB[0]",
        "direction": "input"
     },
     {
        "name": "diA[15]",
        "direction": "input"
     },
     {
        "name": "diA[14]",
        "direction": "input"
     },
     {
        "name": "diA[13]",
        "direction": "input"
     },
     {
        "name": "diA[12]",
        "direction": "input"
     },
     {
        "name": "diA[11]",
        "direction": "input"
     },
     {
        "name": "diA[10]",
        "direction": "input"
     },
     {
        "name": "diA[9]",
        "direction": "input"
     },
     {
        "name": "diA[8]",
        "direction": "input"
     },
     {
        "name": "diA[7]",
        "direction": "input"
     },
     {
        "name": "diA[6]",
        "direction": "input"
     },
     {
        "name": "diA[5]",
        "direction": "input"
     },
     {
        "name": "diA[4]",
        "direction": "input"
     },
     {
        "name": "diA[3]",
        "direction": "input"
     },
     {
        "name": "diA[2]",
        "direction": "input"
     },
     {
        "name": "diA[1]",
        "direction": "input"
     },
     {
        "name": "diA[0]",
        "direction": "input"
     },
     {
        "name": "addrA[7]",
        "direction": "input"
     },
     {
        "name": "addrA[6]",
        "direction": "input"
     },
     {
        "name": "addrA[5]",
        "direction": "input"
     },
     {
        "name": "addrA[4]",
        "direction": "input"
     },
     {
        "name": "addrA[3]",
        "direction": "input"
     },
     {
        "name": "addrA[2]",
        "direction": "input"
     },
     {
        "name": "addrA[1]",
        "direction": "input"
     },
     {
        "name": "addrA[0]",
        "direction": "input"
     },
     {
        "name": "doB[7]",
        "direction": "output"
     },
     {
        "name": "doB[6]",
        "direction": "output"
     },
     {
        "name": "doB[5]",
        "direction": "output"
     },
     {
        "name": "doB[4]",
        "direction": "output"
     },
     {
        "name": "doB[3]",
        "direction": "output"
     },
     {
        "name": "doB[2]",
        "direction": "output"
     },
     {
        "name": "doB[1]",
        "direction": "output"
     },
     {
        "name": "doB[0]",
        "direction": "output"
     },
     {
        "name": "clkA",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "clkB",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "enaA",
        "direction": "input"
     },
     {
        "name": "enaB",
        "direction": "input"
     },
     {
        "name": "weA",
        "direction": "input"
     }
   ],
  "memories" : [
     {
        "name" : "RAM",
        "width" : "8",
        "depth" : "512"
     }
   ]
}
