TimeQuest Timing Analyzer report for firstSopc
Thu Mar 07 14:49:43 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clk'
 25. Fast Model Hold: 'clk'
 26. Fast Model Minimum Pulse Width: 'clk'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Multicorner Timing Analysis Summary
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Setup Transfers
 37. Hold Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; firstSopc                                         ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; cpu_0.sdc        ; OK     ; Thu Mar 07 14:49:39 2013 ;
; Fir/Fir_0002.sdc ; OK     ; Thu Mar 07 14:49:39 2013 ;
+------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 187.34 MHz ; 187.34 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; 14.662 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.512 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 9.000 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.662 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36]                        ; clk          ; clk         ; 20.000       ; 0.001      ; 5.375      ;
; 14.733 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[35]                        ; clk          ; clk         ; 20.000       ; 0.001      ; 5.304      ;
; 14.767 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 5.295      ;
; 14.804 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[34]                        ; clk          ; clk         ; 20.000       ; 0.001      ; 5.233      ;
; 14.838 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 5.224      ;
; 14.865 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[32]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 5.175      ;
; 14.931 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[32]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 5.109      ;
; 14.936 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[30]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 5.104      ;
; 14.963 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[33]                        ; clk          ; clk         ; 20.000       ; 0.001      ; 5.074      ;
; 14.967 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[8]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[32]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 5.073      ;
; 14.997 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[33]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 5.065      ;
; 15.002 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[30]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 5.038      ;
; 15.007 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[29]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 5.033      ;
; 15.034 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[32]                        ; clk          ; clk         ; 20.000       ; 0.001      ; 5.003      ;
; 15.038 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[8]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[30]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 5.002      ;
; 15.060 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.971      ;
; 15.068 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[32]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 4.994      ;
; 15.073 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[29]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.967      ;
; 15.078 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[28]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.962      ;
; 15.105 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[31]                        ; clk          ; clk         ; 20.000       ; 0.001      ; 4.932      ;
; 15.109 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[8]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[29]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.931      ;
; 15.118 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 4.944      ;
; 15.124 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[1]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[30]                        ; clk          ; clk         ; 20.000       ; 0.017      ; 4.929      ;
; 15.130 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[0]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[37]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.901      ;
; 15.131 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.900      ;
; 15.139 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[31]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 4.923      ;
; 15.144 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[28]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.896      ;
; 15.149 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[27]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.891      ;
; 15.176 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[30]                        ; clk          ; clk         ; 20.000       ; 0.001      ; 4.861      ;
; 15.180 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[8]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[28]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.860      ;
; 15.182 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[3]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[37]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.849      ;
; 15.189 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 4.873      ;
; 15.189 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[37]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.842      ;
; 15.191 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[3]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 4.871      ;
; 15.195 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[1]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[29]                        ; clk          ; clk         ; 20.000       ; 0.017      ; 4.858      ;
; 15.201 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[0]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[36]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.830      ;
; 15.204 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.827      ;
; 15.210 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[30]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 4.852      ;
; 15.215 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[27]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.825      ;
; 15.220 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[26]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.820      ;
; 15.222 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[37]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.809      ;
; 15.224 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_4_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[34]                        ; clk          ; clk         ; 20.000       ; 0.000      ; 4.812      ;
; 15.224 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[7]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[32]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.816      ;
; 15.233 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[5]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[30]                        ; clk          ; clk         ; 20.000       ; 0.037      ; 4.840      ;
; 15.241 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[9]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[32]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.799      ;
; 15.246 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[32]                        ; clk          ; clk         ; 20.000       ; 0.034      ; 4.824      ;
; 15.247 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[29]                        ; clk          ; clk         ; 20.000       ; 0.001      ; 4.790      ;
; 15.251 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[8]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[27]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.789      ;
; 15.253 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[3]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[36]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.778      ;
; 15.260 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[36]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.771      ;
; 15.262 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[3]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 4.800      ;
; 15.266 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[1]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[28]                        ; clk          ; clk         ; 20.000       ; 0.017      ; 4.787      ;
; 15.272 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[0]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[35]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.759      ;
; 15.275 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.756      ;
; 15.277 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[3]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.754      ;
; 15.281 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[29]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 4.781      ;
; 15.286 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[4]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 4.776      ;
; 15.286 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[26]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.754      ;
; 15.290 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[33]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.741      ;
; 15.291 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[25]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.749      ;
; 15.292 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36]                        ; clk          ; clk         ; 20.000       ; 0.001      ; 4.745      ;
; 15.293 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[36]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.738      ;
; 15.295 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[7]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[30]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.745      ;
; 15.303 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_4_o[4]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[34]                        ; clk          ; clk         ; 20.000       ; 0.000      ; 4.733      ;
; 15.304 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[5]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[29]                        ; clk          ; clk         ; 20.000       ; 0.037      ; 4.769      ;
; 15.312 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[9]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[30]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.728      ;
; 15.314 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[4]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.717      ;
; 15.316 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_add_o[3]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_9_o[32]                        ; clk          ; clk         ; 20.000       ; -0.020     ; 4.700      ;
; 15.317 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[31]                        ; clk          ; clk         ; 20.000       ; 0.034      ; 4.753      ;
; 15.318 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[28]                        ; clk          ; clk         ; 20.000       ; 0.001      ; 4.719      ;
; 15.322 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[8]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[26]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.718      ;
; 15.322 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_4_o[9]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[34]                        ; clk          ; clk         ; 20.000       ; -0.004     ; 4.710      ;
; 15.324 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[3]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[35]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.707      ;
; 15.325 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[3]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36]                        ; clk          ; clk         ; 20.000       ; 0.001      ; 4.712      ;
; 15.331 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[35]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.700      ;
; 15.335 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[10]                    ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[32]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.705      ;
; 15.337 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[1]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[27]                        ; clk          ; clk         ; 20.000       ; 0.017      ; 4.716      ;
; 15.348 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[3]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.683      ;
; 15.348 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[33]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 4.714      ;
; 15.352 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[28]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 4.710      ;
; 15.357 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr21_q_11|delay_signals[0][9] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_multlo_add_1_o[18] ; clk          ; clk         ; 20.000       ; -0.004     ; 4.675      ;
; 15.357 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[5]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 4.705      ;
; 15.357 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[4]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34]                        ; clk          ; clk         ; 20.000       ; 0.026      ; 4.705      ;
; 15.357 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[25]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.683      ;
; 15.361 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[32]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.670      ;
; 15.362 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[24]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.678      ;
; 15.363 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_23_replace_add_o[3]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_5_o[33]                        ; clk          ; clk         ; 20.000       ; -0.006     ; 4.667      ;
; 15.363 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[35]                        ; clk          ; clk         ; 20.000       ; 0.001      ; 4.674      ;
; 15.364 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[35]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.667      ;
; 15.366 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[7]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[29]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.674      ;
; 15.373 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[14]                    ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[32]                        ; clk          ; clk         ; 20.000       ; 0.003      ; 4.666      ;
; 15.375 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[5]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[28]                        ; clk          ; clk         ; 20.000       ; 0.037      ; 4.698      ;
; 15.377 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[4]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[32]                        ; clk          ; clk         ; 20.000       ; -0.001     ; 4.658      ;
; 15.379 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[5]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.652      ;
; 15.383 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_4_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[33]                        ; clk          ; clk         ; 20.000       ; 0.000      ; 4.653      ;
; 15.383 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[9]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[29]                        ; clk          ; clk         ; 20.000       ; 0.004      ; 4.657      ;
; 15.385 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[4]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34]                        ; clk          ; clk         ; 20.000       ; -0.005     ; 4.646      ;
; 15.385 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_4_o[2]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[34]                        ; clk          ; clk         ; 20.000       ; 0.000      ; 4.651      ;
; 15.387 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_add_o[3]                     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_9_o[31]                        ; clk          ; clk         ; 20.000       ; -0.020     ; 4.629      ;
; 15.388 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[1]                                   ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[30]                        ; clk          ; clk         ; 20.000       ; 0.034      ; 4.682      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.512 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_replace_add_o[2]                         ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[2]                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_replace_multlo_sub_1_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_replace_add_o[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_multlo_add_3_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][7]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][9]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[3][17]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[2][17]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr29_q_12|delay_signals[1][19]    ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr29_q_12|delay_signals[0][19]    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][19] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][19] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][20] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][20] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][21] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][21] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                             ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.778      ;
; 0.513 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_add_o[1]                         ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[1]                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.779      ;
; 0.513 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_multlo_add_3_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.779      ;
; 0.513 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_multlo_sub_3_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_add_o[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.779      ;
; 0.513 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_multlo_add_3_o[4]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_add_o[5]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.779      ;
; 0.513 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_replace_multlo_add_3_o[5]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_replace_add_o[6]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.779      ;
; 0.513 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][17]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][17]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.779      ;
; 0.513 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr28_q_12|delay_signals[1][16]    ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr28_q_12|delay_signals[0][16]    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.779      ;
; 0.513 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_multhi_sub_1_o[4]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_multhi_add_3_o[4]                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_multlo_sub_3_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_add_o[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[2][0]      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[1][0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_35_replace_multlo_add_1_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_35_replace_add_o[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_29_replace_add_o[2]                         ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_14_o[2]                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_multlo_sub_3_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_add_o[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][4]             ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][4]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr35_q_12|delay_signals[0][2]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][6]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][7]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_13|delay_signals[2][10]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_13|delay_signals[1][10]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr35_q_12|delay_signals[0][8]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][8]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][9]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][13]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][13]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][15]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][15]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_13|delay_signals[1][17]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_13|delay_signals[0][17]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][16] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[1][16] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][18] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][18] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][19] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][19] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][20] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][20] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][23] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][23] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[2][0]          ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[1][0]          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][0]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_32_replace_multlo_sub_3_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_32_replace_add_o[0]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_multlo_add_3_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][1]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_13|delay_signals[1][1]      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_13|delay_signals[0][1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_replace_multlo_sub_1_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_replace_add_o[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_replace_multlo_sub_1_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_replace_add_o[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][2]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_replace_multlo_sub_1_o[2]                 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_replace_add_o[2]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_29_replace_multlo_add_1_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_29_replace_add_o[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_21_replace_multlo_add_3_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_21_replace_add_o[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_29_replace_add_o[3]                         ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_14_o[3]                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_replace_add_o[3]                          ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[3]                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_replace_multlo_sub_3_o[3]                 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_replace_add_o[3]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_multlo_sub_3_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_23_replace_multlo_sub_3_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_23_replace_add_o[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_20_replace_multlo_add_1_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_20_replace_add_o[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_replace_multlo_add_3_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_replace_add_o[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][3]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr28_q_12|delay_signals[0][3]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_replace_add_o[7]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr9_q_12|delay_signals[1][6]      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr9_q_12|delay_signals[0][6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_replace_multlo_sub_1_o[9]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_replace_add_o[9]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][9]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][9]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[5][6]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][6]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr28_q_12|delay_signals[0][6]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_replace_add_o[10]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][7]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][8]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[1][8]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][11]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][11]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][11]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][11]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_replace_multlo_sub_1_o[11]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_replace_add_o[11]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr8_q_12|delay_signals[1][7]      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr8_q_12|delay_signals[0][7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_29_replace_multlo_add_1_o[10]               ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_29_replace_add_o[11]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_replace_multlo_sub_1_o[12]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_replace_add_o[12]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_replace_multlo_sub_1_o[12]               ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_replace_add_o[12]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][10] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][10] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[1][10] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[0][10] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][13]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][13]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr8_q_12|delay_signals[0][9]      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_28_replace_add_o[13]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][14]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][14]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_multlo_add_3_o[13]               ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_add_o[14]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_replace_multlo_sub_1_o[15]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_replace_add_o[15]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_replace_multlo_add_1_o[13]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_replace_add_o[15]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_replace_multlo_sub_1_o[16]               ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_replace_add_o[16]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr28_q_12|delay_signals[0][12]    ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_replace_add_o[16]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][17]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][17]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_multlo_sub_3_o[16]               ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_add_o[17]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][18]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][18]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][18]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][18]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_20_replace_multlo_add_1_o[14]               ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_20_replace_add_o[18]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr9_q_12|delay_signals[1][17]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr9_q_12|delay_signals[0][17]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr28_q_12|delay_signals[1][15]    ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr28_q_12|delay_signals[0][15]    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[5][18] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][18] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][18]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][23]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][23]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][23]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][23]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][20]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_replace_multhi_sub_1_o[11]               ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_replace_add_o[28]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[27]                                      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[30]                                      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_replace_multlo_sub_3_o[1]                 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_replace_add_o[1]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_11|delay_signals[0][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_11|delay_signals[0][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_12|delay_signals[0][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_12|delay_signals[0][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[0][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[0][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[1][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[1][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[2][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[2][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[3][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[3][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[4][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[4][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[5][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[5][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][4] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][4] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][5] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][5] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][6] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][6] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][16] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][16] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][4] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][4] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][5] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][5] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][6] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][6] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][16] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][16] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][9]  ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 4.369 ; 4.369 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 4.016 ; 4.016 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 3.578 ; 3.578 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 3.571 ; 3.571 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 3.594 ; 3.594 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 4.369 ; 4.369 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 4.029 ; 4.029 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 3.903 ; 3.903 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 4.158 ; 4.158 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 4.025 ; 4.025 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 3.783 ; 3.783 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 3.883 ; 3.883 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 3.987 ; 3.987 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 3.862 ; 3.862 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 3.702 ; 3.702 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 4.090 ; 4.090 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 3.679 ; 3.679 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; 3.476 ; 3.476 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; 3.659 ; 3.659 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; 4.303 ; 4.303 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; 3.854 ; 3.854 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; 3.830 ; 3.830 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; 3.954 ; 3.954 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; 4.244 ; 4.244 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; 4.086 ; 4.086 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 3.139 ; 3.139 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 3.139 ; 3.139 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 5.895 ; 5.895 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -3.246 ; -3.246 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -3.295 ; -3.295 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -3.347 ; -3.347 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -3.339 ; -3.339 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -3.364 ; -3.364 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -3.371 ; -3.371 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -3.798 ; -3.798 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -3.673 ; -3.673 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -3.520 ; -3.520 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -3.490 ; -3.490 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -3.549 ; -3.549 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -3.380 ; -3.380 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -3.567 ; -3.567 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -3.560 ; -3.560 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -3.413 ; -3.413 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -3.816 ; -3.816 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -3.448 ; -3.448 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; -3.246 ; -3.246 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; -3.425 ; -3.425 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; -3.493 ; -3.493 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; -3.421 ; -3.421 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; -3.412 ; -3.412 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; -3.723 ; -3.723 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; -3.619 ; -3.619 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; -3.439 ; -3.439 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -2.909 ; -2.909 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -2.909 ; -2.909 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; -3.059 ; -3.059 ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 7.765 ; 7.765 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 7.450 ; 7.450 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 7.005 ; 7.005 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 6.674 ; 6.674 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 6.692 ; 6.692 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 7.135 ; 7.135 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 7.169 ; 7.169 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 7.167 ; 7.167 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 7.176 ; 7.176 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 6.910 ; 6.910 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 6.988 ; 6.988 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 6.929 ; 6.929 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 6.896 ; 6.896 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 7.007 ; 7.007 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 7.304 ; 7.304 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 6.718 ; 6.718 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 6.920 ; 6.920 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 7.056 ; 7.056 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 6.935 ; 6.935 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 7.267 ; 7.267 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 7.408 ; 7.408 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 7.270 ; 7.270 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 7.012 ; 7.012 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 7.765 ; 7.765 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 7.478 ; 7.478 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 6.342 ; 6.342 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 6.342 ; 6.342 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 6.990 ; 6.990 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 6.674 ; 6.674 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 7.450 ; 7.450 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 7.005 ; 7.005 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 6.674 ; 6.674 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 6.692 ; 6.692 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 7.135 ; 7.135 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 7.169 ; 7.169 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 7.167 ; 7.167 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 7.176 ; 7.176 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 6.910 ; 6.910 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 6.988 ; 6.988 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 6.929 ; 6.929 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 6.896 ; 6.896 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 7.007 ; 7.007 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 7.304 ; 7.304 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 6.718 ; 6.718 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 6.920 ; 6.920 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 7.056 ; 7.056 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 6.935 ; 6.935 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 7.267 ; 7.267 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 7.408 ; 7.408 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 7.270 ; 7.270 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 7.012 ; 7.012 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 7.765 ; 7.765 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 7.478 ; 7.478 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 6.342 ; 6.342 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 6.342 ; 6.342 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 6.990 ; 6.990 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; 17.441 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.235 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 9.000 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.441 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.615      ;
; 17.441 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.591      ;
; 17.476 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.580      ;
; 17.476 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[35] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.556      ;
; 17.511 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[34] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.521      ;
; 17.565 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[32] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.469      ;
; 17.566 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[32] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.468      ;
; 17.570 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[33] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.486      ;
; 17.596 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35] ; clk          ; clk         ; 20.000       ; -0.004     ; 2.432      ;
; 17.597 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[8]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[32] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.437      ;
; 17.600 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[30] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.434      ;
; 17.601 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[30] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.433      ;
; 17.605 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[32] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.451      ;
; 17.605 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[33] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.427      ;
; 17.612 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[37] ; clk          ; clk         ; 20.000       ; -0.005     ; 2.415      ;
; 17.631 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34] ; clk          ; clk         ; 20.000       ; -0.004     ; 2.397      ;
; 17.632 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[8]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[30] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.402      ;
; 17.635 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[29] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.399      ;
; 17.636 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[29] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.398      ;
; 17.640 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[31] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.416      ;
; 17.640 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[32] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.392      ;
; 17.641 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[37] ; clk          ; clk         ; 20.000       ; -0.005     ; 2.386      ;
; 17.647 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[36] ; clk          ; clk         ; 20.000       ; -0.005     ; 2.380      ;
; 17.665 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[37] ; clk          ; clk         ; 20.000       ; -0.005     ; 2.362      ;
; 17.667 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[37] ; clk          ; clk         ; 20.000       ; -0.005     ; 2.360      ;
; 17.667 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[8]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[29] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.367      ;
; 17.669 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.387      ;
; 17.670 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[28] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.364      ;
; 17.670 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35] ; clk          ; clk         ; 20.000       ; -0.004     ; 2.358      ;
; 17.671 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[28] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.363      ;
; 17.675 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[30] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.381      ;
; 17.675 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[1]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[30] ; clk          ; clk         ; 20.000       ; 0.015      ; 2.372      ;
; 17.675 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[31] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.357      ;
; 17.676 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[36] ; clk          ; clk         ; 20.000       ; -0.005     ; 2.351      ;
; 17.682 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[35] ; clk          ; clk         ; 20.000       ; -0.005     ; 2.345      ;
; 17.684 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_4_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[34] ; clk          ; clk         ; 20.000       ; -0.002     ; 2.346      ;
; 17.690 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.342      ;
; 17.699 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[7]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[32] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.335      ;
; 17.700 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[36] ; clk          ; clk         ; 20.000       ; -0.005     ; 2.327      ;
; 17.702 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.354      ;
; 17.702 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[36] ; clk          ; clk         ; 20.000       ; -0.005     ; 2.325      ;
; 17.702 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[8]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[28] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.332      ;
; 17.704 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.352      ;
; 17.705 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[27] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.329      ;
; 17.705 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34] ; clk          ; clk         ; 20.000       ; -0.004     ; 2.323      ;
; 17.706 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[27] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.328      ;
; 17.709 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35] ; clk          ; clk         ; 20.000       ; -0.004     ; 2.319      ;
; 17.710 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[29] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.346      ;
; 17.710 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[1]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[29] ; clk          ; clk         ; 20.000       ; 0.015      ; 2.337      ;
; 17.710 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[30] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.322      ;
; 17.711 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[35] ; clk          ; clk         ; 20.000       ; -0.005     ; 2.316      ;
; 17.725 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[35] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.307      ;
; 17.725 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[33] ; clk          ; clk         ; 20.000       ; -0.004     ; 2.303      ;
; 17.731 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[4]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35] ; clk          ; clk         ; 20.000       ; -0.004     ; 2.297      ;
; 17.734 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[7]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[30] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.300      ;
; 17.735 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[35] ; clk          ; clk         ; 20.000       ; -0.005     ; 2.292      ;
; 17.737 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[32] ; clk          ; clk         ; 20.000       ; 0.028      ; 2.323      ;
; 17.737 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.319      ;
; 17.737 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[35] ; clk          ; clk         ; 20.000       ; -0.005     ; 2.290      ;
; 17.737 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[8]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[27] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.297      ;
; 17.739 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[36] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.293      ;
; 17.740 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[26] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.294      ;
; 17.741 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[26] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.293      ;
; 17.744 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34] ; clk          ; clk         ; 20.000       ; -0.004     ; 2.284      ;
; 17.745 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[28] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.311      ;
; 17.745 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[1]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[28] ; clk          ; clk         ; 20.000       ; 0.015      ; 2.302      ;
; 17.745 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[29] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.287      ;
; 17.746 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[4]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.310      ;
; 17.746 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_4_o[4]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[34] ; clk          ; clk         ; 20.000       ; -0.002     ; 2.284      ;
; 17.748 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[10]               ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35] ; clk          ; clk         ; 20.000       ; -0.004     ; 2.280      ;
; 17.750 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_add_o[3]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_9_o[32] ; clk          ; clk         ; 20.000       ; -0.017     ; 2.265      ;
; 17.750 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_23_replace_add_o[3]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_5_o[33] ; clk          ; clk         ; 20.000       ; -0.006     ; 2.276      ;
; 17.751 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[5]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[30] ; clk          ; clk         ; 20.000       ; 0.034      ; 2.315      ;
; 17.760 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[34] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.272      ;
; 17.760 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[32] ; clk          ; clk         ; 20.000       ; -0.004     ; 2.268      ;
; 17.764 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_4_o[9]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[34] ; clk          ; clk         ; 20.000       ; -0.006     ; 2.262      ;
; 17.765 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[9]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[32] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.269      ;
; 17.766 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[5]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35] ; clk          ; clk         ; 20.000       ; -0.004     ; 2.262      ;
; 17.766 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[4]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34] ; clk          ; clk         ; 20.000       ; -0.004     ; 2.262      ;
; 17.769 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[7]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[29] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.265      ;
; 17.772 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[31] ; clk          ; clk         ; 20.000       ; 0.028      ; 2.288      ;
; 17.772 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[8]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[26] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.262      ;
; 17.774 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[35] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.258      ;
; 17.774 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_4_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[34] ; clk          ; clk         ; 20.000       ; -0.002     ; 2.256      ;
; 17.775 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[6]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[25] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.259      ;
; 17.776 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add5_0_o[34] ; clk          ; clk         ; 20.000       ; -0.005     ; 2.251      ;
; 17.776 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[5]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[25] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.258      ;
; 17.778 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_4_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[33] ; clk          ; clk         ; 20.000       ; -0.002     ; 2.252      ;
; 17.778 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[4]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[32] ; clk          ; clk         ; 20.000       ; -0.001     ; 2.253      ;
; 17.780 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[1]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[27] ; clk          ; clk         ; 20.000       ; 0.015      ; 2.267      ;
; 17.780 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[27] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.276      ;
; 17.780 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add4_0_o[28] ; clk          ; clk         ; 20.000       ; 0.000      ; 2.252      ;
; 17.780 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[5]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[35] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.276      ;
; 17.780 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[5]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[32] ; clk          ; clk         ; 20.000       ; -0.001     ; 2.251      ;
; 17.781 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[4]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34] ; clk          ; clk         ; 20.000       ; 0.024      ; 2.275      ;
; 17.782 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[2]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[30] ; clk          ; clk         ; 20.000       ; 0.017      ; 2.267      ;
; 17.783 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[10]               ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[34] ; clk          ; clk         ; 20.000       ; -0.004     ; 2.245      ;
; 17.783 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[10] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[32] ; clk          ; clk         ; 20.000       ; 0.002      ; 2.251      ;
; 17.785 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_add_o[3]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_9_o[31] ; clk          ; clk         ; 20.000       ; -0.017     ; 2.230      ;
; 17.786 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[5]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[29] ; clk          ; clk         ; 20.000       ; 0.034      ; 2.280      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.235 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_replace_add_o[2]                         ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[2]                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_replace_multlo_sub_1_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_replace_add_o[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_multlo_add_3_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][7]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][9]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[3][17]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[2][17]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr29_q_12|delay_signals[1][19]    ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr29_q_12|delay_signals[0][19]    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][19] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][19] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][20] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][20] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][21] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][21] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                             ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_multlo_sub_3_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_add_o[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_add_o[1]                         ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[1]                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[2][0]      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[1][0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_multlo_sub_3_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_add_o[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_multlo_add_3_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_multlo_sub_3_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_replace_add_o[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_multlo_add_3_o[4]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_add_o[5]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][6]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_replace_multlo_add_3_o[5]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_replace_add_o[6]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][7]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][9]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][13]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][13]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][17]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][17]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr28_q_12|delay_signals[1][16]    ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr28_q_12|delay_signals[0][16]    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][18] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][18] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][19] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][19] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_multhi_sub_1_o[4]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_replace_multhi_add_3_o[4]                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][20] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][20] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][23] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][23] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][0]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_32_replace_multlo_sub_3_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_32_replace_add_o[0]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][1]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_35_replace_multlo_add_1_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_35_replace_add_o[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_13|delay_signals[1][1]      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_13|delay_signals[0][1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_13|delay_signals[0][1]      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_replace_multlo_sub_1_o[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_replace_multlo_sub_1_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_replace_add_o[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][2]             ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_replace_multlo_sub_1_o[2]                 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_replace_add_o[2]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_29_replace_add_o[2]                         ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_14_o[2]                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr9_q_12|delay_signals[0][0]      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_27_replace_multlo_add_1_o[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_29_replace_add_o[3]                         ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_14_o[3]                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][4]             ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][4]             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_multlo_sub_3_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_replace_add_o[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_20_replace_multlo_add_1_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_20_replace_add_o[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_replace_multlo_add_3_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_replace_add_o[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr35_q_12|delay_signals[0][2]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr28_q_12|delay_signals[0][3]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_replace_add_o[7]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr9_q_12|delay_signals[1][6]      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr9_q_12|delay_signals[0][6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][9]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][9]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[5][6]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][6]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_13|delay_signals[2][10]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_13|delay_signals[1][10]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr28_q_12|delay_signals[0][6]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_replace_add_o[10]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][7]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr35_q_12|delay_signals[0][8]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][8]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][11]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][11]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_replace_multlo_sub_1_o[11]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_replace_add_o[11]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_29_replace_multlo_add_1_o[10]               ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_29_replace_add_o[11]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[1][10] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[0][10] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][13]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][13]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr8_q_12|delay_signals[0][9]      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_28_replace_add_o[13]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][14]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][14]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][15]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][15]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr28_q_12|delay_signals[0][12]    ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_replace_add_o[16]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_13|delay_signals[1][17]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_13|delay_signals[0][17]     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][18]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][18]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][18]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][18]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][16] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[1][16] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr27_q_11|delay_signals[0][17]    ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_replace_multhi_add_1_o[0]                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[5][18] ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][18] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][23]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][23]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][20]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_replace_multhi_sub_1_o[11]               ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_replace_add_o[28]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[2][0]          ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[1][0]          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_4_o[0]                                       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[0]                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_replace_add_o[0]                          ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[0]                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_multlo_add_3_o[0]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_replace_add_o[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][1]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_replace_multlo_sub_3_o[1]                 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_replace_add_o[1]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_replace_multlo_sub_1_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_replace_add_o[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][2]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_29_replace_multlo_add_1_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_29_replace_add_o[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_21_replace_multlo_add_3_o[1]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_21_replace_add_o[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_21_replace_multlo_add_3_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_21_replace_add_o[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_replace_add_o[3]                          ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[3]                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_replace_multlo_sub_3_o[2]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_replace_add_o[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_replace_multlo_sub_3_o[3]                 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_replace_add_o[3]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_32_replace_multlo_sub_3_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_32_replace_add_o[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][4]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr35_q_12|delay_signals[0][1]     ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_23_replace_multlo_sub_3_o[3]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_23_replace_add_o[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[4][3]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[3][3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[1][4]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[0][4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][8]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][8]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][7]            ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_replace_multlo_sub_1_o[9]                ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_replace_add_o[9]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[1][7]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[0][7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr8_q_12|delay_signals[1][6]      ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr8_q_12|delay_signals[0][6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][10]           ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][10]           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[2][8]  ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_16|delay_signals[1][8]  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_11|delay_signals[0][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_11|delay_signals[0][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_12|delay_signals[0][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_12|delay_signals[0][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[0][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[0][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[1][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[1][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[2][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[2][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[3][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[3][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[4][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[4][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[5][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_18|delay_signals[5][0]                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][4] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][4] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][5] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][5] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][6] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_high_b_11|delay_signals[0][6] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][16] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][16] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_12_replace_split_low_b_11|delay_signals[0][9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][4] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][4] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][5] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][5] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][6] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_high_b_11|delay_signals[0][6] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][16] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][16] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Fir:firfilter_hw_0_inst|Fir_0002:fir_inst|Fir_0002_ast:Fir_0002_ast_inst|Fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_mtree_mult1_13_replace_split_low_b_11|delay_signals[0][9]  ;
+-------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 2.333 ; 2.333 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 2.117 ; 2.117 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 1.937 ; 1.937 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 1.937 ; 1.937 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 1.961 ; 1.961 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 2.333 ; 2.333 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 2.186 ; 2.186 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 2.115 ; 2.115 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 2.258 ; 2.258 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 2.138 ; 2.138 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 2.074 ; 2.074 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 2.113 ; 2.113 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 2.151 ; 2.151 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 2.084 ; 2.084 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 2.027 ; 2.027 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 2.217 ; 2.217 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 2.002 ; 2.002 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; 1.859 ; 1.859 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; 1.995 ; 1.995 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; 2.301 ; 2.301 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; 2.091 ; 2.091 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; 2.054 ; 2.054 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; 2.150 ; 2.150 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; 2.331 ; 2.331 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; 2.249 ; 2.249 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 1.690 ; 1.690 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 1.690 ; 1.690 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 3.186 ; 3.186 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -1.738 ; -1.738 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -1.779 ; -1.779 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -1.816 ; -1.816 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -1.814 ; -1.814 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -1.841 ; -1.841 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -1.840 ; -1.840 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -2.066 ; -2.066 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -1.995 ; -1.995 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -1.950 ; -1.950 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -1.909 ; -1.909 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -1.951 ; -1.951 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -1.876 ; -1.876 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -1.964 ; -1.964 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -1.904 ; -1.904 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -1.887 ; -1.887 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -2.080 ; -2.080 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -1.882 ; -1.882 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; -1.738 ; -1.738 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; -1.872 ; -1.872 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; -1.907 ; -1.907 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; -1.870 ; -1.870 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; -1.863 ; -1.863 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; -2.027 ; -2.027 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; -1.960 ; -1.960 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; -1.884 ; -1.884 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -1.570 ; -1.570 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -1.570 ; -1.570 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; -1.661 ; -1.661 ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 4.242 ; 4.242 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 4.154 ; 4.154 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 3.948 ; 3.948 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 3.788 ; 3.788 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 3.801 ; 3.801 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 4.002 ; 4.002 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 4.017 ; 4.017 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 4.013 ; 4.013 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 4.020 ; 4.020 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 3.892 ; 3.892 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 3.941 ; 3.941 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 3.912 ; 3.912 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 3.887 ; 3.887 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 3.949 ; 3.949 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 4.100 ; 4.100 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 3.809 ; 3.809 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 3.892 ; 3.892 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 3.982 ; 3.982 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 4.112 ; 4.112 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 4.150 ; 4.150 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 4.083 ; 4.083 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 3.943 ; 3.943 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 4.242 ; 4.242 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 4.169 ; 4.169 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 3.630 ; 3.630 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 3.630 ; 3.630 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 3.942 ; 3.942 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 3.788 ; 3.788 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 4.154 ; 4.154 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 3.948 ; 3.948 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 3.788 ; 3.788 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 3.801 ; 3.801 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 4.002 ; 4.002 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 4.017 ; 4.017 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 4.013 ; 4.013 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 4.020 ; 4.020 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 3.892 ; 3.892 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 3.941 ; 3.941 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 3.912 ; 3.912 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 3.887 ; 3.887 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 3.949 ; 3.949 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 4.100 ; 4.100 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 3.809 ; 3.809 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 3.892 ; 3.892 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 3.982 ; 3.982 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 4.112 ; 4.112 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 4.150 ; 4.150 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 4.083 ; 4.083 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 3.943 ; 3.943 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 4.242 ; 4.242 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 4.169 ; 4.169 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 3.630 ; 3.630 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 3.630 ; 3.630 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 3.942 ; 3.942 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 14.662 ; 0.235 ; N/A      ; N/A     ; 9.000               ;
;  clk             ; 14.662 ; 0.235 ; N/A      ; N/A     ; 9.000               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 4.369 ; 4.369 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 4.016 ; 4.016 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 3.578 ; 3.578 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 3.571 ; 3.571 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 3.594 ; 3.594 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 4.369 ; 4.369 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 4.029 ; 4.029 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 3.903 ; 3.903 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 4.158 ; 4.158 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 4.025 ; 4.025 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 3.783 ; 3.783 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 3.883 ; 3.883 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 3.987 ; 3.987 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 3.862 ; 3.862 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 3.702 ; 3.702 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 4.090 ; 4.090 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 3.679 ; 3.679 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; 3.476 ; 3.476 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; 3.659 ; 3.659 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; 4.303 ; 4.303 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; 3.854 ; 3.854 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; 3.830 ; 3.830 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; 3.954 ; 3.954 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; 4.244 ; 4.244 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; 4.086 ; 4.086 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 3.139 ; 3.139 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 3.139 ; 3.139 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 5.895 ; 5.895 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -1.738 ; -1.738 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -1.779 ; -1.779 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -1.816 ; -1.816 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -1.814 ; -1.814 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -1.841 ; -1.841 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -1.840 ; -1.840 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -2.066 ; -2.066 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -1.995 ; -1.995 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -1.950 ; -1.950 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -1.909 ; -1.909 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -1.951 ; -1.951 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -1.876 ; -1.876 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -1.964 ; -1.964 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -1.904 ; -1.904 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -1.887 ; -1.887 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -2.080 ; -2.080 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -1.882 ; -1.882 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; -1.738 ; -1.738 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; -1.872 ; -1.872 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; -1.907 ; -1.907 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; -1.870 ; -1.870 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; -1.863 ; -1.863 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; -2.027 ; -2.027 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; -1.960 ; -1.960 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; -1.884 ; -1.884 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -1.570 ; -1.570 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -1.570 ; -1.570 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; -1.661 ; -1.661 ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 7.765 ; 7.765 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 7.450 ; 7.450 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 7.005 ; 7.005 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 6.674 ; 6.674 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 6.692 ; 6.692 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 7.135 ; 7.135 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 7.169 ; 7.169 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 7.167 ; 7.167 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 7.176 ; 7.176 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 6.910 ; 6.910 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 6.988 ; 6.988 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 6.929 ; 6.929 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 6.896 ; 6.896 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 7.007 ; 7.007 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 7.304 ; 7.304 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 6.718 ; 6.718 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 6.920 ; 6.920 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 7.056 ; 7.056 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 6.935 ; 6.935 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 7.267 ; 7.267 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 7.408 ; 7.408 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 7.270 ; 7.270 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 7.012 ; 7.012 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 7.765 ; 7.765 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 7.478 ; 7.478 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 6.342 ; 6.342 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 6.342 ; 6.342 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 6.990 ; 6.990 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 3.788 ; 3.788 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 4.154 ; 4.154 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 3.948 ; 3.948 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 3.788 ; 3.788 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 3.801 ; 3.801 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 4.002 ; 4.002 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 4.017 ; 4.017 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 4.013 ; 4.013 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 4.020 ; 4.020 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 3.892 ; 3.892 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 3.941 ; 3.941 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 3.912 ; 3.912 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 3.887 ; 3.887 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 3.949 ; 3.949 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 4.100 ; 4.100 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 3.809 ; 3.809 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 3.892 ; 3.892 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 3.982 ; 3.982 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 4.112 ; 4.112 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 4.150 ; 4.150 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 4.083 ; 4.083 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 3.943 ; 3.943 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 4.242 ; 4.242 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 4.169 ; 4.169 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 3.630 ; 3.630 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 3.630 ; 3.630 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 3.942 ; 3.942 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 46536    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 46536    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 5601  ; 5601 ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Thu Mar 07 14:49:37 2013
Info: Command: quartus_sta firstSopc -c firstSopc
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "SOPC_System" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME sopc -entity SOPC_System -qip SOPC_System.qip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity SOPC_System -qip SOPC_System.qip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV sopc -entity SOPC_System -qip SOPC_System.qip was ignored
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'cpu_0.sdc'
Warning (332174): Ignored filter at cpu_0.sdc(46): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at cpu_0.sdc(46): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at cpu_0.sdc(46): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$cpu_0_oci_break_path|break_readreg*] -to [get_keepers *$cpu_0_jtag_sr*]
Warning (332049): Ignored set_false_path at cpu_0.sdc(46): Argument <to> is an empty collection
Warning (332174): Ignored filter at cpu_0.sdc(47): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at cpu_0.sdc(47): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at cpu_0.sdc(47): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$cpu_0_oci_debug_path|*resetlatch]     -to [get_keepers *$cpu_0_jtag_sr[33]]
Warning (332049): Ignored set_false_path at cpu_0.sdc(47): Argument <to> is an empty collection
Warning (332174): Ignored filter at cpu_0.sdc(48): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at cpu_0.sdc(48): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at cpu_0.sdc(48): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$cpu_0_oci_debug_path|monitor_ready]  -to [get_keepers *$cpu_0_jtag_sr[0]]
Warning (332049): Ignored set_false_path at cpu_0.sdc(48): Argument <to> is an empty collection
Warning (332174): Ignored filter at cpu_0.sdc(49): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at cpu_0.sdc(49): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at cpu_0.sdc(49): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$cpu_0_oci_debug_path|monitor_error]  -to [get_keepers *$cpu_0_jtag_sr[34]]
Warning (332049): Ignored set_false_path at cpu_0.sdc(49): Argument <to> is an empty collection
Warning (332174): Ignored filter at cpu_0.sdc(50): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at cpu_0.sdc(50): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$cpu_0_ocimem_path|*MonDReg*] -to [get_keepers *$cpu_0_jtag_sr*]
Warning (332049): Ignored set_false_path at cpu_0.sdc(50): Argument <to> is an empty collection
Warning (332174): Ignored filter at cpu_0.sdc(51): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at cpu_0.sdc(51): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at cpu_0.sdc(51): Argument <from> is not an object ID
    Info (332050): set_false_path -from *$cpu_0_jtag_sr*    -to *$cpu_0_jtag_sysclk_path|*jdo*
Warning (332049): Ignored set_false_path at cpu_0.sdc(51): Argument <to> is not an object ID
Warning (332174): Ignored filter at cpu_0.sdc(52): sld_hub:*|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at cpu_0.sdc(52): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at cpu_0.sdc(52): Argument <from> is not an object ID
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$cpu_0_jtag_sysclk_path|ir*
Warning (332049): Ignored set_false_path at cpu_0.sdc(52): Argument <to> is not an object ID
Warning (332174): Ignored filter at cpu_0.sdc(53): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at cpu_0.sdc(53): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at cpu_0.sdc(53): Argument <from> is not an object ID
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$cpu_0_oci_debug_path|monitor_go
Warning (332049): Ignored set_false_path at cpu_0.sdc(53): Argument <to> is not an object ID
Info (332104): Reading SDC File: 'Fir/Fir_0002.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 14.662
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.662         0.000 clk 
Info (332146): Worst-case hold slack is 0.512
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.512         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 17.441
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.441         0.000 clk 
Info (332146): Worst-case hold slack is 0.235
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.235         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 489 megabytes
    Info: Processing ended: Thu Mar 07 14:49:42 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


