

================================================================
== Vitis HLS Report for 'FFT_stage_spatial_unroll_7_s'
================================================================
* Date:           Wed Apr  2 21:41:31 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.908 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       42|       42|  0.168 us|  0.168 us|   33|   33|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- R_Pair_loop_R_Group_loop  |       40|       40|        10|          1|          1|    32|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 4 3 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 5 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten190 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m191 = alloca i32 1"   --->   Operation 14 'alloca' 'm191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k192 = alloca i32 1"   --->   Operation 15 'alloca' 'k192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_ln368194 = alloca i32 1"   --->   Operation 16 'alloca' 'add_ln368194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 128, i9 %add_ln368194"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %k192"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 0, i9 %m191"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten190"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc116.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%icmp_ln371193 = phi i1 1, void %entry, i1 %xor_ln371, void %fpga_resource_hint.for.inc113.91" [FFT.cpp:371]   --->   Operation 22 'phi' 'icmp_ln371193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten190_load = load i5 %indvar_flatten190" [FFT.cpp:368]   --->   Operation 23 'load' 'indvar_flatten190_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m191_load = load i9 %m191" [FFT.cpp:368]   --->   Operation 24 'load' 'm191_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k192_load = load i7 %k192" [FFT.cpp:368]   --->   Operation 25 'load' 'k192_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln368194_load = load i9 %add_ln368194" [FFT.cpp:368]   --->   Operation 26 'load' 'add_ln368194_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.59ns)   --->   "%add_ln368_1 = add i5 %indvar_flatten190_load, i5 1" [FFT.cpp:368]   --->   Operation 27 'add' 'add_ln368_1' <Predicate = true> <Delay = 0.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.31ns)   --->   "%select_ln368 = select i1 %icmp_ln371193, i7 %k192_load, i7 0" [FFT.cpp:368]   --->   Operation 28 'select' 'select_ln368' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.32ns)   --->   "%m = select i1 %icmp_ln371193, i9 %m191_load, i9 %add_ln368194_load" [FFT.cpp:368]   --->   Operation 29 'select' 'm' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i7 %select_ln368" [FFT.cpp:371]   --->   Operation 30 'trunc' 'trunc_ln371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.17ns)   --->   "%c = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 1, i6 4, i32 0.980785, i6 8, i32 0.92388, i6 12, i32 0.83147, i6 16, i32 0.707107, i6 20, i32 0.55557, i6 24, i32 0.382683, i6 28, i32 0.19509, i6 32, i32 6.12323e-17, i6 36, i32 -0.19509, i6 40, i32 -0.382683, i6 44, i32 -0.55557, i6 48, i32 -0.707107, i6 52, i32 -0.83147, i6 56, i32 -0.92388, i6 60, i32 -0.980785, i32 <undef>, i6 %trunc_ln371" [FFT.cpp:371]   --->   Operation 31 'sparsemux' 'c' <Predicate = true> <Delay = 1.17> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.17ns)   --->   "%d = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 -0, i6 4, i32 -0.19509, i6 8, i32 -0.382683, i6 12, i32 -0.55557, i6 16, i32 -0.707107, i6 20, i32 -0.83147, i6 24, i32 -0.92388, i6 28, i32 -0.980785, i6 32, i32 -1, i6 36, i32 -0.980785, i6 40, i32 -0.92388, i6 44, i32 -0.83147, i6 48, i32 -0.707107, i6 52, i32 -0.55557, i6 56, i32 -0.382683, i6 60, i32 -0.19509, i32 <undef>, i6 %trunc_ln371" [FFT.cpp:371]   --->   Operation 32 'sparsemux' 'd' <Predicate = true> <Delay = 1.17> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %m, i32 6, i32 7" [FFT.cpp:381]   --->   Operation 33 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln368, i32 2, i32 5" [FFT.cpp:381]   --->   Operation 34 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp, i4 %tmp_s" [FFT.cpp:381]   --->   Operation 35 'bitconcatenate' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i6 %lshr_ln" [FFT.cpp:381]   --->   Operation 36 'zext' 'zext_ln381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %m, i32 7" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 37 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i4, i1 %tmp_1, i1 1, i4 %tmp_s" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 38 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i6 %or_ln7" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 39 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 40 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 41 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d0_real = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_d0_real' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.41ns) (share mux size 2)   --->   "%d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 43 'load' 'd0_real' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d0_imag = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr"   --->   Operation 44 'muxlogic' 'muxLogicRAMAddr_to_d0_imag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.41ns) (share mux size 2)   --->   "%d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 45 'load' 'd0_imag' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 46 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 47 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_a = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_1"   --->   Operation 48 'muxlogic' 'muxLogicRAMAddr_to_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.41ns) (share mux size 2)   --->   "%a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 49 'load' 'a' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_real_4 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_1"   --->   Operation 50 'muxlogic' 'muxLogicRAMAddr_to_d1_real_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.41ns) (share mux size 2)   --->   "%d1_real_4 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 51 'load' 'd1_real_4' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 52 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 53 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 54 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 55 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 56 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 57 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 58 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 59 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.17ns)   --->   "%tw_16_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 0.998795, i6 4, i32 0.970031, i6 8, i32 0.903989, i6 12, i32 0.803208, i6 16, i32 0.671559, i6 20, i32 0.514103, i6 24, i32 0.33689, i6 28, i32 0.14673, i6 32, i32 -0.0490677, i6 36, i32 -0.24298, i6 40, i32 -0.427555, i6 44, i32 -0.595699, i6 48, i32 -0.740951, i6 52, i32 -0.857729, i6 56, i32 -0.941544, i6 60, i32 -0.989177, i32 <undef>, i6 %trunc_ln371" [FFT.cpp:371]   --->   Operation 60 'sparsemux' 'tw_16_i' <Predicate = true> <Delay = 1.17> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.17ns)   --->   "%tw_18_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 0.995185, i6 4, i32 0.95694, i6 8, i32 0.881921, i6 12, i32 0.77301, i6 16, i32 0.634393, i6 20, i32 0.471397, i6 24, i32 0.290285, i6 28, i32 0.0980171, i6 32, i32 -0.0980171, i6 36, i32 -0.290285, i6 40, i32 -0.471397, i6 44, i32 -0.634393, i6 48, i32 -0.77301, i6 52, i32 -0.881921, i6 56, i32 -0.95694, i6 60, i32 -0.995185, i32 <undef>, i6 %trunc_ln371" [FFT.cpp:371]   --->   Operation 61 'sparsemux' 'tw_18_i' <Predicate = true> <Delay = 1.17> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.17ns)   --->   "%tw = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 0.989177, i6 4, i32 0.941544, i6 8, i32 0.857729, i6 12, i32 0.740951, i6 16, i32 0.595699, i6 20, i32 0.427555, i6 24, i32 0.24298, i6 28, i32 0.0490677, i6 32, i32 -0.14673, i6 36, i32 -0.33689, i6 40, i32 -0.514103, i6 44, i32 -0.671559, i6 48, i32 -0.803208, i6 52, i32 -0.903989, i6 56, i32 -0.970031, i6 60, i32 -0.998795, i32 <undef>, i6 %trunc_ln371" [FFT.cpp:371]   --->   Operation 62 'sparsemux' 'tw' <Predicate = true> <Delay = 1.17> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.17ns)   --->   "%tw_17_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 -0.0490677, i6 4, i32 -0.24298, i6 8, i32 -0.427555, i6 12, i32 -0.595699, i6 16, i32 -0.740951, i6 20, i32 -0.857729, i6 24, i32 -0.941544, i6 28, i32 -0.989177, i6 32, i32 -0.998795, i6 36, i32 -0.970031, i6 40, i32 -0.903989, i6 44, i32 -0.803208, i6 48, i32 -0.671559, i6 52, i32 -0.514103, i6 56, i32 -0.33689, i6 60, i32 -0.14673, i32 <undef>, i6 %trunc_ln371" [FFT.cpp:371]   --->   Operation 63 'sparsemux' 'tw_17_i' <Predicate = true> <Delay = 1.17> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.17ns)   --->   "%tw_19_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 -0.0980171, i6 4, i32 -0.290285, i6 8, i32 -0.471397, i6 12, i32 -0.634393, i6 16, i32 -0.77301, i6 20, i32 -0.881921, i6 24, i32 -0.95694, i6 28, i32 -0.995185, i6 32, i32 -0.995185, i6 36, i32 -0.95694, i6 40, i32 -0.881921, i6 44, i32 -0.77301, i6 48, i32 -0.634393, i6 52, i32 -0.471397, i6 56, i32 -0.290285, i6 60, i32 -0.0980171, i32 <undef>, i6 %trunc_ln371" [FFT.cpp:371]   --->   Operation 64 'sparsemux' 'tw_19_i' <Predicate = true> <Delay = 1.17> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.17ns)   --->   "%tw_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 -0.14673, i6 4, i32 -0.33689, i6 8, i32 -0.514103, i6 12, i32 -0.671559, i6 16, i32 -0.803208, i6 20, i32 -0.903989, i6 24, i32 -0.970031, i6 28, i32 -0.998795, i6 32, i32 -0.989177, i6 36, i32 -0.941544, i6 40, i32 -0.857729, i6 44, i32 -0.740951, i6 48, i32 -0.595699, i6 52, i32 -0.427555, i6 56, i32 -0.24298, i6 60, i32 -0.0490677, i32 <undef>, i6 %trunc_ln371" [FFT.cpp:371]   --->   Operation 65 'sparsemux' 'tw_9' <Predicate = true> <Delay = 1.17> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 66 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3, i64 0, i64 %zext_ln381" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 67 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 68 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 69 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr"   --->   Operation 70 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 71 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_1"   --->   Operation 72 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 73 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr"   --->   Operation 74 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 75 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_1"   --->   Operation 76 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 77 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr"   --->   Operation 78 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 79 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_1"   --->   Operation 80 'muxlogic' 'muxLogicRAMAddr_to_d1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (0.41ns) (share mux size 2)   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 81 'load' 'd1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 83 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_1"   --->   Operation 84 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 85 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 87 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_1"   --->   Operation 88 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 89 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 91 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_9 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_1"   --->   Operation 92 'muxlogic' 'muxLogicRAMAddr_to_d1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (0.41ns) (share mux size 2)   --->   "%d1_9 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 93 'load' 'd1_9' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 94 [1/1] (0.57ns)   --->   "%k = add i7 %select_ln368, i7 4" [FFT.cpp:371]   --->   Operation 94 'add' 'k' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k, i32 6" [FFT.cpp:371]   --->   Operation 95 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.24ns)   --->   "%xor_ln371 = xor i1 %tmp_2, i1 1" [FFT.cpp:371]   --->   Operation 96 'xor' 'xor_ln371' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.62ns)   --->   "%add_ln368 = add i9 %m, i9 128" [FFT.cpp:368]   --->   Operation 97 'add' 'add_ln368' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.48ns)   --->   "%icmp_ln368 = icmp_eq  i5 %indvar_flatten190_load, i5 31" [FFT.cpp:368]   --->   Operation 98 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 0.48> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.37ns)   --->   "%store_ln368 = store i9 %add_ln368, i9 %add_ln368194" [FFT.cpp:368]   --->   Operation 99 'store' 'store_ln368' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln371 = store i7 %k, i7 %k192" [FFT.cpp:371]   --->   Operation 100 'store' 'store_ln371' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 101 [1/1] (0.37ns)   --->   "%store_ln368 = store i9 %m, i9 %m191" [FFT.cpp:368]   --->   Operation 101 'store' 'store_ln368' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln368 = store i5 %add_ln368_1, i5 %indvar_flatten190" [FFT.cpp:368]   --->   Operation 102 'store' 'store_ln368' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln368, void %for.inc116.i, void %FFT_stage_spatial_unroll<7>.exit" [FFT.cpp:368]   --->   Operation 103 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @R_Pair_loop_R_Group_loop_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specperformance_ln369 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:369]   --->   Operation 106 'specperformance' 'specperformance_ln369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73" [FFT.cpp:0]   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 108 'load' 'd0_real' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 109 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 109 'load' 'd0_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 110 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 110 'load' 'a' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 111 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d1_real_4 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 111 'load' 'd1_real_4' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 112 [1/1] (0.54ns)   --->   "%switch_ln13 = switch i6 %trunc_ln371, void %fpga_resource_hint.if.then4.i.93, i6 32, void %if.then.i.i, i6 0, void %fpga_resource_hint.for.inc113.91" [FFT.cpp:13->FFT.cpp:381]   --->   Operation 112 'switch' 'switch_ln13' <Predicate = true> <Delay = 0.54>
ST_2 : Operation 113 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd = muxlogic i32 %d1_real_4"   --->   Operation 113 'muxlogic' 'muxLogicI0_to_bd' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.70>
ST_2 : Operation 114 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd = muxlogic i32 %d"   --->   Operation 114 'muxlogic' 'muxLogicI1_to_bd' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.70>
ST_2 : Operation 115 [1/1] (2.13ns) (share mux size 8)   --->   "%bd = fmul i32 %d1_real_4, i32 %d" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 115 'fmul' 'bd' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc = muxlogic i32 %d1_real_4"   --->   Operation 116 'muxlogic' 'muxLogicI0_to_bc' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.70>
ST_2 : Operation 117 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc = muxlogic i32 %c"   --->   Operation 117 'muxlogic' 'muxLogicI1_to_bc' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.70>
ST_2 : Operation 118 [1/1] (2.13ns) (share mux size 8)   --->   "%bc = fmul i32 %d1_real_4, i32 %c" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 118 'fmul' 'bc' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 119 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 120 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 120 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 121 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 121 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 122 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 122 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 123 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 123 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 124 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 124 'load' 'd1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 125 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 125 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 126 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 126 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 127 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_1"   --->   Operation 127 'muxlogic' 'muxLogicI0_to_bd_4_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 128 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_4_i = muxlogic i32 %tw_17_i"   --->   Operation 128 'muxlogic' 'muxLogicI1_to_bd_4_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 129 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_4_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_1, i32 %tw_17_i" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 129 'fmul' 'bd_4_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_1"   --->   Operation 130 'muxlogic' 'muxLogicI0_to_bc_4_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 131 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_4_i = muxlogic i32 %tw_16_i"   --->   Operation 131 'muxlogic' 'muxLogicI1_to_bc_4_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 132 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_4_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_1, i32 %tw_16_i" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 132 'fmul' 'bc_4_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 133 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 134 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 134 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 135 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_5_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_1"   --->   Operation 135 'muxlogic' 'muxLogicI0_to_bd_5_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 136 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_5_i = muxlogic i32 %tw_19_i"   --->   Operation 136 'muxlogic' 'muxLogicI1_to_bd_5_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 137 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_5_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_1, i32 %tw_19_i" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 137 'fmul' 'bd_5_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_5_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_1"   --->   Operation 138 'muxlogic' 'muxLogicI0_to_bc_5_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 139 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_5_i = muxlogic i32 %tw_18_i"   --->   Operation 139 'muxlogic' 'muxLogicI1_to_bc_5_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 140 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_5_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load_1, i32 %tw_18_i" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 140 'fmul' 'bc_5_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 141 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 142 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d1_9 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 142 'load' 'd1_9' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 143 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_2 = muxlogic i32 %d1_9"   --->   Operation 143 'muxlogic' 'muxLogicI0_to_bd_2' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 144 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_2 = muxlogic i32 %tw_9"   --->   Operation 144 'muxlogic' 'muxLogicI1_to_bd_2' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 145 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_2 = fmul i32 %d1_9, i32 %tw_9" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 145 'fmul' 'bd_2' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_2 = muxlogic i32 %d1_9"   --->   Operation 146 'muxlogic' 'muxLogicI0_to_bc_2' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 147 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_2 = muxlogic i32 %tw"   --->   Operation 147 'muxlogic' 'muxLogicI1_to_bc_2' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 148 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_2 = fmul i32 %d1_9, i32 %tw" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 148 'fmul' 'bc_2' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 3> <Delay = 2.88>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %a" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 149 'bitcast' 'bitcast_ln16' <Predicate = (trunc_ln371 == 32)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln16, i32 31" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 150 'bitselect' 'bit_sel' <Predicate = (trunc_ln371 == 32)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.24ns)   --->   "%xor_ln16 = xor i1 %bit_sel, i1 1" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 151 'xor' 'xor_ln16' <Predicate = (trunc_ln371 == 32)> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %bitcast_ln16" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 152 'trunc' 'trunc_ln16' <Predicate = (trunc_ln371 == 32)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln16, i31 %trunc_ln16" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 153 'bitconcatenate' 'xor_ln' <Predicate = (trunc_ln371 == 32)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%d1_imag_4 = bitcast i32 %xor_ln" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 154 'bitcast' 'd1_imag_4' <Predicate = (trunc_ln371 == 32)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.43ns)   --->   "%br_ln17 = br void %fpga_resource_hint.for.inc113.91" [FFT.cpp:17->FFT.cpp:381]   --->   Operation 155 'br' 'br_ln17' <Predicate = (trunc_ln371 == 32)> <Delay = 0.43>
ST_3 : Operation 156 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real = muxlogic i32 %a"   --->   Operation 156 'muxlogic' 'muxLogicI0_to_d1_real' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 157 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real = muxlogic i32 %c"   --->   Operation 157 'muxlogic' 'muxLogicI1_to_d1_real' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 158 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real = muxlogic i32 %bd"   --->   Operation 158 'muxlogic' 'muxLogicI2_to_d1_real' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real = fmsub i32 @_ssdm_op_FMSUB, i32 %a, i32 %c, i32 %bd" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 159 'fmsub' 'd1_real' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 160 'specfucore' 'specfucore_ln19' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 161 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag = muxlogic i32 %a"   --->   Operation 161 'muxlogic' 'muxLogicI0_to_d1_imag' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 162 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag = muxlogic i32 %d"   --->   Operation 162 'muxlogic' 'muxLogicI1_to_d1_imag' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 163 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag = muxlogic i32 %bc"   --->   Operation 163 'muxlogic' 'muxLogicI2_to_d1_imag' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag = fmadd i32 @_ssdm_op_FMADD, i32 %a, i32 %d, i32 %bc" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 164 'fmadd' 'd1_imag' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 165 'specfucore' 'specfucore_ln20' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.00>
ST_3 : Operation 166 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1"   --->   Operation 166 'muxlogic' 'muxLogicI0_to_d1_real_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_8_i = muxlogic i32 %tw_16_i"   --->   Operation 167 'muxlogic' 'muxLogicI1_to_d1_real_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_8_i = muxlogic i32 %bd_4_i"   --->   Operation 168 'muxlogic' 'muxLogicI2_to_d1_real_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_8_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1, i32 %tw_16_i, i32 %bd_4_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 169 'fmsub' 'd1_real_8_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_8_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 170 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1"   --->   Operation 171 'muxlogic' 'muxLogicI0_to_d1_imag_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_8_i = muxlogic i32 %tw_17_i"   --->   Operation 172 'muxlogic' 'muxLogicI1_to_d1_imag_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_8_i = muxlogic i32 %bc_4_i"   --->   Operation 173 'muxlogic' 'muxLogicI2_to_d1_imag_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_8_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1, i32 %tw_17_i, i32 %bc_4_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 174 'fmadd' 'd1_imag_8_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_8_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 175 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_9_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1"   --->   Operation 176 'muxlogic' 'muxLogicI0_to_d1_real_9_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_9_i = muxlogic i32 %tw_18_i"   --->   Operation 177 'muxlogic' 'muxLogicI1_to_d1_real_9_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_9_i = muxlogic i32 %bd_5_i"   --->   Operation 178 'muxlogic' 'muxLogicI2_to_d1_real_9_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_9_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1, i32 %tw_18_i, i32 %bd_5_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 179 'fmsub' 'd1_real_9_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_9_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 180 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_9_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1"   --->   Operation 181 'muxlogic' 'muxLogicI0_to_d1_imag_9_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_9_i = muxlogic i32 %tw_19_i"   --->   Operation 182 'muxlogic' 'muxLogicI1_to_d1_imag_9_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_9_i = muxlogic i32 %bc_5_i"   --->   Operation 183 'muxlogic' 'muxLogicI2_to_d1_imag_9_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_9_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1, i32 %tw_19_i, i32 %bc_5_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 184 'fmadd' 'd1_imag_9_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_9_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 185 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_6 = muxlogic i32 %d1"   --->   Operation 186 'muxlogic' 'muxLogicI0_to_d1_real_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_6 = muxlogic i32 %tw"   --->   Operation 187 'muxlogic' 'muxLogicI1_to_d1_real_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_6 = muxlogic i32 %bd_2"   --->   Operation 188 'muxlogic' 'muxLogicI2_to_d1_real_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_6 = fmsub i32 @_ssdm_op_FMSUB, i32 %d1, i32 %tw, i32 %bd_2" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 189 'fmsub' 'd1_real_6' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_6, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 190 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_6 = muxlogic i32 %d1"   --->   Operation 191 'muxlogic' 'muxLogicI0_to_d1_imag_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_6 = muxlogic i32 %tw_9"   --->   Operation 192 'muxlogic' 'muxLogicI1_to_d1_imag_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_6 = muxlogic i32 %bc_2"   --->   Operation 193 'muxlogic' 'muxLogicI2_to_d1_imag_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_6 = fmadd i32 @_ssdm_op_FMADD, i32 %d1, i32 %tw_9, i32 %bc_2" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 194 'fmadd' 'd1_imag_6' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_6, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 195 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.43>
ST_4 : Operation 196 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real = muxlogic i32 %a"   --->   Operation 196 'muxlogic' 'muxLogicI0_to_d1_real' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 197 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real = muxlogic i32 %c"   --->   Operation 197 'muxlogic' 'muxLogicI1_to_d1_real' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 198 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real = muxlogic i32 %bd"   --->   Operation 198 'muxlogic' 'muxLogicI2_to_d1_real' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 199 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag = muxlogic i32 %a"   --->   Operation 199 'muxlogic' 'muxLogicI0_to_d1_imag' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 200 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag = muxlogic i32 %d"   --->   Operation 200 'muxlogic' 'muxLogicI1_to_d1_imag' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 201 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag = muxlogic i32 %bc"   --->   Operation 201 'muxlogic' 'muxLogicI2_to_d1_imag' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.43>
ST_4 : Operation 202 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1"   --->   Operation 202 'muxlogic' 'muxLogicI0_to_d1_real_8_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 203 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_8_i = muxlogic i32 %tw_16_i"   --->   Operation 203 'muxlogic' 'muxLogicI1_to_d1_real_8_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 204 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_8_i = muxlogic i32 %bd_4_i"   --->   Operation 204 'muxlogic' 'muxLogicI2_to_d1_real_8_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 205 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_1"   --->   Operation 205 'muxlogic' 'muxLogicI0_to_d1_imag_8_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 206 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_8_i = muxlogic i32 %tw_17_i"   --->   Operation 206 'muxlogic' 'muxLogicI1_to_d1_imag_8_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 207 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_8_i = muxlogic i32 %bc_4_i"   --->   Operation 207 'muxlogic' 'muxLogicI2_to_d1_imag_8_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 208 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_9_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1"   --->   Operation 208 'muxlogic' 'muxLogicI0_to_d1_real_9_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 209 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_9_i = muxlogic i32 %tw_18_i"   --->   Operation 209 'muxlogic' 'muxLogicI1_to_d1_real_9_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 210 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_9_i = muxlogic i32 %bd_5_i"   --->   Operation 210 'muxlogic' 'muxLogicI2_to_d1_real_9_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 211 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_9_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load_1"   --->   Operation 211 'muxlogic' 'muxLogicI0_to_d1_imag_9_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 212 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_9_i = muxlogic i32 %tw_19_i"   --->   Operation 212 'muxlogic' 'muxLogicI1_to_d1_imag_9_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 213 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_9_i = muxlogic i32 %bc_5_i"   --->   Operation 213 'muxlogic' 'muxLogicI2_to_d1_imag_9_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 214 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_6 = muxlogic i32 %d1"   --->   Operation 214 'muxlogic' 'muxLogicI0_to_d1_real_6' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 215 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_6 = muxlogic i32 %tw"   --->   Operation 215 'muxlogic' 'muxLogicI1_to_d1_real_6' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 216 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_6 = muxlogic i32 %bd_2"   --->   Operation 216 'muxlogic' 'muxLogicI2_to_d1_real_6' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 217 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_6 = muxlogic i32 %d1"   --->   Operation 217 'muxlogic' 'muxLogicI0_to_d1_imag_6' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 218 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_6 = muxlogic i32 %tw_9"   --->   Operation 218 'muxlogic' 'muxLogicI1_to_d1_imag_6' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 219 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_6 = muxlogic i32 %bc_2"   --->   Operation 219 'muxlogic' 'muxLogicI2_to_d1_imag_6' <Predicate = true> <Delay = 0.43>

State 5 <SV = 4> <Delay = 1.22>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%rbegin14_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 220 'specregionbegin' 'rbegin14_i' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin14_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 221 'specregionend' 'rend22_i' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%rbegin16_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 222 'specregionbegin' 'rbegin16_i' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin16_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 223 'specregionend' 'rend20_i' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.43ns)   --->   "%br_ln30 = br void %fpga_resource_hint.for.inc113.91" [FFT.cpp:30->FFT.cpp:381]   --->   Operation 224 'br' 'br_ln30' <Predicate = (trunc_ln371 != 32 & trunc_ln371 != 0)> <Delay = 0.43>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%d1_real_5 = phi i32 %d1_real_4, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.93, i32 %a, void %for.inc116.i"   --->   Operation 225 'phi' 'd1_real_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%d1_imag_5 = phi i32 %d1_imag_4, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.93, i32 %d1_real_4, void %for.inc116.i"   --->   Operation 226 'phi' 'd1_imag_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0_real"   --->   Operation 227 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 228 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_real_5"   --->   Operation 228 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 229 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag"   --->   Operation 229 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 230 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_5"   --->   Operation 230 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 231 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0_real"   --->   Operation 231 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 232 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_real_5"   --->   Operation 232 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 233 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag"   --->   Operation 233 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 234 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_5"   --->   Operation 234 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 235 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load"   --->   Operation 235 'muxlogic' 'muxLogicI0_to_d2_real_4_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 236 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_4_i = muxlogic i32 %d1_real_8_i"   --->   Operation 236 'muxlogic' 'muxLogicI1_to_d2_real_4_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 237 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load"   --->   Operation 237 'muxlogic' 'muxLogicI0_to_d2_imag_4_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 238 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_4_i = muxlogic i32 %d1_imag_8_i"   --->   Operation 238 'muxlogic' 'muxLogicI1_to_d2_imag_4_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 239 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load"   --->   Operation 239 'muxlogic' 'muxLogicI0_to_d3_real_4_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 240 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_4_i = muxlogic i32 %d1_real_8_i"   --->   Operation 240 'muxlogic' 'muxLogicI1_to_d3_real_4_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 241 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load"   --->   Operation 241 'muxlogic' 'muxLogicI0_to_d3_imag_4_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 242 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_4_i = muxlogic i32 %d1_imag_8_i"   --->   Operation 242 'muxlogic' 'muxLogicI1_to_d3_imag_4_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 243 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_5_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load"   --->   Operation 243 'muxlogic' 'muxLogicI0_to_d2_real_5_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 244 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_5_i = muxlogic i32 %d1_real_9_i"   --->   Operation 244 'muxlogic' 'muxLogicI1_to_d2_real_5_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 245 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_5_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load"   --->   Operation 245 'muxlogic' 'muxLogicI0_to_d2_imag_5_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 246 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_5_i = muxlogic i32 %d1_imag_9_i"   --->   Operation 246 'muxlogic' 'muxLogicI1_to_d2_imag_5_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 247 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_5_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load"   --->   Operation 247 'muxlogic' 'muxLogicI0_to_d3_real_5_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 248 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_5_i = muxlogic i32 %d1_real_9_i"   --->   Operation 248 'muxlogic' 'muxLogicI1_to_d3_real_5_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 249 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_5_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load"   --->   Operation 249 'muxlogic' 'muxLogicI0_to_d3_imag_5_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 250 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_5_i = muxlogic i32 %d1_imag_9_i"   --->   Operation 250 'muxlogic' 'muxLogicI1_to_d3_imag_5_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 251 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_2 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load"   --->   Operation 251 'muxlogic' 'muxLogicI0_to_d2_real_2' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 252 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_2 = muxlogic i32 %d1_real_6"   --->   Operation 252 'muxlogic' 'muxLogicI1_to_d2_real_2' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 253 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_2 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load"   --->   Operation 253 'muxlogic' 'muxLogicI0_to_d2_imag_2' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 254 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_2 = muxlogic i32 %d1_imag_6"   --->   Operation 254 'muxlogic' 'muxLogicI1_to_d2_imag_2' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 255 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_2 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load"   --->   Operation 255 'muxlogic' 'muxLogicI0_to_d3_real_2' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 256 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_2 = muxlogic i32 %d1_real_6"   --->   Operation 256 'muxlogic' 'muxLogicI1_to_d3_real_2' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 257 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_2 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load"   --->   Operation 257 'muxlogic' 'muxLogicI0_to_d3_imag_2' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 258 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_2 = muxlogic i32 %d1_imag_6"   --->   Operation 258 'muxlogic' 'muxLogicI1_to_d3_imag_2' <Predicate = true> <Delay = 0.78>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 259 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0_real"   --->   Operation 259 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_real_5"   --->   Operation 260 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 261 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag"   --->   Operation 262 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 263 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_5"   --->   Operation 263 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 264 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0_real"   --->   Operation 265 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_real_5"   --->   Operation 266 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 267 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag"   --->   Operation 268 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 269 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_5"   --->   Operation 269 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 270 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load"   --->   Operation 271 'muxlogic' 'muxLogicI0_to_d2_real_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_4_i = muxlogic i32 %d1_real_8_i"   --->   Operation 272 'muxlogic' 'muxLogicI1_to_d2_real_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_4_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_8_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 273 'fadd' 'd2_real_4_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load"   --->   Operation 274 'muxlogic' 'muxLogicI0_to_d2_imag_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_4_i = muxlogic i32 %d1_imag_8_i"   --->   Operation 275 'muxlogic' 'muxLogicI1_to_d2_imag_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_4_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_8_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 276 'fadd' 'd2_imag_4_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load"   --->   Operation 277 'muxlogic' 'muxLogicI0_to_d3_real_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 278 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_4_i = muxlogic i32 %d1_real_8_i"   --->   Operation 278 'muxlogic' 'muxLogicI1_to_d3_real_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 279 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_4_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_8_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 279 'fsub' 'd3_real_4_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load"   --->   Operation 280 'muxlogic' 'muxLogicI0_to_d3_imag_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_4_i = muxlogic i32 %d1_imag_8_i"   --->   Operation 281 'muxlogic' 'muxLogicI1_to_d3_imag_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_4_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_8_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 282 'fsub' 'd3_imag_4_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_5_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load"   --->   Operation 283 'muxlogic' 'muxLogicI0_to_d2_real_5_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_5_i = muxlogic i32 %d1_real_9_i"   --->   Operation 284 'muxlogic' 'muxLogicI1_to_d2_real_5_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_5_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load, i32 %d1_real_9_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 285 'fadd' 'd2_real_5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_5_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load"   --->   Operation 286 'muxlogic' 'muxLogicI0_to_d2_imag_5_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_5_i = muxlogic i32 %d1_imag_9_i"   --->   Operation 287 'muxlogic' 'muxLogicI1_to_d2_imag_5_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_5_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load, i32 %d1_imag_9_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 288 'fadd' 'd2_imag_5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_5_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load"   --->   Operation 289 'muxlogic' 'muxLogicI0_to_d3_real_5_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_5_i = muxlogic i32 %d1_real_9_i"   --->   Operation 290 'muxlogic' 'muxLogicI1_to_d3_real_5_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 291 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_5_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load, i32 %d1_real_9_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 291 'fsub' 'd3_real_5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_5_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load"   --->   Operation 292 'muxlogic' 'muxLogicI0_to_d3_imag_5_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 293 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_5_i = muxlogic i32 %d1_imag_9_i"   --->   Operation 293 'muxlogic' 'muxLogicI1_to_d3_imag_5_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 294 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_5_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load, i32 %d1_imag_9_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 294 'fsub' 'd3_imag_5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_2 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load"   --->   Operation 295 'muxlogic' 'muxLogicI0_to_d2_real_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 296 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_2 = muxlogic i32 %d1_real_6"   --->   Operation 296 'muxlogic' 'muxLogicI1_to_d2_real_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 297 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load, i32 %d1_real_6" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 297 'fadd' 'd2_real_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_2 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load"   --->   Operation 298 'muxlogic' 'muxLogicI0_to_d2_imag_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 299 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_2 = muxlogic i32 %d1_imag_6"   --->   Operation 299 'muxlogic' 'muxLogicI1_to_d2_imag_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 300 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load, i32 %d1_imag_6" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 300 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_2 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load"   --->   Operation 301 'muxlogic' 'muxLogicI0_to_d3_real_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 302 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_2 = muxlogic i32 %d1_real_6"   --->   Operation 302 'muxlogic' 'muxLogicI1_to_d3_real_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 303 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load, i32 %d1_real_6" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 303 'fsub' 'd3_real_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_2 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load"   --->   Operation 304 'muxlogic' 'muxLogicI0_to_d3_imag_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_2 = muxlogic i32 %d1_imag_6"   --->   Operation 305 'muxlogic' 'muxLogicI1_to_d3_imag_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 306 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load, i32 %d1_imag_6" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 306 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 307 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 307 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 308 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 309 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 310 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_4_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_8_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 311 'fadd' 'd2_real_4_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 312 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_4_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_8_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 312 'fadd' 'd2_imag_4_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_4_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_8_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 313 'fsub' 'd3_real_4_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 314 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_4_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_8_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 314 'fsub' 'd3_imag_4_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_5_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load, i32 %d1_real_9_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 315 'fadd' 'd2_real_5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_5_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load, i32 %d1_imag_9_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 316 'fadd' 'd2_imag_5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_5_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load, i32 %d1_real_9_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 317 'fsub' 'd3_real_5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_5_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load, i32 %d1_imag_9_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 318 'fsub' 'd3_imag_5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load, i32 %d1_real_6" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 319 'fadd' 'd2_real_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load, i32 %d1_imag_6" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 320 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load, i32 %d1_real_6" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 321 'fsub' 'd3_real_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load, i32 %d1_imag_6" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 322 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 323 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 323 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 324 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 324 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 325 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 325 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 326 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 327 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_4_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_8_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 327 'fadd' 'd2_real_4_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_4_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_8_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 328 'fadd' 'd2_imag_4_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_4_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_8_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 329 'fsub' 'd3_real_4_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 330 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_4_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_8_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 330 'fsub' 'd3_imag_4_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 331 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_5_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load, i32 %d1_real_9_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 331 'fadd' 'd2_real_5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 332 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_5_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load, i32 %d1_imag_9_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 332 'fadd' 'd2_imag_5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 333 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_5_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load, i32 %d1_real_9_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 333 'fsub' 'd3_real_5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 334 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_5_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load, i32 %d1_imag_9_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 334 'fsub' 'd3_imag_5_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 335 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load, i32 %d1_real_6" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 335 'fadd' 'd2_real_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 336 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load, i32 %d1_imag_6" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 336 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 337 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load, i32 %d1_real_6" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 337 'fsub' 'd3_real_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 338 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load, i32 %d1_imag_6" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 338 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.48>
ST_9 : Operation 339 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 339 'fadd' 'd2_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 340 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 341 'fadd' 'd2_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 342 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 343 'fsub' 'd3_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 344 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 345 'fsub' 'd3_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 346 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 347 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 348 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 349 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 350 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 351 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 352 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 353 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_4_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_8_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 353 'fadd' 'd2_real_4_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_4_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 354 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 355 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_4_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_8_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 355 'fadd' 'd2_imag_4_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_4_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 356 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 357 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_4_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load, i32 %d1_real_8_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 357 'fsub' 'd3_real_4_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_4_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 358 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_4_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load, i32 %d1_imag_8_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 359 'fsub' 'd3_imag_4_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_4_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 360 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_5_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load, i32 %d1_real_9_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 361 'fadd' 'd2_real_5_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_5_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 362 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 363 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_5_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load, i32 %d1_imag_9_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 363 'fadd' 'd2_imag_5_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_5_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 364 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_5_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_load, i32 %d1_real_9_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 365 'fsub' 'd3_real_5_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_5_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 366 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 367 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_5_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_load, i32 %d1_imag_9_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 367 'fsub' 'd3_imag_5_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_5_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 368 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 369 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load, i32 %d1_real_6" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 369 'fadd' 'd2_real_2' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_2, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 370 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load, i32 %d1_imag_6" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 371 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_2, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 372 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 373 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_load, i32 %d1_real_6" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 373 'fsub' 'd3_real_2' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_2, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 374 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 375 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_load, i32 %d1_imag_6" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 375 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_2, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 376 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 377 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 378 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real"   --->   Operation 379 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr"   --->   Operation 380 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 381 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 381 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_4_i"   --->   Operation 382 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr"   --->   Operation 383 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 384 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_4_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 384 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_5_i"   --->   Operation 385 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr"   --->   Operation 386 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_5_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 387 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_2"   --->   Operation 388 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr"   --->   Operation 389 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 390 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_2, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 390 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag"   --->   Operation 391 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr"   --->   Operation 392 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 393 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 393 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_4_i"   --->   Operation 394 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr"   --->   Operation 395 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_4_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 396 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_5_i"   --->   Operation 397 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr"   --->   Operation 398 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 399 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_5_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 399 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_2"   --->   Operation 400 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr"   --->   Operation 401 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 402 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_2, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 402 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 0.41>
ST_10 : Operation 403 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 403 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 404 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin17_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 404 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 405 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 406 [1/1] (0.00ns)   --->   "%rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin15_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 406 'specregionend' 'rend16_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 407 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 407 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 408 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin13_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 408 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 409 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin11_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 410 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 411 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_0, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 412 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_1, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 413 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_1, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 414 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_2, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 415 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 416 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_2, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 416 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 417 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 417 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 418 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin9_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 418 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 419 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 419 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 420 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin7_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 420 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 421 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 421 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 422 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin5_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 422 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 423 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 423 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 424 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 424 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 425 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 425 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 426 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin1_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 426 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 427 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 427 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 428 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 428 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 429 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_3, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 429 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_1_3, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 430 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 431 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real"   --->   Operation 431 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 432 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_2"   --->   Operation 432 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 433 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 433 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 434 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_4_i"   --->   Operation 434 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 435 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_2"   --->   Operation 435 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 436 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_4_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 436 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 437 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_5_i"   --->   Operation 437 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 438 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_2"   --->   Operation 438 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 439 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_5_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 439 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 440 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_2"   --->   Operation 440 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 441 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_2"   --->   Operation 441 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 442 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_2, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 442 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 443 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag"   --->   Operation 443 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_2"   --->   Operation 444 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 445 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 445 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 446 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_4_i"   --->   Operation 446 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 447 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_2"   --->   Operation 447 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 448 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_4_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 448 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 449 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_5_i"   --->   Operation 449 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 450 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_2"   --->   Operation 450 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 451 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_5_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 451 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_2"   --->   Operation 452 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 453 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_2"   --->   Operation 453 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 454 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_2, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 454 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 455 [1/1] (0.38ns)   --->   "%ret_ln368 = ret" [FFT.cpp:368]   --->   Operation 455 'ret' 'ret_ln368' <Predicate = (icmp_ln368)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.877ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'k192' [22]  (0.382 ns)
	'load' operation 7 bit ('k192_load', FFT.cpp:368) on local variable 'k192' [30]  (0.000 ns)
	'select' operation 7 bit ('select_ln368', FFT.cpp:368) [36]  (0.318 ns)
	'sparsemux' operation 32 bit ('tw', FFT.cpp:371) [40]  (1.177 ns)

 <State 2>: 2.908ns
The critical path consists of the following:
	'load' operation 32 bit ('d1', FFT.cpp:11->FFT.cpp:381) on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0' [60]  (0.072 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_bd') [71]  (0.701 ns)
	'fmul' operation 32 bit ('bd', FFT.cpp:25->FFT.cpp:381) [73]  (2.135 ns)

 <State 3>: 2.885ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d1_real') [78]  (0.000 ns)
	'fmsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:381) [81]  (2.885 ns)

 <State 4>: 0.439ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d1_real') [78]  (0.439 ns)

 <State 5>: 1.228ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('d1') with incoming values : ('d1', FFT.cpp:11->FFT.cpp:381) ('d1_real', FFT.cpp:28->FFT.cpp:381) [93]  (0.439 ns)
	'phi' operation 32 bit ('d1') with incoming values : ('d1', FFT.cpp:11->FFT.cpp:381) ('d1_real', FFT.cpp:28->FFT.cpp:381) [93]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_d2_real') [97]  (0.789 ns)

 <State 6>: 2.566ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d2_real') [96]  (0.000 ns)
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:381) [98]  (2.566 ns)

 <State 7>: 2.566ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:381) [98]  (2.566 ns)

 <State 8>: 2.566ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:381) [98]  (2.566 ns)

 <State 9>: 0.488ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:381) [98]  (0.070 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln46') [285]  (0.000 ns)
	'store' operation 0 bit ('store_ln46', FFT.cpp:46->FFT.cpp:381) of variable 'd2_real', FFT.cpp:42->FFT.cpp:381 on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0' [287]  (0.418 ns)

 <State 10>: 0.418ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_2', FFT.cpp:47->FFT.cpp:381) [121]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMAddr_to_store_ln47') [289]  (0.000 ns)
	'store' operation 0 bit ('store_ln47', FFT.cpp:47->FFT.cpp:381) of variable 'd3_real', FFT.cpp:44->FFT.cpp:381 on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_5_0_0' [290]  (0.418 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
