INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Latch_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sim_1/new/test_Latch_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_Latch_IF_ID
