<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 2.0.00.17.20.15 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  hw9
Project Path         :  C:\Users\ellie\OneDrive\Documents\Caltech\EE 10
Project Fitted on    :  Tue Apr 07 00:35:11 2020

Device               :  M4064_48U
Package              :  64
GLB Input Mux Size   :  12
Available Blocks     :  4
Speed                :  -5.8
Part Number          :  LC4064ZE-5UMN64C
Source Format        :  ABEL_Schematic


<font color=red size=4><span class=blink><strong><B>&lt;Error&gt; Project 'hw9' failed during design rules check!
&lt;Error&gt;  F38018:  Pin count 54 for the design exceeds the device limit of 52.</B></strong></span></font>

<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.06 secs
Partition Time                  0.00 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                28
Total Logic Functions           48
  Total Output Pins             26
  Total Bidir I/O Pins          0
  Total Buried Nodes            22
Total Flip-Flops                13
  Total D Flip-Flops            11
  Total T Flip-Flops            2
  Total Latches                 0
Total Product Terms             214

Total Reserved Pins             0
Total Locked Pins               0
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      0
Total Unique Resets             0
Total Unique Presets            0

<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           46        0     46    -->     0
Logic Functions                    64       48     16    -->    75
  Input Registers                  48        0     48    -->     0

GLB Inputs                        144        0    144    -->     0
Logical Product Terms             320      227     93    -->    70
Occupied GLBs                       4        0      4    -->     0
Macrocells                         64        0     64    -->     0

Control Product Terms:
  GLB Clock/Clock Enables           4        0      4    -->     0
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64       13     51    -->    20
  Macrocell Clock Enables          64        0     64    -->     0
  Macrocell Enables                64        0     64    -->     0
  Macrocell Resets                 64        0     64    -->     0
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               116        0    116    -->     0
  GRP from IFB                     ..        0     ..    -->    ..
    (from input signals)           ..        0     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..        0     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.
&lt;Note&gt; 4 : The Product Term Cluster and the Biput Product Term Cluster counts
           are estimates only if the design failed during partitioning.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      0     0     0      0/9      0    0      0             16        0        0
  GLB    B      0     0     0      0/14     0    0      0             16        0        0
  GLB    C      0     0     0      0/10     0    0      0             16        0        0
  GLB    D      0     0     0      0/15     0    0      0             16        0        0
-------------------------------------------------------------------------------------------
TOTALS:         0     0     0      0/48     0    0      0             64        0        0

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       No
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
</B>----------------------------------------------------------------------------------
A1    | TDI   |   -  |    |        |                 |       |            |
B1    |  I_O  |   0  | A8 |        |                 |       |            |
B2    |  I_O  |   0  | A10|        |                 |       |            |
B3    |  I_O  |   0  | A11|        |                 |       |            |
D4    |GNDIO0 |   -  |    |        |                 |       |            |
C1    |  I_O  |   0  | A12|        |                 |       |            |
C3    |VCCIO0 |   -  |    |        |                 |       |            |
C2    |  I_O  |   0  | B15|        |                 |       |            |
D1    |  I_O  |   0  | B14|        |                 |       |            |
D2    |  I_O  |   0  | B13|        |                 |       |            |
D3    |  I_O  |   0  | B12|        |                 |       |            |
E1    |  I_O  |   0  | B11|        |                 |       |            |
E2    |  I_O  |   0  | B10|        |                 |       |            |
E3    |  I_O  |   0  | B9 |        |                 |       |            |
F1    |  I_O  |   0  | B8 |        |                 |       |            |
F2    | TCK   |   -  |    |        |                 |       |            |
E4    | VCC   |   -  |    |        |                 |       |            |
H2    |  I_O  |   0  | B6 |        |                 |       |            |
H1    |  I_O  |   0  | B5 |        |                 |       |            |
G1    |  I_O  |   0  | B4 |        |                 |       |            |
F3    |VCCIO0 |   -  |    |        |                 |       |            |
G2    |  I_O  |   0  | B3 |        |                 |       |            |
G3    |  I_O  |   0  | B2 |        |                 |       |            |
H3    |  I_O  |   0  | B0 |        |                 |       |            |
G4    |INCLK1 |   0  |    |        |                 |       |            |
F4    |INCLK2 |   1  |    |        |                 |       |            |
H4    |  I_O  |   1  | C0 |        |                 |       |            |
H5    |  I_O  |   1  | C1 |        |                 |       |            |
G5    |  I_O  |   1  | C2 |        |                 |       |            |
H6    |  I_O  |   1  | C4 |        |                 |       |            |
H7    |  I_O  |   1  | C5 |        |                 |       |            |
H8    |  I_O  |   1  | C6 |        |                 |       |            |
G8    | TMS   |   -  |    |        |                 |       |            |
G7    |  I_O  |   1  | C8 |        |                 |       |            |
G6    |  I_O  |   1  | C10|        |                 |       |            |
F8    |  I_O  |   1  | C11|        |                 |       |            |
E5    |GNDIO1 |   -  |    |        |                 |       |            |
F7    |  I_O  |   1  | C12|        |                 |       |            |
F6    |VCCIO1 |   -  |    |        |                 |       |            |
F5    |  I_O  |   1  | D15|        |                 |       |            |
E8    |  I_O  |   1  | D14|        |                 |       |            |
E7    |  I_O  |   1  | D13|        |                 |       |            |
E6    |  I_O  |   1  | D12|        |                 |       |            |
D8    |  I_O  |   1  | D11|        |                 |       |            |
D7    |  I_O  |   1  | D10|        |                 |       |            |
D6    |  I_O  |   1  | D9 |        |                 |       |            |
C8    |  I_O  |   1  | D8 |        |                 |       |            |
C7    | TDO   |   -  |    |        |                 |       |            |
D5    | VCC   |   -  |    |        |                 |       |            |
B8    |  I_O  |   1  | D7 |        |                 |       |            |
A8    |  I_O  |   1  | D6 |        |                 |       |            |
B7    |  I_O  |   1  | D5 |        |                 |       |            |
A7    |  I_O  |   1  | D4 |        |                 |       |            |
A6    |VCCIO1 |   -  |    |        |                 |       |            |
B6    |  I_O  |   1  | D3 |        |                 |       |            |
C6    |  I_O  |   1  | D2 |        |                 |       |            |
A5    | I_O/OE|   1  | D0 |        |                 |       |            |
B5    |INCLK3 |   1  |    |        |                 |       |            |
C5    |INCLK0 |   0  |    |        |                 |       |            |
A4    | I_O/OE|   0  | A0 |        |                 |       |            |
B4    |  I_O  |   0  | A1 |        |                 |       |            |
C4    |  I_O  |   0  | A2 |        |                 |       |            |
A3    |  I_O  |   0  | A4 |        |                 |       |            |
A2    |  I_O  |   0  | A6 |        |                 |       |            |
----------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
</B>---------------------------------------
  --  --          ----      Up <A name=33>AddBSel0</A>
  --  --          ----      Up <A name=32>AddBSel1</A>
  --  --          ----      Up <A name=31>AddBSel2</A>
  --  --          ----      Up <A name=27>Clock</A>
  --  --          ----      Up <A name=26>Direct0</A>
  --  --          ----      Up <A name=25>Direct1</A>
  --  --          ----      Up <A name=16>Direct10</A>
  --  --          ----      Up <A name=15>Direct11</A>
  --  --          ----      Up <A name=14>Direct12</A>
  --  --          ----      Up <A name=24>Direct2</A>
  --  --          ----      Up <A name=23>Direct3</A>
  --  --          ----      Up <A name=22>Direct4</A>
  --  --          ----      Up <A name=21>Direct5</A>
  --  --          ----      Up <A name=20>Direct6</A>
  --  --          ----      Up <A name=19>Direct7</A>
  --  --          ----      Up <A name=18>Direct8</A>
  --  --          ----      Up <A name=17>Direct9</A>
  --  --          ----      Up <A name=29>HoldPC</A>
  --  --          ----      Up <A name=30>Load</A>
  --  --          ----      Up <A name=13>Offset0</A>
  --  --          ----      Up <A name=12>Offset1</A>
  --  --          ----      Up <A name=11>Offset2</A>
  --  --          ----      Up <A name=10>Offset3</A>
  --  --          ----      Up <A name=9>Offset4</A>
  --  --          ----      Up <A name=8>Offset5</A>
  --  --          ----      Up <A name=7>Offset6</A>
  --  --          ----      Up <A name=6>Offset7</A>
  --  --          ----      Up <A name=28>Reset</A>
---------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>-----------------------------------------------------------------------
  --  --  6  -   6  0 DFF      R           ----  Fast   Down <A href=#46>PC0</A>
  --  --  8  -   7  0 DFF      R           ----  Fast   Down <A href=#45>PC1</A>
  --  --  7  -   7  0 DFF      R           ----  Fast   Down <A href=#36>PC10</A>
  --  --  9  -  10  0 TFF      R           ----  Fast   Down <A href=#35>PC11</A>
  --  -- 11  -  25  0 TFF      R           ----  Fast   Down <A href=#34>PC12</A>
  --  --  7  -   7  0 DFF      R           ----  Fast   Down <A href=#44>PC2</A>
  --  --  7  -   7  0 DFF      R           ----  Fast   Down <A href=#43>PC3</A>
  --  --  7  -   7  0 DFF      R           ----  Fast   Down <A href=#42>PC4</A>
  --  --  7  -   7  0 DFF      R           ----  Fast   Down <A href=#41>PC5</A>
  --  --  7  -   7  0 DFF      R           ----  Fast   Down <A href=#40>PC6</A>
  --  --  7  -   7  0 DFF      R           ----  Fast   Down <A href=#39>PC7</A>
  --  --  7  -   7  0 DFF      R           ----  Fast   Down <A href=#38>PC8</A>
  --  --  7  -   7  0 DFF      R           ----  Fast   Down <A href=#37>PC9</A>
  --  --  1  -   1  0 COM                  ----  Fast   Down <A href=#59>ProgAddr0</A>
  --  --  1  -   1  0 COM                  ----  Fast   Down <A href=#58>ProgAddr1</A>
  --  --  1  -   1  0 COM                  ----  Fast   Down <A href=#49>ProgAddr10</A>
  --  --  1  -   1  0 COM                  ----  Fast   Down <A href=#48>ProgAddr11</A>
  --  --  1  -   1  0 COM                  ----  Fast   Down <A href=#47>ProgAddr12</A>
  --  --  1  -   1  0 COM                  ----  Fast   Down <A href=#57>ProgAddr2</A>
  --  --  1  -   1  0 COM                  ----  Fast   Down <A href=#56>ProgAddr3</A>
  --  --  1  -   1  0 COM                  ----  Fast   Down <A href=#55>ProgAddr4</A>
  --  --  1  -   1  0 COM                  ----  Fast   Down <A href=#54>ProgAddr5</A>
  --  --  1  -   1  0 COM                  ----  Fast   Down <A href=#53>ProgAddr6</A>
  --  --  1  -   1  0 COM                  ----  Fast   Down <A href=#52>ProgAddr7</A>
  --  --  1  -   1  0 COM                  ----  Fast   Down <A href=#51>ProgAddr8</A>
  --  --  1  -   1  0 COM                  ----  Fast   Down <A href=#50>ProgAddr9</A>
-----------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>-------------------------------------------------------------------
-------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
</B>------------------------------------------------------
--  --  5  -   4  0 COM                ----  <A href=#81>AddendB0</A>
--  --  5  -   3  0 COM                ----  <A href=#80>AddendB1</A>
--  --  6  -   3  0 COM                ----  <A href=#71>AddendB10</A>
--  --  6  -   3  0 COM                ----  <A href=#70>AddendB11</A>
--  --  6  -   3  0 COM                ----  <A href=#69>AddendB12</A>
--  --  5  -   3  0 COM                ----  <A href=#79>AddendB2</A>
--  --  5  -   3  0 COM                ----  <A href=#78>AddendB3</A>
--  --  5  -   3  0 COM                ----  <A href=#77>AddendB4</A>
--  --  5  -   3  0 COM                ----  <A href=#76>AddendB5</A>
--  --  5  -   3  0 COM                ----  <A href=#75>AddendB6</A>
--  --  5  -   3  0 COM                ----  <A href=#74>AddendB7</A>
--  --  6  -   3  0 COM                ----  <A href=#73>AddendB8</A>
--  --  6  -   3  0 COM                ----  <A href=#72>AddendB9</A>
--  --  5  -   3  0 COM                ----  <A href=#68>Carry1</A>
--  --  7  -   6  0 COM                ----  <A href=#67>Carry2</A>
--  --  9  -  10  0 COM                ----  <A href=#66>Carry3</A>
--  --  4  -   3  0 COM                ----  <A href=#65>Carry4</A>
--  --  6  -   7  0 COM                ----  <A href=#64>Carry5</A>
--  --  8  -  12  0 COM                ----  <A href=#63>Carry6</A>
--  --  4  -   3  0 COM                ----  <A href=#62>Carry7</A>
--  --  6  -   7  0 COM                ----  <A href=#61>Carry8</A>
--  --  8  -  12  0 COM                ----  <A href=#60>Carry9</A>
------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>
<A name=81>AddendB0</A> = <A href=#13>Offset0</A> & !<A href=#32>AddBSel1</A>
    # <A href=#26>Direct0</A> & !<A href=#31>AddBSel2</A> & AddBSel1 & <A href=#33>AddBSel0</A>
    # !AddBSel2 & !AddBSel1 & !AddBSel0
    # Offset0 & AddBSel2 ; (4 pterms, 5 signals)

<A name=80>AddendB1</A> = <A href=#12>Offset1</A> & !<A href=#32>AddBSel1</A> & <A href=#33>AddBSel0</A>
    # <A href=#25>Direct1</A> & !<A href=#31>AddBSel2</A> & AddBSel1 & AddBSel0
    # Offset1 & AddBSel2 ; (3 pterms, 5 signals)

<A name=71>AddendB10</A> = <A href=#16>Direct10</A> & !<A href=#31>AddBSel2</A> & <A href=#32>AddBSel1</A> & <A href=#33>AddBSel0</A>
    # <A href=#11>Offset2</A> & !AddBSel2 & AddBSel1 & !AddBSel0
    # <A href=#6>Offset7</A> & AddBSel2 ; (3 pterms, 6 signals)

<A name=70>AddendB11</A> = <A href=#15>Direct11</A> & !<A href=#31>AddBSel2</A> & <A href=#32>AddBSel1</A> & <A href=#33>AddBSel0</A>
    # <A href=#10>Offset3</A> & !AddBSel2 & AddBSel1 & !AddBSel0
    # <A href=#6>Offset7</A> & AddBSel2 ; (3 pterms, 6 signals)

<A name=69>AddendB12</A> = <A href=#14>Direct12</A> & !<A href=#31>AddBSel2</A> & <A href=#32>AddBSel1</A> & <A href=#33>AddBSel0</A>
    # <A href=#9>Offset4</A> & !AddBSel2 & AddBSel1 & !AddBSel0
    # <A href=#6>Offset7</A> & AddBSel2 ; (3 pterms, 6 signals)

<A name=79>AddendB2</A> = <A href=#11>Offset2</A> & !<A href=#32>AddBSel1</A> & <A href=#33>AddBSel0</A>
    # <A href=#24>Direct2</A> & !<A href=#31>AddBSel2</A> & AddBSel1 & AddBSel0
    # Offset2 & AddBSel2 ; (3 pterms, 5 signals)

<A name=78>AddendB3</A> = <A href=#10>Offset3</A> & !<A href=#32>AddBSel1</A> & <A href=#33>AddBSel0</A>
    # <A href=#23>Direct3</A> & !<A href=#31>AddBSel2</A> & AddBSel1 & AddBSel0
    # Offset3 & AddBSel2 ; (3 pterms, 5 signals)

<A name=77>AddendB4</A> = <A href=#9>Offset4</A> & !<A href=#32>AddBSel1</A> & <A href=#33>AddBSel0</A>
    # <A href=#22>Direct4</A> & !<A href=#31>AddBSel2</A> & AddBSel1 & AddBSel0
    # Offset4 & AddBSel2 ; (3 pterms, 5 signals)

<A name=76>AddendB5</A> = <A href=#8>Offset5</A> & !<A href=#32>AddBSel1</A> & <A href=#33>AddBSel0</A>
    # <A href=#21>Direct5</A> & !<A href=#31>AddBSel2</A> & AddBSel1 & AddBSel0
    # Offset5 & AddBSel2 ; (3 pterms, 5 signals)

<A name=75>AddendB6</A> = <A href=#7>Offset6</A> & !<A href=#32>AddBSel1</A> & <A href=#33>AddBSel0</A>
    # <A href=#20>Direct6</A> & !<A href=#31>AddBSel2</A> & AddBSel1 & AddBSel0
    # Offset6 & AddBSel2 ; (3 pterms, 5 signals)

<A name=74>AddendB7</A> = <A href=#6>Offset7</A> & !<A href=#32>AddBSel1</A> & <A href=#33>AddBSel0</A>
    # <A href=#19>Direct7</A> & !<A href=#31>AddBSel2</A> & AddBSel1 & AddBSel0
    # Offset7 & AddBSel2 ; (3 pterms, 5 signals)

<A name=73>AddendB8</A> = <A href=#18>Direct8</A> & !<A href=#31>AddBSel2</A> & <A href=#32>AddBSel1</A> & <A href=#33>AddBSel0</A>
    # <A href=#13>Offset0</A> & !AddBSel2 & AddBSel1 & !AddBSel0
    # <A href=#6>Offset7</A> & AddBSel2 ; (3 pterms, 6 signals)

<A name=72>AddendB9</A> = <A href=#17>Direct9</A> & !<A href=#31>AddBSel2</A> & <A href=#32>AddBSel1</A> & <A href=#33>AddBSel0</A>
    # <A href=#12>Offset1</A> & !AddBSel2 & AddBSel1 & !AddBSel0
    # <A href=#6>Offset7</A> & AddBSel2 ; (3 pterms, 6 signals)

<A name=68>Carry1</A> = !<A href=#30>Load</A> & <A href=#45>PC1.Q</A> & <A href=#80>AddendB1</A>
    # !Load & <A href=#46>PC0.Q</A> & AddendB1 & <A href=#81>AddendB0</A>
    # !Load & PC1.Q & PC0.Q & AddendB0 ; (3 pterms, 5 signals)

<A name=67>Carry2.X1</A> = !<A href=#44>PC2.Q</A> & !<A href=#79>AddendB2</A>
    # !<A href=#30>Load</A> & <A href=#45>PC1.Q</A> & <A href=#80>AddendB1</A>
    # !Load & PC1.Q & <A href=#46>PC0.Q</A> & <A href=#81>AddendB0</A>
    # !Load & PC0.Q & AddendB1 & AddendB0
    # !Load & PC2.Q & AddendB2 ; (5 pterms, 7 signals)
Carry2.X2 = !<A href=#44>PC2.Q</A> & !<A href=#79>AddendB2</A> ; (1 pterm, 2 signals)

<A name=66>Carry3.X1</A> = !<A href=#43>PC3.Q</A> & !<A href=#78>AddendB3</A>
    # !<A href=#30>Load</A> & <A href=#44>PC2.Q</A> & <A href=#79>AddendB2</A>
    # !Load & PC2.Q & <A href=#45>PC1.Q</A> & <A href=#80>AddendB1</A>
    # !Load & PC1.Q & AddendB2 & AddendB1
    # !Load & PC2.Q & PC1.Q & <A href=#46>PC0.Q</A> & <A href=#81>AddendB0</A>
    # !Load & PC1.Q & PC0.Q & AddendB2 & AddendB0
    # !Load & PC2.Q & PC0.Q & AddendB1 & AddendB0
    # !Load & PC0.Q & AddendB2 & AddendB1 & AddendB0
    # !Load & PC3.Q & AddendB3 ; (9 pterms, 9 signals)
Carry3.X2 = !<A href=#43>PC3.Q</A> & !<A href=#78>AddendB3</A> ; (1 pterm, 2 signals)

<A name=65>Carry4</A> = !<A href=#30>Load</A> & <A href=#42>PC4.Q</A> & <A href=#77>AddendB4</A>
    # !Load & PC4.Q & <A href=#66>Carry3</A>
    # Carry3 & AddendB4 ; (3 pterms, 4 signals)

<A name=64>Carry5</A> = !<A href=#30>Load</A> & <A href=#42>PC4.Q</A> & <A href=#76>AddendB5</A> & <A href=#77>AddendB4</A>
    # !Load & <A href=#41>PC5.Q</A> & PC4.Q & AddendB4
    # !Load & PC5.Q & AddendB5
    # !Load & PC5.Q & <A href=#66>Carry3</A> & AddendB4
    # !Load & PC4.Q & Carry3 & AddendB5
    # !Load & PC5.Q & PC4.Q & Carry3
    # Carry3 & AddendB5 & AddendB4 ; (7 pterms, 6 signals)

<A name=63>Carry6.X1</A> = !<A href=#40>PC6.Q</A> & !<A href=#75>AddendB6</A>
    # !<A href=#30>Load</A> & <A href=#41>PC5.Q</A> & <A href=#76>AddendB5</A>
    # !PC6.Q & <A href=#66>Carry3</A> & AddendB5 & <A href=#77>AddendB4</A>
    # !Load & PC5.Q & <A href=#42>PC4.Q</A> & AddendB4
    # !Load & PC4.Q & AddendB5 & AddendB4
    # !Load & PC5.Q & PC4.Q & Carry3
    # !Load & PC4.Q & Carry3 & AddendB5
    # !Load & PC5.Q & Carry3 & AddendB4
    # !Load & PC6.Q & AddendB6
    # !Load & Carry3 & AddendB5 & AddendB4
    # Carry3 & AddendB6 & AddendB5 & AddendB4 ; (11 pterms, 8 signals)
Carry6.X2 = !<A href=#40>PC6.Q</A> & !<A href=#75>AddendB6</A> ; (1 pterm, 2 signals)

<A name=62>Carry7</A> = !<A href=#30>Load</A> & <A href=#39>PC7.Q</A> & <A href=#74>AddendB7</A>
    # !Load & PC7.Q & <A href=#63>Carry6</A>
    # Carry6 & AddendB7 ; (3 pterms, 4 signals)

<A name=61>Carry8</A> = !<A href=#30>Load</A> & <A href=#39>PC7.Q</A> & <A href=#73>AddendB8</A> & <A href=#74>AddendB7</A>
    # !Load & <A href=#38>PC8.Q</A> & PC7.Q & AddendB7
    # !Load & PC8.Q & AddendB8
    # !Load & PC8.Q & <A href=#63>Carry6</A> & AddendB7
    # !Load & PC7.Q & Carry6 & AddendB8
    # !Load & PC8.Q & PC7.Q & Carry6
    # Carry6 & AddendB8 & AddendB7 ; (7 pterms, 6 signals)

<A name=60>Carry9.X1</A> = !<A href=#37>PC9.Q</A> & !<A href=#72>AddendB9</A>
    # !<A href=#30>Load</A> & <A href=#38>PC8.Q</A> & <A href=#73>AddendB8</A>
    # !PC9.Q & <A href=#63>Carry6</A> & AddendB8 & <A href=#74>AddendB7</A>
    # !Load & PC8.Q & <A href=#39>PC7.Q</A> & AddendB7
    # !Load & PC7.Q & AddendB8 & AddendB7
    # !Load & PC8.Q & PC7.Q & Carry6
    # !Load & PC7.Q & Carry6 & AddendB8
    # !Load & PC8.Q & Carry6 & AddendB7
    # !Load & PC9.Q & AddendB9
    # !Load & Carry6 & AddendB8 & AddendB7
    # Carry6 & AddendB9 & AddendB8 & AddendB7 ; (11 pterms, 8 signals)
Carry9.X2 = !<A href=#37>PC9.Q</A> & !<A href=#72>AddendB9</A> ; (1 pterm, 2 signals)

<A name=46>PC0.D</A> = !<A href=#28>Reset</A> & !<A href=#29>HoldPC</A> & <A href=#30>Load</A> & <A href=#81>AddendB0</A>
    # !Reset & !Load & <A href=#46>PC0.Q</A> & !AddendB0
    # !Reset & !HoldPC & !PC0.Q & AddendB0
    # !Reset & HoldPC & PC0.Q ; (4 pterms, 5 signals)
PC0.C = <A href=#27>Clock</A> ; (1 pterm, 1 signal)

<A name=45>PC1.D.X1</A> = !<A href=#28>Reset</A> & <A href=#29>HoldPC</A> & <A href=#45>PC1.Q</A>
    # !Reset & !HoldPC & !PC1.Q & <A href=#80>AddendB1</A>
    # !Reset & !<A href=#30>Load</A> & PC1.Q & !AddendB1
    # !Reset & !HoldPC & Load & AddendB1 ; (4 pterms, 5 signals)
PC1.D.X2 = !<A href=#28>Reset</A> & !<A href=#29>HoldPC</A> & !<A href=#30>Load</A> & <A href=#46>PC0.Q</A> & <A href=#81>AddendB0</A> ; (1 pterm, 5 signals)
PC1.C = <A href=#27>Clock</A> ; (1 pterm, 1 signal)

<A name=36>PC10.D.X1</A> = !<A href=#28>Reset</A> & <A href=#29>HoldPC</A> & <A href=#36>PC10.Q</A>
    # !Reset & !HoldPC & !PC10.Q & <A href=#60>Carry9</A>
    # !Reset & !<A href=#30>Load</A> & PC10.Q & !Carry9
    # !Reset & !HoldPC & Load & Carry9 ; (4 pterms, 5 signals)
PC10.D.X2 = !<A href=#28>Reset</A> & !<A href=#29>HoldPC</A> & <A href=#71>AddendB10</A> ; (1 pterm, 3 signals)
PC10.C = <A href=#27>Clock</A> ; (1 pterm, 1 signal)

<A name=35>PC11.T.X1</A> = <A href=#28>Reset</A> & <A href=#35>PC11.Q</A>
    # !Reset & !<A href=#29>HoldPC</A> & !PC11.Q & <A href=#60>Carry9</A> & <A href=#71>AddendB10</A>
    # !Reset & !HoldPC & !<A href=#30>Load</A> & Carry9 & AddendB10
    # !Reset & !HoldPC & !Load & <A href=#36>PC10.Q</A> & AddendB10
    # !Reset & !HoldPC & Load & PC11.Q & !AddendB10
    # !Reset & !HoldPC & Load & PC11.Q & !Carry9 & AddendB10
    # !Reset & !HoldPC & !Load & PC10.Q & Carry9 & !AddendB10 ; (7 pterms, 7 signals)
PC11.T.X2 = !<A href=#28>Reset</A> & !<A href=#29>HoldPC</A> & <A href=#70>AddendB11</A> ; (1 pterm, 3 signals)
PC11.C = <A href=#27>Clock</A> ; (1 pterm, 1 signal)

<A name=34>PC12.T</A> = !<A href=#28>Reset</A> & !<A href=#29>HoldPC</A> & !<A href=#30>Load</A> & <A href=#60>Carry9</A> & !<A href=#69>AddendB12</A> & <A href=#70>AddendB11</A>
       & <A href=#71>AddendB10</A>
    # !Reset & !HoldPC & !Load & !<A href=#36>PC10.Q</A> & !Carry9 & AddendB12 & !AddendB11
    # !Reset & !HoldPC & !Load & !PC10.Q & AddendB12 & !AddendB11 & !AddendB10
    # !Reset & !HoldPC & !Load & !<A href=#35>PC11.Q</A> & !PC10.Q & !Carry9 & AddendB12
    # !Reset & !HoldPC & !Load & !PC11.Q & !PC10.Q & AddendB12 & !AddendB10
    # !Reset & !HoldPC & !Load & !Carry9 & AddendB12 & !AddendB11 & !AddendB10
    # !Reset & !HoldPC & !Load & !PC11.Q & !Carry9 & AddendB12 & !AddendB10
    # !Reset & !HoldPC & !Load & !PC11.Q & AddendB12 & !AddendB11
    # !HoldPC & Load & <A href=#34>PC12.Q</A> & Carry9 & AddendB12 & AddendB11 & AddendB10
    # !Reset & !HoldPC & !PC12.Q & Carry9 & !AddendB12 & AddendB11 & AddendB10
    # !Reset & !HoldPC & !Load & PC11.Q & PC10.Q & Carry9 & !AddendB12
    # !Reset & !HoldPC & !Load & PC11.Q & PC10.Q & !AddendB12 & AddendB10
    # !Reset & !HoldPC & !Load & PC11.Q & Carry9 & !AddendB12 & AddendB10
    # !Reset & !HoldPC & !Load & PC10.Q & Carry9 & !AddendB12 & AddendB11
    # !Reset & !HoldPC & !Load & PC10.Q & !AddendB12 & AddendB11 & AddendB10
    # !Reset & !HoldPC & Load & !PC12.Q & !Carry9 & AddendB12
    # !Reset & !HoldPC & Load & !PC12.Q & AddendB12 & !AddendB10
    # !Reset & !HoldPC & Load & !PC12.Q & AddendB12 & !AddendB11
    # !Reset & !HoldPC & !Load & PC11.Q & !AddendB12 & AddendB11
    # !HoldPC & Load & PC12.Q & !Carry9 & !AddendB12
    # !HoldPC & Load & PC12.Q & !AddendB12 & !AddendB10
    # !HoldPC & Load & PC12.Q & !AddendB12 & !AddendB11
    # Reset & PC12.Q ; (23 pterms, 10 signals)
PC12.C = <A href=#27>Clock</A> ; (1 pterm, 1 signal)

<A name=44>PC2.D.X1</A> = !<A href=#28>Reset</A> & <A href=#29>HoldPC</A> & <A href=#44>PC2.Q</A>
    # !Reset & !HoldPC & !PC2.Q & <A href=#68>Carry1</A>
    # !Reset & !<A href=#30>Load</A> & PC2.Q & !Carry1
    # !Reset & !HoldPC & Load & Carry1 ; (4 pterms, 5 signals)
PC2.D.X2 = !<A href=#28>Reset</A> & !<A href=#29>HoldPC</A> & <A href=#79>AddendB2</A> ; (1 pterm, 3 signals)
PC2.C = <A href=#27>Clock</A> ; (1 pterm, 1 signal)

<A name=43>PC3.D.X1</A> = !<A href=#28>Reset</A> & <A href=#29>HoldPC</A> & <A href=#43>PC3.Q</A>
    # !Reset & !HoldPC & !PC3.Q & <A href=#67>Carry2</A>
    # !Reset & !<A href=#30>Load</A> & PC3.Q & !Carry2
    # !Reset & !HoldPC & Load & Carry2 ; (4 pterms, 5 signals)
PC3.D.X2 = !<A href=#28>Reset</A> & !<A href=#29>HoldPC</A> & <A href=#78>AddendB3</A> ; (1 pterm, 3 signals)
PC3.C = <A href=#27>Clock</A> ; (1 pterm, 1 signal)

<A name=42>PC4.D.X1</A> = !<A href=#28>Reset</A> & <A href=#29>HoldPC</A> & <A href=#42>PC4.Q</A>
    # !Reset & !HoldPC & !PC4.Q & <A href=#66>Carry3</A>
    # !Reset & !<A href=#30>Load</A> & PC4.Q & !Carry3
    # !Reset & !HoldPC & Load & Carry3 ; (4 pterms, 5 signals)
PC4.D.X2 = !<A href=#28>Reset</A> & !<A href=#29>HoldPC</A> & <A href=#77>AddendB4</A> ; (1 pterm, 3 signals)
PC4.C = <A href=#27>Clock</A> ; (1 pterm, 1 signal)

<A name=41>PC5.D.X1</A> = !<A href=#28>Reset</A> & <A href=#29>HoldPC</A> & <A href=#41>PC5.Q</A>
    # !Reset & !HoldPC & !PC5.Q & <A href=#65>Carry4</A>
    # !Reset & !<A href=#30>Load</A> & PC5.Q & !Carry4
    # !Reset & !HoldPC & Load & Carry4 ; (4 pterms, 5 signals)
PC5.D.X2 = !<A href=#28>Reset</A> & !<A href=#29>HoldPC</A> & <A href=#76>AddendB5</A> ; (1 pterm, 3 signals)
PC5.C = <A href=#27>Clock</A> ; (1 pterm, 1 signal)

<A name=40>PC6.D.X1</A> = !<A href=#28>Reset</A> & <A href=#29>HoldPC</A> & <A href=#40>PC6.Q</A>
    # !Reset & !HoldPC & !PC6.Q & <A href=#64>Carry5</A>
    # !Reset & !<A href=#30>Load</A> & PC6.Q & !Carry5
    # !Reset & !HoldPC & Load & Carry5 ; (4 pterms, 5 signals)
PC6.D.X2 = !<A href=#28>Reset</A> & !<A href=#29>HoldPC</A> & <A href=#75>AddendB6</A> ; (1 pterm, 3 signals)
PC6.C = <A href=#27>Clock</A> ; (1 pterm, 1 signal)

<A name=39>PC7.D.X1</A> = !<A href=#28>Reset</A> & <A href=#29>HoldPC</A> & <A href=#39>PC7.Q</A>
    # !Reset & !HoldPC & !PC7.Q & <A href=#63>Carry6</A>
    # !Reset & !<A href=#30>Load</A> & PC7.Q & !Carry6
    # !Reset & !HoldPC & Load & Carry6 ; (4 pterms, 5 signals)
PC7.D.X2 = !<A href=#28>Reset</A> & !<A href=#29>HoldPC</A> & <A href=#74>AddendB7</A> ; (1 pterm, 3 signals)
PC7.C = <A href=#27>Clock</A> ; (1 pterm, 1 signal)

<A name=38>PC8.D.X1</A> = !<A href=#28>Reset</A> & <A href=#29>HoldPC</A> & <A href=#38>PC8.Q</A>
    # !Reset & !HoldPC & !PC8.Q & <A href=#62>Carry7</A>
    # !Reset & !<A href=#30>Load</A> & PC8.Q & !Carry7
    # !Reset & !HoldPC & Load & Carry7 ; (4 pterms, 5 signals)
PC8.D.X2 = !<A href=#28>Reset</A> & !<A href=#29>HoldPC</A> & <A href=#73>AddendB8</A> ; (1 pterm, 3 signals)
PC8.C = <A href=#27>Clock</A> ; (1 pterm, 1 signal)

<A name=37>PC9.D.X1</A> = !<A href=#28>Reset</A> & <A href=#29>HoldPC</A> & <A href=#37>PC9.Q</A>
    # !Reset & !HoldPC & !PC9.Q & <A href=#61>Carry8</A>
    # !Reset & !<A href=#30>Load</A> & PC9.Q & !Carry8
    # !Reset & !HoldPC & Load & Carry8 ; (4 pterms, 5 signals)
PC9.D.X2 = !<A href=#28>Reset</A> & !<A href=#29>HoldPC</A> & <A href=#72>AddendB9</A> ; (1 pterm, 3 signals)
PC9.C = <A href=#27>Clock</A> ; (1 pterm, 1 signal)

<A name=59>ProgAddr0</A> = <A href=#46>PC0.Q</A> ; (1 pterm, 1 signal)

<A name=58>ProgAddr1</A> = <A href=#45>PC1.Q</A> ; (1 pterm, 1 signal)

<A name=49>ProgAddr10</A> = <A href=#36>PC10.Q</A> ; (1 pterm, 1 signal)

<A name=48>ProgAddr11</A> = <A href=#35>PC11.Q</A> ; (1 pterm, 1 signal)

<A name=47>ProgAddr12</A> = <A href=#34>PC12.Q</A> ; (1 pterm, 1 signal)

<A name=57>ProgAddr2</A> = <A href=#44>PC2.Q</A> ; (1 pterm, 1 signal)

<A name=56>ProgAddr3</A> = <A href=#43>PC3.Q</A> ; (1 pterm, 1 signal)

<A name=55>ProgAddr4</A> = <A href=#42>PC4.Q</A> ; (1 pterm, 1 signal)

<A name=54>ProgAddr5</A> = <A href=#41>PC5.Q</A> ; (1 pterm, 1 signal)

<A name=53>ProgAddr6</A> = <A href=#40>PC6.Q</A> ; (1 pterm, 1 signal)

<A name=52>ProgAddr7</A> = <A href=#39>PC7.Q</A> ; (1 pterm, 1 signal)

<A name=51>ProgAddr8</A> = <A href=#38>PC8.Q</A> ; (1 pterm, 1 signal)

<A name=50>ProgAddr9</A> = <A href=#37>PC9.Q</A> ; (1 pterm, 1 signal)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


