# Beihang_Computer_Architecture_2017
A pipeline CPU on MIPS, instruction level parallelism implemented, and structural, data, &amp; control hazards addressed
