// Seed: 3789018374
module module_0 (
    input uwire id_0,
    output wor id_1,
    output wor id_2,
    output tri id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output tri1 id_7
    , id_19,
    input wire id_8,
    input tri id_9,
    input tri id_10,
    input wand id_11,
    output wire id_12,
    input tri1 id_13,
    input tri0 id_14,
    input wire id_15,
    output tri id_16,
    input supply1 id_17
);
  assign id_3 = id_17 - 1;
  always id_19 = 1;
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input tri id_2,
    input wor id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri id_6,
    input supply1 id_7,
    output supply0 id_8
    , id_21,
    output wor id_9,
    input wire id_10
    , id_22,
    input wand id_11,
    output tri id_12,
    input uwire id_13,
    input supply1 id_14,
    input uwire id_15,
    input wand id_16,
    output supply1 id_17,
    input wand id_18,
    output wire id_19
);
  logic [7:0][1  -:  1 'h0] id_23;
  id_24(
      .id_0(1'b0), .id_1(1)
  );
  wire id_25;
  wire id_26;
  wire id_27;
  module_0 modCall_1 (
      id_0,
      id_12,
      id_6,
      id_1,
      id_14,
      id_4,
      id_16,
      id_19,
      id_10,
      id_7,
      id_5,
      id_13,
      id_17,
      id_2,
      id_2,
      id_2,
      id_6,
      id_0
  );
  assign id_26 = id_21;
endmodule
