Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jun 20 10:51:37 2024
| Host         : dendersenLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LC3Zybo_top_timing_summary_routed.rpt -pb LC3Zybo_top_timing_summary_routed.pb -rpx LC3Zybo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : LC3Zybo_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/DRCK (HIGH)

 There are 111 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/TCK (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/UPDATE (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/DRCK (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/UPDATE (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/addr_reg_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/addr_reg_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/addr_reg_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_13/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_14/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_15/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_0/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_10/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_11/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_12/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_13/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_14/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_15/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_5/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_6/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_7/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_8/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_student_code/Inst_lc3_computer/ram_reg_0_9/CASCADEOUTB (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 303 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.064        0.000                      0                 2997        0.094        0.000                      0                 2997        2.000        0.000                       0                  1553  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clk_pin                    {0.000 4.000}        8.000           125.000         
  Inst_clk_generator/CLKFBOUT  {0.000 4.000}        8.000           125.000         
  clk                          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                      2.000        0.000                       0                     1  
  Inst_clk_generator/CLKFBOUT                                                                                                                                                    6.751        0.000                       0                     2  
  clk                                6.064        0.000                      0                 2890        0.094        0.000                      0                 2890        9.020        0.000                       0                  1550  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     12.665        0.000                      0                  107        0.407        0.000                      0                  107  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Inst_clk_generator/CLKFBOUT
  To Clock:  Inst_clk_generator/CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_clk_generator/CLKFBOUT
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.675ns  (logic 5.921ns (43.297%)  route 7.754ns (56.703%))
  Logic Levels:           12  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.710     6.451    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.323 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.388    Inst_student_code/Inst_lc3_computer/ram_reg_0_1_n_1
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.813 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_1/DOBDO[0]
                         net (fo=2, routed)           2.282    12.095    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[1]
    SLICE_X8Y18          LUT2 (Prop_lut2_I1_O)        0.148    12.243 r  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.595    12.839    Inst_student_code/Inst_lc3_computer/lc3_m_n_123
    SLICE_X8Y18          LDCE (SetClr_ldce_CLR_Q)     1.102    13.941 f  Inst_student_code/Inst_lc3_computer/data_in_reg[1]_LDC/Q
                         net (fo=1, routed)           0.454    14.395    Inst_student_code/Inst_lc3_computer/data_in_reg[1]_LDC_n_0
    SLICE_X11Y17         LUT3 (Prop_lut3_I1_O)        0.124    14.519 r  Inst_student_code/Inst_lc3_computer/lc3_1_i_18/O
                         net (fo=18, routed)          1.422    15.940    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_in[1]
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124    16.064 f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>1/O
                         net (fo=1, routed)           0.455    16.519    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1][14]
    SLICE_X20Y13         LUT5 (Prop_lut5_I4_O)        0.124    16.643 f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>3/O
                         net (fo=4, routed)           0.615    17.258    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]
    SLICE_X24Y15         LUT5 (Prop_lut5_I3_O)        0.124    17.382 f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n083311/O
                         net (fo=7, routed)           0.603    17.985    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n0833_mmx_out1
    SLICE_X28Y15         LUT4 (Prop_lut4_I1_O)        0.124    18.109 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109/O
                         net (fo=1, routed)           0.666    18.776    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109
    SLICE_X28Y15         LUT6 (Prop_lut6_I2_O)        0.124    18.900 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1985<14>3_SW2_F/O
                         net (fo=1, routed)           0.000    18.900    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/N490
    SLICE_X28Y15         MUXF7 (Prop_muxf7_I0_O)      0.209    19.109 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1985<14>3_SW2/O
                         net (fo=1, routed)           0.299    19.407    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/N107
    SLICE_X29Y14         LUT6 (Prop_lut6_I3_O)        0.297    19.704 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011/O
                         net (fo=1, routed)           0.298    20.002    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011
    SLICE_X27Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.126 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41015/O
                         net (fo=1, routed)           0.000    20.126    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[2]_GND_5_o_Mux_329_o
    SLICE_X27Y14         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X27Y14         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_0/C
                         clock pessimism              0.371    26.238    
                         clock uncertainty           -0.079    26.159    
    SLICE_X27Y14         FDRE (Setup_fdre_C_D)        0.031    26.190    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_0
  -------------------------------------------------------------------
                         required time                         26.190    
                         arrival time                         -20.126    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.414ns  (logic 5.539ns (41.293%)  route 7.875ns (58.707%))
  Logic Levels:           11  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.863ns = ( 25.863 - 20.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.710     6.451    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.323 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.388    Inst_student_code/Inst_lc3_computer/ram_reg_0_1_n_1
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.813 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_1/DOBDO[0]
                         net (fo=2, routed)           2.282    12.095    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[1]
    SLICE_X8Y18          LUT2 (Prop_lut2_I1_O)        0.148    12.243 r  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.595    12.839    Inst_student_code/Inst_lc3_computer/lc3_m_n_123
    SLICE_X8Y18          LDCE (SetClr_ldce_CLR_Q)     1.102    13.941 f  Inst_student_code/Inst_lc3_computer/data_in_reg[1]_LDC/Q
                         net (fo=1, routed)           0.454    14.395    Inst_student_code/Inst_lc3_computer/data_in_reg[1]_LDC_n_0
    SLICE_X11Y17         LUT3 (Prop_lut3_I1_O)        0.124    14.519 f  Inst_student_code/Inst_lc3_computer/lc3_1_i_18/O
                         net (fo=18, routed)          1.422    15.940    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_in[1]
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124    16.064 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>1/O
                         net (fo=1, routed)           0.455    16.519    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1][14]
    SLICE_X20Y13         LUT5 (Prop_lut5_I4_O)        0.124    16.643 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>3/O
                         net (fo=4, routed)           0.464    17.107    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]
    SLICE_X24Y13         LUT5 (Prop_lut5_I2_O)        0.124    17.231 f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n08331/O
                         net (fo=4, routed)           0.685    17.916    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n0833_mmx_out
    SLICE_X27Y15         LUT4 (Prop_lut4_I1_O)        0.124    18.040 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o458/O
                         net (fo=1, routed)           0.461    18.501    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o459
    SLICE_X28Y15         LUT6 (Prop_lut6_I2_O)        0.124    18.625 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1985<14>3_SW6/O
                         net (fo=1, routed)           0.433    19.058    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/N113
    SLICE_X29Y14         LUT6 (Prop_lut6_I3_O)        0.124    19.182 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4517/O
                         net (fo=1, routed)           0.559    19.741    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4515
    SLICE_X24Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.865 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4521/O
                         net (fo=1, routed)           0.000    19.865    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[2]_GND_5_o_Mux_328_o
    SLICE_X24Y14         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.493    25.863    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X24Y14         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_1/C
                         clock pessimism              0.371    26.234    
                         clock uncertainty           -0.079    26.155    
    SLICE_X24Y14         FDRE (Setup_fdre_C_D)        0.077    26.232    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_1
  -------------------------------------------------------------------
                         required time                         26.232    
                         arrival time                         -19.865    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             7.380ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.511ns  (logic 5.146ns (41.132%)  route 7.365ns (58.868%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 25.877 - 20.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.681     6.421    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X6Y11          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     6.939 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/Q
                         net (fo=5, routed)           1.382     8.322    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0[15]
    SLICE_X10Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.446 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.446    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X10Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.687 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.244    10.931    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[19]_P[15])
                                                      4.015    14.946 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.152    16.097    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[15]
    SLICE_X32Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.221 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.587    18.808    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.124    18.932 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o48704/O
                         net (fo=1, routed)           0.000    18.932    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_334_OUT[15]
    SLICE_X9Y11          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.507    25.877    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X9Y11          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_15/C
                         clock pessimism              0.485    26.362    
                         clock uncertainty           -0.079    26.283    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.029    26.312    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_15
  -------------------------------------------------------------------
                         required time                         26.312    
                         arrival time                         -18.932    
  -------------------------------------------------------------------
                         slack                                  7.380    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.516ns  (logic 5.146ns (41.115%)  route 7.370ns (58.885%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 25.877 - 20.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.681     6.421    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X6Y11          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     6.939 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/Q
                         net (fo=5, routed)           1.382     8.322    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0[15]
    SLICE_X10Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.446 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.446    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X10Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.687 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.244    10.931    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[19]_P[15])
                                                      4.015    14.946 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.152    16.097    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[15]
    SLICE_X32Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.221 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.592    18.813    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124    18.937 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o412204/O
                         net (fo=1, routed)           0.000    18.937    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_336_OUT[15]
    SLICE_X8Y11          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.507    25.877    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X8Y11          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/C
                         clock pessimism              0.485    26.362    
                         clock uncertainty           -0.079    26.283    
    SLICE_X8Y11          FDRE (Setup_fdre_C_D)        0.077    26.360    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15
  -------------------------------------------------------------------
                         required time                         26.360    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.343ns  (logic 5.146ns (41.690%)  route 7.197ns (58.310%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 25.879 - 20.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.681     6.421    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X6Y11          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     6.939 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/Q
                         net (fo=5, routed)           1.382     8.322    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0[15]
    SLICE_X10Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.446 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.446    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X10Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.687 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.244    10.931    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[19]_P[14])
                                                      4.015    14.946 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[14]
                         net (fo=5, routed)           1.148    16.094    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[14]
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.218 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4138011/O
                         net (fo=8, routed)           2.423    18.641    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413801
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.124    18.765 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o48607/O
                         net (fo=1, routed)           0.000    18.765    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_334_OUT[14]
    SLICE_X9Y8           FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.509    25.879    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X9Y8           FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_14/C
                         clock pessimism              0.485    26.364    
                         clock uncertainty           -0.079    26.285    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)        0.029    26.314    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_14
  -------------------------------------------------------------------
                         required time                         26.314    
                         arrival time                         -18.765    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_2_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 5.270ns (42.751%)  route 7.057ns (57.249%))
  Logic Levels:           6  (DSP48E1=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.681     6.421    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X6Y11          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     6.939 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/Q
                         net (fo=5, routed)           1.382     8.322    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0[15]
    SLICE_X10Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.446 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.446    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X10Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.687 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.244    10.931    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.015    14.946 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[0]
                         net (fo=2, routed)           1.308    16.254    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I5_O)        0.124    16.378 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413251/O
                         net (fo=3, routed)           1.339    17.716    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413251
    SLICE_X22Y4          LUT6 (Prop_lut6_I5_O)        0.124    17.840 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41054/O
                         net (fo=6, routed)           0.784    18.625    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41054
    SLICE_X20Y1          LUT6 (Prop_lut6_I5_O)        0.124    18.749 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o44557/O
                         net (fo=1, routed)           0.000    18.749    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_332_OUT[0]
    SLICE_X20Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_2_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X20Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_2_0/C
                         clock pessimism              0.485    26.358    
                         clock uncertainty           -0.079    26.279    
    SLICE_X20Y1          FDRE (Setup_fdre_C_D)        0.077    26.356    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_2_0
  -------------------------------------------------------------------
                         required time                         26.356    
                         arrival time                         -18.749    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.154ns  (logic 5.270ns (43.361%)  route 6.884ns (56.639%))
  Logic Levels:           6  (DSP48E1=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 25.868 - 20.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.681     6.421    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X6Y11          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     6.939 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/Q
                         net (fo=5, routed)           1.382     8.322    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0[15]
    SLICE_X10Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.446 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.446    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X10Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.687 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.244    10.931    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.015    14.946 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[0]
                         net (fo=2, routed)           1.308    16.254    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I5_O)        0.124    16.378 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413251/O
                         net (fo=3, routed)           1.339    17.716    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413251
    SLICE_X22Y4          LUT6 (Prop_lut6_I5_O)        0.124    17.840 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41054/O
                         net (fo=6, routed)           0.611    18.451    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41054
    SLICE_X22Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.575 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o49807/O
                         net (fo=1, routed)           0.000    18.575    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[0]
    SLICE_X22Y3          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.498    25.868    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X22Y3          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_0/C
                         clock pessimism              0.385    26.253    
                         clock uncertainty           -0.079    26.174    
    SLICE_X22Y3          FDRE (Setup_fdre_C_D)        0.029    26.203    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_0
  -------------------------------------------------------------------
                         required time                         26.203    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_11/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 5.146ns (42.071%)  route 7.086ns (57.929%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 25.877 - 20.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.681     6.421    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X6Y11          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     6.939 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/Q
                         net (fo=5, routed)           1.382     8.322    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0[15]
    SLICE_X10Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.446 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.446    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X10Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.687 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.244    10.931    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      4.015    14.946 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[11]
                         net (fo=2, routed)           1.117    16.063    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[11]
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.187 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4134711/O
                         net (fo=8, routed)           2.342    18.529    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413471
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    18.653 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o48277/O
                         net (fo=1, routed)           0.000    18.653    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_334_OUT[11]
    SLICE_X13Y11         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.507    25.877    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X13Y11         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_11/C
                         clock pessimism              0.485    26.362    
                         clock uncertainty           -0.079    26.283    
    SLICE_X13Y11         FDRE (Setup_fdre_C_D)        0.029    26.312    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_4_11
  -------------------------------------------------------------------
                         required time                         26.312    
                         arrival time                         -18.653    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_1_11/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.264ns  (logic 5.146ns (41.960%)  route 7.118ns (58.040%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 25.876 - 20.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.681     6.421    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X6Y11          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     6.939 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_15/Q
                         net (fo=5, routed)           1.382     8.322    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0[15]
    SLICE_X10Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.446 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46/O
                         net (fo=1, routed)           0.000     8.446    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_46
    SLICE_X10Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     8.687 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.244    10.931    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[19]_P[11])
                                                      4.015    14.946 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[11]
                         net (fo=2, routed)           1.117    16.063    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[11]
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.187 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4134711/O
                         net (fo=8, routed)           2.374    18.561    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413471
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.124    18.685 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o43027/O
                         net (fo=1, routed)           0.000    18.685    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_331_OUT[11]
    SLICE_X12Y12         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_1_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.506    25.876    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X12Y12         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_1_11/C
                         clock pessimism              0.485    26.361    
                         clock uncertainty           -0.079    26.282    
    SLICE_X12Y12         FDRE (Setup_fdre_C_D)        0.077    26.359    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_1_11
  -------------------------------------------------------------------
                         required time                         26.359    
                         arrival time                         -18.685    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_7_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.057ns  (logic 5.167ns (42.853%)  route 6.890ns (57.147%))
  Logic Levels:           8  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 25.868 - 20.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.710     6.451    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.323 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.388    Inst_student_code/Inst_lc3_computer/ram_reg_0_1_n_1
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.813 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_1/DOBDO[0]
                         net (fo=2, routed)           2.282    12.095    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[1]
    SLICE_X8Y18          LUT2 (Prop_lut2_I1_O)        0.148    12.243 r  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.595    12.839    Inst_student_code/Inst_lc3_computer/lc3_m_n_123
    SLICE_X8Y18          LDCE (SetClr_ldce_CLR_Q)     1.102    13.941 f  Inst_student_code/Inst_lc3_computer/data_in_reg[1]_LDC/Q
                         net (fo=1, routed)           0.454    14.395    Inst_student_code/Inst_lc3_computer/data_in_reg[1]_LDC_n_0
    SLICE_X11Y17         LUT3 (Prop_lut3_I1_O)        0.124    14.519 r  Inst_student_code/Inst_lc3_computer/lc3_1_i_18/O
                         net (fo=18, routed)          1.533    16.051    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_in[1]
    SLICE_X24Y6          LUT5 (Prop_lut5_I4_O)        0.124    16.175 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414072/O
                         net (fo=1, routed)           0.680    16.855    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414071
    SLICE_X24Y6          LUT6 (Prop_lut6_I5_O)        0.124    16.979 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414073/O
                         net (fo=1, routed)           0.658    17.638    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414072
    SLICE_X24Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.762 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414075/O
                         net (fo=1, routed)           0.622    18.384    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414074
    SLICE_X25Y6          LUT6 (Prop_lut6_I2_O)        0.124    18.508 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4140711/O
                         net (fo=1, routed)           0.000    18.508    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_337_OUT[1]
    SLICE_X25Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_7_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.498    25.868    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X25Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_7_1/C
                         clock pessimism              0.371    26.239    
                         clock uncertainty           -0.079    26.160    
    SLICE_X25Y6          FDRE (Setup_fdre_C_D)        0.029    26.189    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_7_1
  -------------------------------------------------------------------
                         required time                         26.189    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                  7.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_12/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/ram_reg_0_12/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.288%)  route 0.164ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.566     1.838    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X7Y11          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.141     1.979 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_12/Q
                         net (fo=3, routed)           0.164     2.142    Inst_student_code/Inst_lc3_computer/data_out_0[12]
    RAMB36_X0Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_12/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.873     2.427    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_12/CLKARDCLK
                         clock pessimism             -0.534     1.893    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.048    Inst_student_code/Inst_lc3_computer/ram_reg_0_12
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004b0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000007e/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.552     1.824    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X31Y24         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004b0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004b0/Q
                         net (fo=19, routed)          0.068     2.033    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig000000e8
    SLICE_X31Y24         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000007e/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.817     2.371    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X31Y24         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000007e/C
                         clock pessimism             -0.547     1.824    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.075     1.899    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000007e
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000012e/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000011e/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.507%)  route 0.074ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.580     1.852    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X36Y26         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000012e/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.128     1.980 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000012e/Q
                         net (fo=2, routed)           0.074     2.053    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig000001a8
    SLICE_X37Y26         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000011e/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.846     2.400    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X37Y26         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000011e/C
                         clock pessimism             -0.535     1.865    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.022     1.887    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000011e
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004f5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000501/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.587     1.859    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X43Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004f5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004f5/Q
                         net (fo=1, routed)           0.110     2.110    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig000006ab
    SLICE_X43Y19         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000501/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.853     2.407    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X43Y19         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000501/C
                         clock pessimism             -0.535     1.872    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.070     1.942    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000501
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000053d/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000546/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.556     1.828    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X35Y29         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000053d/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.969 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000053d/Q
                         net (fo=1, routed)           0.115     2.084    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig000006e7
    SLICE_X35Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000546/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.821     2.375    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X35Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000546/C
                         clock pessimism             -0.535     1.840    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.076     1.916    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000546
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_7/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/ram_reg_1_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.095%)  route 0.261ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.564     1.836    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X29Y7          FDCE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDCE (Prop_fdce_C_Q)         0.141     1.977 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_out_7/Q
                         net (fo=3, routed)           0.261     2.238    Inst_student_code/Inst_lc3_computer/data_out[4]
    RAMB36_X2Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_1_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.875     2.429    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X2Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_1_7/CLKARDCLK
                         clock pessimism             -0.515     1.914    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.069    Inst_student_code/Inst_lc3_computer/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000016b/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000498/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.555     1.827    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X35Y22         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000016b/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000016b/Q
                         net (fo=2, routed)           0.066     2.034    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig000001e5
    SLICE_X34Y22         LUT3 (Prop_lut3_I1_O)        0.045     2.079 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000067b/O
                         net (fo=1, routed)           0.000     2.079    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig000002fb
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.144 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000216_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.144    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig000002fc
    SLICE_X34Y22         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000498/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.821     2.375    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X34Y22         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000498/C
                         clock pessimism             -0.535     1.840    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.134     1.974    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000498
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000c1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000b1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.586     1.858    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X43Y19         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000c1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.999 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000c1/Q
                         net (fo=2, routed)           0.111     2.110    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig0000013b
    SLICE_X40Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000b1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.854     2.408    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X40Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000b1/C
                         clock pessimism             -0.535     1.873    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.066     1.939    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000b1
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004e8/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004f5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.588     1.860    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X43Y17         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004e8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004e8/Q
                         net (fo=1, routed)           0.116     2.117    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig0000069f
    SLICE_X43Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004f5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.854     2.408    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X43Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004f5/C
                         clock pessimism             -0.535     1.873    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.072     1.945    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004f5
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000105/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000f5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.028%)  route 0.078ns (37.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.585     1.857    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X40Y29         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000105/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.128     1.985 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000105/Q
                         net (fo=2, routed)           0.078     2.063    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig0000017f
    SLICE_X41Y29         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000f5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.852     2.406    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X41Y29         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000f5/C
                         clock pessimism             -0.536     1.870    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.019     1.889    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000f5
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y0     Inst_student_code/Inst_lc3_computer/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y2     Inst_student_code/Inst_lc3_computer/ram_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y4     Inst_student_code/Inst_lc3_computer/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y11    Inst_student_code/Inst_lc3_computer/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y1     Inst_student_code/Inst_lc3_computer/ram_reg_1_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y7     Inst_student_code/Inst_lc3_computer/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y6     Inst_student_code/Inst_lc3_computer/ram_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y8     Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y0     Inst_student_code/Inst_lc3_computer/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y1     Inst_student_code/Inst_lc3_computer/ram_reg_1_10/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y17    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007c9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y17    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007cb/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y17    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007d9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y17    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007db/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y18    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y18    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y20    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007be/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y20    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007c3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y20    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007c5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y20    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007aa/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y17    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007ac/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y17    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007ae/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y19    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y15    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y15    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y15    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y15    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y15    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y15    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y16    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b6/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       12.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.665ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 3.445ns (53.500%)  route 2.994ns (46.500%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.710     6.451    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.323 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.388    Inst_student_code/Inst_lc3_computer/ram_reg_0_1_n_1
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.813 r  Inst_student_code/Inst_lc3_computer/ram_reg_1_1/DOBDO[0]
                         net (fo=2, routed)           2.282    12.095    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[1]
    SLICE_X8Y18          LUT2 (Prop_lut2_I1_O)        0.148    12.243 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.647    12.890    Inst_student_code/Inst_lc3_computer/lc3_m_n_123
    SLICE_X11Y17         FDCE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X11Y17         FDCE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[1]_C/C
                         clock pessimism              0.371    26.243    
                         clock uncertainty           -0.079    26.164    
    SLICE_X11Y17         FDCE (Recov_fdce_C_CLR)     -0.609    25.555    Inst_student_code/Inst_lc3_computer/data_in_reg[1]_C
  -------------------------------------------------------------------
                         required time                         25.555    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 12.665    

Slack (MET) :             12.811ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 3.421ns (52.320%)  route 3.118ns (47.680%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.870ns = ( 25.870 - 20.000 ) 
    Source Clock Delay      (SCD):    6.451ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.710     6.451    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.323 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.388    Inst_student_code/Inst_lc3_computer/ram_reg_0_1_n_1
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.813 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_1/DOBDO[0]
                         net (fo=2, routed)           2.282    12.095    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[1]
    SLICE_X8Y18          LUT2 (Prop_lut2_I0_O)        0.124    12.219 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.770    12.989    Inst_student_code/Inst_lc3_computer/lc3_m_n_124
    SLICE_X12Y18         FDPE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.500    25.870    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X12Y18         FDPE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[1]_P/C
                         clock pessimism              0.371    26.241    
                         clock uncertainty           -0.079    26.162    
    SLICE_X12Y18         FDPE (Recov_fdpe_C_PRE)     -0.361    25.801    Inst_student_code/Inst_lc3_computer/data_in_reg[1]_P
  -------------------------------------------------------------------
                         required time                         25.801    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                 12.811    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 3.447ns (55.103%)  route 2.809ns (44.897%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 25.866 - 20.000 ) 
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.702     6.443    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X1Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.315 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.380    Inst_student_code/Inst_lc3_computer/ram_reg_0_4_n_1
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.805 r  Inst_student_code/Inst_lc3_computer/ram_reg_1_4/DOBDO[0]
                         net (fo=2, routed)           2.242    12.047    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[4]
    SLICE_X18Y17         LUT2 (Prop_lut2_I1_O)        0.150    12.197 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.501    12.698    Inst_student_code/Inst_lc3_computer/lc3_m_n_129
    SLICE_X17Y16         FDCE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.496    25.866    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X17Y16         FDCE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[4]_C/C
                         clock pessimism              0.371    26.237    
                         clock uncertainty           -0.079    26.158    
    SLICE_X17Y16         FDCE (Recov_fdce_C_CLR)     -0.607    25.551    Inst_student_code/Inst_lc3_computer/data_in_reg[4]_C
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                         -12.698    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.909ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 3.447ns (54.008%)  route 2.935ns (45.992%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.725     6.466    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.338 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.403    Inst_student_code/Inst_lc3_computer/ram_reg_0_2_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.828 r  Inst_student_code/Inst_lc3_computer/ram_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.888    11.716    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[2]
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.150    11.866 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.982    12.848    Inst_student_code/Inst_lc3_computer/lc3_m_n_125
    SLICE_X12Y17         FDCE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X12Y17         FDCE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[2]_C/C
                         clock pessimism              0.485    26.357    
                         clock uncertainty           -0.079    26.278    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.521    25.757    Inst_student_code/Inst_lc3_computer/data_in_reg[2]_C
  -------------------------------------------------------------------
                         required time                         25.757    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                 12.909    

Slack (MET) :             13.052ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 3.421ns (53.457%)  route 2.979ns (46.543%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.870ns = ( 25.870 - 20.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.725     6.466    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.338 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.403    Inst_student_code/Inst_lc3_computer/ram_reg_0_2_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.828 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.888    11.716    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[2]
    SLICE_X9Y18          LUT2 (Prop_lut2_I0_O)        0.124    11.840 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           1.025    12.865    Inst_student_code/Inst_lc3_computer/lc3_m_n_126
    SLICE_X11Y18         FDPE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.500    25.870    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X11Y18         FDPE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[2]_P/C
                         clock pessimism              0.485    26.355    
                         clock uncertainty           -0.079    26.276    
    SLICE_X11Y18         FDPE (Recov_fdpe_C_PRE)     -0.359    25.917    Inst_student_code/Inst_lc3_computer/data_in_reg[2]_P
  -------------------------------------------------------------------
                         required time                         25.917    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                 13.052    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 3.421ns (54.545%)  route 2.851ns (45.455%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.865ns = ( 25.865 - 20.000 ) 
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.702     6.443    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X1Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.315 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.380    Inst_student_code/Inst_lc3_computer/ram_reg_0_4_n_1
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.805 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_4/DOBDO[0]
                         net (fo=2, routed)           2.242    12.047    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[4]
    SLICE_X18Y17         LUT2 (Prop_lut2_I0_O)        0.124    12.171 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.543    12.715    Inst_student_code/Inst_lc3_computer/lc3_m_n_130
    SLICE_X18Y17         FDPE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.495    25.865    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X18Y17         FDPE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[4]_P/C
                         clock pessimism              0.371    26.236    
                         clock uncertainty           -0.079    26.157    
    SLICE_X18Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    25.798    Inst_student_code/Inst_lc3_computer/data_in_reg[4]_P
  -------------------------------------------------------------------
                         required time                         25.798    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                 13.083    

Slack (MET) :             13.091ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 3.447ns (57.306%)  route 2.568ns (42.694%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.865ns = ( 25.865 - 20.000 ) 
    Source Clock Delay      (SCD):    6.458ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.717     6.458    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X1Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.330 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.395    Inst_student_code/Inst_lc3_computer/ram_reg_0_3_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.820 r  Inst_student_code/Inst_lc3_computer/ram_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.942    11.762    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[3]
    SLICE_X21Y17         LUT2 (Prop_lut2_I1_O)        0.150    11.912 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.561    12.473    Inst_student_code/Inst_lc3_computer/lc3_m_n_127
    SLICE_X17Y17         FDCE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.495    25.865    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X17Y17         FDCE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[3]_C/C
                         clock pessimism              0.385    26.250    
                         clock uncertainty           -0.079    26.171    
    SLICE_X17Y17         FDCE (Recov_fdce_C_CLR)     -0.607    25.564    Inst_student_code/Inst_lc3_computer/data_in_reg[3]_C
  -------------------------------------------------------------------
                         required time                         25.564    
                         arrival time                         -12.473    
  -------------------------------------------------------------------
                         slack                                 13.091    

Slack (MET) :             13.322ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 3.421ns (56.624%)  route 2.621ns (43.376%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.865ns = ( 25.865 - 20.000 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.707     6.448    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X1Y6          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.320 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.385    Inst_student_code/Inst_lc3_computer/ram_reg_0_0_n_1
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.810 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_0/DOBDO[0]
                         net (fo=2, routed)           1.765    11.575    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[0]
    SLICE_X24Y16         LUT2 (Prop_lut2_I0_O)        0.124    11.699 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.790    12.489    Inst_student_code/Inst_lc3_computer/lc3_m_n_122
    SLICE_X21Y16         FDPE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.495    25.865    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X21Y16         FDPE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[0]_P/C
                         clock pessimism              0.385    26.250    
                         clock uncertainty           -0.079    26.171    
    SLICE_X21Y16         FDPE (Recov_fdpe_C_PRE)     -0.359    25.812    Inst_student_code/Inst_lc3_computer/data_in_reg[0]_P
  -------------------------------------------------------------------
                         required time                         25.812    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                 13.322    

Slack (MET) :             13.348ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 3.447ns (58.791%)  route 2.416ns (41.209%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 25.860 - 20.000 ) 
    Source Clock Delay      (SCD):    6.449ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.708     6.449    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X2Y6          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.321 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.386    Inst_student_code/Inst_lc3_computer/ram_reg_0_5_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.811 r  Inst_student_code/Inst_lc3_computer/ram_reg_1_5/DOBDO[0]
                         net (fo=2, routed)           1.711    11.522    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[5]
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.150    11.672 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.640    12.312    Inst_student_code/Inst_lc3_computer/lc3_m_n_131
    SLICE_X25Y17         FDCE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.490    25.860    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X25Y17         FDCE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[5]_C/C
                         clock pessimism              0.485    26.345    
                         clock uncertainty           -0.079    26.266    
    SLICE_X25Y17         FDCE (Recov_fdce_C_CLR)     -0.607    25.659    Inst_student_code/Inst_lc3_computer/data_in_reg[5]_C
  -------------------------------------------------------------------
                         required time                         25.659    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                 13.348    

Slack (MET) :             13.377ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/data_in_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 3.421ns (57.232%)  route 2.556ns (42.768%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.865ns = ( 25.865 - 20.000 ) 
    Source Clock Delay      (SCD):    6.458ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.717     6.458    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X1Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.330 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.395    Inst_student_code/Inst_lc3_computer/ram_reg_0_3_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.820 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.942    11.762    Inst_student_code/Inst_lc3_computer/lc3_m/data_in1[3]
    SLICE_X21Y17         LUT2 (Prop_lut2_I0_O)        0.124    11.886 f  Inst_student_code/Inst_lc3_computer/lc3_m/data_in_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.549    12.435    Inst_student_code/Inst_lc3_computer/lc3_m_n_128
    SLICE_X19Y17         FDPE                                         f  Inst_student_code/Inst_lc3_computer/data_in_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        1.495    25.865    Inst_student_code/Inst_lc3_computer/clk
    SLICE_X19Y17         FDPE                                         r  Inst_student_code/Inst_lc3_computer/data_in_reg[3]_P/C
                         clock pessimism              0.385    26.250    
                         clock uncertainty           -0.079    26.171    
    SLICE_X19Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    25.812    Inst_student_code/Inst_lc3_computer/data_in_reg[3]_P
  -------------------------------------------------------------------
                         required time                         25.812    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                 13.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.490%)  route 0.435ns (75.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.553     1.825    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y23         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.966 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.435     2.400    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X22Y21         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.818     2.372    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X22Y21         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_0/C
                         clock pessimism             -0.287     2.085    
    SLICE_X22Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_0
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.490%)  route 0.435ns (75.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.553     1.825    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y23         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.966 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.435     2.400    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X22Y21         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.818     2.372    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X22Y21         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_1/C
                         clock pessimism             -0.287     2.085    
    SLICE_X22Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_1
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_5/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.172%)  route 0.210ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.553     1.825    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y23         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.966 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.210     2.176    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X21Y22         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.819     2.373    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X21Y22         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_5/C
                         clock pessimism             -0.515     1.858    
    SLICE_X21Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.766    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_5
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_6/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.172%)  route 0.210ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.553     1.825    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y23         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.966 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.210     2.176    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X21Y22         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.819     2.373    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X21Y22         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_6/C
                         clock pessimism             -0.515     1.858    
    SLICE_X21Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.766    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_4_6
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_5/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.975%)  route 0.212ns (60.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.553     1.825    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y23         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.966 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.212     2.177    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X19Y21         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.821     2.375    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y21         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_5/C
                         clock pessimism             -0.534     1.841    
    SLICE_X19Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.749    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_5
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.488%)  route 0.216ns (60.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.553     1.825    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y23         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.966 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.216     2.182    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X18Y21         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.821     2.375    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y21         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_2/C
                         clock pessimism             -0.534     1.841    
    SLICE_X18Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.749    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_2
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_4/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.528%)  route 0.235ns (62.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.553     1.825    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y23         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.966 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.235     2.200    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X19Y22         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.820     2.374    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y22         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_4/C
                         clock pessimism             -0.534     1.840    
    SLICE_X19Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.748    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_4
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_6/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.528%)  route 0.235ns (62.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.553     1.825    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y23         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.966 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.235     2.200    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X19Y22         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.820     2.374    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y22         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_6/C
                         clock pessimism             -0.534     1.840    
    SLICE_X19Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.748    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_8_6
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/full_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.545%)  route 0.484ns (77.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.553     1.825    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y23         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.966 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.484     2.450    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X22Y19         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.820     2.374    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X22Y19         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/full_reg/C
                         clock pessimism             -0.287     2.087    
    SLICE_X22Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.995    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/full_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_12_4/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.099%)  route 0.239ns (62.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.553     1.825    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X19Y23         FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.966 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=44, routed)          0.239     2.205    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X18Y22         FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_12_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1548, routed)        0.820     2.374    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y22         FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_12_4/C
                         clock pessimism             -0.534     1.840    
    SLICE_X18Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.748    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_12_4
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.457    





