Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.53 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.54 secs
 
--> Reading design: Combo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Combo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Combo"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Combo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Katie\Documents\CS 3710\XMenCPU\signextend.v" into library work
Parsing module <signextend>.
Analyzing Verilog file "C:\Users\Katie\Documents\CS 3710\XMenCPU\RegFile.v" into library work
Parsing module <RegFile>.
Parsing module <Register>.
Parsing module <Flag_Register>.
Analyzing Verilog file "C:\Users\Katie\Documents\CS 3710\XMenCPU\ProgramCounter.v" into library work
Parsing module <ProgramCounter>.
Analyzing Verilog file "C:\Users\Katie\Documents\CS 3710\XMenCPU\memory.v" into library work
Parsing module <memory>.
Analyzing Verilog file "C:\Users\Katie\Documents\CS 3710\XMenCPU\Buffer.v" into library work
Parsing module <Buffer>.
Parsing module <TriBuff>.
Analyzing Verilog file "C:\Users\Katie\Documents\CS 3710\XMenCPU\ALU_Module.v" into library work
Parsing module <ALU_Module>.
Analyzing Verilog file "C:\Users\Katie\Documents\CS 3710\XMenCPU\Combo.v" into library work
Parsing module <Combo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Combo>.

Elaborating module <memory>.
Reading initialization file \"InitialMem.txt\".

Elaborating module <TriBuff>.

Elaborating module <RegFile>.

Elaborating module <Register>.

Elaborating module <Flag_Register>.

Elaborating module <Buffer>.

Elaborating module <ALU_Module>.

Elaborating module <signextend>.
WARNING:HDLCompiler:91 - "C:\Users\Katie\Documents\CS 3710\XMenCPU\signextend.v" Line 38: Signal <Immlow> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Katie\Documents\CS 3710\XMenCPU\signextend.v" Line 43: Signal <Immlow> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Katie\Documents\CS 3710\XMenCPU\signextend.v" Line 48: Signal <Immlow> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <ProgramCounter>.
WARNING:HDLCompiler:634 - "C:\Users\Katie\Documents\CS 3710\XMenCPU\Combo.v" Line 49: Net <mem_dinB[15]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Katie\Documents\CS 3710\XMenCPU\Combo.v" Line 51: Net <mem_addrB[14]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Combo>.
    Related source file is "C:\Users\Katie\Documents\CS 3710\XMenCPU\Combo.v".
WARNING:Xst:647 - Input <mem_addB_ctrl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mem_dinB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_addrB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <Combo> synthesized.

Synthesizing Unit <memory>.
    Related source file is "C:\Users\Katie\Documents\CS 3710\XMenCPU\memory.v".
        RAM_WIDTH = 16
        RAM_ADDR_BITS = 15
    Found 32768x16-bit dual-port RAM <Mram_the_memory_core> for signal <the_memory_core>.
    Found 16-bit register for signal <doutB>.
    Found 16-bit register for signal <doutA>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <memory> synthesized.

Synthesizing Unit <TriBuff>.
    Related source file is "C:\Users\Katie\Documents\CS 3710\XMenCPU\Buffer.v".
    Found 1-bit tristate buffer for signal <out<15>> created at line 53
    Found 1-bit tristate buffer for signal <out<14>> created at line 53
    Found 1-bit tristate buffer for signal <out<13>> created at line 53
    Found 1-bit tristate buffer for signal <out<12>> created at line 53
    Found 1-bit tristate buffer for signal <out<11>> created at line 53
    Found 1-bit tristate buffer for signal <out<10>> created at line 53
    Found 1-bit tristate buffer for signal <out<9>> created at line 53
    Found 1-bit tristate buffer for signal <out<8>> created at line 53
    Found 1-bit tristate buffer for signal <out<7>> created at line 53
    Found 1-bit tristate buffer for signal <out<6>> created at line 53
    Found 1-bit tristate buffer for signal <out<5>> created at line 53
    Found 1-bit tristate buffer for signal <out<4>> created at line 53
    Found 1-bit tristate buffer for signal <out<3>> created at line 53
    Found 1-bit tristate buffer for signal <out<2>> created at line 53
    Found 1-bit tristate buffer for signal <out<1>> created at line 53
    Found 1-bit tristate buffer for signal <out<0>> created at line 53
    Summary:
	inferred  16 Tristate(s).
Unit <TriBuff> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "C:\Users\Katie\Documents\CS 3710\XMenCPU\RegFile.v".
    Summary:
	no macro.
Unit <RegFile> synthesized.

Synthesizing Unit <Register>.
    Related source file is "C:\Users\Katie\Documents\CS 3710\XMenCPU\RegFile.v".
    Found 16-bit register for signal <out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Register> synthesized.

Synthesizing Unit <Flag_Register>.
    Related source file is "C:\Users\Katie\Documents\CS 3710\XMenCPU\RegFile.v".
    Found 5-bit register for signal <out>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <Flag_Register> synthesized.

Synthesizing Unit <Buffer>.
    Related source file is "C:\Users\Katie\Documents\CS 3710\XMenCPU\Buffer.v".
    Summary:
	no macro.
Unit <Buffer> synthesized.

Synthesizing Unit <ALU_Module>.
    Related source file is "C:\Users\Katie\Documents\CS 3710\XMenCPU\ALU_Module.v".
        ADD = 8'b00000101
        ADDI = 8'b0101zzzz
        ADDU = 8'b00000110
        ADDUI = 8'b0110zzzz
        ADDC = 8'b00000111
        ADDCU = 8'b00000100
        ADDCUI = 8'b0001zzzz
        ADDCI = 8'b0111zzzz
        SUB = 8'b00001001
        SUBI = 8'b1001zzzz
        CMP = 8'b00001011
        CMPI = 8'b1011zzzz
        CMPU = 8'b00001000
        CMPUI = 8'b0010zzzz
        AND = 8'b00000001
        ANDI = 8'b1010zzzz
        OR = 8'b00000010
        XOR = 8'b00000011
        NOT = 8'b00001100
        LSH = 8'b10000100
        LSHI = 8'b1000000z
        ASH = 8'b01001111
        ASHI = 8'b1000001z
        WAIT = 8'b00000000
        MOV = 8'b00001101
        MOVI = 8'b0011zzzz
    Found 16-bit subtractor for signal <B[15]_A[15]_sub_29_OUT> created at line 202.
    Found 16-bit subtractor for signal <A[15]_unary_minus_72_OUT> created at line 341.
    Found 16-bit adder for signal <n0143> created at line 67.
    Found 16-bit adder for signal <A[15]_GND_24_o_add_13_OUT> created at line 133.
    Found 16-bit shifter logical left for signal <B[15]_A[15]_shift_left_70_OUT> created at line 337
    Found 16-bit shifter logical right for signal <B[15]_A[15]_shift_right_72_OUT> created at line 341
    Found 16-bit shifter arithmetic right for signal <B[15]_A[15]_shift_right_82_OUT> created at line 376
    Found 16-bit comparator equal for signal <A[15]_B[15]_equal_3_o> created at line 78
    Found 1-bit comparator equal for signal <A[15]_B[15]_equal_30_o> created at line 203
    Found 1-bit comparator equal for signal <A[15]_B[15]_equal_31_o> created at line 203
    Found 16-bit comparator greater for signal <B[15]_A[15]_LessThan_32_o> created at line 203
    Found 16-bit comparator greater for signal <A[15]_B[15]_LessThan_41_o> created at line 230
    Found 32-bit comparator lessequal for signal <n0054> created at line 335
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU_Module> synthesized.

Synthesizing Unit <signextend>.
    Related source file is "C:\Users\Katie\Documents\CS 3710\XMenCPU\signextend.v".
        LSHI = 8'b1000000z
        ASHI = 8'b1000001z
    Summary:
	inferred   1 Multiplexer(s).
Unit <signextend> synthesized.

Synthesizing Unit <ProgramCounter>.
    Related source file is "C:\Users\Katie\Documents\CS 3710\XMenCPU\ProgramCounter.v".
    Found 16-bit register for signal <PC_Out>.
    Found 16-bit adder for signal <PC> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ProgramCounter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x16-bit dual-port RAM                            : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 3
 16-bit subtractor                                     : 2
# Registers                                            : 20
 16-bit register                                       : 19
 5-bit register                                        : 1
# Comparators                                          : 6
 1-bit comparator equal                                : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 8
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 10
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 544
 1-bit tristate buffer                                 : 544
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Combo>.
The following registers are absorbed into accumulator <PC/PC_Out>: 1 register on signal <PC/PC_Out>.
Unit <Combo> synthesized (advanced).

Synthesizing (advanced) Unit <memory>.
INFO:Xst:3226 - The RAM <Mram_the_memory_core> will be implemented as a BLOCK RAM, absorbing the following register(s): <doutA> <doutB>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enA>           | high     |
    |     weA            | connected to signal <weA>           | high     |
    |     addrA          | connected to signal <addrA>         |          |
    |     diA            | connected to signal <dinA>          |          |
    |     doA            | connected to signal <doutA>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 16-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <enB>           | high     |
    |     weB            | connected to signal <weB>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <doutB>         |          |
    |     dorstB         | connected to signal <weB>           | high     |
    | reset value        | 0000000000000000                               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <memory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x16-bit dual-port block RAM                      : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 2
# Accumulators                                         : 1
 16-bit up loadable accumulator                        : 1
# Registers                                            : 261
 Flip-Flops                                            : 261
# Comparators                                          : 6
 1-bit comparator equal                                : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 8
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 8
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <inst_LPM_FF1> (without init value) has a constant value of 0 in block <Combo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit TriBuff: 16 internal tristates are replaced by logic (pull-up yes): out<0>, out<10>, out<11>, out<12>, out<13>, out<14>, out<15>, out<1>, out<2>, out<3>, out<4>, out<5>, out<6>, out<7>, out<8>, out<9>.

Optimizing unit <RegFile> ...

Optimizing unit <Combo> ...

Optimizing unit <ALU_Module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Combo, actual ratio is 10.
FlipFlop inst_LPM_FF has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 280
 Flip-Flops                                            : 280

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Combo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1251
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 15
#      LUT2                        : 20
#      LUT3                        : 64
#      LUT4                        : 337
#      LUT5                        : 118
#      LUT6                        : 228
#      MUXCY                       : 367
#      MUXF7                       : 14
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 280
#      FDE                         : 3
#      FDRE                        : 277
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 114
#      IBUF                        : 61
#      OBUF                        : 53

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             280  out of  18224     1%  
 Number of Slice LUTs:                  788  out of   9112     8%  
    Number used as Logic:               788  out of   9112     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1018
   Number with an unused Flip Flop:     738  out of   1018    72%  
   Number with an unused LUT:           230  out of   1018    22%  
   Number of fully used LUT-FF pairs:    50  out of   1018     4%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                         116
 Number of bonded IOBs:                 115  out of    232    49%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 312   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.257ns (Maximum Frequency: 97.491MHz)
   Minimum input arrival time before clock: 10.723ns
   Maximum output required time after clock: 7.063ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.257ns (frequency: 97.491MHz)
  Total number of paths / destination ports: 3719510 / 888
-------------------------------------------------------------------------
Delay:               10.257ns (Levels of Logic = 13)
  Source:            mem/Mram_the_memory_core31 (RAM)
  Destination:       Reg/Reg0/out_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mem/Mram_the_memory_core31 to Reg/Reg0/out_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA0    6   1.850   1.089  mem/Mram_the_memory_core31 (N66)
     LUT6:I1->O           10   0.203   0.961  Mmux_ALU_BUS_A12141 (Mmux_ALU_BUS_A1214)
     LUT6:I4->O            5   0.203   0.715  Mmux_ALU_BUS_A1211 (Mmux_ALU_BUS_A1211)
     LUT4:I3->O           16   0.205   1.004  Mmux_ALU_BUS_A122 (ALU_BUS_A<5>)
     MUXCY:DI->O           1   0.145   0.000  ALU/Madd_n0143_cy<5> (ALU/Madd_n0143_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ALU/Madd_n0143_cy<6> (ALU/Madd_n0143_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ALU/Madd_n0143_cy<7> (ALU/Madd_n0143_cy<7>)
     XORCY:CI->O           3   0.180   0.651  ALU/Madd_n0143_xor<8> (ALU/n0143<8>)
     LUT1:I0->O            1   0.205   0.000  ALU/Madd_A[15]_GND_24_o_add_13_OUT_cy<8>_rt (ALU/Madd_A[15]_GND_24_o_add_13_OUT_cy<8>_rt)
     MUXCY:S->O            1   0.172   0.000  ALU/Madd_A[15]_GND_24_o_add_13_OUT_cy<8> (ALU/Madd_A[15]_GND_24_o_add_13_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.580  ALU/Madd_A[15]_GND_24_o_add_13_OUT_xor<9> (ALU/A[15]_GND_24_o_add_13_OUT<9>)
     LUT6:I5->O            1   0.205   0.580  Data_Bus<9>LogicTrst7_SW0_SW0_SW0 (N817)
     LUT5:I4->O            1   0.205   0.580  Data_Bus<9>LogicTrst7_SW0_SW0 (N318)
     LUT6:I5->O           16   0.205   0.000  Data_Bus<9>LogicTrst10 (Data_Bus<9>)
     FDRE:D                    0.102          Reg/Reg15/out_9
    ----------------------------------------
    Total                     10.257ns (4.098ns logic, 6.159ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2547586 / 1605
-------------------------------------------------------------------------
Offset:              10.723ns (Levels of Logic = 14)
  Source:            READ_Imm (PAD)
  Destination:       Reg/Reg0/out_9 (FF)
  Destination Clock: clk rising

  Data Path: READ_Imm to Reg/Reg0/out_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           123   1.222   1.937  READ_Imm_IBUF (READ_Imm_IBUF)
     INV:I->O              1   0.206   0.000  Mmux_ALU_BUS_A13_SW3_lut_INV_0 (Mmux_ALU_BUS_A13_SW3_lut)
     MUXCY:S->O            1   0.366   0.808  Mmux_ALU_BUS_A13_SW3_cy (ALU_BUS_subA<6>_l1)
     LUT5:I2->O            1   0.205   0.808  Mmux_ALU_BUS_A13_SW3_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy (N198)
     LUT6:I3->O           14   0.205   0.957  Mmux_ALU_BUS_A13 (ALU_BUS_A<6>)
     MUXCY:DI->O           1   0.145   0.000  ALU/Madd_n0143_cy<6> (ALU/Madd_n0143_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ALU/Madd_n0143_cy<7> (ALU/Madd_n0143_cy<7>)
     XORCY:CI->O           3   0.180   0.651  ALU/Madd_n0143_xor<8> (ALU/n0143<8>)
     LUT1:I0->O            1   0.205   0.000  ALU/Madd_A[15]_GND_24_o_add_13_OUT_cy<8>_rt (ALU/Madd_A[15]_GND_24_o_add_13_OUT_cy<8>_rt)
     MUXCY:S->O            1   0.172   0.000  ALU/Madd_A[15]_GND_24_o_add_13_OUT_cy<8> (ALU/Madd_A[15]_GND_24_o_add_13_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.580  ALU/Madd_A[15]_GND_24_o_add_13_OUT_xor<9> (ALU/A[15]_GND_24_o_add_13_OUT<9>)
     LUT6:I5->O            1   0.205   0.580  Data_Bus<9>LogicTrst7_SW0_SW0_SW0 (N817)
     LUT5:I4->O            1   0.205   0.580  Data_Bus<9>LogicTrst7_SW0_SW0 (N318)
     LUT6:I5->O           16   0.205   0.000  Data_Bus<9>LogicTrst10 (Data_Bus<9>)
     FDRE:D                    0.102          Reg/Reg15/out_9
    ----------------------------------------
    Total                     10.723ns (3.822ns logic, 6.901ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 85 / 53
-------------------------------------------------------------------------
Offset:              7.063ns (Levels of Logic = 2)
  Source:            mem/Mram_the_memory_core13 (RAM)
  Destination:       mem_doutA<6> (PAD)
  Source Clock:      clk rising

  Data Path: mem/Mram_the_memory_core13 to mem_doutA<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA0   14   1.850   1.062  mem/Mram_the_memory_core13 (N30)
     LUT3:I1->O           38   0.203   1.376  inst_LPM_MUX1151 (mem_doutA_6_OBUF)
     OBUF:I->O                 2.571          mem_doutA_6_OBUF (mem_doutA<6>)
    ----------------------------------------
    Total                      7.063ns (4.624ns logic, 2.439ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.257|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 35.72 secs
 
--> 

Total memory usage is 355804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    1 (   0 filtered)

