<!doctype html>
<html>
<head>
<title>reg_normalintrsigena (SDIO) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___sdio.html")>SDIO Module</a> &gt; reg_normalintrsigena (SDIO) Register</p><h1>reg_normalintrsigena (SDIO) Register</h1>
<h2>reg_normalintrsigena (SDIO) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>reg_normalintrsigena</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000038</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF160038 (SD0)<br/>0x00FF170038 (SD1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>16</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Normal-type Interrupts Signal Enables.</td></tr>
</table>
<p>0: masked. 1: enabled.</p>
<h2>reg_normalintrsigena (SDIO) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>normalintrsig_enableregbit15</td><td class="center">15</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>The Host Driver shall control error Interrupts using the Error-type Interrupt Signal Enable register.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit14</td><td class="center">14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 14.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit13</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 13.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit12</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 12.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit11</td><td class="center">11</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 11.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit10</td><td class="center">10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 10.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit9</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 9.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit8</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 8.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit7</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 7.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit6</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 6.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit5</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 5.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit4</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 4.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit3</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 3.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit2</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 2.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit1</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 1.</td></tr>
<tr valign=top><td>normalintrsig_enableregbit0</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Bit 0.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>