

================================================================
== Vitis HLS Report for 'merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_149_3'
================================================================
* Date:           Tue Mar  4 14:23:37 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.214 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_149_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%temp = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 4 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%temp_1 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 5 'alloca' 'temp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp_2 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 6 'alloca' 'temp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp_3 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 7 'alloca' 'temp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_4 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 8 'alloca' 'temp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_5 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 9 'alloca' 'temp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_6 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 10 'alloca' 'temp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_7 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 11 'alloca' 'temp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_47_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_47_val"   --->   Operation 14 'read' 'arr_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arr_46_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_46_val"   --->   Operation 15 'read' 'arr_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_45_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_45_val"   --->   Operation 16 'read' 'arr_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arr_44_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_44_val"   --->   Operation 17 'read' 'arr_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_43_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_43_val"   --->   Operation 18 'read' 'arr_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_42_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_42_val"   --->   Operation 19 'read' 'arr_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_41_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_41_val"   --->   Operation 20 'read' 'arr_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_40_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_40_val"   --->   Operation 21 'read' 'arr_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_39_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_39_val"   --->   Operation 22 'read' 'arr_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_38_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_38_val"   --->   Operation 23 'read' 'arr_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arr_37_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_37_val"   --->   Operation 24 'read' 'arr_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arr_36_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_36_val"   --->   Operation 25 'read' 'arr_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arr_35_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_35_val"   --->   Operation 26 'read' 'arr_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr_34_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_34_val"   --->   Operation 27 'read' 'arr_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arr_33_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_33_val"   --->   Operation 28 'read' 'arr_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arr_32_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_32_val"   --->   Operation 29 'read' 'arr_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arr_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_31_val"   --->   Operation 30 'read' 'arr_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arr_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_30_val"   --->   Operation 31 'read' 'arr_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arr_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_29_val"   --->   Operation 32 'read' 'arr_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arr_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_28_val"   --->   Operation 33 'read' 'arr_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arr_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_27_val"   --->   Operation 34 'read' 'arr_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arr_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_26_val"   --->   Operation 35 'read' 'arr_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arr_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_25_val"   --->   Operation 36 'read' 'arr_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arr_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_24_val"   --->   Operation 37 'read' 'arr_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arr_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_23_val"   --->   Operation 38 'read' 'arr_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arr_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_22_val"   --->   Operation 39 'read' 'arr_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%arr_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_21_val"   --->   Operation 40 'read' 'arr_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arr_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_20_val"   --->   Operation 41 'read' 'arr_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arr_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_19_val"   --->   Operation 42 'read' 'arr_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arr_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_18_val"   --->   Operation 43 'read' 'arr_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arr_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_17_val"   --->   Operation 44 'read' 'arr_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arr_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_16_val"   --->   Operation 45 'read' 'arr_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arr_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_15_val"   --->   Operation 46 'read' 'arr_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arr_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_14_val"   --->   Operation 47 'read' 'arr_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arr_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_13_val"   --->   Operation 48 'read' 'arr_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arr_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_12_val"   --->   Operation 49 'read' 'arr_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arr_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_11_val"   --->   Operation 50 'read' 'arr_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arr_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_10_val"   --->   Operation 51 'read' 'arr_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arr_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_9_val"   --->   Operation 52 'read' 'arr_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arr_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_8_val"   --->   Operation 53 'read' 'arr_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arr_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_7_val"   --->   Operation 54 'read' 'arr_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arr_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_6_val"   --->   Operation 55 'read' 'arr_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arr_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_5_val"   --->   Operation 56 'read' 'arr_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arr_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_4_val"   --->   Operation 57 'read' 'arr_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arr_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_3_val"   --->   Operation 58 'read' 'arr_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arr_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_2_val"   --->   Operation 59 'read' 'arr_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arr_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_1_val"   --->   Operation 60 'read' 'arr_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arr_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %arr_0_val"   --->   Operation 61 'read' 'arr_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%idx1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %idx1"   --->   Operation 62 'read' 'idx1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%indices_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_7_load"   --->   Operation 63 'read' 'indices_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%indices_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_6_load"   --->   Operation 64 'read' 'indices_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%indices_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_5_load"   --->   Operation 65 'read' 'indices_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%indices_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_4_load"   --->   Operation 66 'read' 'indices_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%indices_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_3_load"   --->   Operation 67 'read' 'indices_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%indices_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_2_load"   --->   Operation 68 'read' 'indices_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%indices_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_1_load"   --->   Operation 69 'read' 'indices_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%temp_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_18"   --->   Operation 70 'read' 'temp_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 1, i32 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 71 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 0, i32 %i" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 72 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.21>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %newFuncRoot, i32 %k_24, void %if.end"   --->   Operation 74 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%i_24 = load i32 %i" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 75 'load' 'i_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%j_24 = load i32 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 76 'load' 'j_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln150 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_hept.h:150]   --->   Operation 77 'specpipeline' 'specpipeline_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 78 'specloopname' 'specloopname_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i32 %j_24" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 79 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln147_21 = trunc i32 %i_24" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 80 'trunc' 'trunc_ln147_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln147_22 = trunc i32 %k" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 81 'trunc' 'trunc_ln147_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.88ns)   --->   "%k_24 = add i32 %k, i32 1" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 82 'add' 'k_24' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.58ns)   --->   "%temp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %temp_18_read, i3 1, i32 %indices_1_load_read, i3 2, i32 %indices_2_load_read, i3 3, i32 %indices_3_load_read, i3 4, i32 %indices_4_load_read, i3 5, i32 %indices_5_load_read, i3 6, i32 %indices_6_load_read, i3 7, i32 %indices_7_load_read, i32 0, i3 %trunc_ln147_21" [firmware/nnet_utils/nnet_hept.h:151]   --->   Operation 83 'sparsemux' 'temp_9' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.58ns)   --->   "%temp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %temp_18_read, i3 1, i32 %indices_1_load_read, i3 2, i32 %indices_2_load_read, i3 3, i32 %indices_3_load_read, i3 4, i32 %indices_4_load_read, i3 5, i32 %indices_5_load_read, i3 6, i32 %indices_6_load_read, i3 7, i32 %indices_7_load_read, i32 0, i3 %trunc_ln147" [firmware/nnet_utils/nnet_hept.h:151]   --->   Operation 84 'sparsemux' 'temp_8' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i32 %temp_9" [firmware/nnet_utils/nnet_hept.h:151]   --->   Operation 85 'trunc' 'trunc_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln151 = add i6 %trunc_ln151, i6 %idx1_read" [firmware/nnet_utils/nnet_hept.h:151]   --->   Operation 86 'add' 'add_ln151' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.74ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.48i16.i16.i6, i6 0, i16 %arr_0_val_read, i6 1, i16 %arr_1_val_read, i6 2, i16 %arr_2_val_read, i6 3, i16 %arr_3_val_read, i6 4, i16 %arr_4_val_read, i6 5, i16 %arr_5_val_read, i6 6, i16 %arr_6_val_read, i6 7, i16 %arr_7_val_read, i6 8, i16 %arr_8_val_read, i6 9, i16 %arr_9_val_read, i6 10, i16 %arr_10_val_read, i6 11, i16 %arr_11_val_read, i6 12, i16 %arr_12_val_read, i6 13, i16 %arr_13_val_read, i6 14, i16 %arr_14_val_read, i6 15, i16 %arr_15_val_read, i6 16, i16 %arr_16_val_read, i6 17, i16 %arr_17_val_read, i6 18, i16 %arr_18_val_read, i6 19, i16 %arr_19_val_read, i6 20, i16 %arr_20_val_read, i6 21, i16 %arr_21_val_read, i6 22, i16 %arr_22_val_read, i6 23, i16 %arr_23_val_read, i6 24, i16 %arr_24_val_read, i6 25, i16 %arr_25_val_read, i6 26, i16 %arr_26_val_read, i6 27, i16 %arr_27_val_read, i6 28, i16 %arr_28_val_read, i6 29, i16 %arr_29_val_read, i6 30, i16 %arr_30_val_read, i6 31, i16 %arr_31_val_read, i6 32, i16 %arr_32_val_read, i6 33, i16 %arr_33_val_read, i6 34, i16 %arr_34_val_read, i6 35, i16 %arr_35_val_read, i6 36, i16 %arr_36_val_read, i6 37, i16 %arr_37_val_read, i6 38, i16 %arr_38_val_read, i6 39, i16 %arr_39_val_read, i6 40, i16 %arr_40_val_read, i6 41, i16 %arr_41_val_read, i6 42, i16 %arr_42_val_read, i6 43, i16 %arr_43_val_read, i6 44, i16 %arr_44_val_read, i6 45, i16 %arr_45_val_read, i6 46, i16 %arr_46_val_read, i6 47, i16 %arr_47_val_read, i16 0, i6 %add_ln151" [firmware/nnet_utils/nnet_hept.h:151]   --->   Operation 87 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.74> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln151_7 = trunc i32 %temp_8" [firmware/nnet_utils/nnet_hept.h:151]   --->   Operation 88 'trunc' 'trunc_ln151_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.70ns)   --->   "%add_ln151_1 = add i6 %trunc_ln151_7, i6 %idx1_read" [firmware/nnet_utils/nnet_hept.h:151]   --->   Operation 89 'add' 'add_ln151_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.74ns)   --->   "%tmp_575 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.48i16.i16.i6, i6 0, i16 %arr_0_val_read, i6 1, i16 %arr_1_val_read, i6 2, i16 %arr_2_val_read, i6 3, i16 %arr_3_val_read, i6 4, i16 %arr_4_val_read, i6 5, i16 %arr_5_val_read, i6 6, i16 %arr_6_val_read, i6 7, i16 %arr_7_val_read, i6 8, i16 %arr_8_val_read, i6 9, i16 %arr_9_val_read, i6 10, i16 %arr_10_val_read, i6 11, i16 %arr_11_val_read, i6 12, i16 %arr_12_val_read, i6 13, i16 %arr_13_val_read, i6 14, i16 %arr_14_val_read, i6 15, i16 %arr_15_val_read, i6 16, i16 %arr_16_val_read, i6 17, i16 %arr_17_val_read, i6 18, i16 %arr_18_val_read, i6 19, i16 %arr_19_val_read, i6 20, i16 %arr_20_val_read, i6 21, i16 %arr_21_val_read, i6 22, i16 %arr_22_val_read, i6 23, i16 %arr_23_val_read, i6 24, i16 %arr_24_val_read, i6 25, i16 %arr_25_val_read, i6 26, i16 %arr_26_val_read, i6 27, i16 %arr_27_val_read, i6 28, i16 %arr_28_val_read, i6 29, i16 %arr_29_val_read, i6 30, i16 %arr_30_val_read, i6 31, i16 %arr_31_val_read, i6 32, i16 %arr_32_val_read, i6 33, i16 %arr_33_val_read, i6 34, i16 %arr_34_val_read, i6 35, i16 %arr_35_val_read, i6 36, i16 %arr_36_val_read, i6 37, i16 %arr_37_val_read, i6 38, i16 %arr_38_val_read, i6 39, i16 %arr_39_val_read, i6 40, i16 %arr_40_val_read, i6 41, i16 %arr_41_val_read, i6 42, i16 %arr_42_val_read, i6 43, i16 %arr_43_val_read, i6 44, i16 %arr_44_val_read, i6 45, i16 %arr_45_val_read, i6 46, i16 %arr_46_val_read, i6 47, i16 %arr_47_val_read, i16 0, i6 %add_ln151_1" [firmware/nnet_utils/nnet_hept.h:151]   --->   Operation 90 'sparsemux' 'tmp_575' <Predicate = true> <Delay = 0.74> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.78ns)   --->   "%icmp_ln151 = icmp_sgt  i16 %tmp_s, i16 %tmp_575" [firmware/nnet_utils/nnet_hept.h:151]   --->   Operation 91 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %if.then, void %if.else" [firmware/nnet_utils/nnet_hept.h:151]   --->   Operation 92 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.88ns)   --->   "%i_25 = add i32 %i_24, i32 1" [firmware/nnet_utils/nnet_hept.h:152]   --->   Operation 93 'add' 'i_25' <Predicate = (!icmp_ln151)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.67ns)   --->   "%switch_ln152 = switch i3 %trunc_ln147_22, void %arrayidx36.case.79, i3 0, void %if.then.if.end_crit_edge65, i3 1, void %arrayidx36.case.13, i3 2, void %arrayidx36.case.24, i3 3, void %arrayidx36.case.35, i3 4, void %arrayidx36.case.46, i3 5, void %arrayidx36.case.57, i3 6, void %if.then.if.end_crit_edge" [firmware/nnet_utils/nnet_hept.h:152]   --->   Operation 94 'switch' 'switch_ln152' <Predicate = (!icmp_ln151)> <Delay = 0.67>
ST_2 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %i_25, i32 %i" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 95 'store' 'store_ln147' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 6)> <Delay = 0.38>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_9, i32 %temp_6" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 96 'store' 'store_ln136' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 6)> <Delay = 0.38>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln152 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:152]   --->   Operation 97 'br' 'br_ln152' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 6)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %i_25, i32 %i" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 98 'store' 'store_ln147' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 5)> <Delay = 0.38>
ST_2 : Operation 99 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_9, i32 %temp_5" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 99 'store' 'store_ln136' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 5)> <Delay = 0.38>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln152 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:152]   --->   Operation 100 'br' 'br_ln152' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 5)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %i_25, i32 %i" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 101 'store' 'store_ln147' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 4)> <Delay = 0.38>
ST_2 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_9, i32 %temp_4" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 102 'store' 'store_ln136' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 4)> <Delay = 0.38>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln152 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:152]   --->   Operation 103 'br' 'br_ln152' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 4)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %i_25, i32 %i" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 104 'store' 'store_ln147' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 3)> <Delay = 0.38>
ST_2 : Operation 105 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_9, i32 %temp_3" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 105 'store' 'store_ln136' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 3)> <Delay = 0.38>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln152 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:152]   --->   Operation 106 'br' 'br_ln152' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 3)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %i_25, i32 %i" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 107 'store' 'store_ln147' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 2)> <Delay = 0.38>
ST_2 : Operation 108 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_9, i32 %temp_2" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 108 'store' 'store_ln136' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 2)> <Delay = 0.38>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln152 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:152]   --->   Operation 109 'br' 'br_ln152' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 2)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %i_25, i32 %i" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 110 'store' 'store_ln147' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 1)> <Delay = 0.38>
ST_2 : Operation 111 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_9, i32 %temp_1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 111 'store' 'store_ln136' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 1)> <Delay = 0.38>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln152 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:152]   --->   Operation 112 'br' 'br_ln152' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %i_25, i32 %i" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 113 'store' 'store_ln147' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 0)> <Delay = 0.38>
ST_2 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_9, i32 %temp" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 114 'store' 'store_ln136' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 0)> <Delay = 0.38>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln152 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:152]   --->   Operation 115 'br' 'br_ln152' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 0)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %i_25, i32 %i" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 116 'store' 'store_ln147' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 7)> <Delay = 0.38>
ST_2 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_9, i32 %temp_7" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 117 'store' 'store_ln136' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 7)> <Delay = 0.38>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln152 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:152]   --->   Operation 118 'br' 'br_ln152' <Predicate = (!icmp_ln151 & trunc_ln147_22 == 7)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.88ns)   --->   "%j_25 = add i32 %j_24, i32 1" [firmware/nnet_utils/nnet_hept.h:154]   --->   Operation 119 'add' 'j_25' <Predicate = (icmp_ln151)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.67ns)   --->   "%switch_ln154 = switch i3 %trunc_ln147_22, void %arrayidx36.case.7, i3 0, void %if.else.if.end_crit_edge63, i3 1, void %arrayidx36.case.1, i3 2, void %arrayidx36.case.2, i3 3, void %arrayidx36.case.3, i3 4, void %arrayidx36.case.4, i3 5, void %arrayidx36.case.5, i3 6, void %if.else.if.end_crit_edge" [firmware/nnet_utils/nnet_hept.h:154]   --->   Operation 120 'switch' 'switch_ln154' <Predicate = (icmp_ln151)> <Delay = 0.67>
ST_2 : Operation 121 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %j_25, i32 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 121 'store' 'store_ln147' <Predicate = (icmp_ln151 & trunc_ln147_22 == 6)> <Delay = 0.38>
ST_2 : Operation 122 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_8, i32 %temp_6" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 122 'store' 'store_ln136' <Predicate = (icmp_ln151 & trunc_ln147_22 == 6)> <Delay = 0.38>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln154 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:154]   --->   Operation 123 'br' 'br_ln154' <Predicate = (icmp_ln151 & trunc_ln147_22 == 6)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %j_25, i32 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 124 'store' 'store_ln147' <Predicate = (icmp_ln151 & trunc_ln147_22 == 5)> <Delay = 0.38>
ST_2 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_8, i32 %temp_5" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 125 'store' 'store_ln136' <Predicate = (icmp_ln151 & trunc_ln147_22 == 5)> <Delay = 0.38>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln154 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:154]   --->   Operation 126 'br' 'br_ln154' <Predicate = (icmp_ln151 & trunc_ln147_22 == 5)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %j_25, i32 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 127 'store' 'store_ln147' <Predicate = (icmp_ln151 & trunc_ln147_22 == 4)> <Delay = 0.38>
ST_2 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_8, i32 %temp_4" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 128 'store' 'store_ln136' <Predicate = (icmp_ln151 & trunc_ln147_22 == 4)> <Delay = 0.38>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln154 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:154]   --->   Operation 129 'br' 'br_ln154' <Predicate = (icmp_ln151 & trunc_ln147_22 == 4)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %j_25, i32 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 130 'store' 'store_ln147' <Predicate = (icmp_ln151 & trunc_ln147_22 == 3)> <Delay = 0.38>
ST_2 : Operation 131 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_8, i32 %temp_3" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 131 'store' 'store_ln136' <Predicate = (icmp_ln151 & trunc_ln147_22 == 3)> <Delay = 0.38>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln154 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:154]   --->   Operation 132 'br' 'br_ln154' <Predicate = (icmp_ln151 & trunc_ln147_22 == 3)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %j_25, i32 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 133 'store' 'store_ln147' <Predicate = (icmp_ln151 & trunc_ln147_22 == 2)> <Delay = 0.38>
ST_2 : Operation 134 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_8, i32 %temp_2" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 134 'store' 'store_ln136' <Predicate = (icmp_ln151 & trunc_ln147_22 == 2)> <Delay = 0.38>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln154 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:154]   --->   Operation 135 'br' 'br_ln154' <Predicate = (icmp_ln151 & trunc_ln147_22 == 2)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %j_25, i32 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 136 'store' 'store_ln147' <Predicate = (icmp_ln151 & trunc_ln147_22 == 1)> <Delay = 0.38>
ST_2 : Operation 137 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_8, i32 %temp_1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 137 'store' 'store_ln136' <Predicate = (icmp_ln151 & trunc_ln147_22 == 1)> <Delay = 0.38>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln154 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:154]   --->   Operation 138 'br' 'br_ln154' <Predicate = (icmp_ln151 & trunc_ln147_22 == 1)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %j_25, i32 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 139 'store' 'store_ln147' <Predicate = (icmp_ln151 & trunc_ln147_22 == 0)> <Delay = 0.38>
ST_2 : Operation 140 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_8, i32 %temp" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 140 'store' 'store_ln136' <Predicate = (icmp_ln151 & trunc_ln147_22 == 0)> <Delay = 0.38>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln154 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:154]   --->   Operation 141 'br' 'br_ln154' <Predicate = (icmp_ln151 & trunc_ln147_22 == 0)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %j_25, i32 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 142 'store' 'store_ln147' <Predicate = (icmp_ln151 & trunc_ln147_22 == 7)> <Delay = 0.38>
ST_2 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_8, i32 %temp_7" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 143 'store' 'store_ln136' <Predicate = (icmp_ln151 & trunc_ln147_22 == 7)> <Delay = 0.38>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln154 = br void %if.end" [firmware/nnet_utils/nnet_hept.h:154]   --->   Operation 144 'br' 'br_ln154' <Predicate = (icmp_ln151 & trunc_ln147_22 == 7)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%i_26 = load i32 %i" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 145 'load' 'i_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%j_26 = load i32 %j"   --->   Operation 146 'load' 'j_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.88ns)   --->   "%icmp_ln149 = icmp_eq  i32 %i_26, i32 0" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 147 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %j_26, i32 1, i32 31" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 148 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.87ns)   --->   "%icmp_ln149_6 = icmp_eq  i31 %tmp, i31 0" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 149 'icmp' 'icmp_ln149_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.12ns)   --->   "%and_ln149 = and i1 %icmp_ln149, i1 %icmp_ln149_6" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 150 'and' 'and_ln149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %and_ln149, void %VITIS_LOOP_157_4_ifconv.exitStub, void %while.body" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 151 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%temp_load = load i32 %temp"   --->   Operation 152 'load' 'temp_load' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%temp_1_load = load i32 %temp_1"   --->   Operation 153 'load' 'temp_1_load' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%temp_2_load = load i32 %temp_2"   --->   Operation 154 'load' 'temp_2_load' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%temp_3_load = load i32 %temp_3"   --->   Operation 155 'load' 'temp_3_load' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%temp_4_load = load i32 %temp_4"   --->   Operation 156 'load' 'temp_4_load' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%temp_5_load = load i32 %temp_5"   --->   Operation 157 'load' 'temp_5_load' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%temp_6_load = load i32 %temp_6"   --->   Operation 158 'load' 'temp_6_load' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%temp_7_load = load i32 %temp_7"   --->   Operation 159 'load' 'temp_7_load' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %k_out, i32 %k" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 160 'write' 'write_ln147' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %k_1_out, i32 %k_24" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 161 'write' 'write_ln147' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_17_out, i32 %temp_7_load"   --->   Operation 162 'write' 'write_ln0' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_16_out, i32 %temp_6_load"   --->   Operation 163 'write' 'write_ln0' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_15_out, i32 %temp_5_load"   --->   Operation 164 'write' 'write_ln0' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_14_out, i32 %temp_4_load"   --->   Operation 165 'write' 'write_ln0' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_13_out, i32 %temp_3_load"   --->   Operation 166 'write' 'write_ln0' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_12_out, i32 %temp_2_load"   --->   Operation 167 'write' 'write_ln0' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_11_out, i32 %temp_1_load"   --->   Operation 168 'write' 'write_ln0' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_10_out, i32 %temp_load"   --->   Operation 169 'write' 'write_ln0' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %j_1_out, i32 %j_26"   --->   Operation 170 'write' 'write_ln0' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln149 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln149_out, i1 %icmp_ln149" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 171 'write' 'write_ln149' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln149 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_out, i1 %icmp_ln149_6" [firmware/nnet_utils/nnet_hept.h:149]   --->   Operation 172 'write' 'write_ln149' <Predicate = (!and_ln149)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 173 'ret' 'ret_ln0' <Predicate = (!and_ln149)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 32 bit ('j', firmware/nnet_utils/nnet_hept.h:147) [80]  (0.000 ns)
	'store' operation 0 bit ('store_ln147', firmware/nnet_utils/nnet_hept.h:147) of constant 1 on local variable 'j', firmware/nnet_utils/nnet_hept.h:147 [138]  (0.387 ns)

 <State 2>: 4.214ns
The critical path consists of the following:
	'load' operation 32 bit ('i', firmware/nnet_utils/nnet_hept.h:147) on local variable 'i', firmware/nnet_utils/nnet_hept.h:147 [143]  (0.000 ns)
	'sparsemux' operation 32 bit ('temp', firmware/nnet_utils/nnet_hept.h:151) [151]  (0.584 ns)
	'add' operation 6 bit ('add_ln151', firmware/nnet_utils/nnet_hept.h:151) [154]  (0.706 ns)
	'sparsemux' operation 16 bit ('tmp_s', firmware/nnet_utils/nnet_hept.h:151) [155]  (0.749 ns)
	'icmp' operation 1 bit ('icmp_ln151', firmware/nnet_utils/nnet_hept.h:151) [159]  (0.785 ns)
	'store' operation 0 bit ('store_ln147', firmware/nnet_utils/nnet_hept.h:147) of variable 'i', firmware/nnet_utils/nnet_hept.h:152 on local variable 'i', firmware/nnet_utils/nnet_hept.h:147 [185]  (0.387 ns)
	'load' operation 32 bit ('i', firmware/nnet_utils/nnet_hept.h:149) on local variable 'i', firmware/nnet_utils/nnet_hept.h:147 [232]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln149', firmware/nnet_utils/nnet_hept.h:149) [234]  (0.880 ns)
	'and' operation 1 bit ('and_ln149', firmware/nnet_utils/nnet_hept.h:149) [237]  (0.122 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
