library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity IR is
	port(ld, clk: in std_logic;
		a: in std_logic_vector(7 downto 0);
		out1, out2: out std_logic_vector(3 downto 0));
end IR;

architecture main of IR is
component mydff
	port(d, en, c: in std_logic;
		q: out std_logic);
end component;

signal x: std_logic_vector(7 downto 0);
begin
	ge: for i in 7 downto 0 generate
		gi: mydff port map(a(i), ld, clk, x(i));
	end generate;
	out1 <= x(7 downto 4);
	out2 <= x(3 downto 0);
end main;