<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY_primer25k/impl/gwsynthesis/RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY_primer25k/src/tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY_primer25k/src/Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan  1 14:18:22 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>25596</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>13552</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>834</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>74</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>4</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">30.863(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>114.522(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">40.941(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-5496.696</td>
<td>753</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-42.630</td>
<td>18</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-12.401</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.026</td>
<td>32.363</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-12.364</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>32.297</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-12.343</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.012</td>
<td>32.291</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-12.248</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.022</td>
<td>32.206</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-12.242</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>32.172</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-12.213</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>32.152</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-12.189</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>32.124</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-12.172</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>32.107</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-12.165</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>32.094</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-12.147</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>32.092</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-12.066</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>32.004</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-12.053</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.006</td>
<td>31.996</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-12.051</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>usb/temp_data_out_26_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>31.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-12.051</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>usb/temp_data_out_27_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>31.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-12.051</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>usb/temp_data_out_28_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>31.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-12.051</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>usb/temp_data_out_30_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>31.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-12.037</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>usb/temp_data_out_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>31.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-12.037</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>usb/temp_data_out_24_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>31.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-12.037</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>usb/temp_data_out_29_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>31.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-12.034</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>usb/temp_data_out_9_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.020</td>
<td>31.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-12.034</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>usb/temp_data_out_10_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.020</td>
<td>31.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-12.034</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>usb/temp_data_out_14_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.020</td>
<td>31.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-12.034</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/Q</td>
<td>usb/temp_data_out_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.020</td>
<td>31.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-12.018</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.012</td>
<td>31.966</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-12.017</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/Q</td>
<td>cpu_1/MEMWB_DMemOut_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>31.949</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.066</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dpi_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.348</td>
<td>1.248</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.062</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_0_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.342</td>
<td>1.246</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.062</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_13_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.342</td>
<td>1.246</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.062</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dmid_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.337</td>
<td>1.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.060</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_7_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.346</td>
<td>1.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.060</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_8_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.346</td>
<td>1.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.060</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_9_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.346</td>
<td>1.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.060</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_10_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.346</td>
<td>1.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.060</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_11_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.346</td>
<td>1.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.060</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_12_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.346</td>
<td>1.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.059</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ukprdyd_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.317</td>
<td>1.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.059</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ukprdy_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.317</td>
<td>1.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.058</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dmi_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.338</td>
<td>1.246</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.057</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_7_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.320</td>
<td>1.229</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.057</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_8_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.320</td>
<td>1.229</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.057</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_9_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.320</td>
<td>1.229</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.057</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_10_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.320</td>
<td>1.229</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.057</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_11_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.320</td>
<td>1.229</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.057</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_12_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.320</td>
<td>1.229</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.056</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/save_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.335</td>
<td>1.245</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.056</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_1_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.342</td>
<td>1.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.056</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_2_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.342</td>
<td>1.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.056</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_3_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.342</td>
<td>1.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.056</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_4_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.342</td>
<td>1.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.056</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_5_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.342</td>
<td>1.252</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.057</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.048</td>
<td>2.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.051</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.048</td>
<td>2.913</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.016</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.048</td>
<td>2.878</td>
</tr>
<tr>
<td>4</td>
<td>0.941</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.048</td>
<td>2.919</td>
</tr>
<tr>
<td>5</td>
<td>0.947</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.048</td>
<td>2.913</td>
</tr>
<tr>
<td>6</td>
<td>0.982</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.048</td>
<td>2.878</td>
</tr>
<tr>
<td>7</td>
<td>1.424</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.295</td>
<td>2.822</td>
</tr>
<tr>
<td>8</td>
<td>1.424</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.295</td>
<td>2.822</td>
</tr>
<tr>
<td>9</td>
<td>1.424</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.295</td>
<td>2.822</td>
</tr>
<tr>
<td>10</td>
<td>1.424</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.295</td>
<td>2.822</td>
</tr>
<tr>
<td>11</td>
<td>1.429</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.306</td>
<td>2.828</td>
</tr>
<tr>
<td>12</td>
<td>1.431</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.343</td>
<td>2.863</td>
</tr>
<tr>
<td>13</td>
<td>1.431</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.343</td>
<td>2.863</td>
</tr>
<tr>
<td>14</td>
<td>1.432</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.334</td>
<td>2.853</td>
</tr>
<tr>
<td>15</td>
<td>1.438</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.317</td>
<td>2.829</td>
</tr>
<tr>
<td>16</td>
<td>1.438</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.317</td>
<td>2.829</td>
</tr>
<tr>
<td>17</td>
<td>1.439</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.311</td>
<td>2.823</td>
</tr>
<tr>
<td>18</td>
<td>1.439</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.311</td>
<td>2.823</td>
</tr>
<tr>
<td>19</td>
<td>1.439</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.311</td>
<td>2.823</td>
</tr>
<tr>
<td>20</td>
<td>1.439</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.311</td>
<td>2.823</td>
</tr>
<tr>
<td>21</td>
<td>1.440</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ug_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.351</td>
<td>2.861</td>
</tr>
<tr>
<td>22</td>
<td>1.441</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/connected_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.348</td>
<td>2.858</td>
</tr>
<tr>
<td>23</td>
<td>16.929</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.040</td>
<td>2.878</td>
</tr>
<tr>
<td>24</td>
<td>16.931</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>2.913</td>
</tr>
<tr>
<td>25</td>
<td>16.940</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.012</td>
<td>2.919</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.085</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/nak_s1/PRESET</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.332</td>
<td>1.229</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.085</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.313</td>
<td>1.210</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.082</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.342</td>
<td>1.243</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.081</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.333</td>
<td>1.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.081</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.333</td>
<td>1.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.081</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/cond_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.323</td>
<td>1.224</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.079</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.321</td>
<td>1.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.079</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.321</td>
<td>1.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.078</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/inst_ready_s5/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.335</td>
<td>1.239</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.078</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/connected_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.338</td>
<td>1.243</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.078</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ug_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.340</td>
<td>1.244</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.078</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.337</td>
<td>1.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.078</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.338</td>
<td>1.243</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.076</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.308</td>
<td>1.214</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.076</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.323</td>
<td>1.229</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.076</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_6_s4/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.323</td>
<td>1.229</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.075</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.319</td>
<td>1.226</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.075</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.319</td>
<td>1.226</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.074</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.331</td>
<td>1.239</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.073</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>1.221</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.073</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>1.221</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.073</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>1.221</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.073</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>1.221</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.072</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.335</td>
<td>1.245</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.072</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.335</td>
<td>1.245</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM_3/dpb_inst_0</td>
</tr>
<tr>
<td>6</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM2_0/dpb_inst_0</td>
</tr>
<tr>
<td>7</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0</td>
</tr>
<tr>
<td>8</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0</td>
</tr>
<tr>
<td>9</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.407</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.143</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>cpu_1/data_addr_Z_3_s33/I1</td>
</tr>
<tr>
<td>17.408</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s33/F</td>
</tr>
<tr>
<td>17.545</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s27/I3</td>
</tr>
<tr>
<td>17.810</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s27/F</td>
</tr>
<tr>
<td>18.138</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s19/I3</td>
</tr>
<tr>
<td>18.428</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s19/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[3][B]</td>
<td>cpu_1/data_addr_Z_3_s16/I1</td>
</tr>
<tr>
<td>20.433</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C69[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s16/F</td>
</tr>
<tr>
<td>23.554</td>
<td>3.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td>cpu_1/data_addr_Z_3_s39/I0</td>
</tr>
<tr>
<td>23.817</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s39/F</td>
</tr>
<tr>
<td>25.393</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>bm/n15_s7/I0</td>
</tr>
<tr>
<td>25.683</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C42[3][A]</td>
<td style=" background: #97FFFF;">bm/n15_s7/F</td>
</tr>
<tr>
<td>26.575</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>flashController/n571_s22/I3</td>
</tr>
<tr>
<td>26.838</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">flashController/n571_s22/F</td>
</tr>
<tr>
<td>28.253</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>clint_inst/n675_s27/I3</td>
</tr>
<tr>
<td>28.515</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s27/F</td>
</tr>
<tr>
<td>31.113</td>
<td>2.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][A]</td>
<td>bu/data_read_19_s2/I1</td>
</tr>
<tr>
<td>31.375</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_19_s2/F</td>
</tr>
<tr>
<td>33.265</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>bu/data_read_19_s0/I3</td>
</tr>
<tr>
<td>33.528</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_19_s0/F</td>
</tr>
<tr>
<td>34.700</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td>bu/data_read_19_s/I1</td>
</tr>
<tr>
<td>34.963</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_19_s/F</td>
</tr>
<tr>
<td>34.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.626</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_19_s0/CLK</td>
</tr>
<tr>
<td>22.562</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C46[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.550, 20.239%; route: 25.431, 78.579%; tC2Q: 0.382, 1.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.994%; route: 1.943, 74.006%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.155</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>16.155</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>16.205</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>16.205</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>16.255</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>16.255</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>16.305</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>16.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>16.355</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>16.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.405</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/SUM</td>
</tr>
<tr>
<td>17.438</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td>cpu_1/data_addr_Z_8_s37/I2</td>
</tr>
<tr>
<td>17.899</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s37/F</td>
</tr>
<tr>
<td>18.092</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td>cpu_1/data_addr_Z_8_s33/I2</td>
</tr>
<tr>
<td>18.354</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s33/F</td>
</tr>
<tr>
<td>18.512</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][B]</td>
<td>cpu_1/data_addr_Z_8_s25/I3</td>
</tr>
<tr>
<td>19.028</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s25/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C50[1][A]</td>
<td>cpu_1/data_addr_Z_8_s18/I3</td>
</tr>
<tr>
<td>19.702</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C50[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s18/F</td>
</tr>
<tr>
<td>20.738</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[2][B]</td>
<td>cpu_1/data_addr_Z_8_s16/I1</td>
</tr>
<tr>
<td>21.199</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s16/F</td>
</tr>
<tr>
<td>23.540</td>
<td>2.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>cpu_1/data_addr_Z_8_s39/I3</td>
</tr>
<tr>
<td>24.057</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s39/F</td>
</tr>
<tr>
<td>25.724</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C58[2][B]</td>
<td>bu/btn_ren_Z_s3/I1</td>
</tr>
<tr>
<td>25.987</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R22C58[2][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s3/F</td>
</tr>
<tr>
<td>27.404</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>bu/data_read_31_s20/I1</td>
</tr>
<tr>
<td>27.865</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s20/F</td>
</tr>
<tr>
<td>33.688</td>
<td>5.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C82[3][B]</td>
<td>bu/data_read_1_s2/I2</td>
</tr>
<tr>
<td>34.103</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C82[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s2/F</td>
</tr>
<tr>
<td>34.105</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C82[0][A]</td>
<td>bu/data_read_1_s0/I3</td>
</tr>
<tr>
<td>34.632</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C82[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s0/F</td>
</tr>
<tr>
<td>34.634</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C82[1][A]</td>
<td>bu/data_read_1_s/I1</td>
</tr>
<tr>
<td>34.897</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C82[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s/F</td>
</tr>
<tr>
<td>34.897</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C82[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.596</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C82[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/CLK</td>
</tr>
<tr>
<td>22.533</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C82[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.531, 26.415%; route: 23.383, 72.401%; tC2Q: 0.382, 1.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.288%; route: 1.914, 73.712%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.407</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.143</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>cpu_1/data_addr_Z_3_s33/I1</td>
</tr>
<tr>
<td>17.408</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s33/F</td>
</tr>
<tr>
<td>17.545</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s27/I3</td>
</tr>
<tr>
<td>17.810</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s27/F</td>
</tr>
<tr>
<td>18.138</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s19/I3</td>
</tr>
<tr>
<td>18.428</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s19/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[3][B]</td>
<td>cpu_1/data_addr_Z_3_s16/I1</td>
</tr>
<tr>
<td>20.433</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C69[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s16/F</td>
</tr>
<tr>
<td>23.554</td>
<td>3.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td>cpu_1/data_addr_Z_3_s39/I0</td>
</tr>
<tr>
<td>23.817</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s39/F</td>
</tr>
<tr>
<td>25.393</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>bm/n15_s7/I0</td>
</tr>
<tr>
<td>25.683</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C42[3][A]</td>
<td style=" background: #97FFFF;">bm/n15_s7/F</td>
</tr>
<tr>
<td>26.575</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>flashController/n571_s22/I3</td>
</tr>
<tr>
<td>26.838</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">flashController/n571_s22/F</td>
</tr>
<tr>
<td>28.253</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>clint_inst/n675_s27/I3</td>
</tr>
<tr>
<td>28.515</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s27/F</td>
</tr>
<tr>
<td>29.638</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td>bu/data_read_31_s7/I1</td>
</tr>
<tr>
<td>29.900</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R12C46[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s7/F</td>
</tr>
<tr>
<td>32.888</td>
<td>2.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[1][A]</td>
<td>bu/data_read_22_s0/I2</td>
</tr>
<tr>
<td>33.414</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C68[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_22_s0/F</td>
</tr>
<tr>
<td>34.369</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C81[3][A]</td>
<td>bu/data_read_22_s/I1</td>
</tr>
<tr>
<td>34.890</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C81[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_22_s/F</td>
</tr>
<tr>
<td>34.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C81[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C81[3][A]</td>
<td>cpu_1/MEMWB_DMemOut_22_s0/CLK</td>
</tr>
<tr>
<td>22.548</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C81[3][A]</td>
<td>cpu_1/MEMWB_DMemOut_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.072, 21.903%; route: 24.836, 76.913%; tC2Q: 0.382, 1.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.134%; route: 1.929, 73.866%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.407</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.143</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>cpu_1/data_addr_Z_3_s33/I1</td>
</tr>
<tr>
<td>17.408</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s33/F</td>
</tr>
<tr>
<td>17.545</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s27/I3</td>
</tr>
<tr>
<td>17.810</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s27/F</td>
</tr>
<tr>
<td>18.138</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s19/I3</td>
</tr>
<tr>
<td>18.428</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s19/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[3][B]</td>
<td>cpu_1/data_addr_Z_3_s16/I1</td>
</tr>
<tr>
<td>20.433</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C69[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s16/F</td>
</tr>
<tr>
<td>23.554</td>
<td>3.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td>cpu_1/data_addr_Z_3_s39/I0</td>
</tr>
<tr>
<td>23.817</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s39/F</td>
</tr>
<tr>
<td>25.393</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>bm/n15_s7/I0</td>
</tr>
<tr>
<td>25.683</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C42[3][A]</td>
<td style=" background: #97FFFF;">bm/n15_s7/F</td>
</tr>
<tr>
<td>26.575</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>flashController/n571_s22/I3</td>
</tr>
<tr>
<td>26.838</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">flashController/n571_s22/F</td>
</tr>
<tr>
<td>28.253</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>clint_inst/n675_s27/I3</td>
</tr>
<tr>
<td>28.515</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s27/F</td>
</tr>
<tr>
<td>29.638</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td>bu/data_read_31_s7/I1</td>
</tr>
<tr>
<td>29.900</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R12C46[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s7/F</td>
</tr>
<tr>
<td>33.444</td>
<td>3.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C61[3][A]</td>
<td>bu/data_read_4_s0/I2</td>
</tr>
<tr>
<td>33.859</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C61[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_4_s0/F</td>
</tr>
<tr>
<td>34.279</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C65[1][B]</td>
<td>bu/data_read_4_s/I1</td>
</tr>
<tr>
<td>34.805</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C65[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_4_s/F</td>
</tr>
<tr>
<td>34.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C65[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C65[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_4_s0/CLK</td>
</tr>
<tr>
<td>22.558</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C65[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.966, 21.631%; route: 24.857, 77.182%; tC2Q: 0.382, 1.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.155</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>16.155</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>16.205</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>16.205</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>16.255</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>16.255</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>16.305</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>16.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>16.355</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>16.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.405</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/SUM</td>
</tr>
<tr>
<td>17.438</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td>cpu_1/data_addr_Z_8_s37/I2</td>
</tr>
<tr>
<td>17.899</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s37/F</td>
</tr>
<tr>
<td>18.092</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td>cpu_1/data_addr_Z_8_s33/I2</td>
</tr>
<tr>
<td>18.354</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s33/F</td>
</tr>
<tr>
<td>18.512</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][B]</td>
<td>cpu_1/data_addr_Z_8_s25/I3</td>
</tr>
<tr>
<td>19.028</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s25/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C50[1][A]</td>
<td>cpu_1/data_addr_Z_8_s18/I3</td>
</tr>
<tr>
<td>19.702</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C50[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s18/F</td>
</tr>
<tr>
<td>20.738</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[2][B]</td>
<td>cpu_1/data_addr_Z_8_s16/I1</td>
</tr>
<tr>
<td>21.199</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s16/F</td>
</tr>
<tr>
<td>23.540</td>
<td>2.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>cpu_1/data_addr_Z_8_s39/I3</td>
</tr>
<tr>
<td>24.057</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s39/F</td>
</tr>
<tr>
<td>25.724</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C58[2][B]</td>
<td>bu/btn_ren_Z_s3/I1</td>
</tr>
<tr>
<td>25.987</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R22C58[2][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s3/F</td>
</tr>
<tr>
<td>27.404</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>bu/data_read_31_s20/I1</td>
</tr>
<tr>
<td>27.865</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s20/F</td>
</tr>
<tr>
<td>32.382</td>
<td>4.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[2][B]</td>
<td>bu/data_read_2_s2/I2</td>
</tr>
<tr>
<td>32.644</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C80[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_2_s2/F</td>
</tr>
<tr>
<td>32.647</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][B]</td>
<td>bu/data_read_2_s0/I3</td>
</tr>
<tr>
<td>33.173</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_2_s0/F</td>
</tr>
<tr>
<td>34.245</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C83[2][B]</td>
<td>bu/data_read_2_s/I1</td>
</tr>
<tr>
<td>34.772</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C83[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_2_s/F</td>
</tr>
<tr>
<td>34.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C83[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C83[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0/CLK</td>
</tr>
<tr>
<td>22.529</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C83[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.642, 26.864%; route: 23.147, 71.948%; tC2Q: 0.382, 1.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.407</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.143</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>cpu_1/data_addr_Z_3_s33/I1</td>
</tr>
<tr>
<td>17.408</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s33/F</td>
</tr>
<tr>
<td>17.545</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s27/I3</td>
</tr>
<tr>
<td>17.810</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s27/F</td>
</tr>
<tr>
<td>18.138</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s19/I3</td>
</tr>
<tr>
<td>18.428</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s19/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[3][B]</td>
<td>cpu_1/data_addr_Z_3_s16/I1</td>
</tr>
<tr>
<td>20.433</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C69[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s16/F</td>
</tr>
<tr>
<td>23.554</td>
<td>3.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td>cpu_1/data_addr_Z_3_s39/I0</td>
</tr>
<tr>
<td>23.817</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s39/F</td>
</tr>
<tr>
<td>25.569</td>
<td>1.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>flashController/n1279_s3/I0</td>
</tr>
<tr>
<td>26.095</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">flashController/n1279_s3/F</td>
</tr>
<tr>
<td>26.985</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>usb/data_out_23_s7/I1</td>
</tr>
<tr>
<td>27.512</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C41[0][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s7/F</td>
</tr>
<tr>
<td>28.777</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[3][A]</td>
<td>bu/data_read_31_s24/I0</td>
</tr>
<tr>
<td>29.042</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R21C58[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s24/F</td>
</tr>
<tr>
<td>30.598</td>
<td>1.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][A]</td>
<td>bu/data_read_24_s5/I0</td>
</tr>
<tr>
<td>30.860</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C45[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s5/F</td>
</tr>
<tr>
<td>33.960</td>
<td>3.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C80[0][A]</td>
<td>bu/data_read_0_s0/I3</td>
</tr>
<tr>
<td>34.487</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C80[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_0_s0/F</td>
</tr>
<tr>
<td>34.489</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td>bu/data_read_0_s/I0</td>
</tr>
<tr>
<td>34.752</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_0_s/F</td>
</tr>
<tr>
<td>34.752</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C80[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_0_s0/CLK</td>
</tr>
<tr>
<td>22.538</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C80[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.316, 22.755%; route: 24.453, 76.055%; tC2Q: 0.382, 1.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.407</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.143</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>cpu_1/data_addr_Z_3_s33/I1</td>
</tr>
<tr>
<td>17.408</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s33/F</td>
</tr>
<tr>
<td>17.545</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s27/I3</td>
</tr>
<tr>
<td>17.810</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s27/F</td>
</tr>
<tr>
<td>18.138</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s19/I3</td>
</tr>
<tr>
<td>18.428</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s19/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[3][B]</td>
<td>cpu_1/data_addr_Z_3_s16/I1</td>
</tr>
<tr>
<td>20.433</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C69[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s16/F</td>
</tr>
<tr>
<td>23.554</td>
<td>3.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td>cpu_1/data_addr_Z_3_s39/I0</td>
</tr>
<tr>
<td>23.817</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s39/F</td>
</tr>
<tr>
<td>25.393</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>bm/n15_s7/I0</td>
</tr>
<tr>
<td>25.683</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C42[3][A]</td>
<td style=" background: #97FFFF;">bm/n15_s7/F</td>
</tr>
<tr>
<td>26.575</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>flashController/n571_s22/I3</td>
</tr>
<tr>
<td>26.838</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">flashController/n571_s22/F</td>
</tr>
<tr>
<td>28.253</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>clint_inst/n675_s27/I3</td>
</tr>
<tr>
<td>28.515</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s27/F</td>
</tr>
<tr>
<td>29.638</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td>bu/data_read_31_s7/I1</td>
</tr>
<tr>
<td>29.900</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R12C46[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s7/F</td>
</tr>
<tr>
<td>32.370</td>
<td>2.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C66[3][A]</td>
<td>bu/data_read_6_s0/I2</td>
</tr>
<tr>
<td>32.892</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C66[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_6_s0/F</td>
</tr>
<tr>
<td>34.208</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C79[1][B]</td>
<td>bu/data_read_6_s/I1</td>
</tr>
<tr>
<td>34.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C79[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_6_s/F</td>
</tr>
<tr>
<td>34.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C79[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C79[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_6_s0/CLK</td>
</tr>
<tr>
<td>22.535</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C79[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.062, 21.985%; route: 24.679, 76.824%; tC2Q: 0.382, 1.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.155</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>16.155</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>16.205</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>16.205</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>16.255</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>16.255</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>16.305</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>16.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>16.355</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>16.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.405</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/SUM</td>
</tr>
<tr>
<td>17.438</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td>cpu_1/data_addr_Z_8_s37/I2</td>
</tr>
<tr>
<td>17.899</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s37/F</td>
</tr>
<tr>
<td>18.092</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td>cpu_1/data_addr_Z_8_s33/I2</td>
</tr>
<tr>
<td>18.354</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s33/F</td>
</tr>
<tr>
<td>18.512</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][B]</td>
<td>cpu_1/data_addr_Z_8_s25/I3</td>
</tr>
<tr>
<td>19.028</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s25/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C50[1][A]</td>
<td>cpu_1/data_addr_Z_8_s18/I3</td>
</tr>
<tr>
<td>19.702</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C50[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s18/F</td>
</tr>
<tr>
<td>20.738</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[2][B]</td>
<td>cpu_1/data_addr_Z_8_s16/I1</td>
</tr>
<tr>
<td>21.199</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s16/F</td>
</tr>
<tr>
<td>23.540</td>
<td>2.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>cpu_1/data_addr_Z_8_s39/I3</td>
</tr>
<tr>
<td>24.057</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s39/F</td>
</tr>
<tr>
<td>25.724</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C58[2][B]</td>
<td>bu/btn_ren_Z_s3/I1</td>
</tr>
<tr>
<td>25.987</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R22C58[2][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s3/F</td>
</tr>
<tr>
<td>27.404</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>bu/data_read_31_s20/I1</td>
</tr>
<tr>
<td>27.865</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s20/F</td>
</tr>
<tr>
<td>33.495</td>
<td>5.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C79[2][B]</td>
<td>bu/data_read_17_s2/I2</td>
</tr>
<tr>
<td>33.758</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C79[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_17_s2/F</td>
</tr>
<tr>
<td>33.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C79[1][A]</td>
<td>bu/data_read_17_s0/I3</td>
</tr>
<tr>
<td>34.287</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C79[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_17_s0/F</td>
</tr>
<tr>
<td>34.444</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C79[2][B]</td>
<td>bu/data_read_17_s/I1</td>
</tr>
<tr>
<td>34.707</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C79[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_17_s/F</td>
</tr>
<tr>
<td>34.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C79[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C79[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_17_s0/CLK</td>
</tr>
<tr>
<td>22.535</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C79[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.379, 26.096%; route: 23.346, 72.712%; tC2Q: 0.382, 1.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.155</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>16.155</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>16.205</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>16.205</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>16.255</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>16.255</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>16.305</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>16.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>16.355</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>16.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.405</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>16.702</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/SUM</td>
</tr>
<tr>
<td>17.438</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td>cpu_1/data_addr_Z_8_s37/I2</td>
</tr>
<tr>
<td>17.899</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s37/F</td>
</tr>
<tr>
<td>18.092</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td>cpu_1/data_addr_Z_8_s33/I2</td>
</tr>
<tr>
<td>18.354</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s33/F</td>
</tr>
<tr>
<td>18.512</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][B]</td>
<td>cpu_1/data_addr_Z_8_s25/I3</td>
</tr>
<tr>
<td>19.028</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s25/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C50[1][A]</td>
<td>cpu_1/data_addr_Z_8_s18/I3</td>
</tr>
<tr>
<td>19.702</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C50[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s18/F</td>
</tr>
<tr>
<td>20.738</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[2][B]</td>
<td>cpu_1/data_addr_Z_8_s16/I1</td>
</tr>
<tr>
<td>21.199</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C54[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s16/F</td>
</tr>
<tr>
<td>23.540</td>
<td>2.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>cpu_1/data_addr_Z_8_s39/I3</td>
</tr>
<tr>
<td>24.057</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_8_s39/F</td>
</tr>
<tr>
<td>25.724</td>
<td>1.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C58[2][B]</td>
<td>bu/btn_ren_Z_s3/I1</td>
</tr>
<tr>
<td>25.987</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R22C58[2][B]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s3/F</td>
</tr>
<tr>
<td>27.404</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>bu/data_read_31_s20/I1</td>
</tr>
<tr>
<td>27.865</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s20/F</td>
</tr>
<tr>
<td>33.498</td>
<td>5.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][A]</td>
<td>bu/data_read_29_s2/I2</td>
</tr>
<tr>
<td>33.760</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s2/F</td>
</tr>
<tr>
<td>33.763</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[3][A]</td>
<td>bu/data_read_29_s0/I3</td>
</tr>
<tr>
<td>34.053</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C82[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s0/F</td>
</tr>
<tr>
<td>34.233</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C83[1][B]</td>
<td>bu/data_read_29_s/I1</td>
</tr>
<tr>
<td>34.694</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C83[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s/F</td>
</tr>
<tr>
<td>34.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C83[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C83[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_29_s0/CLK</td>
</tr>
<tr>
<td>22.529</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C83[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.341, 25.990%; route: 23.371, 72.818%; tC2Q: 0.382, 1.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.407</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.143</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>cpu_1/data_addr_Z_3_s33/I1</td>
</tr>
<tr>
<td>17.408</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s33/F</td>
</tr>
<tr>
<td>17.545</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s27/I3</td>
</tr>
<tr>
<td>17.810</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s27/F</td>
</tr>
<tr>
<td>18.138</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s19/I3</td>
</tr>
<tr>
<td>18.428</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s19/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[3][B]</td>
<td>cpu_1/data_addr_Z_3_s16/I1</td>
</tr>
<tr>
<td>20.433</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C69[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s16/F</td>
</tr>
<tr>
<td>23.554</td>
<td>3.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td>cpu_1/data_addr_Z_3_s39/I0</td>
</tr>
<tr>
<td>23.817</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s39/F</td>
</tr>
<tr>
<td>25.393</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>bm/n15_s7/I0</td>
</tr>
<tr>
<td>25.683</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C42[3][A]</td>
<td style=" background: #97FFFF;">bm/n15_s7/F</td>
</tr>
<tr>
<td>26.575</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>flashController/n571_s22/I3</td>
</tr>
<tr>
<td>26.838</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">flashController/n571_s22/F</td>
</tr>
<tr>
<td>28.253</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>clint_inst/n675_s27/I3</td>
</tr>
<tr>
<td>28.515</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s27/F</td>
</tr>
<tr>
<td>29.638</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td>bu/data_read_31_s7/I1</td>
</tr>
<tr>
<td>29.900</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R12C46[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s7/F</td>
</tr>
<tr>
<td>32.288</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C67[3][A]</td>
<td>bu/data_read_25_s0/I2</td>
</tr>
<tr>
<td>32.809</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C67[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_25_s0/F</td>
</tr>
<tr>
<td>34.165</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C82[0][A]</td>
<td>bu/data_read_25_s/I1</td>
</tr>
<tr>
<td>34.692</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C82[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_25_s/F</td>
</tr>
<tr>
<td>34.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C82[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C82[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_25_s0/CLK</td>
</tr>
<tr>
<td>22.544</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C82[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.072, 22.038%; route: 24.637, 76.770%; tC2Q: 0.382, 1.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.407</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.143</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>cpu_1/data_addr_Z_3_s33/I1</td>
</tr>
<tr>
<td>17.408</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s33/F</td>
</tr>
<tr>
<td>17.545</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s27/I3</td>
</tr>
<tr>
<td>17.810</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s27/F</td>
</tr>
<tr>
<td>18.138</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s19/I3</td>
</tr>
<tr>
<td>18.428</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s19/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[3][B]</td>
<td>cpu_1/data_addr_Z_3_s16/I1</td>
</tr>
<tr>
<td>20.433</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C69[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s16/F</td>
</tr>
<tr>
<td>23.554</td>
<td>3.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td>cpu_1/data_addr_Z_3_s39/I0</td>
</tr>
<tr>
<td>23.817</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s39/F</td>
</tr>
<tr>
<td>25.393</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>bm/n15_s7/I0</td>
</tr>
<tr>
<td>25.683</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C42[3][A]</td>
<td style=" background: #97FFFF;">bm/n15_s7/F</td>
</tr>
<tr>
<td>26.575</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>flashController/n571_s22/I3</td>
</tr>
<tr>
<td>26.838</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">flashController/n571_s22/F</td>
</tr>
<tr>
<td>28.253</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>clint_inst/n675_s27/I3</td>
</tr>
<tr>
<td>28.515</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s27/F</td>
</tr>
<tr>
<td>31.447</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C63[3][B]</td>
<td>bu/data_read_18_s2/I1</td>
</tr>
<tr>
<td>31.944</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C63[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s2/F</td>
</tr>
<tr>
<td>31.947</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C63[3][A]</td>
<td>bu/data_read_18_s0/I3</td>
</tr>
<tr>
<td>32.444</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C63[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s0/F</td>
</tr>
<tr>
<td>34.143</td>
<td>1.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[0][B]</td>
<td>bu/data_read_18_s/I1</td>
</tr>
<tr>
<td>34.604</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C82[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s/F</td>
</tr>
<tr>
<td>34.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_18_s0/CLK</td>
</tr>
<tr>
<td>22.538</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C82[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.219, 22.556%; route: 24.403, 76.249%; tC2Q: 0.382, 1.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.228%; route: 1.920, 73.772%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.407</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.143</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>cpu_1/data_addr_Z_3_s33/I1</td>
</tr>
<tr>
<td>17.408</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s33/F</td>
</tr>
<tr>
<td>17.545</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s27/I3</td>
</tr>
<tr>
<td>17.810</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s27/F</td>
</tr>
<tr>
<td>18.138</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s19/I3</td>
</tr>
<tr>
<td>18.428</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s19/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[3][B]</td>
<td>cpu_1/data_addr_Z_3_s16/I1</td>
</tr>
<tr>
<td>20.433</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C69[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s16/F</td>
</tr>
<tr>
<td>23.554</td>
<td>3.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td>cpu_1/data_addr_Z_3_s39/I0</td>
</tr>
<tr>
<td>23.817</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s39/F</td>
</tr>
<tr>
<td>25.569</td>
<td>1.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>flashController/n1279_s3/I0</td>
</tr>
<tr>
<td>26.095</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C41[0][B]</td>
<td style=" background: #97FFFF;">flashController/n1279_s3/F</td>
</tr>
<tr>
<td>26.985</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>usb/data_out_23_s7/I1</td>
</tr>
<tr>
<td>27.512</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C41[0][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s7/F</td>
</tr>
<tr>
<td>28.777</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[3][A]</td>
<td>bu/data_read_31_s24/I0</td>
</tr>
<tr>
<td>29.042</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R21C58[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s24/F</td>
</tr>
<tr>
<td>30.598</td>
<td>1.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][A]</td>
<td>bu/data_read_24_s5/I0</td>
</tr>
<tr>
<td>30.860</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R23C45[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s5/F</td>
</tr>
<tr>
<td>33.560</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C81[1][B]</td>
<td>bu/data_read_24_s0/I3</td>
</tr>
<tr>
<td>34.077</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C81[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s0/F</td>
</tr>
<tr>
<td>34.079</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C81[0][A]</td>
<td>bu/data_read_24_s/I0</td>
</tr>
<tr>
<td>34.595</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C81[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s/F</td>
</tr>
<tr>
<td>34.595</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C81[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C81[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/CLK</td>
</tr>
<tr>
<td>22.542</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C81[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.560, 23.628%; route: 24.053, 75.176%; tC2Q: 0.382, 1.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R29C67[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.397</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.859</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>5.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[3][B]</td>
<td>cpu_1/wRegData_31_s1/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>R18C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>9.482</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[2][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>9.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>10.729</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C57[3][A]</td>
<td>cpu_1/ALUInA_11_s0/I0</td>
</tr>
<tr>
<td>11.250</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s0/F</td>
</tr>
<tr>
<td>14.039</td>
<td>2.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[0][B]</td>
<td>cpu_1/cpu_alu/n51_s7/I2</td>
</tr>
<tr>
<td>14.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[1][A]</td>
<td>cpu_1/cpu_alu/n53_s9/I0</td>
</tr>
<tr>
<td>14.822</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s9/F</td>
</tr>
<tr>
<td>17.590</td>
<td>2.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>ppu_inst/n33491_s15/I0</td>
</tr>
<tr>
<td>18.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s15/F</td>
</tr>
<tr>
<td>18.244</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>ppu_inst/n33491_s11/I2</td>
</tr>
<tr>
<td>18.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s11/F</td>
</tr>
<tr>
<td>19.544</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td>cpu_1/n4601_s7/I2</td>
</tr>
<tr>
<td>20.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s7/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>cpu_1/n4601_s4/I1</td>
</tr>
<tr>
<td>21.425</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s4/F</td>
</tr>
<tr>
<td>22.445</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>22.971</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C54[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>24.738</td>
<td>1.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>bu/data_read_31_s3/I2</td>
</tr>
<tr>
<td>25.259</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s3/F</td>
</tr>
<tr>
<td>27.151</td>
<td>1.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C59[3][B]</td>
<td>ppu_inst/n33525_s1/I0</td>
</tr>
<tr>
<td>27.416</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R21C59[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33525_s1/F</td>
</tr>
<tr>
<td>28.718</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>usb/data_out_23_s6/I2</td>
</tr>
<tr>
<td>29.244</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s6/F</td>
</tr>
<tr>
<td>30.486</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[0][B]</td>
<td>usb/data_out_23_s3/I2</td>
</tr>
<tr>
<td>31.003</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C59[0][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>32.980</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>33.395</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C87[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>34.340</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[0][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.601</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[0][A]</td>
<td>usb/temp_data_out_26_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C87[0][A]</td>
<td>usb/temp_data_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.484, 23.576%; route: 23.876, 75.219%; tC2Q: 0.382, 1.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.244%; route: 1.918, 73.756%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R29C67[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.397</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.859</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>5.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[3][B]</td>
<td>cpu_1/wRegData_31_s1/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>R18C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>9.482</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[2][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>9.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>10.729</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C57[3][A]</td>
<td>cpu_1/ALUInA_11_s0/I0</td>
</tr>
<tr>
<td>11.250</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s0/F</td>
</tr>
<tr>
<td>14.039</td>
<td>2.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[0][B]</td>
<td>cpu_1/cpu_alu/n51_s7/I2</td>
</tr>
<tr>
<td>14.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[1][A]</td>
<td>cpu_1/cpu_alu/n53_s9/I0</td>
</tr>
<tr>
<td>14.822</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s9/F</td>
</tr>
<tr>
<td>17.590</td>
<td>2.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>ppu_inst/n33491_s15/I0</td>
</tr>
<tr>
<td>18.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s15/F</td>
</tr>
<tr>
<td>18.244</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>ppu_inst/n33491_s11/I2</td>
</tr>
<tr>
<td>18.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s11/F</td>
</tr>
<tr>
<td>19.544</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td>cpu_1/n4601_s7/I2</td>
</tr>
<tr>
<td>20.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s7/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>cpu_1/n4601_s4/I1</td>
</tr>
<tr>
<td>21.425</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s4/F</td>
</tr>
<tr>
<td>22.445</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>22.971</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C54[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>24.738</td>
<td>1.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>bu/data_read_31_s3/I2</td>
</tr>
<tr>
<td>25.259</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s3/F</td>
</tr>
<tr>
<td>27.151</td>
<td>1.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C59[3][B]</td>
<td>ppu_inst/n33525_s1/I0</td>
</tr>
<tr>
<td>27.416</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R21C59[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33525_s1/F</td>
</tr>
<tr>
<td>28.718</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>usb/data_out_23_s6/I2</td>
</tr>
<tr>
<td>29.244</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s6/F</td>
</tr>
<tr>
<td>30.486</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[0][B]</td>
<td>usb/data_out_23_s3/I2</td>
</tr>
<tr>
<td>31.003</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C59[0][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>32.980</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>33.395</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C87[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>34.340</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[0][B]</td>
<td style=" font-weight:bold;">usb/temp_data_out_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.601</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[0][B]</td>
<td>usb/temp_data_out_27_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C87[0][B]</td>
<td>usb/temp_data_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.484, 23.576%; route: 23.876, 75.219%; tC2Q: 0.382, 1.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.244%; route: 1.918, 73.756%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R29C67[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.397</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.859</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>5.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[3][B]</td>
<td>cpu_1/wRegData_31_s1/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>R18C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>9.482</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[2][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>9.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>10.729</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C57[3][A]</td>
<td>cpu_1/ALUInA_11_s0/I0</td>
</tr>
<tr>
<td>11.250</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s0/F</td>
</tr>
<tr>
<td>14.039</td>
<td>2.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[0][B]</td>
<td>cpu_1/cpu_alu/n51_s7/I2</td>
</tr>
<tr>
<td>14.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[1][A]</td>
<td>cpu_1/cpu_alu/n53_s9/I0</td>
</tr>
<tr>
<td>14.822</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s9/F</td>
</tr>
<tr>
<td>17.590</td>
<td>2.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>ppu_inst/n33491_s15/I0</td>
</tr>
<tr>
<td>18.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s15/F</td>
</tr>
<tr>
<td>18.244</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>ppu_inst/n33491_s11/I2</td>
</tr>
<tr>
<td>18.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s11/F</td>
</tr>
<tr>
<td>19.544</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td>cpu_1/n4601_s7/I2</td>
</tr>
<tr>
<td>20.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s7/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>cpu_1/n4601_s4/I1</td>
</tr>
<tr>
<td>21.425</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s4/F</td>
</tr>
<tr>
<td>22.445</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>22.971</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C54[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>24.738</td>
<td>1.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>bu/data_read_31_s3/I2</td>
</tr>
<tr>
<td>25.259</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s3/F</td>
</tr>
<tr>
<td>27.151</td>
<td>1.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C59[3][B]</td>
<td>ppu_inst/n33525_s1/I0</td>
</tr>
<tr>
<td>27.416</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R21C59[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33525_s1/F</td>
</tr>
<tr>
<td>28.718</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>usb/data_out_23_s6/I2</td>
</tr>
<tr>
<td>29.244</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s6/F</td>
</tr>
<tr>
<td>30.486</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[0][B]</td>
<td>usb/data_out_23_s3/I2</td>
</tr>
<tr>
<td>31.003</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C59[0][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>32.980</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>33.395</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C87[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>34.340</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[1][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.601</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[1][A]</td>
<td>usb/temp_data_out_28_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C87[1][A]</td>
<td>usb/temp_data_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.484, 23.576%; route: 23.876, 75.219%; tC2Q: 0.382, 1.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.244%; route: 1.918, 73.756%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R29C67[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.397</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.859</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>5.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[3][B]</td>
<td>cpu_1/wRegData_31_s1/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>R18C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>9.482</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[2][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>9.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>10.729</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C57[3][A]</td>
<td>cpu_1/ALUInA_11_s0/I0</td>
</tr>
<tr>
<td>11.250</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s0/F</td>
</tr>
<tr>
<td>14.039</td>
<td>2.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[0][B]</td>
<td>cpu_1/cpu_alu/n51_s7/I2</td>
</tr>
<tr>
<td>14.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[1][A]</td>
<td>cpu_1/cpu_alu/n53_s9/I0</td>
</tr>
<tr>
<td>14.822</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s9/F</td>
</tr>
<tr>
<td>17.590</td>
<td>2.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>ppu_inst/n33491_s15/I0</td>
</tr>
<tr>
<td>18.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s15/F</td>
</tr>
<tr>
<td>18.244</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>ppu_inst/n33491_s11/I2</td>
</tr>
<tr>
<td>18.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s11/F</td>
</tr>
<tr>
<td>19.544</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td>cpu_1/n4601_s7/I2</td>
</tr>
<tr>
<td>20.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s7/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>cpu_1/n4601_s4/I1</td>
</tr>
<tr>
<td>21.425</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s4/F</td>
</tr>
<tr>
<td>22.445</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>22.971</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C54[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>24.738</td>
<td>1.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>bu/data_read_31_s3/I2</td>
</tr>
<tr>
<td>25.259</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s3/F</td>
</tr>
<tr>
<td>27.151</td>
<td>1.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C59[3][B]</td>
<td>ppu_inst/n33525_s1/I0</td>
</tr>
<tr>
<td>27.416</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R21C59[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33525_s1/F</td>
</tr>
<tr>
<td>28.718</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>usb/data_out_23_s6/I2</td>
</tr>
<tr>
<td>29.244</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s6/F</td>
</tr>
<tr>
<td>30.486</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[0][B]</td>
<td>usb/data_out_23_s3/I2</td>
</tr>
<tr>
<td>31.003</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C59[0][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>32.980</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>33.395</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C87[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>34.340</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[1][B]</td>
<td style=" font-weight:bold;">usb/temp_data_out_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.601</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[1][B]</td>
<td>usb/temp_data_out_30_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C87[1][B]</td>
<td>usb/temp_data_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.484, 23.576%; route: 23.876, 75.219%; tC2Q: 0.382, 1.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.244%; route: 1.918, 73.756%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R29C67[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.397</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.859</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>5.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[3][B]</td>
<td>cpu_1/wRegData_31_s1/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>R18C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>9.482</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[2][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>9.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>10.729</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C57[3][A]</td>
<td>cpu_1/ALUInA_11_s0/I0</td>
</tr>
<tr>
<td>11.250</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s0/F</td>
</tr>
<tr>
<td>14.039</td>
<td>2.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[0][B]</td>
<td>cpu_1/cpu_alu/n51_s7/I2</td>
</tr>
<tr>
<td>14.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[1][A]</td>
<td>cpu_1/cpu_alu/n53_s9/I0</td>
</tr>
<tr>
<td>14.822</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s9/F</td>
</tr>
<tr>
<td>17.590</td>
<td>2.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>ppu_inst/n33491_s15/I0</td>
</tr>
<tr>
<td>18.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s15/F</td>
</tr>
<tr>
<td>18.244</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>ppu_inst/n33491_s11/I2</td>
</tr>
<tr>
<td>18.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s11/F</td>
</tr>
<tr>
<td>19.544</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td>cpu_1/n4601_s7/I2</td>
</tr>
<tr>
<td>20.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s7/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>cpu_1/n4601_s4/I1</td>
</tr>
<tr>
<td>21.425</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s4/F</td>
</tr>
<tr>
<td>22.445</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>22.971</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C54[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>24.738</td>
<td>1.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>bu/data_read_31_s3/I2</td>
</tr>
<tr>
<td>25.259</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s3/F</td>
</tr>
<tr>
<td>27.151</td>
<td>1.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C59[3][B]</td>
<td>ppu_inst/n33525_s1/I0</td>
</tr>
<tr>
<td>27.416</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R21C59[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33525_s1/F</td>
</tr>
<tr>
<td>28.718</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>usb/data_out_23_s6/I2</td>
</tr>
<tr>
<td>29.244</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s6/F</td>
</tr>
<tr>
<td>30.486</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[0][B]</td>
<td>usb/data_out_23_s3/I2</td>
</tr>
<tr>
<td>31.003</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C59[0][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>32.980</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>33.395</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C87[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>34.338</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C86[0][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C86[0][A]</td>
<td>usb/temp_data_out_2_s0/CLK</td>
</tr>
<tr>
<td>22.301</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C86[0][A]</td>
<td>usb/temp_data_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.484, 23.578%; route: 23.874, 75.217%; tC2Q: 0.382, 1.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R29C67[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.397</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.859</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>5.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[3][B]</td>
<td>cpu_1/wRegData_31_s1/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>R18C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>9.482</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[2][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>9.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>10.729</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C57[3][A]</td>
<td>cpu_1/ALUInA_11_s0/I0</td>
</tr>
<tr>
<td>11.250</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s0/F</td>
</tr>
<tr>
<td>14.039</td>
<td>2.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[0][B]</td>
<td>cpu_1/cpu_alu/n51_s7/I2</td>
</tr>
<tr>
<td>14.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[1][A]</td>
<td>cpu_1/cpu_alu/n53_s9/I0</td>
</tr>
<tr>
<td>14.822</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s9/F</td>
</tr>
<tr>
<td>17.590</td>
<td>2.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>ppu_inst/n33491_s15/I0</td>
</tr>
<tr>
<td>18.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s15/F</td>
</tr>
<tr>
<td>18.244</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>ppu_inst/n33491_s11/I2</td>
</tr>
<tr>
<td>18.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s11/F</td>
</tr>
<tr>
<td>19.544</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td>cpu_1/n4601_s7/I2</td>
</tr>
<tr>
<td>20.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s7/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>cpu_1/n4601_s4/I1</td>
</tr>
<tr>
<td>21.425</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s4/F</td>
</tr>
<tr>
<td>22.445</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>22.971</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C54[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>24.738</td>
<td>1.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>bu/data_read_31_s3/I2</td>
</tr>
<tr>
<td>25.259</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s3/F</td>
</tr>
<tr>
<td>27.151</td>
<td>1.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C59[3][B]</td>
<td>ppu_inst/n33525_s1/I0</td>
</tr>
<tr>
<td>27.416</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R21C59[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33525_s1/F</td>
</tr>
<tr>
<td>28.718</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>usb/data_out_23_s6/I2</td>
</tr>
<tr>
<td>29.244</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s6/F</td>
</tr>
<tr>
<td>30.486</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[0][B]</td>
<td>usb/data_out_23_s3/I2</td>
</tr>
<tr>
<td>31.003</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C59[0][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>32.980</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>33.395</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C87[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>34.338</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C86[3][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C86[3][A]</td>
<td>usb/temp_data_out_24_s0/CLK</td>
</tr>
<tr>
<td>22.301</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C86[3][A]</td>
<td>usb/temp_data_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.484, 23.578%; route: 23.874, 75.217%; tC2Q: 0.382, 1.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R29C67[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.397</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.859</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>5.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[3][B]</td>
<td>cpu_1/wRegData_31_s1/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>R18C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>9.482</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[2][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>9.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>10.729</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C57[3][A]</td>
<td>cpu_1/ALUInA_11_s0/I0</td>
</tr>
<tr>
<td>11.250</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s0/F</td>
</tr>
<tr>
<td>14.039</td>
<td>2.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[0][B]</td>
<td>cpu_1/cpu_alu/n51_s7/I2</td>
</tr>
<tr>
<td>14.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[1][A]</td>
<td>cpu_1/cpu_alu/n53_s9/I0</td>
</tr>
<tr>
<td>14.822</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s9/F</td>
</tr>
<tr>
<td>17.590</td>
<td>2.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>ppu_inst/n33491_s15/I0</td>
</tr>
<tr>
<td>18.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s15/F</td>
</tr>
<tr>
<td>18.244</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>ppu_inst/n33491_s11/I2</td>
</tr>
<tr>
<td>18.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s11/F</td>
</tr>
<tr>
<td>19.544</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td>cpu_1/n4601_s7/I2</td>
</tr>
<tr>
<td>20.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s7/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>cpu_1/n4601_s4/I1</td>
</tr>
<tr>
<td>21.425</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s4/F</td>
</tr>
<tr>
<td>22.445</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>22.971</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C54[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>24.738</td>
<td>1.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>bu/data_read_31_s3/I2</td>
</tr>
<tr>
<td>25.259</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s3/F</td>
</tr>
<tr>
<td>27.151</td>
<td>1.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C59[3][B]</td>
<td>ppu_inst/n33525_s1/I0</td>
</tr>
<tr>
<td>27.416</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R21C59[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33525_s1/F</td>
</tr>
<tr>
<td>28.718</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>usb/data_out_23_s6/I2</td>
</tr>
<tr>
<td>29.244</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s6/F</td>
</tr>
<tr>
<td>30.486</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[0][B]</td>
<td>usb/data_out_23_s3/I2</td>
</tr>
<tr>
<td>31.003</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C59[0][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>32.980</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>33.395</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C87[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>34.338</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C86[2][B]</td>
<td style=" font-weight:bold;">usb/temp_data_out_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C86[2][B]</td>
<td>usb/temp_data_out_29_s0/CLK</td>
</tr>
<tr>
<td>22.301</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C86[2][B]</td>
<td>usb/temp_data_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.484, 23.578%; route: 23.874, 75.217%; tC2Q: 0.382, 1.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R29C67[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.397</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.859</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>5.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[3][B]</td>
<td>cpu_1/wRegData_31_s1/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>R18C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>9.482</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[2][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>9.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>10.729</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C57[3][A]</td>
<td>cpu_1/ALUInA_11_s0/I0</td>
</tr>
<tr>
<td>11.250</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s0/F</td>
</tr>
<tr>
<td>14.039</td>
<td>2.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[0][B]</td>
<td>cpu_1/cpu_alu/n51_s7/I2</td>
</tr>
<tr>
<td>14.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[1][A]</td>
<td>cpu_1/cpu_alu/n53_s9/I0</td>
</tr>
<tr>
<td>14.822</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s9/F</td>
</tr>
<tr>
<td>17.590</td>
<td>2.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>ppu_inst/n33491_s15/I0</td>
</tr>
<tr>
<td>18.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s15/F</td>
</tr>
<tr>
<td>18.244</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>ppu_inst/n33491_s11/I2</td>
</tr>
<tr>
<td>18.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s11/F</td>
</tr>
<tr>
<td>19.544</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td>cpu_1/n4601_s7/I2</td>
</tr>
<tr>
<td>20.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s7/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>cpu_1/n4601_s4/I1</td>
</tr>
<tr>
<td>21.425</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s4/F</td>
</tr>
<tr>
<td>22.445</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>22.971</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C54[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>24.738</td>
<td>1.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>bu/data_read_31_s3/I2</td>
</tr>
<tr>
<td>25.259</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s3/F</td>
</tr>
<tr>
<td>27.151</td>
<td>1.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C59[3][B]</td>
<td>ppu_inst/n33525_s1/I0</td>
</tr>
<tr>
<td>27.416</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R21C59[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33525_s1/F</td>
</tr>
<tr>
<td>28.718</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>usb/data_out_23_s6/I2</td>
</tr>
<tr>
<td>29.244</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s6/F</td>
</tr>
<tr>
<td>30.486</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[0][B]</td>
<td>usb/data_out_23_s3/I2</td>
</tr>
<tr>
<td>31.003</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C59[0][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>32.980</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>33.395</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C87[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>34.340</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[1][B]</td>
<td style=" font-weight:bold;">usb/temp_data_out_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[1][B]</td>
<td>usb/temp_data_out_9_s0/CLK</td>
</tr>
<tr>
<td>22.306</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C89[1][B]</td>
<td>usb/temp_data_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.484, 23.576%; route: 23.876, 75.219%; tC2Q: 0.382, 1.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R29C67[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.397</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.859</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>5.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[3][B]</td>
<td>cpu_1/wRegData_31_s1/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>R18C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>9.482</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[2][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>9.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>10.729</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C57[3][A]</td>
<td>cpu_1/ALUInA_11_s0/I0</td>
</tr>
<tr>
<td>11.250</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s0/F</td>
</tr>
<tr>
<td>14.039</td>
<td>2.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[0][B]</td>
<td>cpu_1/cpu_alu/n51_s7/I2</td>
</tr>
<tr>
<td>14.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[1][A]</td>
<td>cpu_1/cpu_alu/n53_s9/I0</td>
</tr>
<tr>
<td>14.822</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s9/F</td>
</tr>
<tr>
<td>17.590</td>
<td>2.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>ppu_inst/n33491_s15/I0</td>
</tr>
<tr>
<td>18.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s15/F</td>
</tr>
<tr>
<td>18.244</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>ppu_inst/n33491_s11/I2</td>
</tr>
<tr>
<td>18.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s11/F</td>
</tr>
<tr>
<td>19.544</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td>cpu_1/n4601_s7/I2</td>
</tr>
<tr>
<td>20.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s7/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>cpu_1/n4601_s4/I1</td>
</tr>
<tr>
<td>21.425</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s4/F</td>
</tr>
<tr>
<td>22.445</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>22.971</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C54[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>24.738</td>
<td>1.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>bu/data_read_31_s3/I2</td>
</tr>
<tr>
<td>25.259</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s3/F</td>
</tr>
<tr>
<td>27.151</td>
<td>1.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C59[3][B]</td>
<td>ppu_inst/n33525_s1/I0</td>
</tr>
<tr>
<td>27.416</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R21C59[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33525_s1/F</td>
</tr>
<tr>
<td>28.718</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>usb/data_out_23_s6/I2</td>
</tr>
<tr>
<td>29.244</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s6/F</td>
</tr>
<tr>
<td>30.486</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[0][B]</td>
<td>usb/data_out_23_s3/I2</td>
</tr>
<tr>
<td>31.003</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C59[0][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>32.980</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>33.395</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C87[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>34.340</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[0][B]</td>
<td style=" font-weight:bold;">usb/temp_data_out_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[0][B]</td>
<td>usb/temp_data_out_10_s0/CLK</td>
</tr>
<tr>
<td>22.306</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C89[0][B]</td>
<td>usb/temp_data_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.484, 23.576%; route: 23.876, 75.219%; tC2Q: 0.382, 1.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R29C67[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.397</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.859</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>5.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[3][B]</td>
<td>cpu_1/wRegData_31_s1/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>R18C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>9.482</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[2][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>9.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>10.729</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C57[3][A]</td>
<td>cpu_1/ALUInA_11_s0/I0</td>
</tr>
<tr>
<td>11.250</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s0/F</td>
</tr>
<tr>
<td>14.039</td>
<td>2.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[0][B]</td>
<td>cpu_1/cpu_alu/n51_s7/I2</td>
</tr>
<tr>
<td>14.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[1][A]</td>
<td>cpu_1/cpu_alu/n53_s9/I0</td>
</tr>
<tr>
<td>14.822</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s9/F</td>
</tr>
<tr>
<td>17.590</td>
<td>2.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>ppu_inst/n33491_s15/I0</td>
</tr>
<tr>
<td>18.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s15/F</td>
</tr>
<tr>
<td>18.244</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>ppu_inst/n33491_s11/I2</td>
</tr>
<tr>
<td>18.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s11/F</td>
</tr>
<tr>
<td>19.544</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td>cpu_1/n4601_s7/I2</td>
</tr>
<tr>
<td>20.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s7/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>cpu_1/n4601_s4/I1</td>
</tr>
<tr>
<td>21.425</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s4/F</td>
</tr>
<tr>
<td>22.445</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>22.971</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C54[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>24.738</td>
<td>1.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>bu/data_read_31_s3/I2</td>
</tr>
<tr>
<td>25.259</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s3/F</td>
</tr>
<tr>
<td>27.151</td>
<td>1.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C59[3][B]</td>
<td>ppu_inst/n33525_s1/I0</td>
</tr>
<tr>
<td>27.416</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R21C59[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33525_s1/F</td>
</tr>
<tr>
<td>28.718</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>usb/data_out_23_s6/I2</td>
</tr>
<tr>
<td>29.244</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s6/F</td>
</tr>
<tr>
<td>30.486</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[0][B]</td>
<td>usb/data_out_23_s3/I2</td>
</tr>
<tr>
<td>31.003</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C59[0][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>32.980</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>33.395</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C87[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>34.340</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[0][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[0][A]</td>
<td>usb/temp_data_out_14_s0/CLK</td>
</tr>
<tr>
<td>22.306</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C89[0][A]</td>
<td>usb/temp_data_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.484, 23.576%; route: 23.876, 75.219%; tC2Q: 0.382, 1.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_ALUOut_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/temp_data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>cpu_1/MEMWB_ALUOut_1_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R29C67[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_ALUOut_1_s0/Q</td>
</tr>
<tr>
<td>5.397</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td>cpu_1/wRegData_31_s7/I2</td>
</tr>
<tr>
<td>5.859</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s7/F</td>
</tr>
<tr>
<td>5.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C56[3][B]</td>
<td>cpu_1/wRegData_31_s1/I2</td>
</tr>
<tr>
<td>6.276</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>R18C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[3][A]</td>
<td>cpu_1/wRegData_11_s0/I0</td>
</tr>
<tr>
<td>7.909</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R14C48[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_11_s0/F</td>
</tr>
<tr>
<td>9.482</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[2][A]</td>
<td>cpu_1/ALUInA_11_s1/I0</td>
</tr>
<tr>
<td>9.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C57[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s1/F</td>
</tr>
<tr>
<td>10.729</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C57[3][A]</td>
<td>cpu_1/ALUInA_11_s0/I0</td>
</tr>
<tr>
<td>11.250</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R18C57[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s0/F</td>
</tr>
<tr>
<td>14.039</td>
<td>2.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[0][B]</td>
<td>cpu_1/cpu_alu/n51_s7/I2</td>
</tr>
<tr>
<td>14.301</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C58[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C58[1][A]</td>
<td>cpu_1/cpu_alu/n53_s9/I0</td>
</tr>
<tr>
<td>14.822</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n53_s9/F</td>
</tr>
<tr>
<td>17.590</td>
<td>2.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>ppu_inst/n33491_s15/I0</td>
</tr>
<tr>
<td>18.106</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s15/F</td>
</tr>
<tr>
<td>18.244</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>ppu_inst/n33491_s11/I2</td>
</tr>
<tr>
<td>18.506</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33491_s11/F</td>
</tr>
<tr>
<td>19.544</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td>cpu_1/n4601_s7/I2</td>
</tr>
<tr>
<td>20.060</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s7/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>cpu_1/n4601_s4/I1</td>
</tr>
<tr>
<td>21.425</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C52[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4601_s4/F</td>
</tr>
<tr>
<td>22.445</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td>bu/data_read_31_s14/I1</td>
</tr>
<tr>
<td>22.971</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C54[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s14/F</td>
</tr>
<tr>
<td>24.738</td>
<td>1.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>bu/data_read_31_s3/I2</td>
</tr>
<tr>
<td>25.259</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s3/F</td>
</tr>
<tr>
<td>27.151</td>
<td>1.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C59[3][B]</td>
<td>ppu_inst/n33525_s1/I0</td>
</tr>
<tr>
<td>27.416</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R21C59[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n33525_s1/F</td>
</tr>
<tr>
<td>28.718</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>usb/data_out_23_s6/I2</td>
</tr>
<tr>
<td>29.244</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C44[2][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s6/F</td>
</tr>
<tr>
<td>30.486</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C59[0][B]</td>
<td>usb/data_out_23_s3/I2</td>
</tr>
<tr>
<td>31.003</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C59[0][B]</td>
<td style=" background: #97FFFF;">usb/data_out_23_s3/F</td>
</tr>
<tr>
<td>32.980</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C87[3][B]</td>
<td>usb/n784_s1/I0</td>
</tr>
<tr>
<td>33.395</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R30C87[3][B]</td>
<td style=" background: #97FFFF;">usb/n784_s1/F</td>
</tr>
<tr>
<td>34.340</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[1][A]</td>
<td style=" font-weight:bold;">usb/temp_data_out_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[1][A]</td>
<td>usb/temp_data_out_15_s0/CLK</td>
</tr>
<tr>
<td>22.306</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C89[1][A]</td>
<td>usb/temp_data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.484, 23.576%; route: 23.876, 75.219%; tC2Q: 0.382, 1.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.407</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.143</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>cpu_1/data_addr_Z_3_s33/I1</td>
</tr>
<tr>
<td>17.408</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s33/F</td>
</tr>
<tr>
<td>17.545</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s27/I3</td>
</tr>
<tr>
<td>17.810</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s27/F</td>
</tr>
<tr>
<td>18.138</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s19/I3</td>
</tr>
<tr>
<td>18.428</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s19/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[3][B]</td>
<td>cpu_1/data_addr_Z_3_s16/I1</td>
</tr>
<tr>
<td>20.433</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C69[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s16/F</td>
</tr>
<tr>
<td>23.554</td>
<td>3.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td>cpu_1/data_addr_Z_3_s39/I0</td>
</tr>
<tr>
<td>23.817</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s39/F</td>
</tr>
<tr>
<td>25.393</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>bm/n15_s7/I0</td>
</tr>
<tr>
<td>25.683</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C42[3][A]</td>
<td style=" background: #97FFFF;">bm/n15_s7/F</td>
</tr>
<tr>
<td>26.575</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>flashController/n571_s22/I3</td>
</tr>
<tr>
<td>26.838</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">flashController/n571_s22/F</td>
</tr>
<tr>
<td>28.253</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>clint_inst/n675_s27/I3</td>
</tr>
<tr>
<td>28.515</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s27/F</td>
</tr>
<tr>
<td>29.638</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td>bu/data_read_31_s7/I1</td>
</tr>
<tr>
<td>29.900</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R12C46[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s7/F</td>
</tr>
<tr>
<td>32.379</td>
<td>2.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C68[1][B]</td>
<td>bu/data_read_21_s0/I2</td>
</tr>
<tr>
<td>32.840</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C68[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_21_s0/F</td>
</tr>
<tr>
<td>34.039</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C77[0][A]</td>
<td>bu/data_read_21_s/I1</td>
</tr>
<tr>
<td>34.565</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C77[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_21_s/F</td>
</tr>
<tr>
<td>34.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C77[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C77[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_21_s0/CLK</td>
</tr>
<tr>
<td>22.548</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C77[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.012, 21.938%; route: 24.571, 76.866%; tC2Q: 0.382, 1.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.134%; route: 1.929, 73.866%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/EXMEM_csr_addr_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C57[1][B]</td>
<td>cpu_1/EXMEM_csr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>2.982</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C57[1][B]</td>
<td style=" font-weight:bold;">cpu_1/EXMEM_csr_addr_3_s3/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>cpu_1/control_bypass_ex/n52_s0/I0</td>
</tr>
<tr>
<td>5.862</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>5.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[2][A]</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>5.912</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>5.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[2][B]</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C62[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][A]</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>6.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>6.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[0][B]</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>6.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>6.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][A]</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>6.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>6.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[1][B]</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>6.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>6.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][A]</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>6.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C63[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>6.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>6.262</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C63[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>cpu_1/n4701_s7/I0</td>
</tr>
<tr>
<td>8.702</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s7/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>cpu_1/n4701_s4/I2</td>
</tr>
<tr>
<td>9.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n4701_s4/F</td>
</tr>
<tr>
<td>10.740</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td>cpu_1/ALUInB_2_s7/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s7/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[3][B]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>89</td>
<td>R30C56[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>13.267</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>13.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>15.613</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>16.105</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.407</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.143</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td>cpu_1/data_addr_Z_3_s33/I1</td>
</tr>
<tr>
<td>17.408</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C50[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s33/F</td>
</tr>
<tr>
<td>17.545</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s27/I3</td>
</tr>
<tr>
<td>17.810</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s27/F</td>
</tr>
<tr>
<td>18.138</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[3][B]</td>
<td>cpu_1/data_addr_Z_3_s19/I3</td>
</tr>
<tr>
<td>18.428</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C50[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s19/F</td>
</tr>
<tr>
<td>20.143</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[3][B]</td>
<td>cpu_1/data_addr_Z_3_s16/I1</td>
</tr>
<tr>
<td>20.433</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C69[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s16/F</td>
</tr>
<tr>
<td>23.554</td>
<td>3.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td>cpu_1/data_addr_Z_3_s39/I0</td>
</tr>
<tr>
<td>23.817</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>30</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_3_s39/F</td>
</tr>
<tr>
<td>25.393</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>bm/n15_s7/I0</td>
</tr>
<tr>
<td>25.683</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C42[3][A]</td>
<td style=" background: #97FFFF;">bm/n15_s7/F</td>
</tr>
<tr>
<td>26.575</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>flashController/n571_s22/I3</td>
</tr>
<tr>
<td>26.838</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">flashController/n571_s22/F</td>
</tr>
<tr>
<td>28.253</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>clint_inst/n675_s27/I3</td>
</tr>
<tr>
<td>28.515</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">clint_inst/n675_s27/F</td>
</tr>
<tr>
<td>29.638</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td>bu/data_read_31_s7/I1</td>
</tr>
<tr>
<td>29.900</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R12C46[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s7/F</td>
</tr>
<tr>
<td>32.299</td>
<td>2.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C65[3][B]</td>
<td>bu/data_read_30_s0/I2</td>
</tr>
<tr>
<td>32.589</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C65[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_30_s0/F</td>
</tr>
<tr>
<td>34.052</td>
<td>1.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C82[3][A]</td>
<td>bu/data_read_30_s/I1</td>
</tr>
<tr>
<td>34.549</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C82[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_30_s/F</td>
</tr>
<tr>
<td>34.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C82[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.596</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C82[3][A]</td>
<td>cpu_1/MEMWB_DMemOut_30_s0/CLK</td>
</tr>
<tr>
<td>22.533</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C82[3][A]</td>
<td>cpu_1/MEMWB_DMemOut_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.812, 21.323%; route: 24.754, 77.480%; tC2Q: 0.382, 1.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.288%; route: 1.914, 73.712%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.620</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT23[A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dpi_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.720</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT23[A]</td>
<td>usb/usb_host/ukp/dpi_s0/CLK</td>
</tr>
<tr>
<td>502.755</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
<tr>
<td>502.686</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT23[A]</td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.348</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.104, 88.459%; tC2Q: 0.144, 11.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.725, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.618</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C88[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C88[0][B]</td>
<td>usb/usb_host/ukp/interval_0_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C88[0][B]</td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 88.443%; tC2Q: 0.144, 11.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.618</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C88[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C88[0][A]</td>
<td>usb/usb_host/ukp/interval_13_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_13_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C88[0][A]</td>
<td>usb/usb_host/ukp/interval_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 88.443%; tC2Q: 0.144, 11.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dmid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.613</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C88[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dmid_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C88[0][A]</td>
<td>usb/usb_host/ukp/dmid_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dmid_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C88[0][A]</td>
<td>usb/usb_host/ukp/dmid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.337</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.097, 88.394%; tC2Q: 0.144, 11.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.624</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C87[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.718</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C87[0][A]</td>
<td>usb/usb_host/ukp/interval_7_s0/CLK</td>
</tr>
<tr>
<td>502.753</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_7_s0</td>
</tr>
<tr>
<td>502.684</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C87[0][A]</td>
<td>usb/usb_host/ukp/interval_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 88.498%; tC2Q: 0.144, 11.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.624</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C87[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.718</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C87[0][B]</td>
<td>usb/usb_host/ukp/interval_8_s0/CLK</td>
</tr>
<tr>
<td>502.753</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_8_s0</td>
</tr>
<tr>
<td>502.684</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C87[0][B]</td>
<td>usb/usb_host/ukp/interval_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 88.498%; tC2Q: 0.144, 11.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.624</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C87[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.718</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C87[1][A]</td>
<td>usb/usb_host/ukp/interval_9_s0/CLK</td>
</tr>
<tr>
<td>502.753</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_9_s0</td>
</tr>
<tr>
<td>502.684</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C87[1][A]</td>
<td>usb/usb_host/ukp/interval_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 88.498%; tC2Q: 0.144, 11.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.624</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C87[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.718</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C87[1][B]</td>
<td>usb/usb_host/ukp/interval_10_s0/CLK</td>
</tr>
<tr>
<td>502.753</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_10_s0</td>
</tr>
<tr>
<td>502.684</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C87[1][B]</td>
<td>usb/usb_host/ukp/interval_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 88.498%; tC2Q: 0.144, 11.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.624</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C87[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.718</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C87[2][A]</td>
<td>usb/usb_host/ukp/interval_11_s0/CLK</td>
</tr>
<tr>
<td>502.753</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_11_s0</td>
</tr>
<tr>
<td>502.684</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C87[2][A]</td>
<td>usb/usb_host/ukp/interval_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 88.498%; tC2Q: 0.144, 11.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.624</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C87[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.718</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C87[2][B]</td>
<td>usb/usb_host/ukp/interval_12_s0/CLK</td>
</tr>
<tr>
<td>502.753</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_12_s0</td>
</tr>
<tr>
<td>502.684</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C87[2][B]</td>
<td>usb/usb_host/ukp/interval_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.346</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 88.498%; tC2Q: 0.144, 11.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.597</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C86[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ukprdyd_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.690</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C86[0][A]</td>
<td>usb/usb_host/ukp/ukprdyd_s0/CLK</td>
</tr>
<tr>
<td>502.725</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
<tr>
<td>502.656</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C86[0][A]</td>
<td>usb/usb_host/ukp/ukprdyd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.081, 88.240%; tC2Q: 0.144, 11.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.597</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C88[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ukprdy_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.690</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C88[0][A]</td>
<td>usb/usb_host/ukp/ukprdy_s0/CLK</td>
</tr>
<tr>
<td>502.725</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
<tr>
<td>502.656</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C88[0][A]</td>
<td>usb/usb_host/ukp/ukprdy_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.081, 88.240%; tC2Q: 0.144, 11.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.618</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dmi_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.710</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][A]</td>
<td>usb/usb_host/ukp/dmi_s0/CLK</td>
</tr>
<tr>
<td>502.745</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
<tr>
<td>502.676</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C25[0][A]</td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.338</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 88.443%; tC2Q: 0.144, 11.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.601</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C87[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.692</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C87[0][A]</td>
<td>usb/usb_host/ukp/conct_7_s0/CLK</td>
</tr>
<tr>
<td>502.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C87[0][A]</td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 88.286%; tC2Q: 0.144, 11.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.601</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C87[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.692</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C87[0][B]</td>
<td>usb/usb_host/ukp/conct_8_s0/CLK</td>
</tr>
<tr>
<td>502.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C87[0][B]</td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 88.286%; tC2Q: 0.144, 11.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.601</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C87[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.692</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C87[1][A]</td>
<td>usb/usb_host/ukp/conct_9_s0/CLK</td>
</tr>
<tr>
<td>502.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C87[1][A]</td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 88.286%; tC2Q: 0.144, 11.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.601</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C87[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.692</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C87[1][B]</td>
<td>usb/usb_host/ukp/conct_10_s0/CLK</td>
</tr>
<tr>
<td>502.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_10_s0</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C87[1][B]</td>
<td>usb/usb_host/ukp/conct_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 88.286%; tC2Q: 0.144, 11.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.601</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C87[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.692</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C87[2][A]</td>
<td>usb/usb_host/ukp/conct_11_s0/CLK</td>
</tr>
<tr>
<td>502.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_11_s0</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C87[2][A]</td>
<td>usb/usb_host/ukp/conct_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 88.286%; tC2Q: 0.144, 11.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.601</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C87[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.692</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C87[2][B]</td>
<td>usb/usb_host/ukp/conct_12_s0/CLK</td>
</tr>
<tr>
<td>502.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_12_s0</td>
</tr>
<tr>
<td>502.658</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C87[2][B]</td>
<td>usb/usb_host/ukp/conct_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 88.286%; tC2Q: 0.144, 11.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.617</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C88[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/save_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C88[2][A]</td>
<td>usb/usb_host/ukp/save_s0/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
<tr>
<td>502.673</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C88[2][A]</td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.101, 88.434%; tC2Q: 0.144, 11.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.624</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C86[0][A]</td>
<td>usb/usb_host/ukp/interval_1_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_1_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C86[0][A]</td>
<td>usb/usb_host/ukp/interval_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 88.498%; tC2Q: 0.144, 11.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.624</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C86[0][B]</td>
<td>usb/usb_host/ukp/interval_2_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_2_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C86[0][B]</td>
<td>usb/usb_host/ukp/interval_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 88.498%; tC2Q: 0.144, 11.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.624</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C86[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C86[1][A]</td>
<td>usb/usb_host/ukp/interval_3_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_3_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C86[1][A]</td>
<td>usb/usb_host/ukp/interval_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 88.498%; tC2Q: 0.144, 11.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.624</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C86[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C86[1][B]</td>
<td>usb/usb_host/ukp/interval_4_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_4_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C86[1][B]</td>
<td>usb/usb_host/ukp/interval_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 88.498%; tC2Q: 0.144, 11.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.624</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C86[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.714</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C86[2][A]</td>
<td>usb/usb_host/ukp/interval_5_s0/CLK</td>
</tr>
<tr>
<td>502.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_5_s0</td>
</tr>
<tr>
<td>502.680</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C86[2][A]</td>
<td>usb/usb_host/ukp/interval_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 88.498%; tC2Q: 0.144, 11.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.156</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[1][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.391</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R22C6[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.302</td>
<td>1.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>4.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>4.245</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.051%; route: 2.302, 78.846%; tC2Q: 0.382, 13.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.156</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[1][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.391</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R22C6[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.297</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>4.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>4.245</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.066%; route: 2.296, 78.805%; tC2Q: 0.382, 13.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.156</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[1][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.391</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R22C6[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.261</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>4.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>4.245</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.165%; route: 2.261, 78.545%; tC2Q: 0.382, 13.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.156</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[1][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.391</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R22C6[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.302</td>
<td>1.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>6.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>6.243</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.051%; route: 2.302, 78.846%; tC2Q: 0.382, 13.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.156</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[1][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.391</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R22C6[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.297</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>6.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>6.243</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.066%; route: 2.296, 78.805%; tC2Q: 0.382, 13.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.156</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[1][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.391</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R22C6[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.261</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>6.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>6.243</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.165%; route: 2.261, 78.545%; tC2Q: 0.382, 13.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.426</td>
<td>2.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C86[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.233</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C86[0][B]</td>
<td>usb/usb_host/ukp/pc_0_s1/CLK</td>
</tr>
<tr>
<td>87.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td>86.850</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C86[0][B]</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.454, 86.977%; tC2Q: 0.368, 13.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.426</td>
<td>2.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C86[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.233</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C86[1][A]</td>
<td>usb/usb_host/ukp/pc_1_s1/CLK</td>
</tr>
<tr>
<td>87.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td>86.850</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C86[1][A]</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.454, 86.977%; tC2Q: 0.368, 13.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.426</td>
<td>2.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C86[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.233</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C86[1][B]</td>
<td>usb/usb_host/ukp/pc_7_s1/CLK</td>
</tr>
<tr>
<td>87.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td>86.850</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C86[1][B]</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.454, 86.977%; tC2Q: 0.368, 13.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.426</td>
<td>2.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C86[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.233</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C86[2][A]</td>
<td>usb/usb_host/ukp/pc_8_s1/CLK</td>
</tr>
<tr>
<td>87.198</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td>86.850</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C86[2][A]</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.454, 86.977%; tC2Q: 0.368, 13.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.432</td>
<td>2.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C89[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.243</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C89[0][B]</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLK</td>
</tr>
<tr>
<td>87.208</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td>86.861</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C89[0][B]</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.306</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.460, 87.003%; tC2Q: 0.368, 12.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.916, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.467</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C88[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.281</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C88[1][A]</td>
<td>usb/usb_host/ukp/timing_0_s0/CLK</td>
</tr>
<tr>
<td>87.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td>86.898</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C88[1][A]</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.495, 87.162%; tC2Q: 0.368, 12.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.467</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C88[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.281</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C88[0][A]</td>
<td>usb/usb_host/ukp/timing_2_s0/CLK</td>
</tr>
<tr>
<td>87.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td>86.898</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C88[0][A]</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.495, 87.162%; tC2Q: 0.368, 12.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.457</td>
<td>2.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C89[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.271</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C89[2][B]</td>
<td>usb/usb_host/ukp/timing_1_s0/CLK</td>
</tr>
<tr>
<td>87.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td>86.889</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C89[2][B]</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.485, 87.117%; tC2Q: 0.368, 12.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.944, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.434</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C86[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.254</td>
<td>1.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[1][B]</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLK</td>
</tr>
<tr>
<td>87.219</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td>86.872</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C86[1][B]</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.462, 87.011%; tC2Q: 0.368, 12.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.434</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C86[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.254</td>
<td>1.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[1][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLK</td>
</tr>
<tr>
<td>87.219</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td>86.872</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C86[1][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.462, 87.011%; tC2Q: 0.368, 12.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.427</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.248</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td>usb/usb_host/ukp/pc_4_s1/CLK</td>
</tr>
<tr>
<td>87.213</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td>86.866</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C87[1][B]</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.455, 86.981%; tC2Q: 0.368, 13.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.427</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.248</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1/CLK</td>
</tr>
<tr>
<td>87.213</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td>86.866</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C87[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.455, 86.981%; tC2Q: 0.368, 13.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.427</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C87[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.248</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[2][B]</td>
<td>usb/usb_host/ukp/pc_6_s1/CLK</td>
</tr>
<tr>
<td>87.213</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td>86.866</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C87[2][B]</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.455, 86.981%; tC2Q: 0.368, 13.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.427</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C87[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.248</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[1][A]</td>
<td>usb/usb_host/ukp/pc_9_s1/CLK</td>
</tr>
<tr>
<td>87.213</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td>86.866</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C87[1][A]</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.455, 86.981%; tC2Q: 0.368, 13.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.921, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.465</td>
<td>2.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C86[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ug_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.288</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C86[3][A]</td>
<td>usb/usb_host/ukp/ug_s0/CLK</td>
</tr>
<tr>
<td>87.253</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td>86.906</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C86[3][A]</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.351</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.493, 87.155%; tC2Q: 0.368, 12.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>82.972</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>85.463</td>
<td>2.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C86[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/connected_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.286</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C86[0][A]</td>
<td>usb/usb_host/ukp/connected_s3/CLK</td>
</tr>
<tr>
<td>87.251</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td>86.903</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C86[0][A]</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.348</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.491, 87.142%; tC2Q: 0.368, 12.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.156</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[1][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.391</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R22C6[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.261</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.343</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>22.190</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.165%; route: 2.261, 78.545%; tC2Q: 0.382, 13.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.228</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.156</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[1][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.391</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R22C6[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.297</td>
<td>1.906</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.381</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>22.228</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.066%; route: 2.296, 78.805%; tC2Q: 0.382, 13.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>3.156</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C6[1][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.391</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R22C6[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.302</td>
<td>1.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.395</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>22.242</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.051%; route: 2.302, 78.846%; tC2Q: 0.382, 13.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.601</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C87[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/nak_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.704</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C87[2][A]</td>
<td>usb/usb_host/ukp/nak_s1/CLK</td>
</tr>
<tr>
<td>502.739</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td>502.686</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C87[2][A]</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 88.283%; tC2Q: 0.144, 11.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.582</td>
<td>1.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C86[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.685</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C86[1][A]</td>
<td>usb/usb_host/ukp/pc_3_s1/CLK</td>
</tr>
<tr>
<td>502.720</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td>502.667</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C86[1][A]</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.066, 88.099%; tC2Q: 0.144, 11.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.615</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.715</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLK</td>
</tr>
<tr>
<td>502.750</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td>502.697</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C87[2][A]</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.099, 88.410%; tC2Q: 0.144, 11.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.606</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[0][B]</td>
<td>usb/usb_host/ukp/state_0_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C86[0][B]</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.090, 88.331%; tC2Q: 0.144, 11.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.606</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[0][A]</td>
<td>usb/usb_host/ukp/state_3_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C86[0][A]</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.090, 88.331%; tC2Q: 0.144, 11.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.596</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/cond_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.695</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td>usb/usb_host/ukp/cond_s0/CLK</td>
</tr>
<tr>
<td>502.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td>502.677</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C86[0][A]</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.080, 88.235%; tC2Q: 0.144, 11.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.597</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C87[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.694</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C87[0][B]</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLK</td>
</tr>
<tr>
<td>502.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td>502.676</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C87[0][B]</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.081, 88.240%; tC2Q: 0.144, 11.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.597</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C87[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.694</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C87[0][A]</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLK</td>
</tr>
<tr>
<td>502.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td>502.676</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C87[0][A]</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.081, 88.240%; tC2Q: 0.144, 11.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.611</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C86[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/inst_ready_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C86[1][A]</td>
<td>usb/usb_host/ukp/inst_ready_s5/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C86[1][A]</td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.095, 88.378%; tC2Q: 0.144, 11.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.615</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C86[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/connected_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C86[0][A]</td>
<td>usb/usb_host/ukp/connected_s3/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td>502.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C86[0][A]</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.338</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.099, 88.410%; tC2Q: 0.144, 11.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.616</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C86[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ug_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.712</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C86[3][A]</td>
<td>usb/usb_host/ukp/ug_s0/CLK</td>
</tr>
<tr>
<td>502.747</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td>502.694</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C86[3][A]</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.100, 88.427%; tC2Q: 0.144, 11.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.613</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C86[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C86[2][A]</td>
<td>usb/usb_host/ukp/state_1_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C86[2][A]</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.337</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.097, 88.394%; tC2Q: 0.144, 11.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.615</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C86[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C86[0][B]</td>
<td>usb/usb_host/ukp/state_2_s0/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td>502.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C86[0][B]</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.338</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.099, 88.410%; tC2Q: 0.144, 11.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.586</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C87[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.680</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C87[1][B]</td>
<td>usb/usb_host/ukp/pc_2_s1/CLK</td>
</tr>
<tr>
<td>502.715</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td>502.662</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C87[1][B]</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 88.138%; tC2Q: 0.144, 11.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.601</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C87[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.695</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C87[0][A]</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLK</td>
</tr>
<tr>
<td>502.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td>502.677</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C87[0][A]</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 88.281%; tC2Q: 0.144, 11.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.601</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C87[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_6_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.695</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C87[1][A]</td>
<td>usb/usb_host/ukp/bitadr_6_s4/CLK</td>
</tr>
<tr>
<td>502.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_6_s4</td>
</tr>
<tr>
<td>502.677</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C87[1][A]</td>
<td>usb/usb_host/ukp/bitadr_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 88.281%; tC2Q: 0.144, 11.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.598</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.691</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[1][B]</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLK</td>
</tr>
<tr>
<td>502.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td>502.673</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C86[1][B]</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.082, 88.252%; tC2Q: 0.144, 11.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.598</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.691</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[1][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLK</td>
</tr>
<tr>
<td>502.726</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td>502.673</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C86[1][A]</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.082, 88.252%; tC2Q: 0.144, 11.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.611</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C89[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.703</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C89[2][B]</td>
<td>usb/usb_host/ukp/timing_1_s0/CLK</td>
</tr>
<tr>
<td>502.738</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td>502.685</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C89[2][B]</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.095, 88.378%; tC2Q: 0.144, 11.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.593</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.684</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td>usb/usb_host/ukp/pc_4_s1/CLK</td>
</tr>
<tr>
<td>502.719</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td>502.666</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C87[1][B]</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.077, 88.206%; tC2Q: 0.144, 11.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.593</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.684</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1/CLK</td>
</tr>
<tr>
<td>502.719</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td>502.666</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C87[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.077, 88.206%; tC2Q: 0.144, 11.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.593</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.684</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[2][B]</td>
<td>usb/usb_host/ukp/pc_6_s1/CLK</td>
</tr>
<tr>
<td>502.719</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td>502.666</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C87[2][B]</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.077, 88.206%; tC2Q: 0.144, 11.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.593</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.684</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C87[1][A]</td>
<td>usb/usb_host/ukp/pc_9_s1/CLK</td>
</tr>
<tr>
<td>502.719</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
<tr>
<td>502.666</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C87[1][A]</td>
<td>usb/usb_host/ukp/pc_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.077, 88.206%; tC2Q: 0.144, 11.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.617</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C88[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C88[1][A]</td>
<td>usb/usb_host/ukp/timing_0_s0/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C88[1][A]</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.101, 88.434%; tC2Q: 0.144, 11.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2565</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2767</td>
<td>R18C67[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.617</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C88[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C88[0][A]</td>
<td>usb/usb_host/ukp/timing_2_s0/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C88[0][A]</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.101, 88.434%; tC2Q: 0.144, 11.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_1_data_mem_1_0_0_s0/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM_3/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM_3/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM_3/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM2_0/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM2_0/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM2_0/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2767</td>
<td>reset</td>
<td>-2.217</td>
<td>2.519</td>
</tr>
<tr>
<td>2565</td>
<td>clk_d</td>
<td>-12.401</td>
<td>1.985</td>
</tr>
<tr>
<td>1328</td>
<td>clk_p</td>
<td>-4.425</td>
<td>2.130</td>
</tr>
<tr>
<td>530</td>
<td>imm_j[11]</td>
<td>6.429</td>
<td>4.785</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>6.918</td>
<td>5.545</td>
</tr>
<tr>
<td>354</td>
<td>EXMEM_ALUOut_31_159</td>
<td>13.139</td>
<td>2.718</td>
</tr>
<tr>
<td>313</td>
<td>clk_usb</td>
<td>-2.213</td>
<td>1.975</td>
</tr>
<tr>
<td>285</td>
<td>memReady</td>
<td>-9.731</td>
<td>2.249</td>
</tr>
<tr>
<td>272</td>
<td>imm_j[1]</td>
<td>8.521</td>
<td>4.451</td>
</tr>
<tr>
<td>267</td>
<td>data_addr_Z_11_30</td>
<td>-4.183</td>
<td>6.746</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C27</td>
<td>75.00%</td>
</tr>
<tr>
<td>R6C27</td>
<td>72.22%</td>
</tr>
<tr>
<td>R7C19</td>
<td>72.22%</td>
</tr>
<tr>
<td>R7C25</td>
<td>72.22%</td>
</tr>
<tr>
<td>R5C20</td>
<td>70.83%</td>
</tr>
<tr>
<td>R5C24</td>
<td>70.83%</td>
</tr>
<tr>
<td>R5C25</td>
<td>70.83%</td>
</tr>
<tr>
<td>R5C26</td>
<td>70.83%</td>
</tr>
<tr>
<td>R30C54</td>
<td>68.06%</td>
</tr>
<tr>
<td>R17C58</td>
<td>68.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
