{"Source Block": ["oh/xilibs/hdl/PLLE2_ADV.v@73:83@HdlStmProcess", "     begin\n\tvco_clk = 1'b0;\t\n     end\n   \n   always\n     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n   wire \t reset = POR | RST;\n   \n   //##############\n   //#DIVIDERS\n   //##############\n"], "Clone Blocks": [["oh/xilibs/hdl/PLLE2_ADV.v@67:80", "      \n   //##############\n   //#VCO \n   //##############\n   reg \t  vco_clk;\n   initial\n     begin\n\tvco_clk = 1'b0;\t\n     end\n   \n   always\n     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n   wire \t reset = POR | RST;\n   \n"]], "Diff Content": {"Delete": [[78, "     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n"]], "Add": [[78, "   reg [(phases)-1:0] \tclk_comb;\n"], [78, "    always @ (delay)\n"], [78, "      begin\n"], [78, "\t for(j=0; j<(phases); j=j+1)\n"], [78, "\t   clk_comb[j] <= delay[2*j] & ~delay[2*j+1];\t \n"], [78, "      end\n"], [78, "   reg vco_clk;   \n"], [78, "   integer k;   \n"], [78, "   always @*\n"], [78, "     begin\n"], [78, "\tvco_clk = 1'b0;\n"], [78, "\tfor(k=0; k<(phases); k=k+1)\n"], [78, "\t  vco_clk = vco_clk | clk_comb[k];\n"], [78, "     end\n"]]}}