{
  "DESIGN_NAME": "top_module",
  "VERILOG_FILES": 
	["dir::incrementor.v",
  "dir::integrator.v",
  "dir::adder.v",
  "dir::mux.v",
  "dir::op_differentiator.v",
  "dir::cic.v",
  "dir::adder5bit16way.v",
  "dir::ddr_to_sdr.v",
  "dir::multi_ddr_to_sdr.v",
  "dir::mux_shift.v",
  "dir::i2s_bus.v",
  "dir::top_module.v"
  ],
  "CLOCK_PERIOD": 333,
  "CLOCK_PORT": "clk",
  "FP_CORE_UTIL": 80,
  "PL_TARGET_DENSITY": 0.80,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 160 200",
  "CORE_AREA": "5 5 155 195",
  "QUIT_ON_LINTER_ERRORS": 0,
  "ROUTING_CORES": 32
}
