

================================================================
== Vitis HLS Report for 'gather_node_neighbors_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Mon May 12 21:48:42 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gather_node_neighbors
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.403 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %node_neighbors, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln"   --->   Operation 9 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%node_in_degree_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %node_in_degree"   --->   Operation 10 'read' 'node_in_degree_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:14]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_cast = zext i11 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:14]   --->   Operation 14 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln12 = icmp_slt  i32 %i_cast, i32 %node_in_degree_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 16 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.0.for.cond.for.cond.cleanup_crit_edge_crit_edge.exitStub, void %for.inc.0.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 17 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i11 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:14]   --->   Operation 18 'trunc' 'trunc_ln14' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.72ns)   --->   "%add_ln15_1 = add i10 %trunc_ln14, i10 %trunc_ln_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 19 'add' 'add_ln15_1' <Predicate = (icmp_ln12)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i10 %add_ln15_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 20 'zext' 'zext_ln15' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%neighbor_table_addr = getelementptr i32 %neighbor_table, i64 0, i64 %zext_ln15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 21 'getelementptr' 'neighbor_table_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.20ns)   --->   "%neighbor_table_load = load i10 %neighbor_table_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 22 'load' 'neighbor_table_load' <Predicate = (icmp_ln12)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln12_1)   --->   "%or_ln12 = or i11 %i_1, i11 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 23 'or' 'or_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln12_1)   --->   "%zext_ln12 = zext i11 %or_ln12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 24 'zext' 'zext_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln12_1 = icmp_slt  i32 %zext_ln12, i32 %node_in_degree_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 25 'icmp' 'icmp_ln12_1' <Predicate = (icmp_ln12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12_1, void %for.inc.0.for.cond.for.cond.cleanup_crit_edge_crit_edge.exitStub, void %for.inc.1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 26 'br' 'br_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_2)   --->   "%or_ln14 = or i10 %trunc_ln14, i10 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:14]   --->   Operation 27 'or' 'or_ln14' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.72ns) (out node of the LUT)   --->   "%add_ln15_2 = add i10 %or_ln14, i10 %trunc_ln_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 28 'add' 'add_ln15_2' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i10 %add_ln15_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 29 'zext' 'zext_ln15_1' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%neighbor_table_addr_1 = getelementptr i32 %neighbor_table, i64 0, i64 %zext_ln15_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 30 'getelementptr' 'neighbor_table_addr_1' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.20ns)   --->   "%neighbor_table_load_1 = load i10 %neighbor_table_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 31 'load' 'neighbor_table_load_1' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln12_2)   --->   "%or_ln12_1 = or i11 %i_1, i11 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 32 'or' 'or_ln12_1' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln12_2)   --->   "%zext_ln12_1 = zext i11 %or_ln12_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 33 'zext' 'zext_ln12_1' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln12_2 = icmp_slt  i32 %zext_ln12_1, i32 %node_in_degree_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 34 'icmp' 'icmp_ln12_2' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12_2, void %for.inc.0.for.cond.for.cond.cleanup_crit_edge_crit_edge.exitStub, void %for.inc.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 35 'br' 'br_ln12' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln12_2 = or i11 %i_1, i11 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 36 'or' 'or_ln12_2' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i11 %or_ln12_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 37 'zext' 'zext_ln12_3' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln12_3 = icmp_slt  i32 %zext_ln12_3, i32 %node_in_degree_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 38 'icmp' 'icmp_ln12_3' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12_3, void %for.inc.0.for.cond.for.cond.cleanup_crit_edge_crit_edge.exitStub, void %for.inc.3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 39 'br' 'br_ln12' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_cast3 = zext i11 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:14]   --->   Operation 40 'zext' 'i_cast3' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 41 'specloopname' 'specloopname_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (1.20ns)   --->   "%neighbor_table_load = load i10 %neighbor_table_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 42 'load' 'neighbor_table_load' <Predicate = (icmp_ln12)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %i_1, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%node_neighbors_addr = getelementptr i32 %node_neighbors, i64 0, i64 %i_cast3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 44 'getelementptr' 'node_neighbors_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.20ns)   --->   "%store_ln15 = store i32 %neighbor_table_load, i11 %node_neighbors_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 45 'store' 'store_ln15' <Predicate = (icmp_ln12)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 46 [1/2] (1.20ns)   --->   "%neighbor_table_load_1 = load i10 %neighbor_table_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 46 'load' 'neighbor_table_load_1' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln15 = or i13 %shl_ln, i13 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 47 'or' 'or_ln15' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %or_ln15, i32 2, i32 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 48 'partselect' 'lshr_ln' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i11 %lshr_ln" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 49 'zext' 'zext_ln15_2' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%node_neighbors_addr_1 = getelementptr i32 %node_neighbors, i64 0, i64 %zext_ln15_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 50 'getelementptr' 'node_neighbors_addr_1' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.20ns)   --->   "%store_ln15 = store i32 %neighbor_table_load_1, i11 %node_neighbors_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 51 'store' 'store_ln15' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%or_ln14_1 = or i10 %trunc_ln14, i10 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:14]   --->   Operation 52 'or' 'or_ln14_1' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.72ns) (out node of the LUT)   --->   "%add_ln15_3 = add i10 %or_ln14_1, i10 %trunc_ln_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 53 'add' 'add_ln15_3' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i10 %add_ln15_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 54 'zext' 'zext_ln15_3' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%neighbor_table_addr_2 = getelementptr i32 %neighbor_table, i64 0, i64 %zext_ln15_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 55 'getelementptr' 'neighbor_table_addr_2' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.20ns)   --->   "%neighbor_table_load_2 = load i10 %neighbor_table_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 56 'load' 'neighbor_table_load_2' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 57 [1/1] (0.75ns)   --->   "%add_ln15 = add i13 %or_ln15, i13 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 57 'add' 'add_ln15' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln15_1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln15, i32 2, i32 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 58 'partselect' 'lshr_ln15_1' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_4)   --->   "%or_ln14_2 = or i10 %trunc_ln14, i10 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:14]   --->   Operation 59 'or' 'or_ln14_2' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2 & icmp_ln12_3)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.72ns) (out node of the LUT)   --->   "%add_ln15_4 = add i10 %or_ln14_2, i10 %trunc_ln_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 60 'add' 'add_ln15_4' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2 & icmp_ln12_3)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i10 %add_ln15_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 61 'zext' 'zext_ln15_5' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2 & icmp_ln12_3)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%neighbor_table_addr_3 = getelementptr i32 %neighbor_table, i64 0, i64 %zext_ln15_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 62 'getelementptr' 'neighbor_table_addr_3' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2 & icmp_ln12_3)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.20ns)   --->   "%neighbor_table_load_3 = load i10 %neighbor_table_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 63 'load' 'neighbor_table_load_3' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2 & icmp_ln12_3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 64 [1/1] (0.73ns)   --->   "%add_ln12 = add i11 %i_1, i11 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 64 'add' 'add_ln12' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2 & icmp_ln12_3)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln12 = store i11 %add_ln12, i11 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 65 'store' 'store_ln12' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2 & icmp_ln12_3)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 66 [1/2] (1.20ns)   --->   "%neighbor_table_load_2 = load i10 %neighbor_table_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 66 'load' 'neighbor_table_load_2' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i11 %lshr_ln15_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 67 'zext' 'zext_ln15_4' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%node_neighbors_addr_2 = getelementptr i32 %node_neighbors, i64 0, i64 %zext_ln15_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 68 'getelementptr' 'node_neighbors_addr_2' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.20ns)   --->   "%store_ln15 = store i32 %neighbor_table_load_2, i11 %node_neighbors_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 69 'store' 'store_ln15' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i11 %or_ln12_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 70 'zext' 'zext_ln12_2' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2)> <Delay = 0.00>
ST_3 : Operation 71 [1/2] (1.20ns)   --->   "%neighbor_table_load_3 = load i10 %neighbor_table_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 71 'load' 'neighbor_table_load_3' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2 & icmp_ln12_3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%node_neighbors_addr_3 = getelementptr i32 %node_neighbors, i64 0, i64 %zext_ln12_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 72 'getelementptr' 'node_neighbors_addr_3' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2 & icmp_ln12_3)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.20ns)   --->   "%store_ln15 = store i32 %neighbor_table_load_3, i11 %node_neighbors_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 73 'store' 'store_ln15' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2 & icmp_ln12_3)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc.0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:12]   --->   Operation 74 'br' 'br_ln12' <Predicate = (icmp_ln12 & icmp_ln12_1 & icmp_ln12_2 & icmp_ln12_3)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (!icmp_ln12_3) | (!icmp_ln12_2) | (!icmp_ln12_1) | (!icmp_ln12)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.92ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:14) on local variable 'i' [13]  (0 ns)
	'or' operation ('or_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:14) [34]  (0 ns)
	'add' operation ('add_ln15_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15) [35]  (0.725 ns)
	'getelementptr' operation ('neighbor_table_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15) [37]  (0 ns)
	'load' operation ('neighbor_table_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15) on array 'neighbor_table' [38]  (1.2 ns)

 <State 2>: 2.4ns
The critical path consists of the following:
	'load' operation ('neighbor_table_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15) on array 'neighbor_table' [25]  (1.2 ns)
	'store' operation ('store_ln15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15) of variable 'neighbor_table_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15 on array 'node_neighbors' [28]  (1.2 ns)

 <State 3>: 2.4ns
The critical path consists of the following:
	'load' operation ('neighbor_table_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15) on array 'neighbor_table' [69]  (1.2 ns)
	'store' operation ('store_ln15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15) of variable 'neighbor_table_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:15 on array 'node_neighbors' [71]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
