<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_debug_register_t Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_debug_register_t Union Reference</h1><!-- doxytag: class="cvmx_debug_register_t" -->
<p><code>#include &lt;<a class="el" href="cvmx-debug_8h_source.html">cvmx-debug.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__debug__register__t.html#ab5ecfcdf8d098960780efa9a97531e3d">u64</a></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a8f7e32c5fe0fd380253672a28be7b6ad">rsrvd</a>:32</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unused.  <a href="#a9278083edb752d88cd9589d462bdb908"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a5e467d17fe41a3de262afb8e8a30e34c">dbd</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates whether the last debug exception or exception in Debug Mode occurred in a branch or jump delay slot.  <a href="#a47743c43b935008ad30abed13e960213"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a037896970af0d9a7f448797d85b49ebd">dm</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that the processor is operating in Debug Mode:.  <a href="#a5eb800171f5adf326afe3b9fd1fc1b0d"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a5e0f5670d791ace7f7fbac893641fe32">nodcr</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates whether the dseg segment is present.  <a href="#aa77e3cf17d3c69cfa273a85c0d746041"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#adc859d21d5cfbada024ec72549f1bc31">lsnm</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Controls access of loads/stores between the dseg segment and remaining memory when the dseg segment is present.  <a href="#a0cff0c10eb2ce106ac2b06acee084efa"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a1d2aea8d677ffde99056877a0711cabd">doze</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that the processor was in a low-power mode when a debug exception occurred.  <a href="#a32eb1d0b6df79fe850e612b57bdd59bc"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a6df71ed437f69acfbcf8fd106740c577">halt</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that the internal processor system bus clock was stopped when the debug exception occurred.  <a href="#a8b07a6d8930cea171e89731354298481"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a16d497545f87603cca7ff87f84d9791f">countdm</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Controls or indicates the Count register behavior in Debug Mode.  <a href="#a85e77d0aa555618e61d0e36080641336"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a033deab047e1d95a4eb1687efe95a940">ibusep</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates if a Bus Error exception is pending from an instruction fetch.  <a href="#a5f06ea865e5482f6a6a83c08994b4ffd"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a7bbdd1ac9e38f0a6e7d4e33b444f38bf">mcheckp</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates if a Machine Check exception is pending.  <a href="#a744b1ee84bea19ef7d6918383d15629e"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a8e6ad05d618b7a419a2c28c4e548b29c">cacheep</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates if a Cache Error is pending.  <a href="#a7f1918b21f246cd34ef2b364ecd1921b"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a8b1fde4a2a8a9cf234cd9b830f23c41f">dbusep</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates if a Data Access Bus Error exception is pending.  <a href="#a1602603cc04be08e330663365f9c35d3"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a0b0566f910be1fe3c94ae7c87fd46a74">iexi</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">An Imprecise Error eXception Inhibit (IEXI) controls exceptions taken due to imprecise error indications.  <a href="#a36a8ed8cdc9e203b7ee882b418998a69"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#ae5a40be8f23b108bd83eb130ed9e4320">ddbsimpr</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that a Debug Data Break Store Imprecise exception due to a store was the cause of the debug exception, or that an imprecise data hardware break due to a store was indicated after another debug exception occurred.  <a href="#a3fca704203c9703dcbbebd0ab0bce2ed"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#afabc260c5a0ffff4bfc52d51ae24f7b7">ddblimpr</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that a Debug Data Break Load Imprecise exception due to a load was the cause of the debug exception, or that an imprecise data hardware break due to a load was indicated after another debug exception occurred.  <a href="#a548ea829bc854a50c05ef16c97890884"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a107d00376e1a50d0a362b3d5abcdd65d">ejtagver</a>:3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Provides the EJTAG version.  <a href="#a4f94f7fd37e8267bf978660e34d10577"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a349337c7dd0941e1220316dbad2f3760">dexccode</a>:5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates the cause of the latest exception in Debug Mode.  <a href="#ae09636a2cf15c5fcff58be638beb3201"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a8dc9a13ba021e462b5afe80d54007853">nosst</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates whether the single-step feature controllable by the SSt bit is available in this implementation:</p>
<ul>
<li>0 Single-step feature available</li>
<li>1 No single-step feature available A minimum number of hardware instruction breakpoints must be available if no single-step feature is implemented in hardware. </li>
</ul>
 <a href="#af2e0024eb2214f8b39bd9e7a397eccab"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a31d6c353e10e64fd1628352de0f1272a">sst</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Controls whether single-step feature is enabled:</p>
<ul>
<li>0 No enable of single-step feature</li>
<li>1 Single-step feature enabled This bit is read-only (R) and reads as zero if not implemented due to no single-step feature (NoSSt is 1). </li>
</ul>
 <a href="#ac8e93e5661b4ac653c0957f026b01396"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#ae6d65d033a7332e5e9ef05b2d4764c20">rsrvd2</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#a3aa22098d1227563b698c0c13cb3b93b"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#affaba515b350721d24314e005d0152ae">dint</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that a Debug Interrupt exception occurred.  <a href="#ac15983adfd16569d632d74ae6a944722"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#af5594ca4514cc273a1bc8d8a800df632">dib</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that a Debug Instruction Break exception occurred.  <a href="#a9bc6ea91ee938efdfced9e9a2fcd5c02"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#abc9997da5ebc42383f6e27e0a4ee06e2">ddbs</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that a Debug Data Break Store exception occurred on a store due to a precise data hardware break.  <a href="#a9c0bd13f936baf124a851622e5664994"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#aac224dd796f712c78e5963fde7ebba1b">ddbl</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that a Debug Data Break Load exception occurred on a load due to a precise data hardware break.  <a href="#a9ca17cff78a6705addbf6982d89c5651"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#a6efd07fde249dfd53c4f71f24369964d">dbp</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that a Debug Breakpoint exception occurred.  <a href="#a4bbdf0db3aac9bb0e499721357b2b84f"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__debug__register__t.html#af92d7343872672acef713f59866d74c5">dss</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that a Debug Single Step exception occurred.  <a href="#a92cd690128af2ce9755635e5204f18bf"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__debug__register__t.html#a936956784c1cb80c827475f5d9c57a56">s</a></td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a8e6ad05d618b7a419a2c28c4e548b29c"></a><!-- doxytag: member="cvmx_debug_register_t::cacheep" ref="a8e6ad05d618b7a419a2c28c4e548b29c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a8e6ad05d618b7a419a2c28c4e548b29c">cvmx_debug_register_t::cacheep</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates if a Cache Error is pending. </p>
<p>Set when a cache error event occurs or a 1 is written to the bit by software. Cleared when a Cache Error exception is taken by the processor. If CacheEP is set when IEXI is cleared, a Cache Error exception is taken by the processor, and CacheEP is cleared. In Debug Mode, a Cache Error exception applies to a Debug Mode Cache Error exception. This bit is read-only (R) and reads as zero if not implemented. </p>

</div>
</div>
<a class="anchor" id="a16d497545f87603cca7ff87f84d9791f"></a><!-- doxytag: member="cvmx_debug_register_t::countdm" ref="a16d497545f87603cca7ff87f84d9791f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a16d497545f87603cca7ff87f84d9791f">cvmx_debug_register_t::countdm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Controls or indicates the Count register behavior in Debug Mode. </p>
<p>Implementations can have fixed behavior, in which case this bit is read-only (R), or the implementation can allow this bit to control the behavior, in which case this bit is read/write (R/W). The reset value of this bit indicates the behavior after reset, and depends on the implementation. Encoding of the bit is:</p>
<ul>
<li>0 Count register stopped in Debug Mode Count register is running in Debug</li>
<li>1 Mode This bit is read-only (R) and reads as zero if not implemented. </li>
</ul>

</div>
</div>
<a class="anchor" id="a5e467d17fe41a3de262afb8e8a30e34c"></a><!-- doxytag: member="cvmx_debug_register_t::dbd" ref="a5e467d17fe41a3de262afb8e8a30e34c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a5e467d17fe41a3de262afb8e8a30e34c">cvmx_debug_register_t::dbd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the last debug exception or exception in Debug Mode occurred in a branch or jump delay slot. </p>

</div>
</div>
<a class="anchor" id="a6efd07fde249dfd53c4f71f24369964d"></a><!-- doxytag: member="cvmx_debug_register_t::dbp" ref="a6efd07fde249dfd53c4f71f24369964d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a6efd07fde249dfd53c4f71f24369964d">cvmx_debug_register_t::dbp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates that a Debug Breakpoint exception occurred. </p>
<p>Cleared on exception in Debug Mode.</p>
<ul>
<li>0 No Debug Breakpoint exception</li>
<li>1 Debug Breakpoint exception </li>
</ul>

</div>
</div>
<a class="anchor" id="a8b1fde4a2a8a9cf234cd9b830f23c41f"></a><!-- doxytag: member="cvmx_debug_register_t::dbusep" ref="a8b1fde4a2a8a9cf234cd9b830f23c41f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a8b1fde4a2a8a9cf234cd9b830f23c41f">cvmx_debug_register_t::dbusep</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates if a Data Access Bus Error exception is pending. </p>
<p>Set when a data access bus error event occurs or a 1 is written to the bit by software. Cleared when a Bus Error exception on data access is taken by the processor. If DBusEP is set when IEXI is cleared, a Bus Error exception on data access is taken by the processor, and DBusEP is cleared. In Debug Mode, a Bus Error exception applies to a Debug Mode Bus Error exception. This bit is read-only (R) and reads as zero if not implemented. </p>

</div>
</div>
<a class="anchor" id="aac224dd796f712c78e5963fde7ebba1b"></a><!-- doxytag: member="cvmx_debug_register_t::ddbl" ref="aac224dd796f712c78e5963fde7ebba1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#aac224dd796f712c78e5963fde7ebba1b">cvmx_debug_register_t::ddbl</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates that a Debug Data Break Load exception occurred on a load due to a precise data hardware break. </p>
<p>Cleared on exception in Debug Mode.</p>
<ul>
<li>0 No Debug Data Break Store Exception</li>
<li>1 Debug Data Break Store Exception This bit is read-only (R) and reads as zero if not implemented. </li>
</ul>

</div>
</div>
<a class="anchor" id="afabc260c5a0ffff4bfc52d51ae24f7b7"></a><!-- doxytag: member="cvmx_debug_register_t::ddblimpr" ref="afabc260c5a0ffff4bfc52d51ae24f7b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#afabc260c5a0ffff4bfc52d51ae24f7b7">cvmx_debug_register_t::ddblimpr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates that a Debug Data Break Load Imprecise exception due to a load was the cause of the debug exception, or that an imprecise data hardware break due to a load was indicated after another debug exception occurred. </p>
<p>Cleared on exception in Debug Mode.</p>
<ul>
<li>0 No match of an imprecise data hardware breakpoint on load</li>
<li>1 Match of imprecise data hardware breakpoint on load This bit is read-only (R) and reads as zero if not implemented. </li>
</ul>

</div>
</div>
<a class="anchor" id="abc9997da5ebc42383f6e27e0a4ee06e2"></a><!-- doxytag: member="cvmx_debug_register_t::ddbs" ref="abc9997da5ebc42383f6e27e0a4ee06e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#abc9997da5ebc42383f6e27e0a4ee06e2">cvmx_debug_register_t::ddbs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates that a Debug Data Break Store exception occurred on a store due to a precise data hardware break. </p>
<p>Cleared on exception in Debug Mode.</p>
<ul>
<li>0 No Debug Data Break Store Exception</li>
<li>1 Debug Data Break Store Exception This bit is read-only (R) and reads as zero if not implemented. </li>
</ul>

</div>
</div>
<a class="anchor" id="ae5a40be8f23b108bd83eb130ed9e4320"></a><!-- doxytag: member="cvmx_debug_register_t::ddbsimpr" ref="ae5a40be8f23b108bd83eb130ed9e4320" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#ae5a40be8f23b108bd83eb130ed9e4320">cvmx_debug_register_t::ddbsimpr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates that a Debug Data Break Store Imprecise exception due to a store was the cause of the debug exception, or that an imprecise data hardware break due to a store was indicated after another debug exception occurred. </p>
<p>Cleared on exception in Debug Mode.</p>
<ul>
<li>0 No match of an imprecise data hardware breakpoint on store</li>
<li>1 Match of imprecise data hardware breakpoint on store This bit is read-only (R) and reads as zero if not implemented. </li>
</ul>

</div>
</div>
<a class="anchor" id="a349337c7dd0941e1220316dbad2f3760"></a><!-- doxytag: member="cvmx_debug_register_t::dexccode" ref="a349337c7dd0941e1220316dbad2f3760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a349337c7dd0941e1220316dbad2f3760">cvmx_debug_register_t::dexccode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates the cause of the latest exception in Debug Mode. </p>
<p>The field is encoded as the ExcCode field in the Cause register for those exceptions that can occur in Debug Mode (the encoding is shown in MIPS32 and MIPS64 specifications), with addition of code 30 with the mnemonic CacheErr for cache errors and the use of code 9 with mnemonic Bp for the SDBBP instruction. This value is undefined after a debug exception. </p>

</div>
</div>
<a class="anchor" id="af5594ca4514cc273a1bc8d8a800df632"></a><!-- doxytag: member="cvmx_debug_register_t::dib" ref="af5594ca4514cc273a1bc8d8a800df632" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#af5594ca4514cc273a1bc8d8a800df632">cvmx_debug_register_t::dib</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates that a Debug Instruction Break exception occurred. </p>
<p>Cleared on exception in Debug Mode.</p>
<ul>
<li>0 No Debug Instruction Break exception</li>
<li>1 Debug Instruction Break exception This bit is read-only (R) and reads as zero if not implemented. </li>
</ul>

</div>
</div>
<a class="anchor" id="affaba515b350721d24314e005d0152ae"></a><!-- doxytag: member="cvmx_debug_register_t::dint" ref="affaba515b350721d24314e005d0152ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#affaba515b350721d24314e005d0152ae">cvmx_debug_register_t::dint</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates that a Debug Interrupt exception occurred. </p>
<p>Cleared on exception in Debug Mode.</p>
<ul>
<li>0 No Debug Interrupt exception</li>
<li>1 Debug Interrupt exception This bit is read-only (R) and reads as zero if not implemented. </li>
</ul>

</div>
</div>
<a class="anchor" id="a037896970af0d9a7f448797d85b49ebd"></a><!-- doxytag: member="cvmx_debug_register_t::dm" ref="a037896970af0d9a7f448797d85b49ebd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a037896970af0d9a7f448797d85b49ebd">cvmx_debug_register_t::dm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates that the processor is operating in Debug Mode:. </p>

</div>
</div>
<a class="anchor" id="a1d2aea8d677ffde99056877a0711cabd"></a><!-- doxytag: member="cvmx_debug_register_t::doze" ref="a1d2aea8d677ffde99056877a0711cabd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a1d2aea8d677ffde99056877a0711cabd">cvmx_debug_register_t::doze</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates that the processor was in a low-power mode when a debug exception occurred. </p>

</div>
</div>
<a class="anchor" id="af92d7343872672acef713f59866d74c5"></a><!-- doxytag: member="cvmx_debug_register_t::dss" ref="af92d7343872672acef713f59866d74c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#af92d7343872672acef713f59866d74c5">cvmx_debug_register_t::dss</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates that a Debug Single Step exception occurred. </p>
<p>Cleared on exception in Debug Mode.</p>
<ul>
<li>0 No debug single-step exception</li>
<li>1 Debug single-step exception This bit is read-only (R) and reads as zero if not implemented. </li>
</ul>

</div>
</div>
<a class="anchor" id="a107d00376e1a50d0a362b3d5abcdd65d"></a><!-- doxytag: member="cvmx_debug_register_t::ejtagver" ref="a107d00376e1a50d0a362b3d5abcdd65d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a107d00376e1a50d0a362b3d5abcdd65d">cvmx_debug_register_t::ejtagver</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Provides the EJTAG version. </p>
<ul>
<li>0 Version 1 and 2.0</li>
<li>1 Version 2.5</li>
<li>2 Version 2.6</li>
<li>3-7 Reserved </li>
</ul>

</div>
</div>
<a class="anchor" id="a6df71ed437f69acfbcf8fd106740c577"></a><!-- doxytag: member="cvmx_debug_register_t::halt" ref="a6df71ed437f69acfbcf8fd106740c577" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a6df71ed437f69acfbcf8fd106740c577">cvmx_debug_register_t::halt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates that the internal processor system bus clock was stopped when the debug exception occurred. </p>

</div>
</div>
<a class="anchor" id="a033deab047e1d95a4eb1687efe95a940"></a><!-- doxytag: member="cvmx_debug_register_t::ibusep" ref="a033deab047e1d95a4eb1687efe95a940" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a033deab047e1d95a4eb1687efe95a940">cvmx_debug_register_t::ibusep</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates if a Bus Error exception is pending from an instruction fetch. </p>
<p>Set when an instruction fetch bus error event occurs or a 1 is written to the bit by software. Cleared when a Bus Error exception on an instruction fetch is taken by the processor. If IBusEP is set when IEXI is cleared, a Bus Error exception on an instruction fetch is taken by the processor, and IBusEP is cleared. In Debug Mode, a Bus Error exception applies to a Debug Mode Bus Error exception. This bit is read-only (R) and reads as zero if not implemented. </p>

</div>
</div>
<a class="anchor" id="a0b0566f910be1fe3c94ae7c87fd46a74"></a><!-- doxytag: member="cvmx_debug_register_t::iexi" ref="a0b0566f910be1fe3c94ae7c87fd46a74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a0b0566f910be1fe3c94ae7c87fd46a74">cvmx_debug_register_t::iexi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>An Imprecise Error eXception Inhibit (IEXI) controls exceptions taken due to imprecise error indications. </p>
<p>Set when the processor takes a debug exception or an exception in Debug Mode occurs. Cleared by execution of the DERET instruction. Otherwise modifiable by Debug Mode software. When IEXI is set, then the imprecise error exceptions from bus errors on instruction fetches or data accesses, cache errors, or machine checks are inhibited and deferred until the bit is cleared. This bit is read-only (R) and reads as zero if not implemented. </p>

</div>
</div>
<a class="anchor" id="adc859d21d5cfbada024ec72549f1bc31"></a><!-- doxytag: member="cvmx_debug_register_t::lsnm" ref="adc859d21d5cfbada024ec72549f1bc31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#adc859d21d5cfbada024ec72549f1bc31">cvmx_debug_register_t::lsnm</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Controls access of loads/stores between the dseg segment and remaining memory when the dseg segment is present. </p>

</div>
</div>
<a class="anchor" id="a7bbdd1ac9e38f0a6e7d4e33b444f38bf"></a><!-- doxytag: member="cvmx_debug_register_t::mcheckp" ref="a7bbdd1ac9e38f0a6e7d4e33b444f38bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a7bbdd1ac9e38f0a6e7d4e33b444f38bf">cvmx_debug_register_t::mcheckp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates if a Machine Check exception is pending. </p>
<p>Set when a machine check event occurs or a 1 is written to the bit by software. Cleared when a Machine Check exception is taken by the processor. If MCheckP is set when IEXI is cleared, a Machine Check exception is taken by the processor, and MCheckP is cleared. In Debug Mode, a Machine Check exception applies to a Debug Mode Machine Check exception. This bit is read-only (R) and reads as zero if not implemented. </p>

</div>
</div>
<a class="anchor" id="a5e0f5670d791ace7f7fbac893641fe32"></a><!-- doxytag: member="cvmx_debug_register_t::nodcr" ref="a5e0f5670d791ace7f7fbac893641fe32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a5e0f5670d791ace7f7fbac893641fe32">cvmx_debug_register_t::nodcr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the dseg segment is present. </p>

</div>
</div>
<a class="anchor" id="a8dc9a13ba021e462b5afe80d54007853"></a><!-- doxytag: member="cvmx_debug_register_t::nosst" ref="a8dc9a13ba021e462b5afe80d54007853" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a8dc9a13ba021e462b5afe80d54007853">cvmx_debug_register_t::nosst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indicates whether the single-step feature controllable by the SSt bit is available in this implementation:</p>
<ul>
<li>0 Single-step feature available</li>
<li>1 No single-step feature available A minimum number of hardware instruction breakpoints must be available if no single-step feature is implemented in hardware. </li>
</ul>
</p>
<p>Refer to Section 4.8.1 on page 69 for more information. </p>

</div>
</div>
<a class="anchor" id="a8f7e32c5fe0fd380253672a28be7b6ad"></a><!-- doxytag: member="cvmx_debug_register_t::rsrvd" ref="a8f7e32c5fe0fd380253672a28be7b6ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a8f7e32c5fe0fd380253672a28be7b6ad">cvmx_debug_register_t::rsrvd</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Unused. </p>

</div>
</div>
<a class="anchor" id="ae6d65d033a7332e5e9ef05b2d4764c20"></a><!-- doxytag: member="cvmx_debug_register_t::rsrvd2" ref="ae6d65d033a7332e5e9ef05b2d4764c20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#ae6d65d033a7332e5e9ef05b2d4764c20">cvmx_debug_register_t::rsrvd2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be zero. </p>

</div>
</div>
<a class="anchor" id="a936956784c1cb80c827475f5d9c57a56"></a><!-- doxytag: member="cvmx_debug_register_t::s" ref="a936956784c1cb80c827475f5d9c57a56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="unioncvmx__debug__register__t.html#a936956784c1cb80c827475f5d9c57a56">cvmx_debug_register_t::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a31d6c353e10e64fd1628352de0f1272a"></a><!-- doxytag: member="cvmx_debug_register_t::sst" ref="a31d6c353e10e64fd1628352de0f1272a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#a31d6c353e10e64fd1628352de0f1272a">cvmx_debug_register_t::sst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Controls whether single-step feature is enabled:</p>
<ul>
<li>0 No enable of single-step feature</li>
<li>1 Single-step feature enabled This bit is read-only (R) and reads as zero if not implemented due to no single-step feature (NoSSt is 1). </li>
</ul>
</p>

</div>
</div>
<a class="anchor" id="ab5ecfcdf8d098960780efa9a97531e3d"></a><!-- doxytag: member="cvmx_debug_register_t::u64" ref="ab5ecfcdf8d098960780efa9a97531e3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__debug__register__t.html#ab5ecfcdf8d098960780efa9a97531e3d">cvmx_debug_register_t::u64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-debug_8h_source.html">cvmx-debug.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
