<profile>

<section name = "Vitis HLS Report for 'axil_conv2D_Pipeline_loop_n'" level="0">
<item name = "Date">Thu May 29 18:19:08 2025
</item>
<item name = "Version">2024.1.2 (Build 5096458 on Sep  5 2024)</item>
<item name = "Project">axil_conv2D</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_n">?, ?, 13, 11, 1, inf, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 76, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 125, -</column>
<column name="Register">-, -, 76, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln66_1_fu_165_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln66_fu_149_p2">+, 0, 0, 14, 7, 7</column>
<column name="grp_fu_107_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln66_fu_160_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 13, 1, 13</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="image_out_address0_local">37, 7, 13, 91</column>
<column name="image_out_d0_local">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln63_reg_217">1, 0, 1, 0</column>
<column name="icmp_ln66_reg_231">1, 0, 1, 0</column>
<column name="icmp_ln69_reg_245">1, 0, 1, 0</column>
<column name="image_out_addr_2_reg_221">6, 0, 13, 7</column>
<column name="image_out_addr_reg_202">1, 0, 13, 12</column>
<column name="image_out_load_2_reg_235">16, 0, 16, 0</column>
<column name="image_out_load_3_reg_226">16, 0, 16, 0</column>
<column name="n_1_reg_191">1, 0, 2, 1</column>
<column name="n_fu_46">1, 0, 2, 1</column>
<column name="reg_101">16, 0, 16, 0</column>
<column name="tmp_reg_196">1, 0, 1, 0</column>
<column name="zext_ln63_1_reg_212">1, 0, 7, 6</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, axil_conv2D_Pipeline_loop_n, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, axil_conv2D_Pipeline_loop_n, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, axil_conv2D_Pipeline_loop_n, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, axil_conv2D_Pipeline_loop_n, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, axil_conv2D_Pipeline_loop_n, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, axil_conv2D_Pipeline_loop_n, return value</column>
<column name="image_out_address0">out, 13, ap_memory, image_out, array</column>
<column name="image_out_ce0">out, 1, ap_memory, image_out, array</column>
<column name="image_out_we0">out, 1, ap_memory, image_out, array</column>
<column name="image_out_d0">out, 16, ap_memory, image_out, array</column>
<column name="image_out_q0">in, 16, ap_memory, image_out, array</column>
<column name="max_out_address0">out, 11, ap_memory, max_out, array</column>
<column name="max_out_ce0">out, 1, ap_memory, max_out, array</column>
<column name="max_out_we0">out, 1, ap_memory, max_out, array</column>
<column name="max_out_d0">out, 16, ap_memory, max_out, array</column>
</table>
</item>
</section>
</profile>
