{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508509762987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508509762989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 09:29:22 2017 " "Processing started: Fri Oct 20 09:29:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508509762989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508509762989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pract4 -c pract4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pract4 -c pract4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508509762989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508509763190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508509763190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LogicCircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LogicCircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_circuit-bdf_type " "Found design unit 1: logic_circuit-bdf_type" {  } { { "LogicCircuit.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/LogicCircuit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508509779125 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_circuit " "Found entity 1: logic_circuit" {  } { { "LogicCircuit.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/LogicCircuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508509779125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508509779125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-bdf_type " "Found design unit 1: shifter-bdf_type" {  } { { "shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508509779126 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508509779126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508509779126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_circuit-function_table " "Found design unit 1: arithmetic_circuit-function_table" {  } { { "UA.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508509779127 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_circuit " "Found entity 1: arithmetic_circuit" {  } { { "UA.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/UA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508509779127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508509779127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pract4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pract4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pract4-bdf_type " "Found design unit 1: pract4-bdf_type" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508509779127 ""} { "Info" "ISGN_ENTITY_NAME" "1 pract4 " "Found entity 1: pract4" {  } { { "pract4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508509779127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508509779127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_2_to_1-function_table " "Found design unit 1: multiplexer_2_to_1-function_table" {  } { { "mux_2_1.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/mux_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508509779128 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_2_to_1 " "Found entity 1: multiplexer_2_to_1" {  } { { "mux_2_1.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/mux_2_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508509779128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508509779128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pract4 " "Elaborating entity \"pract4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508509779196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_circuit arithmetic_circuit:b2v_inst1 " "Elaborating entity \"arithmetic_circuit\" for hierarchy \"arithmetic_circuit:b2v_inst1\"" {  } { { "pract4.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508509779209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_circuit logic_circuit:b2v_inst2 " "Elaborating entity \"logic_circuit\" for hierarchy \"logic_circuit:b2v_inst2\"" {  } { { "pract4.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508509779211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_2_to_1 multiplexer_2_to_1:b2v_inst3 " "Elaborating entity \"multiplexer_2_to_1\" for hierarchy \"multiplexer_2_to_1:b2v_inst3\"" {  } { { "pract4.vhd" "b2v_inst3" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508509779212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:b2v_inst5 " "Elaborating entity \"shifter\" for hierarchy \"shifter:b2v_inst5\"" {  } { { "pract4.vhd" "b2v_inst5" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica04/pract4.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508509779214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508509779715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508509780307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508509780307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508509780360 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508509780360 ""} { "Info" "ICUT_CUT_TM_LCELLS" "215 " "Implemented 215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508509780360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508509780360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508509780367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 09:29:40 2017 " "Processing ended: Fri Oct 20 09:29:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508509780367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508509780367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508509780367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508509780367 ""}
