<stg><name>axis2lbus</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_3_mty_V), !map !79

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_2_mty_V), !map !85

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_1_mty_V), !map !91

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_0_mty_V), !map !97

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_err_V), !map !103

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_err_V), !map !107

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_err_V), !map !111

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_err_V), !map !115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_eop_V), !map !119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_eop_V), !map !123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_eop_V), !map !127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_eop_V), !map !131

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_sop_V), !map !135

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_sop_V), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_sop_V), !map !143

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_sop_V), !map !147

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_ena_V), !map !151

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_ena_V), !map !155

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_ena_V), !map !159

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_ena_V), !map !163

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_3_data_V), !map !167

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_2_data_V), !map !171

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_1_data_V), !map !175

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_0_data_V), !map !179

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecBitsMap(i512 %s_axis_data_V), !map !183

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:25  call void (...)* @_ssdm_op_SpecBitsMap(i64 %s_axis_keep_V), !map !189

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_axis_last_V), !map !193

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_axis_valid_V), !map !197

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:28  call void (...)* @_ssdm_op_SpecBitsMap(i1 %lbus_ready_V), !map !201

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:29  call void (...)* @_ssdm_op_SpecBitsMap(i1* %axis_ready_V), !map !205

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:30  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @axis2lbus_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:31  %lbus_ready_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lbus_ready_V)

]]></Node>
<StgValue><ssdm name="lbus_ready_V_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:32  %s_axis_valid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %s_axis_valid_V)

]]></Node>
<StgValue><ssdm name="s_axis_valid_V_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:33  %s_axis_last_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %s_axis_last_V)

]]></Node>
<StgValue><ssdm name="s_axis_last_V_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:34  %s_axis_keep_V_read = call i64 @_ssdm_op_Read.ap_none.i64(i64 %s_axis_keep_V)

]]></Node>
<StgValue><ssdm name="s_axis_keep_V_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
codeRepl:35  %s_axis_data_V_read = call i512 @_ssdm_op_Read.ap_none.i512(i512 %s_axis_data_V)

]]></Node>
<StgValue><ssdm name="s_axis_data_V_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:36  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln38"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="4" op_22_bw="4" op_23_bw="4" op_24_bw="4" op_25_bw="0" op_26_bw="32" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="0" op_39_bw="0">
<![CDATA[
codeRepl:37  call void (...)* @_ssdm_op_SpecInterface(i128* %lbus_0_data_V, i128* %lbus_1_data_V, i128* %lbus_2_data_V, i128* %lbus_3_data_V, i1* %lbus_0_ena_V, i1* %lbus_1_ena_V, i1* %lbus_2_ena_V, i1* %lbus_3_ena_V, i1* %lbus_0_sop_V, i1* %lbus_1_sop_V, i1* %lbus_2_sop_V, i1* %lbus_3_sop_V, i1* %lbus_0_eop_V, i1* %lbus_1_eop_V, i1* %lbus_2_eop_V, i1* %lbus_3_eop_V, i1* %lbus_0_err_V, i1* %lbus_1_err_V, i1* %lbus_2_err_V, i1* %lbus_3_err_V, i4* %lbus_0_mty_V, i4* %lbus_1_mty_V, i4* %lbus_2_mty_V, i4* %lbus_3_mty_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln40"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:38  call void (...)* @_ssdm_op_SpecInterface(i512 %s_axis_data_V, i64 %s_axis_keep_V, i1 %s_axis_last_V, i1 %s_axis_valid_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln41"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:39  call void (...)* @_ssdm_op_SpecInterface(i1 %lbus_ready_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln42"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:40  call void (...)* @_ssdm_op_SpecInterface(i1* %axis_ready_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln43"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:41  call void @_ssdm_op_Write.ap_none.i1P(i1* %axis_ready_V, i1 %lbus_ready_V_read)

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:42  br i1 %lbus_ready_V_read, label %0, label %69

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i128P(i128* %lbus_0_data_V, i128 0)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_0_ena_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_0_sop_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_0_eop_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_0_err_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 0)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_none.i128P(i128* %lbus_1_data_V, i128 0)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_1_ena_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_1_sop_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_1_eop_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_1_err_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 0)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_none.i128P(i128* %lbus_2_data_V, i128 0)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_2_ena_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_2_sop_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_2_eop_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_2_err_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:17  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 0)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:18  call void @_ssdm_op_Write.ap_none.i128P(i128* %lbus_3_data_V, i128 0)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:19  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_3_ena_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:20  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_3_sop_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:21  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_3_eop_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:22  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_3_err_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:23  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 0)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %70

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="128" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_s = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %s_axis_data_V_read, i32 384, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.i128P(i128* %lbus_0_data_V, i128 %p_Result_s)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="128" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Result_1 = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %s_axis_data_V_read, i32 256, i32 383)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_none.i128P(i128* %lbus_1_data_V, i128 %p_Result_1)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="128" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_Result_2 = call i128 @_ssdm_op_PartSelect.i128.i512.i32.i32(i512 %s_axis_data_V_read, i32 128, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_none.i128P(i128* %lbus_2_data_V, i128 %p_Result_2)

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="512">
<![CDATA[
:6  %trunc_ln647 = trunc i512 %s_axis_data_V_read to i128

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_none.i128P(i128* %lbus_3_data_V, i128 %trunc_ln647)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_0_ena_V, i1 %s_axis_valid_V_read)

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:9  %tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %s_axis_keep_V_read, i32 47)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %ret_V_1 = and i1 %tmp, %s_axis_valid_V_read

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:11  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_1_ena_V, i1 %ret_V_1)

]]></Node>
<StgValue><ssdm name="write_ln55"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:12  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %s_axis_keep_V_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %ret_V_2 = and i1 %tmp_1, %s_axis_valid_V_read

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_2_ena_V, i1 %ret_V_2)

]]></Node>
<StgValue><ssdm name="write_ln56"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:15  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %s_axis_keep_V_read, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %ret_V_3 = and i1 %tmp_2, %s_axis_valid_V_read

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:17  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_3_ena_V, i1 %ret_V_3)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1">
<![CDATA[
:18  %IN_PACKET_V_load = load i1* @IN_PACKET_V, align 1

]]></Node>
<StgValue><ssdm name="IN_PACKET_V_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %rhs_V = xor i1 %IN_PACKET_V_load, true

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %ret_V_4 = and i1 %s_axis_valid_V_read, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:21  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_0_sop_V, i1 %ret_V_4)

]]></Node>
<StgValue><ssdm name="write_ln58"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:22  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_1_sop_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:23  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_2_sop_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:24  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_3_sop_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %ret_V_10 = and i1 %s_axis_valid_V_read, %s_axis_last_V_read

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %xor_ln1355 = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="xor_ln1355"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %ret_V = and i1 %ret_V_10, %xor_ln1355

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:28  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_0_eop_V, i1 %ret_V)

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %xor_ln1355_1 = xor i1 %tmp_1, true

]]></Node>
<StgValue><ssdm name="xor_ln1355_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %and_ln1355 = and i1 %tmp, %xor_ln1355_1

]]></Node>
<StgValue><ssdm name="and_ln1355"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %ret_V_6 = and i1 %and_ln1355, %ret_V_10

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:32  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_1_eop_V, i1 %ret_V_6)

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %xor_ln1355_2 = xor i1 %tmp_2, true

]]></Node>
<StgValue><ssdm name="xor_ln1355_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %and_ln1355_2 = and i1 %tmp_1, %xor_ln1355_2

]]></Node>
<StgValue><ssdm name="and_ln1355_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %ret_V_7 = and i1 %and_ln1355_2, %ret_V_10

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:36  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_2_eop_V, i1 %ret_V_7)

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %ret_V_8 = and i1 %ret_V_10, %tmp_2

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:38  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_3_eop_V, i1 %ret_V_8)

]]></Node>
<StgValue><ssdm name="write_ln65"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:39  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_0_err_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:40  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_1_err_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln67"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:41  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_2_err_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:42  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_3_err_V, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %s_axis_keep_V_read, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0">
<![CDATA[
:44  switch i16 %p_Result_4, label %keep2mty.exit834 [
    i16 -1, label %1
    i16 -2, label %2
    i16 -4, label %3
    i16 -8, label %4
    i16 -16, label %5
    i16 -32, label %6
    i16 -64, label %7
    i16 -128, label %8
    i16 -256, label %9
    i16 -512, label %10
    i16 -1024, label %11
    i16 -2048, label %12
    i16 -4096, label %13
    i16 -8192, label %14
    i16 -16384, label %15
    i16 -32768, label %16
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-32768"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-32768"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-16384"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 -2)

]]></Node>
<StgValue><ssdm name="write_ln80"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-16384"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-8192"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 -3)

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-8192"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-4096"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 -4)

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-4096"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-2048"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 -5)

]]></Node>
<StgValue><ssdm name="write_ln71"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-2048"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-1024"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 -6)

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-1024"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-512"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 -7)

]]></Node>
<StgValue><ssdm name="write_ln65"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-512"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-256"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 -8)

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-256"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-128"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 7)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-128"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 6)

]]></Node>
<StgValue><ssdm name="write_ln56"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 5)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 4)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 3)

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 2)

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 1)

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_0_mty_V, i4 0)

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit834

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
keep2mty.exit834:0  %p_Result_5 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %s_axis_keep_V_read, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0">
<![CDATA[
keep2mty.exit834:1  switch i16 %p_Result_5, label %keep2mty.exit831 [
    i16 -1, label %17
    i16 -2, label %18
    i16 -4, label %19
    i16 -8, label %20
    i16 -16, label %21
    i16 -32, label %22
    i16 -64, label %23
    i16 -128, label %24
    i16 -256, label %25
    i16 -512, label %26
    i16 -1024, label %27
    i16 -2048, label %28
    i16 -4096, label %29
    i16 -8192, label %30
    i16 -16384, label %31
    i16 -32768, label %32
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-32768"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-32768"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-16384"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 -2)

]]></Node>
<StgValue><ssdm name="write_ln80"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-16384"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-8192"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 -3)

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-8192"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-4096"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 -4)

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-4096"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-2048"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 -5)

]]></Node>
<StgValue><ssdm name="write_ln71"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-2048"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-1024"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 -6)

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-1024"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-512"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 -7)

]]></Node>
<StgValue><ssdm name="write_ln65"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-512"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-256"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 -8)

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-256"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-128"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 7)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-128"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 6)

]]></Node>
<StgValue><ssdm name="write_ln56"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 5)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 4)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 3)

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 2)

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 1)

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_1_mty_V, i4 0)

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit831

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
keep2mty.exit831:0  %p_Result_6 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %s_axis_keep_V_read, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0">
<![CDATA[
keep2mty.exit831:1  switch i16 %p_Result_6, label %keep2mty.exit828 [
    i16 -1, label %33
    i16 -2, label %34
    i16 -4, label %35
    i16 -8, label %36
    i16 -16, label %37
    i16 -32, label %38
    i16 -64, label %39
    i16 -128, label %40
    i16 -256, label %41
    i16 -512, label %42
    i16 -1024, label %43
    i16 -2048, label %44
    i16 -4096, label %45
    i16 -8192, label %46
    i16 -16384, label %47
    i16 -32768, label %48
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-32768"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-32768"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-16384"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 -2)

]]></Node>
<StgValue><ssdm name="write_ln80"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-16384"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-8192"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 -3)

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-8192"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-4096"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 -4)

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-4096"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-2048"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 -5)

]]></Node>
<StgValue><ssdm name="write_ln71"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-2048"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-1024"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 -6)

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-1024"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-512"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 -7)

]]></Node>
<StgValue><ssdm name="write_ln65"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-512"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-256"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 -8)

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-256"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-128"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 7)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-128"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 6)

]]></Node>
<StgValue><ssdm name="write_ln56"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 5)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 4)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 3)

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 2)

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 1)

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_2_mty_V, i4 0)

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="p_Result_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit828

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="64">
<![CDATA[
keep2mty.exit828:0  %trunc_ln647_1 = trunc i64 %s_axis_keep_V_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0">
<![CDATA[
keep2mty.exit828:1  switch i16 %trunc_ln647_1, label %keep2mty.exit [
    i16 -1, label %49
    i16 -2, label %50
    i16 -4, label %51
    i16 -8, label %52
    i16 -16, label %53
    i16 -32, label %54
    i16 -64, label %55
    i16 -128, label %56
    i16 -256, label %57
    i16 -512, label %58
    i16 -1024, label %59
    i16 -2048, label %60
    i16 -4096, label %61
    i16 -8192, label %62
    i16 -16384, label %63
    i16 -32768, label %64
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-32768"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-32768"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-16384"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 -2)

]]></Node>
<StgValue><ssdm name="write_ln80"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-16384"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-8192"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 -3)

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-8192"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-4096"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 -4)

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-4096"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-2048"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 -5)

]]></Node>
<StgValue><ssdm name="write_ln71"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-2048"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-1024"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 -6)

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-1024"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-512"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 -7)

]]></Node>
<StgValue><ssdm name="write_ln65"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-512"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-256"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 -8)

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-256"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-128"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 7)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-128"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 6)

]]></Node>
<StgValue><ssdm name="write_ln56"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 5)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 4)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 3)

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 2)

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 1)

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i4P(i4* %lbus_3_mty_V, i4 0)

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="trunc_ln647_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %keep2mty.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
keep2mty.exit:0  %r_V = xor i1 %s_axis_last_V_read, true

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
keep2mty.exit:1  %ret_V_9 = and i1 %s_axis_valid_V_read, %r_V

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
keep2mty.exit:2  br i1 %ret_V_9, label %65, label %66

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="ret_V_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %ret_V_10, label %67, label %._crit_edge824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="ret_V_9" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @IN_PACKET_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="ret_V_9" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge824

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="ret_V_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge824:0  br label %68

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="ret_V_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @IN_PACKET_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
<literal name="ret_V_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %68

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lbus_ready_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %70

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
