
IO_Tile_1_31

 (15 14)  (91 511)  (91 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (90 510)  (90 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IO_Tile_2_31

 (15 14)  (145 511)  (145 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (144 510)  (144 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_3_31

 (15 14)  (199 511)  (199 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (198 510)  (198 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_4_31

 (15 14)  (253 511)  (253 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (252 510)  (252 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_5_31

 (15 14)  (307 511)  (307 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (306 510)  (306 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_6_31

 (15 14)  (361 511)  (361 511)  IO control bit: GIOLEFT0_extra_padeb_test_1

 (14 15)  (360 510)  (360 510)  IO control bit: GIOLEFT0_extra_padeb_test_0



IO_Tile_7_31

 (15 14)  (403 511)  (403 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (402 510)  (402 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_8_31

 (15 14)  (457 511)  (457 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (456 510)  (456 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_9_31

 (15 14)  (511 511)  (511 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (510 510)  (510 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_10_31

 (15 14)  (565 511)  (565 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (564 510)  (564 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_11_31

 (15 14)  (619 511)  (619 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (618 510)  (618 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_12_31

 (15 4)  (673 500)  (673 500)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (672 501)  (672 501)  routing T_12_31.lc_trk_g1_0 <X> T_12_31.wire_gbuf/in
 (2 6)  (662 503)  (662 503)  IO control bit: GIOUP1_REN_1

 (4 8)  (652 504)  (652 504)  routing T_12_31.span4_vert_32 <X> T_12_31.lc_trk_g1_0
 (3 9)  (663 505)  (663 505)  IO control bit: GIOUP1_IE_1

 (5 9)  (653 505)  (653 505)  routing T_12_31.span4_vert_32 <X> T_12_31.lc_trk_g1_0
 (6 9)  (654 505)  (654 505)  routing T_12_31.span4_vert_32 <X> T_12_31.lc_trk_g1_0
 (7 9)  (655 505)  (655 505)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (15 12)  (673 508)  (673 508)  IO control bit: GIOUP1_cf_bit_39

 (17 13)  (641 509)  (641 509)  IOB_1 IO Functioning bit
 (15 14)  (673 511)  (673 511)  IO control bit: GIOUP1_extra_padeb_test_1

 (14 15)  (672 510)  (672 510)  IO control bit: GIOUP1_extra_padeb_test_0



IO_Tile_13_31

 (15 14)  (731 511)  (731 511)  IO control bit: GIOUP0_extra_padeb_test_1

 (14 15)  (730 510)  (730 510)  IO control bit: GIOUP0_extra_padeb_test_0



IO_Tile_14_31

 (15 14)  (785 511)  (785 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (784 510)  (784 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_15_31

 (15 14)  (839 511)  (839 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (838 510)  (838 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_16_31

 (15 14)  (893 511)  (893 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (892 510)  (892 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_17_31

 (15 14)  (947 511)  (947 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (946 510)  (946 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_18_31

 (15 14)  (1001 511)  (1001 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (1000 510)  (1000 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_19_31

 (15 14)  (1055 511)  (1055 511)  IO control bit: GIORIGHT0_extra_padeb_test_1

 (14 15)  (1054 510)  (1054 510)  IO control bit: GIORIGHT0_extra_padeb_test_0



IO_Tile_20_31

 (15 14)  (1097 511)  (1097 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1096 510)  (1096 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_21_31

 (15 14)  (1151 511)  (1151 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1150 510)  (1150 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_22_31

 (15 14)  (1205 511)  (1205 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1204 510)  (1204 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_23_31

 (15 14)  (1259 511)  (1259 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1258 510)  (1258 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_24_31

 (15 14)  (1313 511)  (1313 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (1312 510)  (1312 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IpCon_Tile_0_30

 (36 0)  (36 480)  (36 480)  LC_0 Logic Functioning bit
 (37 0)  (37 480)  (37 480)  LC_0 Logic Functioning bit
 (42 0)  (42 480)  (42 480)  LC_0 Logic Functioning bit
 (43 0)  (43 480)  (43 480)  LC_0 Logic Functioning bit
 (50 0)  (50 480)  (50 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 481)  (36 481)  LC_0 Logic Functioning bit
 (37 1)  (37 481)  (37 481)  LC_0 Logic Functioning bit
 (42 1)  (42 481)  (42 481)  LC_0 Logic Functioning bit
 (43 1)  (43 481)  (43 481)  LC_0 Logic Functioning bit
 (36 2)  (36 482)  (36 482)  LC_1 Logic Functioning bit
 (37 2)  (37 482)  (37 482)  LC_1 Logic Functioning bit
 (42 2)  (42 482)  (42 482)  LC_1 Logic Functioning bit
 (43 2)  (43 482)  (43 482)  LC_1 Logic Functioning bit
 (50 2)  (50 482)  (50 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 483)  (36 483)  LC_1 Logic Functioning bit
 (37 3)  (37 483)  (37 483)  LC_1 Logic Functioning bit
 (42 3)  (42 483)  (42 483)  LC_1 Logic Functioning bit
 (43 3)  (43 483)  (43 483)  LC_1 Logic Functioning bit
 (36 4)  (36 484)  (36 484)  LC_2 Logic Functioning bit
 (37 4)  (37 484)  (37 484)  LC_2 Logic Functioning bit
 (42 4)  (42 484)  (42 484)  LC_2 Logic Functioning bit
 (43 4)  (43 484)  (43 484)  LC_2 Logic Functioning bit
 (50 4)  (50 484)  (50 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 485)  (36 485)  LC_2 Logic Functioning bit
 (37 5)  (37 485)  (37 485)  LC_2 Logic Functioning bit
 (42 5)  (42 485)  (42 485)  LC_2 Logic Functioning bit
 (43 5)  (43 485)  (43 485)  LC_2 Logic Functioning bit
 (36 6)  (36 486)  (36 486)  LC_3 Logic Functioning bit
 (37 6)  (37 486)  (37 486)  LC_3 Logic Functioning bit
 (42 6)  (42 486)  (42 486)  LC_3 Logic Functioning bit
 (43 6)  (43 486)  (43 486)  LC_3 Logic Functioning bit
 (50 6)  (50 486)  (50 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 487)  (36 487)  LC_3 Logic Functioning bit
 (37 7)  (37 487)  (37 487)  LC_3 Logic Functioning bit
 (42 7)  (42 487)  (42 487)  LC_3 Logic Functioning bit
 (43 7)  (43 487)  (43 487)  LC_3 Logic Functioning bit
 (36 8)  (36 488)  (36 488)  LC_4 Logic Functioning bit
 (37 8)  (37 488)  (37 488)  LC_4 Logic Functioning bit
 (42 8)  (42 488)  (42 488)  LC_4 Logic Functioning bit
 (43 8)  (43 488)  (43 488)  LC_4 Logic Functioning bit
 (50 8)  (50 488)  (50 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 489)  (36 489)  LC_4 Logic Functioning bit
 (37 9)  (37 489)  (37 489)  LC_4 Logic Functioning bit
 (42 9)  (42 489)  (42 489)  LC_4 Logic Functioning bit
 (43 9)  (43 489)  (43 489)  LC_4 Logic Functioning bit
 (36 10)  (36 490)  (36 490)  LC_5 Logic Functioning bit
 (37 10)  (37 490)  (37 490)  LC_5 Logic Functioning bit
 (42 10)  (42 490)  (42 490)  LC_5 Logic Functioning bit
 (43 10)  (43 490)  (43 490)  LC_5 Logic Functioning bit
 (50 10)  (50 490)  (50 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 491)  (36 491)  LC_5 Logic Functioning bit
 (37 11)  (37 491)  (37 491)  LC_5 Logic Functioning bit
 (42 11)  (42 491)  (42 491)  LC_5 Logic Functioning bit
 (43 11)  (43 491)  (43 491)  LC_5 Logic Functioning bit
 (36 12)  (36 492)  (36 492)  LC_6 Logic Functioning bit
 (37 12)  (37 492)  (37 492)  LC_6 Logic Functioning bit
 (42 12)  (42 492)  (42 492)  LC_6 Logic Functioning bit
 (43 12)  (43 492)  (43 492)  LC_6 Logic Functioning bit
 (50 12)  (50 492)  (50 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 493)  (36 493)  LC_6 Logic Functioning bit
 (37 13)  (37 493)  (37 493)  LC_6 Logic Functioning bit
 (42 13)  (42 493)  (42 493)  LC_6 Logic Functioning bit
 (43 13)  (43 493)  (43 493)  LC_6 Logic Functioning bit
 (36 14)  (36 494)  (36 494)  LC_7 Logic Functioning bit
 (37 14)  (37 494)  (37 494)  LC_7 Logic Functioning bit
 (42 14)  (42 494)  (42 494)  LC_7 Logic Functioning bit
 (43 14)  (43 494)  (43 494)  LC_7 Logic Functioning bit
 (50 14)  (50 494)  (50 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 495)  (36 495)  LC_7 Logic Functioning bit
 (37 15)  (37 495)  (37 495)  LC_7 Logic Functioning bit
 (42 15)  (42 495)  (42 495)  LC_7 Logic Functioning bit
 (43 15)  (43 495)  (43 495)  LC_7 Logic Functioning bit


LogicTile_1_30

 (32 0)  (86 480)  (86 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (89 480)  (89 480)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.input_2_0
 (36 0)  (90 480)  (90 480)  LC_0 Logic Functioning bit
 (39 0)  (93 480)  (93 480)  LC_0 Logic Functioning bit
 (41 0)  (95 480)  (95 480)  LC_0 Logic Functioning bit
 (42 0)  (96 480)  (96 480)  LC_0 Logic Functioning bit
 (44 0)  (98 480)  (98 480)  LC_0 Logic Functioning bit
 (22 1)  (76 481)  (76 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (32 1)  (86 481)  (86 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (88 481)  (88 481)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.input_2_0
 (35 1)  (89 481)  (89 481)  routing T_1_30.lc_trk_g1_7 <X> T_1_30.input_2_0
 (37 1)  (91 481)  (91 481)  LC_0 Logic Functioning bit
 (38 1)  (92 481)  (92 481)  LC_0 Logic Functioning bit
 (40 1)  (94 481)  (94 481)  LC_0 Logic Functioning bit
 (43 1)  (97 481)  (97 481)  LC_0 Logic Functioning bit
 (49 1)  (103 481)  (103 481)  Carry_In_Mux bit 

 (51 1)  (105 481)  (105 481)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (21 2)  (75 482)  (75 482)  routing T_1_30.sp4_h_l_10 <X> T_1_30.lc_trk_g0_7
 (22 2)  (76 482)  (76 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (77 482)  (77 482)  routing T_1_30.sp4_h_l_10 <X> T_1_30.lc_trk_g0_7
 (24 2)  (78 482)  (78 482)  routing T_1_30.sp4_h_l_10 <X> T_1_30.lc_trk_g0_7
 (32 2)  (86 482)  (86 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (89 482)  (89 482)  routing T_1_30.lc_trk_g1_6 <X> T_1_30.input_2_1
 (36 2)  (90 482)  (90 482)  LC_1 Logic Functioning bit
 (39 2)  (93 482)  (93 482)  LC_1 Logic Functioning bit
 (41 2)  (95 482)  (95 482)  LC_1 Logic Functioning bit
 (42 2)  (96 482)  (96 482)  LC_1 Logic Functioning bit
 (44 2)  (98 482)  (98 482)  LC_1 Logic Functioning bit
 (53 2)  (107 482)  (107 482)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (21 3)  (75 483)  (75 483)  routing T_1_30.sp4_h_l_10 <X> T_1_30.lc_trk_g0_7
 (32 3)  (86 483)  (86 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (88 483)  (88 483)  routing T_1_30.lc_trk_g1_6 <X> T_1_30.input_2_1
 (35 3)  (89 483)  (89 483)  routing T_1_30.lc_trk_g1_6 <X> T_1_30.input_2_1
 (37 3)  (91 483)  (91 483)  LC_1 Logic Functioning bit
 (38 3)  (92 483)  (92 483)  LC_1 Logic Functioning bit
 (40 3)  (94 483)  (94 483)  LC_1 Logic Functioning bit
 (43 3)  (97 483)  (97 483)  LC_1 Logic Functioning bit
 (22 4)  (76 484)  (76 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (29 4)  (83 484)  (83 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 484)  (84 484)  routing T_1_30.lc_trk_g0_7 <X> T_1_30.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 484)  (86 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 484)  (90 484)  LC_2 Logic Functioning bit
 (37 4)  (91 484)  (91 484)  LC_2 Logic Functioning bit
 (39 4)  (93 484)  (93 484)  LC_2 Logic Functioning bit
 (41 4)  (95 484)  (95 484)  LC_2 Logic Functioning bit
 (26 5)  (80 485)  (80 485)  routing T_1_30.lc_trk_g1_3 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (81 485)  (81 485)  routing T_1_30.lc_trk_g1_3 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 485)  (83 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (84 485)  (84 485)  routing T_1_30.lc_trk_g0_7 <X> T_1_30.wire_logic_cluster/lc_2/in_1
 (32 5)  (86 485)  (86 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (89 485)  (89 485)  routing T_1_30.lc_trk_g0_2 <X> T_1_30.input_2_2
 (39 5)  (93 485)  (93 485)  LC_2 Logic Functioning bit
 (41 5)  (95 485)  (95 485)  LC_2 Logic Functioning bit
 (42 5)  (96 485)  (96 485)  LC_2 Logic Functioning bit
 (43 5)  (97 485)  (97 485)  LC_2 Logic Functioning bit
 (48 5)  (102 485)  (102 485)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (76 486)  (76 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (22 7)  (76 487)  (76 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6


LogicTile_2_30

 (28 2)  (136 482)  (136 482)  routing T_2_30.lc_trk_g2_0 <X> T_2_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 482)  (137 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 482)  (139 482)  routing T_2_30.lc_trk_g2_4 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 482)  (140 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 482)  (141 482)  routing T_2_30.lc_trk_g2_4 <X> T_2_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 482)  (144 482)  LC_1 Logic Functioning bit
 (37 2)  (145 482)  (145 482)  LC_1 Logic Functioning bit
 (38 2)  (146 482)  (146 482)  LC_1 Logic Functioning bit
 (39 2)  (147 482)  (147 482)  LC_1 Logic Functioning bit
 (41 2)  (149 482)  (149 482)  LC_1 Logic Functioning bit
 (43 2)  (151 482)  (151 482)  LC_1 Logic Functioning bit
 (26 3)  (134 483)  (134 483)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (135 483)  (135 483)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 483)  (136 483)  routing T_2_30.lc_trk_g3_2 <X> T_2_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 483)  (137 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (144 483)  (144 483)  LC_1 Logic Functioning bit
 (38 3)  (146 483)  (146 483)  LC_1 Logic Functioning bit
 (14 8)  (122 488)  (122 488)  routing T_2_30.sp4_v_b_24 <X> T_2_30.lc_trk_g2_0
 (16 9)  (124 489)  (124 489)  routing T_2_30.sp4_v_b_24 <X> T_2_30.lc_trk_g2_0
 (17 9)  (125 489)  (125 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (14 11)  (122 491)  (122 491)  routing T_2_30.sp4_r_v_b_36 <X> T_2_30.lc_trk_g2_4
 (17 11)  (125 491)  (125 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (3 12)  (111 492)  (111 492)  routing T_2_30.sp12_v_b_1 <X> T_2_30.sp12_h_r_1
 (5 12)  (113 492)  (113 492)  routing T_2_30.sp4_v_b_3 <X> T_2_30.sp4_h_r_9
 (3 13)  (111 493)  (111 493)  routing T_2_30.sp12_v_b_1 <X> T_2_30.sp12_h_r_1
 (4 13)  (112 493)  (112 493)  routing T_2_30.sp4_v_b_3 <X> T_2_30.sp4_h_r_9
 (6 13)  (114 493)  (114 493)  routing T_2_30.sp4_v_b_3 <X> T_2_30.sp4_h_r_9
 (22 13)  (130 493)  (130 493)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (131 493)  (131 493)  routing T_2_30.sp12_v_b_18 <X> T_2_30.lc_trk_g3_2
 (25 13)  (133 493)  (133 493)  routing T_2_30.sp12_v_b_18 <X> T_2_30.lc_trk_g3_2


LogicTile_3_30

 (11 0)  (173 480)  (173 480)  routing T_3_30.sp4_h_r_9 <X> T_3_30.sp4_v_b_2
 (21 2)  (183 482)  (183 482)  routing T_3_30.sp4_v_b_7 <X> T_3_30.lc_trk_g0_7
 (22 2)  (184 482)  (184 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (185 482)  (185 482)  routing T_3_30.sp4_v_b_7 <X> T_3_30.lc_trk_g0_7
 (3 4)  (165 484)  (165 484)  routing T_3_30.sp12_v_b_0 <X> T_3_30.sp12_h_r_0
 (25 4)  (187 484)  (187 484)  routing T_3_30.sp12_h_r_2 <X> T_3_30.lc_trk_g1_2
 (3 5)  (165 485)  (165 485)  routing T_3_30.sp12_v_b_0 <X> T_3_30.sp12_h_r_0
 (22 5)  (184 485)  (184 485)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (186 485)  (186 485)  routing T_3_30.sp12_h_r_2 <X> T_3_30.lc_trk_g1_2
 (25 5)  (187 485)  (187 485)  routing T_3_30.sp12_h_r_2 <X> T_3_30.lc_trk_g1_2
 (21 6)  (183 486)  (183 486)  routing T_3_30.sp4_v_b_7 <X> T_3_30.lc_trk_g1_7
 (22 6)  (184 486)  (184 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (185 486)  (185 486)  routing T_3_30.sp4_v_b_7 <X> T_3_30.lc_trk_g1_7
 (17 8)  (179 488)  (179 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (188 488)  (188 488)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (28 8)  (190 488)  (190 488)  routing T_3_30.lc_trk_g2_1 <X> T_3_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 488)  (191 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (194 488)  (194 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (196 488)  (196 488)  routing T_3_30.lc_trk_g1_2 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 488)  (198 488)  LC_4 Logic Functioning bit
 (37 8)  (199 488)  (199 488)  LC_4 Logic Functioning bit
 (38 8)  (200 488)  (200 488)  LC_4 Logic Functioning bit
 (39 8)  (201 488)  (201 488)  LC_4 Logic Functioning bit
 (40 8)  (202 488)  (202 488)  LC_4 Logic Functioning bit
 (41 8)  (203 488)  (203 488)  LC_4 Logic Functioning bit
 (42 8)  (204 488)  (204 488)  LC_4 Logic Functioning bit
 (43 8)  (205 488)  (205 488)  LC_4 Logic Functioning bit
 (46 8)  (208 488)  (208 488)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (184 489)  (184 489)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (185 489)  (185 489)  routing T_3_30.sp12_v_t_9 <X> T_3_30.lc_trk_g2_2
 (26 9)  (188 489)  (188 489)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (27 9)  (189 489)  (189 489)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 489)  (191 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (193 489)  (193 489)  routing T_3_30.lc_trk_g1_2 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (36 9)  (198 489)  (198 489)  LC_4 Logic Functioning bit
 (37 9)  (199 489)  (199 489)  LC_4 Logic Functioning bit
 (38 9)  (200 489)  (200 489)  LC_4 Logic Functioning bit
 (39 9)  (201 489)  (201 489)  LC_4 Logic Functioning bit
 (41 9)  (203 489)  (203 489)  LC_4 Logic Functioning bit
 (43 9)  (205 489)  (205 489)  LC_4 Logic Functioning bit
 (25 10)  (187 490)  (187 490)  routing T_3_30.sp12_v_b_6 <X> T_3_30.lc_trk_g2_6
 (26 10)  (188 490)  (188 490)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (28 10)  (190 490)  (190 490)  routing T_3_30.lc_trk_g2_2 <X> T_3_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 490)  (191 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 490)  (193 490)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 490)  (194 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 490)  (195 490)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 490)  (198 490)  LC_5 Logic Functioning bit
 (37 10)  (199 490)  (199 490)  LC_5 Logic Functioning bit
 (38 10)  (200 490)  (200 490)  LC_5 Logic Functioning bit
 (39 10)  (201 490)  (201 490)  LC_5 Logic Functioning bit
 (41 10)  (203 490)  (203 490)  LC_5 Logic Functioning bit
 (43 10)  (205 490)  (205 490)  LC_5 Logic Functioning bit
 (22 11)  (184 491)  (184 491)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (186 491)  (186 491)  routing T_3_30.sp12_v_b_6 <X> T_3_30.lc_trk_g2_6
 (25 11)  (187 491)  (187 491)  routing T_3_30.sp12_v_b_6 <X> T_3_30.lc_trk_g2_6
 (26 11)  (188 491)  (188 491)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 491)  (191 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 491)  (192 491)  routing T_3_30.lc_trk_g2_2 <X> T_3_30.wire_logic_cluster/lc_5/in_1
 (31 11)  (193 491)  (193 491)  routing T_3_30.lc_trk_g2_6 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (36 11)  (198 491)  (198 491)  LC_5 Logic Functioning bit
 (38 11)  (200 491)  (200 491)  LC_5 Logic Functioning bit
 (52 11)  (214 491)  (214 491)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11


LogicTile_4_30

 (27 0)  (243 480)  (243 480)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 480)  (244 480)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 480)  (245 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 480)  (246 480)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (35 0)  (251 480)  (251 480)  routing T_4_30.lc_trk_g0_6 <X> T_4_30.input_2_0
 (44 0)  (260 480)  (260 480)  LC_0 Logic Functioning bit
 (30 1)  (246 481)  (246 481)  routing T_4_30.lc_trk_g3_6 <X> T_4_30.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 481)  (248 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (251 481)  (251 481)  routing T_4_30.lc_trk_g0_6 <X> T_4_30.input_2_0
 (49 1)  (265 481)  (265 481)  Carry_In_Mux bit 

 (25 2)  (241 482)  (241 482)  routing T_4_30.sp4_v_t_3 <X> T_4_30.lc_trk_g0_6
 (27 2)  (243 482)  (243 482)  routing T_4_30.lc_trk_g3_1 <X> T_4_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 482)  (244 482)  routing T_4_30.lc_trk_g3_1 <X> T_4_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 482)  (245 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (35 2)  (251 482)  (251 482)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.input_2_1
 (44 2)  (260 482)  (260 482)  LC_1 Logic Functioning bit
 (22 3)  (238 483)  (238 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (239 483)  (239 483)  routing T_4_30.sp4_v_t_3 <X> T_4_30.lc_trk_g0_6
 (25 3)  (241 483)  (241 483)  routing T_4_30.sp4_v_t_3 <X> T_4_30.lc_trk_g0_6
 (32 3)  (248 483)  (248 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (250 483)  (250 483)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.input_2_1
 (35 3)  (251 483)  (251 483)  routing T_4_30.lc_trk_g1_6 <X> T_4_30.input_2_1
 (32 4)  (248 484)  (248 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 484)  (252 484)  LC_2 Logic Functioning bit
 (37 4)  (253 484)  (253 484)  LC_2 Logic Functioning bit
 (38 4)  (254 484)  (254 484)  LC_2 Logic Functioning bit
 (39 4)  (255 484)  (255 484)  LC_2 Logic Functioning bit
 (46 4)  (262 484)  (262 484)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (267 484)  (267 484)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (36 5)  (252 485)  (252 485)  LC_2 Logic Functioning bit
 (37 5)  (253 485)  (253 485)  LC_2 Logic Functioning bit
 (38 5)  (254 485)  (254 485)  LC_2 Logic Functioning bit
 (39 5)  (255 485)  (255 485)  LC_2 Logic Functioning bit
 (25 6)  (241 486)  (241 486)  routing T_4_30.sp4_v_t_3 <X> T_4_30.lc_trk_g1_6
 (22 7)  (238 487)  (238 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (239 487)  (239 487)  routing T_4_30.sp4_v_t_3 <X> T_4_30.lc_trk_g1_6
 (25 7)  (241 487)  (241 487)  routing T_4_30.sp4_v_t_3 <X> T_4_30.lc_trk_g1_6
 (15 12)  (231 492)  (231 492)  routing T_4_30.rgt_op_1 <X> T_4_30.lc_trk_g3_1
 (17 12)  (233 492)  (233 492)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (234 492)  (234 492)  routing T_4_30.rgt_op_1 <X> T_4_30.lc_trk_g3_1
 (10 14)  (226 494)  (226 494)  routing T_4_30.sp4_v_b_5 <X> T_4_30.sp4_h_l_47
 (25 14)  (241 494)  (241 494)  routing T_4_30.rgt_op_6 <X> T_4_30.lc_trk_g3_6
 (22 15)  (238 495)  (238 495)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (240 495)  (240 495)  routing T_4_30.rgt_op_6 <X> T_4_30.lc_trk_g3_6


LogicTile_5_30

 (14 2)  (284 482)  (284 482)  routing T_5_30.sp4_h_l_1 <X> T_5_30.lc_trk_g0_4
 (27 2)  (297 482)  (297 482)  routing T_5_30.lc_trk_g3_3 <X> T_5_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 482)  (298 482)  routing T_5_30.lc_trk_g3_3 <X> T_5_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 482)  (299 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (301 482)  (301 482)  routing T_5_30.lc_trk_g0_4 <X> T_5_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 482)  (302 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (307 482)  (307 482)  LC_1 Logic Functioning bit
 (39 2)  (309 482)  (309 482)  LC_1 Logic Functioning bit
 (41 2)  (311 482)  (311 482)  LC_1 Logic Functioning bit
 (43 2)  (313 482)  (313 482)  LC_1 Logic Functioning bit
 (15 3)  (285 483)  (285 483)  routing T_5_30.sp4_h_l_1 <X> T_5_30.lc_trk_g0_4
 (16 3)  (286 483)  (286 483)  routing T_5_30.sp4_h_l_1 <X> T_5_30.lc_trk_g0_4
 (17 3)  (287 483)  (287 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (30 3)  (300 483)  (300 483)  routing T_5_30.lc_trk_g3_3 <X> T_5_30.wire_logic_cluster/lc_1/in_1
 (37 3)  (307 483)  (307 483)  LC_1 Logic Functioning bit
 (39 3)  (309 483)  (309 483)  LC_1 Logic Functioning bit
 (41 3)  (311 483)  (311 483)  LC_1 Logic Functioning bit
 (43 3)  (313 483)  (313 483)  LC_1 Logic Functioning bit
 (14 4)  (284 484)  (284 484)  routing T_5_30.sp4_h_r_8 <X> T_5_30.lc_trk_g1_0
 (15 4)  (285 484)  (285 484)  routing T_5_30.sp4_h_r_1 <X> T_5_30.lc_trk_g1_1
 (16 4)  (286 484)  (286 484)  routing T_5_30.sp4_h_r_1 <X> T_5_30.lc_trk_g1_1
 (17 4)  (287 484)  (287 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (295 484)  (295 484)  routing T_5_30.sp4_h_r_10 <X> T_5_30.lc_trk_g1_2
 (15 5)  (285 485)  (285 485)  routing T_5_30.sp4_h_r_8 <X> T_5_30.lc_trk_g1_0
 (16 5)  (286 485)  (286 485)  routing T_5_30.sp4_h_r_8 <X> T_5_30.lc_trk_g1_0
 (17 5)  (287 485)  (287 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (288 485)  (288 485)  routing T_5_30.sp4_h_r_1 <X> T_5_30.lc_trk_g1_1
 (22 5)  (292 485)  (292 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (293 485)  (293 485)  routing T_5_30.sp4_h_r_10 <X> T_5_30.lc_trk_g1_2
 (24 5)  (294 485)  (294 485)  routing T_5_30.sp4_h_r_10 <X> T_5_30.lc_trk_g1_2
 (15 6)  (285 486)  (285 486)  routing T_5_30.sp12_h_r_5 <X> T_5_30.lc_trk_g1_5
 (17 6)  (287 486)  (287 486)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (288 486)  (288 486)  routing T_5_30.sp12_h_r_5 <X> T_5_30.lc_trk_g1_5
 (18 7)  (288 487)  (288 487)  routing T_5_30.sp12_h_r_5 <X> T_5_30.lc_trk_g1_5
 (4 8)  (274 488)  (274 488)  routing T_5_30.sp4_h_l_37 <X> T_5_30.sp4_v_b_6
 (6 8)  (276 488)  (276 488)  routing T_5_30.sp4_h_l_37 <X> T_5_30.sp4_v_b_6
 (5 9)  (275 489)  (275 489)  routing T_5_30.sp4_h_l_37 <X> T_5_30.sp4_v_b_6
 (21 12)  (291 492)  (291 492)  routing T_5_30.sp12_v_t_0 <X> T_5_30.lc_trk_g3_3
 (22 12)  (292 492)  (292 492)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (294 492)  (294 492)  routing T_5_30.sp12_v_t_0 <X> T_5_30.lc_trk_g3_3
 (26 12)  (296 492)  (296 492)  routing T_5_30.lc_trk_g1_5 <X> T_5_30.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 492)  (297 492)  routing T_5_30.lc_trk_g1_2 <X> T_5_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 492)  (299 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (302 492)  (302 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 492)  (304 492)  routing T_5_30.lc_trk_g1_0 <X> T_5_30.wire_logic_cluster/lc_6/in_3
 (37 12)  (307 492)  (307 492)  LC_6 Logic Functioning bit
 (38 12)  (308 492)  (308 492)  LC_6 Logic Functioning bit
 (39 12)  (309 492)  (309 492)  LC_6 Logic Functioning bit
 (41 12)  (311 492)  (311 492)  LC_6 Logic Functioning bit
 (42 12)  (312 492)  (312 492)  LC_6 Logic Functioning bit
 (43 12)  (313 492)  (313 492)  LC_6 Logic Functioning bit
 (21 13)  (291 493)  (291 493)  routing T_5_30.sp12_v_t_0 <X> T_5_30.lc_trk_g3_3
 (27 13)  (297 493)  (297 493)  routing T_5_30.lc_trk_g1_5 <X> T_5_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 493)  (299 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 493)  (300 493)  routing T_5_30.lc_trk_g1_2 <X> T_5_30.wire_logic_cluster/lc_6/in_1
 (32 13)  (302 493)  (302 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (304 493)  (304 493)  routing T_5_30.lc_trk_g1_1 <X> T_5_30.input_2_6
 (36 13)  (306 493)  (306 493)  LC_6 Logic Functioning bit
 (37 13)  (307 493)  (307 493)  LC_6 Logic Functioning bit
 (38 13)  (308 493)  (308 493)  LC_6 Logic Functioning bit
 (40 13)  (310 493)  (310 493)  LC_6 Logic Functioning bit
 (41 13)  (311 493)  (311 493)  LC_6 Logic Functioning bit
 (42 13)  (312 493)  (312 493)  LC_6 Logic Functioning bit


RAM_Tile_6_30

 (5 0)  (329 480)  (329 480)  routing T_6_30.sp4_h_l_44 <X> T_6_30.sp4_h_r_0
 (4 1)  (328 481)  (328 481)  routing T_6_30.sp4_h_l_44 <X> T_6_30.sp4_h_r_0


LogicTile_7_30

 (27 0)  (393 480)  (393 480)  routing T_7_30.lc_trk_g3_0 <X> T_7_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 480)  (394 480)  routing T_7_30.lc_trk_g3_0 <X> T_7_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 480)  (395 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 480)  (398 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (402 480)  (402 480)  LC_0 Logic Functioning bit
 (37 0)  (403 480)  (403 480)  LC_0 Logic Functioning bit
 (38 0)  (404 480)  (404 480)  LC_0 Logic Functioning bit
 (39 0)  (405 480)  (405 480)  LC_0 Logic Functioning bit
 (44 0)  (410 480)  (410 480)  LC_0 Logic Functioning bit
 (45 0)  (411 480)  (411 480)  LC_0 Logic Functioning bit
 (40 1)  (406 481)  (406 481)  LC_0 Logic Functioning bit
 (41 1)  (407 481)  (407 481)  LC_0 Logic Functioning bit
 (42 1)  (408 481)  (408 481)  LC_0 Logic Functioning bit
 (43 1)  (409 481)  (409 481)  LC_0 Logic Functioning bit
 (47 1)  (413 481)  (413 481)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (415 481)  (415 481)  Carry_In_Mux bit 

 (0 2)  (366 482)  (366 482)  routing T_7_30.glb_netwk_7 <X> T_7_30.wire_logic_cluster/lc_7/clk
 (1 2)  (367 482)  (367 482)  routing T_7_30.glb_netwk_7 <X> T_7_30.wire_logic_cluster/lc_7/clk
 (2 2)  (368 482)  (368 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (393 482)  (393 482)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (394 482)  (394 482)  routing T_7_30.lc_trk_g3_1 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 482)  (395 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 482)  (398 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (402 482)  (402 482)  LC_1 Logic Functioning bit
 (37 2)  (403 482)  (403 482)  LC_1 Logic Functioning bit
 (38 2)  (404 482)  (404 482)  LC_1 Logic Functioning bit
 (39 2)  (405 482)  (405 482)  LC_1 Logic Functioning bit
 (44 2)  (410 482)  (410 482)  LC_1 Logic Functioning bit
 (45 2)  (411 482)  (411 482)  LC_1 Logic Functioning bit
 (0 3)  (366 483)  (366 483)  routing T_7_30.glb_netwk_7 <X> T_7_30.wire_logic_cluster/lc_7/clk
 (40 3)  (406 483)  (406 483)  LC_1 Logic Functioning bit
 (41 3)  (407 483)  (407 483)  LC_1 Logic Functioning bit
 (42 3)  (408 483)  (408 483)  LC_1 Logic Functioning bit
 (43 3)  (409 483)  (409 483)  LC_1 Logic Functioning bit
 (47 3)  (413 483)  (413 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (27 4)  (393 484)  (393 484)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_2/in_1
 (28 4)  (394 484)  (394 484)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 484)  (395 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (398 484)  (398 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (403 484)  (403 484)  LC_2 Logic Functioning bit
 (39 4)  (405 484)  (405 484)  LC_2 Logic Functioning bit
 (41 4)  (407 484)  (407 484)  LC_2 Logic Functioning bit
 (43 4)  (409 484)  (409 484)  LC_2 Logic Functioning bit
 (45 4)  (411 484)  (411 484)  LC_2 Logic Functioning bit
 (30 5)  (396 485)  (396 485)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.wire_logic_cluster/lc_2/in_1
 (37 5)  (403 485)  (403 485)  LC_2 Logic Functioning bit
 (39 5)  (405 485)  (405 485)  LC_2 Logic Functioning bit
 (41 5)  (407 485)  (407 485)  LC_2 Logic Functioning bit
 (43 5)  (409 485)  (409 485)  LC_2 Logic Functioning bit
 (47 5)  (413 485)  (413 485)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 12)  (380 492)  (380 492)  routing T_7_30.wire_logic_cluster/lc_0/out <X> T_7_30.lc_trk_g3_0
 (17 12)  (383 492)  (383 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (384 492)  (384 492)  routing T_7_30.wire_logic_cluster/lc_1/out <X> T_7_30.lc_trk_g3_1
 (25 12)  (391 492)  (391 492)  routing T_7_30.wire_logic_cluster/lc_2/out <X> T_7_30.lc_trk_g3_2
 (17 13)  (383 493)  (383 493)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (388 493)  (388 493)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (366 494)  (366 494)  routing T_7_30.glb_netwk_4 <X> T_7_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 494)  (367 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_8_30

 (22 0)  (442 480)  (442 480)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (443 480)  (443 480)  routing T_8_30.sp12_h_r_11 <X> T_8_30.lc_trk_g0_3
 (25 0)  (445 480)  (445 480)  routing T_8_30.lft_op_2 <X> T_8_30.lc_trk_g0_2
 (22 1)  (442 481)  (442 481)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (444 481)  (444 481)  routing T_8_30.lft_op_2 <X> T_8_30.lc_trk_g0_2
 (0 2)  (420 482)  (420 482)  routing T_8_30.glb_netwk_7 <X> T_8_30.wire_logic_cluster/lc_7/clk
 (1 2)  (421 482)  (421 482)  routing T_8_30.glb_netwk_7 <X> T_8_30.wire_logic_cluster/lc_7/clk
 (2 2)  (422 482)  (422 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (436 482)  (436 482)  routing T_8_30.sp4_v_b_13 <X> T_8_30.lc_trk_g0_5
 (17 2)  (437 482)  (437 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (438 482)  (438 482)  routing T_8_30.sp4_v_b_13 <X> T_8_30.lc_trk_g0_5
 (27 2)  (447 482)  (447 482)  routing T_8_30.lc_trk_g3_1 <X> T_8_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 482)  (448 482)  routing T_8_30.lc_trk_g3_1 <X> T_8_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 482)  (449 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 482)  (452 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 482)  (453 482)  routing T_8_30.lc_trk_g2_0 <X> T_8_30.wire_logic_cluster/lc_1/in_3
 (35 2)  (455 482)  (455 482)  routing T_8_30.lc_trk_g0_5 <X> T_8_30.input_2_1
 (36 2)  (456 482)  (456 482)  LC_1 Logic Functioning bit
 (41 2)  (461 482)  (461 482)  LC_1 Logic Functioning bit
 (43 2)  (463 482)  (463 482)  LC_1 Logic Functioning bit
 (45 2)  (465 482)  (465 482)  LC_1 Logic Functioning bit
 (47 2)  (467 482)  (467 482)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (420 483)  (420 483)  routing T_8_30.glb_netwk_7 <X> T_8_30.wire_logic_cluster/lc_7/clk
 (18 3)  (438 483)  (438 483)  routing T_8_30.sp4_v_b_13 <X> T_8_30.lc_trk_g0_5
 (26 3)  (446 483)  (446 483)  routing T_8_30.lc_trk_g0_3 <X> T_8_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 483)  (449 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (452 483)  (452 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (457 483)  (457 483)  LC_1 Logic Functioning bit
 (41 3)  (461 483)  (461 483)  LC_1 Logic Functioning bit
 (43 3)  (463 483)  (463 483)  LC_1 Logic Functioning bit
 (14 4)  (434 484)  (434 484)  routing T_8_30.lft_op_0 <X> T_8_30.lc_trk_g1_0
 (15 4)  (435 484)  (435 484)  routing T_8_30.lft_op_1 <X> T_8_30.lc_trk_g1_1
 (17 4)  (437 484)  (437 484)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (438 484)  (438 484)  routing T_8_30.lft_op_1 <X> T_8_30.lc_trk_g1_1
 (21 4)  (441 484)  (441 484)  routing T_8_30.wire_logic_cluster/lc_3/out <X> T_8_30.lc_trk_g1_3
 (22 4)  (442 484)  (442 484)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (448 484)  (448 484)  routing T_8_30.lc_trk_g2_5 <X> T_8_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 484)  (449 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 484)  (450 484)  routing T_8_30.lc_trk_g2_5 <X> T_8_30.wire_logic_cluster/lc_2/in_1
 (31 4)  (451 484)  (451 484)  routing T_8_30.lc_trk_g0_5 <X> T_8_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 484)  (452 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (456 484)  (456 484)  LC_2 Logic Functioning bit
 (37 4)  (457 484)  (457 484)  LC_2 Logic Functioning bit
 (38 4)  (458 484)  (458 484)  LC_2 Logic Functioning bit
 (42 4)  (462 484)  (462 484)  LC_2 Logic Functioning bit
 (45 4)  (465 484)  (465 484)  LC_2 Logic Functioning bit
 (15 5)  (435 485)  (435 485)  routing T_8_30.lft_op_0 <X> T_8_30.lc_trk_g1_0
 (17 5)  (437 485)  (437 485)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (442 485)  (442 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (443 485)  (443 485)  routing T_8_30.sp4_v_b_18 <X> T_8_30.lc_trk_g1_2
 (24 5)  (444 485)  (444 485)  routing T_8_30.sp4_v_b_18 <X> T_8_30.lc_trk_g1_2
 (28 5)  (448 485)  (448 485)  routing T_8_30.lc_trk_g2_0 <X> T_8_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 485)  (449 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (452 485)  (452 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (453 485)  (453 485)  routing T_8_30.lc_trk_g2_2 <X> T_8_30.input_2_2
 (35 5)  (455 485)  (455 485)  routing T_8_30.lc_trk_g2_2 <X> T_8_30.input_2_2
 (36 5)  (456 485)  (456 485)  LC_2 Logic Functioning bit
 (43 5)  (463 485)  (463 485)  LC_2 Logic Functioning bit
 (47 5)  (467 485)  (467 485)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (27 6)  (447 486)  (447 486)  routing T_8_30.lc_trk_g1_3 <X> T_8_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 486)  (449 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 486)  (452 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 486)  (453 486)  routing T_8_30.lc_trk_g2_0 <X> T_8_30.wire_logic_cluster/lc_3/in_3
 (35 6)  (455 486)  (455 486)  routing T_8_30.lc_trk_g0_5 <X> T_8_30.input_2_3
 (36 6)  (456 486)  (456 486)  LC_3 Logic Functioning bit
 (41 6)  (461 486)  (461 486)  LC_3 Logic Functioning bit
 (43 6)  (463 486)  (463 486)  LC_3 Logic Functioning bit
 (45 6)  (465 486)  (465 486)  LC_3 Logic Functioning bit
 (26 7)  (446 487)  (446 487)  routing T_8_30.lc_trk_g1_2 <X> T_8_30.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 487)  (447 487)  routing T_8_30.lc_trk_g1_2 <X> T_8_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 487)  (449 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 487)  (450 487)  routing T_8_30.lc_trk_g1_3 <X> T_8_30.wire_logic_cluster/lc_3/in_1
 (32 7)  (452 487)  (452 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (457 487)  (457 487)  LC_3 Logic Functioning bit
 (41 7)  (461 487)  (461 487)  LC_3 Logic Functioning bit
 (43 7)  (463 487)  (463 487)  LC_3 Logic Functioning bit
 (25 8)  (445 488)  (445 488)  routing T_8_30.wire_logic_cluster/lc_2/out <X> T_8_30.lc_trk_g2_2
 (14 9)  (434 489)  (434 489)  routing T_8_30.sp4_h_r_24 <X> T_8_30.lc_trk_g2_0
 (15 9)  (435 489)  (435 489)  routing T_8_30.sp4_h_r_24 <X> T_8_30.lc_trk_g2_0
 (16 9)  (436 489)  (436 489)  routing T_8_30.sp4_h_r_24 <X> T_8_30.lc_trk_g2_0
 (17 9)  (437 489)  (437 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (442 489)  (442 489)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (16 10)  (436 490)  (436 490)  routing T_8_30.sp4_v_t_16 <X> T_8_30.lc_trk_g2_5
 (17 10)  (437 490)  (437 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (438 490)  (438 490)  routing T_8_30.sp4_v_t_16 <X> T_8_30.lc_trk_g2_5
 (21 10)  (441 490)  (441 490)  routing T_8_30.bnl_op_7 <X> T_8_30.lc_trk_g2_7
 (22 10)  (442 490)  (442 490)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (441 491)  (441 491)  routing T_8_30.bnl_op_7 <X> T_8_30.lc_trk_g2_7
 (17 12)  (437 492)  (437 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 492)  (438 492)  routing T_8_30.wire_logic_cluster/lc_1/out <X> T_8_30.lc_trk_g3_1
 (27 12)  (447 492)  (447 492)  routing T_8_30.lc_trk_g1_0 <X> T_8_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 492)  (449 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (451 492)  (451 492)  routing T_8_30.lc_trk_g2_7 <X> T_8_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 492)  (452 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 492)  (453 492)  routing T_8_30.lc_trk_g2_7 <X> T_8_30.wire_logic_cluster/lc_6/in_3
 (40 12)  (460 492)  (460 492)  LC_6 Logic Functioning bit
 (51 12)  (471 492)  (471 492)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (447 493)  (447 493)  routing T_8_30.lc_trk_g1_1 <X> T_8_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 493)  (449 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (451 493)  (451 493)  routing T_8_30.lc_trk_g2_7 <X> T_8_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (452 493)  (452 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (455 493)  (455 493)  routing T_8_30.lc_trk_g0_2 <X> T_8_30.input_2_6
 (48 13)  (468 493)  (468 493)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (420 494)  (420 494)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 494)  (421 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (420 495)  (420 495)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_logic_cluster/lc_7/s_r


IpCon_Tile_25_30

 (36 0)  (1366 480)  (1366 480)  LC_0 Logic Functioning bit
 (37 0)  (1367 480)  (1367 480)  LC_0 Logic Functioning bit
 (42 0)  (1372 480)  (1372 480)  LC_0 Logic Functioning bit
 (43 0)  (1373 480)  (1373 480)  LC_0 Logic Functioning bit
 (50 0)  (1380 480)  (1380 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 481)  (1366 481)  LC_0 Logic Functioning bit
 (37 1)  (1367 481)  (1367 481)  LC_0 Logic Functioning bit
 (42 1)  (1372 481)  (1372 481)  LC_0 Logic Functioning bit
 (43 1)  (1373 481)  (1373 481)  LC_0 Logic Functioning bit
 (36 2)  (1366 482)  (1366 482)  LC_1 Logic Functioning bit
 (37 2)  (1367 482)  (1367 482)  LC_1 Logic Functioning bit
 (42 2)  (1372 482)  (1372 482)  LC_1 Logic Functioning bit
 (43 2)  (1373 482)  (1373 482)  LC_1 Logic Functioning bit
 (50 2)  (1380 482)  (1380 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 483)  (1366 483)  LC_1 Logic Functioning bit
 (37 3)  (1367 483)  (1367 483)  LC_1 Logic Functioning bit
 (42 3)  (1372 483)  (1372 483)  LC_1 Logic Functioning bit
 (43 3)  (1373 483)  (1373 483)  LC_1 Logic Functioning bit
 (36 4)  (1366 484)  (1366 484)  LC_2 Logic Functioning bit
 (37 4)  (1367 484)  (1367 484)  LC_2 Logic Functioning bit
 (42 4)  (1372 484)  (1372 484)  LC_2 Logic Functioning bit
 (43 4)  (1373 484)  (1373 484)  LC_2 Logic Functioning bit
 (50 4)  (1380 484)  (1380 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 485)  (1366 485)  LC_2 Logic Functioning bit
 (37 5)  (1367 485)  (1367 485)  LC_2 Logic Functioning bit
 (42 5)  (1372 485)  (1372 485)  LC_2 Logic Functioning bit
 (43 5)  (1373 485)  (1373 485)  LC_2 Logic Functioning bit
 (36 6)  (1366 486)  (1366 486)  LC_3 Logic Functioning bit
 (37 6)  (1367 486)  (1367 486)  LC_3 Logic Functioning bit
 (42 6)  (1372 486)  (1372 486)  LC_3 Logic Functioning bit
 (43 6)  (1373 486)  (1373 486)  LC_3 Logic Functioning bit
 (50 6)  (1380 486)  (1380 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 487)  (1366 487)  LC_3 Logic Functioning bit
 (37 7)  (1367 487)  (1367 487)  LC_3 Logic Functioning bit
 (42 7)  (1372 487)  (1372 487)  LC_3 Logic Functioning bit
 (43 7)  (1373 487)  (1373 487)  LC_3 Logic Functioning bit
 (36 8)  (1366 488)  (1366 488)  LC_4 Logic Functioning bit
 (37 8)  (1367 488)  (1367 488)  LC_4 Logic Functioning bit
 (42 8)  (1372 488)  (1372 488)  LC_4 Logic Functioning bit
 (43 8)  (1373 488)  (1373 488)  LC_4 Logic Functioning bit
 (50 8)  (1380 488)  (1380 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 489)  (1366 489)  LC_4 Logic Functioning bit
 (37 9)  (1367 489)  (1367 489)  LC_4 Logic Functioning bit
 (42 9)  (1372 489)  (1372 489)  LC_4 Logic Functioning bit
 (43 9)  (1373 489)  (1373 489)  LC_4 Logic Functioning bit
 (36 10)  (1366 490)  (1366 490)  LC_5 Logic Functioning bit
 (37 10)  (1367 490)  (1367 490)  LC_5 Logic Functioning bit
 (42 10)  (1372 490)  (1372 490)  LC_5 Logic Functioning bit
 (43 10)  (1373 490)  (1373 490)  LC_5 Logic Functioning bit
 (50 10)  (1380 490)  (1380 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 491)  (1366 491)  LC_5 Logic Functioning bit
 (37 11)  (1367 491)  (1367 491)  LC_5 Logic Functioning bit
 (42 11)  (1372 491)  (1372 491)  LC_5 Logic Functioning bit
 (43 11)  (1373 491)  (1373 491)  LC_5 Logic Functioning bit
 (36 12)  (1366 492)  (1366 492)  LC_6 Logic Functioning bit
 (37 12)  (1367 492)  (1367 492)  LC_6 Logic Functioning bit
 (42 12)  (1372 492)  (1372 492)  LC_6 Logic Functioning bit
 (43 12)  (1373 492)  (1373 492)  LC_6 Logic Functioning bit
 (50 12)  (1380 492)  (1380 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 493)  (1366 493)  LC_6 Logic Functioning bit
 (37 13)  (1367 493)  (1367 493)  LC_6 Logic Functioning bit
 (42 13)  (1372 493)  (1372 493)  LC_6 Logic Functioning bit
 (43 13)  (1373 493)  (1373 493)  LC_6 Logic Functioning bit
 (36 14)  (1366 494)  (1366 494)  LC_7 Logic Functioning bit
 (37 14)  (1367 494)  (1367 494)  LC_7 Logic Functioning bit
 (42 14)  (1372 494)  (1372 494)  LC_7 Logic Functioning bit
 (43 14)  (1373 494)  (1373 494)  LC_7 Logic Functioning bit
 (50 14)  (1380 494)  (1380 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 495)  (1366 495)  LC_7 Logic Functioning bit
 (37 15)  (1367 495)  (1367 495)  LC_7 Logic Functioning bit
 (42 15)  (1372 495)  (1372 495)  LC_7 Logic Functioning bit
 (43 15)  (1373 495)  (1373 495)  LC_7 Logic Functioning bit


IpCon_Tile_0_29

 (36 0)  (36 464)  (36 464)  LC_0 Logic Functioning bit
 (37 0)  (37 464)  (37 464)  LC_0 Logic Functioning bit
 (42 0)  (42 464)  (42 464)  LC_0 Logic Functioning bit
 (43 0)  (43 464)  (43 464)  LC_0 Logic Functioning bit
 (50 0)  (50 464)  (50 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 465)  (36 465)  LC_0 Logic Functioning bit
 (37 1)  (37 465)  (37 465)  LC_0 Logic Functioning bit
 (42 1)  (42 465)  (42 465)  LC_0 Logic Functioning bit
 (43 1)  (43 465)  (43 465)  LC_0 Logic Functioning bit
 (36 2)  (36 466)  (36 466)  LC_1 Logic Functioning bit
 (37 2)  (37 466)  (37 466)  LC_1 Logic Functioning bit
 (42 2)  (42 466)  (42 466)  LC_1 Logic Functioning bit
 (43 2)  (43 466)  (43 466)  LC_1 Logic Functioning bit
 (50 2)  (50 466)  (50 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 467)  (36 467)  LC_1 Logic Functioning bit
 (37 3)  (37 467)  (37 467)  LC_1 Logic Functioning bit
 (42 3)  (42 467)  (42 467)  LC_1 Logic Functioning bit
 (43 3)  (43 467)  (43 467)  LC_1 Logic Functioning bit
 (36 4)  (36 468)  (36 468)  LC_2 Logic Functioning bit
 (37 4)  (37 468)  (37 468)  LC_2 Logic Functioning bit
 (42 4)  (42 468)  (42 468)  LC_2 Logic Functioning bit
 (43 4)  (43 468)  (43 468)  LC_2 Logic Functioning bit
 (50 4)  (50 468)  (50 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 469)  (36 469)  LC_2 Logic Functioning bit
 (37 5)  (37 469)  (37 469)  LC_2 Logic Functioning bit
 (42 5)  (42 469)  (42 469)  LC_2 Logic Functioning bit
 (43 5)  (43 469)  (43 469)  LC_2 Logic Functioning bit
 (36 6)  (36 470)  (36 470)  LC_3 Logic Functioning bit
 (37 6)  (37 470)  (37 470)  LC_3 Logic Functioning bit
 (42 6)  (42 470)  (42 470)  LC_3 Logic Functioning bit
 (43 6)  (43 470)  (43 470)  LC_3 Logic Functioning bit
 (50 6)  (50 470)  (50 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 471)  (36 471)  LC_3 Logic Functioning bit
 (37 7)  (37 471)  (37 471)  LC_3 Logic Functioning bit
 (42 7)  (42 471)  (42 471)  LC_3 Logic Functioning bit
 (43 7)  (43 471)  (43 471)  LC_3 Logic Functioning bit
 (36 8)  (36 472)  (36 472)  LC_4 Logic Functioning bit
 (37 8)  (37 472)  (37 472)  LC_4 Logic Functioning bit
 (42 8)  (42 472)  (42 472)  LC_4 Logic Functioning bit
 (43 8)  (43 472)  (43 472)  LC_4 Logic Functioning bit
 (50 8)  (50 472)  (50 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 473)  (36 473)  LC_4 Logic Functioning bit
 (37 9)  (37 473)  (37 473)  LC_4 Logic Functioning bit
 (42 9)  (42 473)  (42 473)  LC_4 Logic Functioning bit
 (43 9)  (43 473)  (43 473)  LC_4 Logic Functioning bit
 (36 10)  (36 474)  (36 474)  LC_5 Logic Functioning bit
 (37 10)  (37 474)  (37 474)  LC_5 Logic Functioning bit
 (42 10)  (42 474)  (42 474)  LC_5 Logic Functioning bit
 (43 10)  (43 474)  (43 474)  LC_5 Logic Functioning bit
 (50 10)  (50 474)  (50 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 475)  (36 475)  LC_5 Logic Functioning bit
 (37 11)  (37 475)  (37 475)  LC_5 Logic Functioning bit
 (42 11)  (42 475)  (42 475)  LC_5 Logic Functioning bit
 (43 11)  (43 475)  (43 475)  LC_5 Logic Functioning bit
 (36 12)  (36 476)  (36 476)  LC_6 Logic Functioning bit
 (37 12)  (37 476)  (37 476)  LC_6 Logic Functioning bit
 (42 12)  (42 476)  (42 476)  LC_6 Logic Functioning bit
 (43 12)  (43 476)  (43 476)  LC_6 Logic Functioning bit
 (50 12)  (50 476)  (50 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 477)  (36 477)  LC_6 Logic Functioning bit
 (37 13)  (37 477)  (37 477)  LC_6 Logic Functioning bit
 (42 13)  (42 477)  (42 477)  LC_6 Logic Functioning bit
 (43 13)  (43 477)  (43 477)  LC_6 Logic Functioning bit
 (36 14)  (36 478)  (36 478)  LC_7 Logic Functioning bit
 (37 14)  (37 478)  (37 478)  LC_7 Logic Functioning bit
 (42 14)  (42 478)  (42 478)  LC_7 Logic Functioning bit
 (43 14)  (43 478)  (43 478)  LC_7 Logic Functioning bit
 (50 14)  (50 478)  (50 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 479)  (36 479)  LC_7 Logic Functioning bit
 (37 15)  (37 479)  (37 479)  LC_7 Logic Functioning bit
 (42 15)  (42 479)  (42 479)  LC_7 Logic Functioning bit
 (43 15)  (43 479)  (43 479)  LC_7 Logic Functioning bit


LogicTile_1_29

 (25 0)  (79 464)  (79 464)  routing T_1_29.bnr_op_2 <X> T_1_29.lc_trk_g0_2
 (27 0)  (81 464)  (81 464)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 464)  (82 464)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 464)  (83 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 464)  (86 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 464)  (90 464)  LC_0 Logic Functioning bit
 (37 0)  (91 464)  (91 464)  LC_0 Logic Functioning bit
 (38 0)  (92 464)  (92 464)  LC_0 Logic Functioning bit
 (39 0)  (93 464)  (93 464)  LC_0 Logic Functioning bit
 (44 0)  (98 464)  (98 464)  LC_0 Logic Functioning bit
 (22 1)  (76 465)  (76 465)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (79 465)  (79 465)  routing T_1_29.bnr_op_2 <X> T_1_29.lc_trk_g0_2
 (30 1)  (84 465)  (84 465)  routing T_1_29.lc_trk_g3_2 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (40 1)  (94 465)  (94 465)  LC_0 Logic Functioning bit
 (41 1)  (95 465)  (95 465)  LC_0 Logic Functioning bit
 (42 1)  (96 465)  (96 465)  LC_0 Logic Functioning bit
 (43 1)  (97 465)  (97 465)  LC_0 Logic Functioning bit
 (49 1)  (103 465)  (103 465)  Carry_In_Mux bit 

 (16 2)  (70 466)  (70 466)  routing T_1_29.sp4_v_b_13 <X> T_1_29.lc_trk_g0_5
 (17 2)  (71 466)  (71 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (72 466)  (72 466)  routing T_1_29.sp4_v_b_13 <X> T_1_29.lc_trk_g0_5
 (28 2)  (82 466)  (82 466)  routing T_1_29.lc_trk_g2_6 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 466)  (83 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 466)  (84 466)  routing T_1_29.lc_trk_g2_6 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 466)  (86 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 466)  (90 466)  LC_1 Logic Functioning bit
 (37 2)  (91 466)  (91 466)  LC_1 Logic Functioning bit
 (38 2)  (92 466)  (92 466)  LC_1 Logic Functioning bit
 (39 2)  (93 466)  (93 466)  LC_1 Logic Functioning bit
 (44 2)  (98 466)  (98 466)  LC_1 Logic Functioning bit
 (18 3)  (72 467)  (72 467)  routing T_1_29.sp4_v_b_13 <X> T_1_29.lc_trk_g0_5
 (30 3)  (84 467)  (84 467)  routing T_1_29.lc_trk_g2_6 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (40 3)  (94 467)  (94 467)  LC_1 Logic Functioning bit
 (41 3)  (95 467)  (95 467)  LC_1 Logic Functioning bit
 (42 3)  (96 467)  (96 467)  LC_1 Logic Functioning bit
 (43 3)  (97 467)  (97 467)  LC_1 Logic Functioning bit
 (14 4)  (68 468)  (68 468)  routing T_1_29.bnr_op_0 <X> T_1_29.lc_trk_g1_0
 (27 4)  (81 468)  (81 468)  routing T_1_29.lc_trk_g1_4 <X> T_1_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 468)  (83 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 468)  (84 468)  routing T_1_29.lc_trk_g1_4 <X> T_1_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 468)  (86 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 468)  (90 468)  LC_2 Logic Functioning bit
 (37 4)  (91 468)  (91 468)  LC_2 Logic Functioning bit
 (38 4)  (92 468)  (92 468)  LC_2 Logic Functioning bit
 (39 4)  (93 468)  (93 468)  LC_2 Logic Functioning bit
 (44 4)  (98 468)  (98 468)  LC_2 Logic Functioning bit
 (53 4)  (107 468)  (107 468)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (68 469)  (68 469)  routing T_1_29.bnr_op_0 <X> T_1_29.lc_trk_g1_0
 (17 5)  (71 469)  (71 469)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (40 5)  (94 469)  (94 469)  LC_2 Logic Functioning bit
 (41 5)  (95 469)  (95 469)  LC_2 Logic Functioning bit
 (42 5)  (96 469)  (96 469)  LC_2 Logic Functioning bit
 (43 5)  (97 469)  (97 469)  LC_2 Logic Functioning bit
 (27 6)  (81 470)  (81 470)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (28 6)  (82 470)  (82 470)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 470)  (83 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 470)  (86 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 470)  (90 470)  LC_3 Logic Functioning bit
 (37 6)  (91 470)  (91 470)  LC_3 Logic Functioning bit
 (38 6)  (92 470)  (92 470)  LC_3 Logic Functioning bit
 (39 6)  (93 470)  (93 470)  LC_3 Logic Functioning bit
 (44 6)  (98 470)  (98 470)  LC_3 Logic Functioning bit
 (53 6)  (107 470)  (107 470)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (69 471)  (69 471)  routing T_1_29.sp4_v_t_9 <X> T_1_29.lc_trk_g1_4
 (16 7)  (70 471)  (70 471)  routing T_1_29.sp4_v_t_9 <X> T_1_29.lc_trk_g1_4
 (17 7)  (71 471)  (71 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (76 471)  (76 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (77 471)  (77 471)  routing T_1_29.sp4_h_r_6 <X> T_1_29.lc_trk_g1_6
 (24 7)  (78 471)  (78 471)  routing T_1_29.sp4_h_r_6 <X> T_1_29.lc_trk_g1_6
 (25 7)  (79 471)  (79 471)  routing T_1_29.sp4_h_r_6 <X> T_1_29.lc_trk_g1_6
 (30 7)  (84 471)  (84 471)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_3/in_1
 (40 7)  (94 471)  (94 471)  LC_3 Logic Functioning bit
 (41 7)  (95 471)  (95 471)  LC_3 Logic Functioning bit
 (42 7)  (96 471)  (96 471)  LC_3 Logic Functioning bit
 (43 7)  (97 471)  (97 471)  LC_3 Logic Functioning bit
 (29 8)  (83 472)  (83 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 472)  (84 472)  routing T_1_29.lc_trk_g0_5 <X> T_1_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 472)  (86 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 472)  (90 472)  LC_4 Logic Functioning bit
 (37 8)  (91 472)  (91 472)  LC_4 Logic Functioning bit
 (38 8)  (92 472)  (92 472)  LC_4 Logic Functioning bit
 (39 8)  (93 472)  (93 472)  LC_4 Logic Functioning bit
 (44 8)  (98 472)  (98 472)  LC_4 Logic Functioning bit
 (40 9)  (94 473)  (94 473)  LC_4 Logic Functioning bit
 (41 9)  (95 473)  (95 473)  LC_4 Logic Functioning bit
 (42 9)  (96 473)  (96 473)  LC_4 Logic Functioning bit
 (43 9)  (97 473)  (97 473)  LC_4 Logic Functioning bit
 (46 9)  (100 473)  (100 473)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 10)  (79 474)  (79 474)  routing T_1_29.rgt_op_6 <X> T_1_29.lc_trk_g2_6
 (29 10)  (83 474)  (83 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (86 474)  (86 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 474)  (90 474)  LC_5 Logic Functioning bit
 (39 10)  (93 474)  (93 474)  LC_5 Logic Functioning bit
 (41 10)  (95 474)  (95 474)  LC_5 Logic Functioning bit
 (42 10)  (96 474)  (96 474)  LC_5 Logic Functioning bit
 (44 10)  (98 474)  (98 474)  LC_5 Logic Functioning bit
 (53 10)  (107 474)  (107 474)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (76 475)  (76 475)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (78 475)  (78 475)  routing T_1_29.rgt_op_6 <X> T_1_29.lc_trk_g2_6
 (30 11)  (84 475)  (84 475)  routing T_1_29.lc_trk_g0_2 <X> T_1_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (86 475)  (86 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (88 475)  (88 475)  routing T_1_29.lc_trk_g1_0 <X> T_1_29.input_2_5
 (36 11)  (90 475)  (90 475)  LC_5 Logic Functioning bit
 (39 11)  (93 475)  (93 475)  LC_5 Logic Functioning bit
 (41 11)  (95 475)  (95 475)  LC_5 Logic Functioning bit
 (42 11)  (96 475)  (96 475)  LC_5 Logic Functioning bit
 (16 12)  (70 476)  (70 476)  routing T_1_29.sp4_v_t_12 <X> T_1_29.lc_trk_g3_1
 (17 12)  (71 476)  (71 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (72 476)  (72 476)  routing T_1_29.sp4_v_t_12 <X> T_1_29.lc_trk_g3_1
 (22 12)  (76 476)  (76 476)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (77 476)  (77 476)  routing T_1_29.sp12_v_b_11 <X> T_1_29.lc_trk_g3_3
 (25 12)  (79 476)  (79 476)  routing T_1_29.rgt_op_2 <X> T_1_29.lc_trk_g3_2
 (27 12)  (81 476)  (81 476)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 476)  (83 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 476)  (84 476)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 476)  (86 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 476)  (90 476)  LC_6 Logic Functioning bit
 (37 12)  (91 476)  (91 476)  LC_6 Logic Functioning bit
 (38 12)  (92 476)  (92 476)  LC_6 Logic Functioning bit
 (39 12)  (93 476)  (93 476)  LC_6 Logic Functioning bit
 (44 12)  (98 476)  (98 476)  LC_6 Logic Functioning bit
 (22 13)  (76 477)  (76 477)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (78 477)  (78 477)  routing T_1_29.rgt_op_2 <X> T_1_29.lc_trk_g3_2
 (30 13)  (84 477)  (84 477)  routing T_1_29.lc_trk_g1_6 <X> T_1_29.wire_logic_cluster/lc_6/in_1
 (40 13)  (94 477)  (94 477)  LC_6 Logic Functioning bit
 (41 13)  (95 477)  (95 477)  LC_6 Logic Functioning bit
 (42 13)  (96 477)  (96 477)  LC_6 Logic Functioning bit
 (43 13)  (97 477)  (97 477)  LC_6 Logic Functioning bit
 (52 13)  (106 477)  (106 477)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (27 14)  (81 478)  (81 478)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 478)  (82 478)  routing T_1_29.lc_trk_g3_1 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 478)  (83 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (86 478)  (86 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 478)  (90 478)  LC_7 Logic Functioning bit
 (37 14)  (91 478)  (91 478)  LC_7 Logic Functioning bit
 (38 14)  (92 478)  (92 478)  LC_7 Logic Functioning bit
 (39 14)  (93 478)  (93 478)  LC_7 Logic Functioning bit
 (44 14)  (98 478)  (98 478)  LC_7 Logic Functioning bit
 (40 15)  (94 479)  (94 479)  LC_7 Logic Functioning bit
 (41 15)  (95 479)  (95 479)  LC_7 Logic Functioning bit
 (42 15)  (96 479)  (96 479)  LC_7 Logic Functioning bit
 (43 15)  (97 479)  (97 479)  LC_7 Logic Functioning bit
 (51 15)  (105 479)  (105 479)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_2_29

 (15 0)  (123 464)  (123 464)  routing T_2_29.lft_op_1 <X> T_2_29.lc_trk_g0_1
 (17 0)  (125 464)  (125 464)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (126 464)  (126 464)  routing T_2_29.lft_op_1 <X> T_2_29.lc_trk_g0_1
 (22 0)  (130 464)  (130 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (134 464)  (134 464)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (135 464)  (135 464)  routing T_2_29.lc_trk_g1_0 <X> T_2_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 464)  (137 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 464)  (139 464)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 464)  (140 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 464)  (141 464)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 464)  (142 464)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (37 0)  (145 464)  (145 464)  LC_0 Logic Functioning bit
 (45 0)  (153 464)  (153 464)  LC_0 Logic Functioning bit
 (28 1)  (136 465)  (136 465)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 465)  (137 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 465)  (139 465)  routing T_2_29.lc_trk_g3_6 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 465)  (140 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (141 465)  (141 465)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.input_2_0
 (35 1)  (143 465)  (143 465)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.input_2_0
 (36 1)  (144 465)  (144 465)  LC_0 Logic Functioning bit
 (38 1)  (146 465)  (146 465)  LC_0 Logic Functioning bit
 (41 1)  (149 465)  (149 465)  LC_0 Logic Functioning bit
 (44 1)  (152 465)  (152 465)  LC_0 Logic Functioning bit
 (0 2)  (108 466)  (108 466)  routing T_2_29.glb_netwk_7 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (1 2)  (109 466)  (109 466)  routing T_2_29.glb_netwk_7 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (2 2)  (110 466)  (110 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (139 466)  (139 466)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 466)  (140 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 466)  (141 466)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 466)  (142 466)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_1/in_3
 (35 2)  (143 466)  (143 466)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.input_2_1
 (37 2)  (145 466)  (145 466)  LC_1 Logic Functioning bit
 (38 2)  (146 466)  (146 466)  LC_1 Logic Functioning bit
 (41 2)  (149 466)  (149 466)  LC_1 Logic Functioning bit
 (43 2)  (151 466)  (151 466)  LC_1 Logic Functioning bit
 (0 3)  (108 467)  (108 467)  routing T_2_29.glb_netwk_7 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (27 3)  (135 467)  (135 467)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 467)  (136 467)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 467)  (137 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 467)  (139 467)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 467)  (140 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (142 467)  (142 467)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.input_2_1
 (35 3)  (143 467)  (143 467)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.input_2_1
 (36 3)  (144 467)  (144 467)  LC_1 Logic Functioning bit
 (39 3)  (147 467)  (147 467)  LC_1 Logic Functioning bit
 (40 3)  (148 467)  (148 467)  LC_1 Logic Functioning bit
 (42 3)  (150 467)  (150 467)  LC_1 Logic Functioning bit
 (52 3)  (160 467)  (160 467)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (122 468)  (122 468)  routing T_2_29.lft_op_0 <X> T_2_29.lc_trk_g1_0
 (17 4)  (125 468)  (125 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (134 468)  (134 468)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (135 468)  (135 468)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 468)  (137 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 468)  (138 468)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 468)  (140 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 468)  (141 468)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 468)  (142 468)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (37 4)  (145 468)  (145 468)  LC_2 Logic Functioning bit
 (39 4)  (147 468)  (147 468)  LC_2 Logic Functioning bit
 (41 4)  (149 468)  (149 468)  LC_2 Logic Functioning bit
 (43 4)  (151 468)  (151 468)  LC_2 Logic Functioning bit
 (15 5)  (123 469)  (123 469)  routing T_2_29.lft_op_0 <X> T_2_29.lc_trk_g1_0
 (17 5)  (125 469)  (125 469)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (126 469)  (126 469)  routing T_2_29.sp4_r_v_b_25 <X> T_2_29.lc_trk_g1_1
 (26 5)  (134 469)  (134 469)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_2/in_0
 (27 5)  (135 469)  (135 469)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 469)  (136 469)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 469)  (137 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 469)  (138 469)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (36 5)  (144 469)  (144 469)  LC_2 Logic Functioning bit
 (37 5)  (145 469)  (145 469)  LC_2 Logic Functioning bit
 (38 5)  (146 469)  (146 469)  LC_2 Logic Functioning bit
 (39 5)  (147 469)  (147 469)  LC_2 Logic Functioning bit
 (25 6)  (133 470)  (133 470)  routing T_2_29.sp4_v_t_3 <X> T_2_29.lc_trk_g1_6
 (27 6)  (135 470)  (135 470)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 470)  (136 470)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 470)  (137 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 470)  (140 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 470)  (141 470)  routing T_2_29.lc_trk_g2_0 <X> T_2_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 470)  (144 470)  LC_3 Logic Functioning bit
 (22 7)  (130 471)  (130 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (131 471)  (131 471)  routing T_2_29.sp4_v_t_3 <X> T_2_29.lc_trk_g1_6
 (25 7)  (133 471)  (133 471)  routing T_2_29.sp4_v_t_3 <X> T_2_29.lc_trk_g1_6
 (27 7)  (135 471)  (135 471)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (136 471)  (136 471)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 471)  (137 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 471)  (138 471)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (32 7)  (140 471)  (140 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (141 471)  (141 471)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.input_2_3
 (34 7)  (142 471)  (142 471)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.input_2_3
 (35 7)  (143 471)  (143 471)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.input_2_3
 (36 7)  (144 471)  (144 471)  LC_3 Logic Functioning bit
 (37 7)  (145 471)  (145 471)  LC_3 Logic Functioning bit
 (42 7)  (150 471)  (150 471)  LC_3 Logic Functioning bit
 (8 8)  (116 472)  (116 472)  routing T_2_29.sp4_v_b_7 <X> T_2_29.sp4_h_r_7
 (9 8)  (117 472)  (117 472)  routing T_2_29.sp4_v_b_7 <X> T_2_29.sp4_h_r_7
 (26 8)  (134 472)  (134 472)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_4/in_0
 (29 8)  (137 472)  (137 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 472)  (140 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (145 472)  (145 472)  LC_4 Logic Functioning bit
 (45 8)  (153 472)  (153 472)  LC_4 Logic Functioning bit
 (14 9)  (122 473)  (122 473)  routing T_2_29.sp4_r_v_b_32 <X> T_2_29.lc_trk_g2_0
 (17 9)  (125 473)  (125 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (130 473)  (130 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (131 473)  (131 473)  routing T_2_29.sp4_v_b_42 <X> T_2_29.lc_trk_g2_2
 (24 9)  (132 473)  (132 473)  routing T_2_29.sp4_v_b_42 <X> T_2_29.lc_trk_g2_2
 (28 9)  (136 473)  (136 473)  routing T_2_29.lc_trk_g2_4 <X> T_2_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 473)  (137 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (139 473)  (139 473)  routing T_2_29.lc_trk_g0_3 <X> T_2_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (140 473)  (140 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (141 473)  (141 473)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.input_2_4
 (35 9)  (143 473)  (143 473)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.input_2_4
 (36 9)  (144 473)  (144 473)  LC_4 Logic Functioning bit
 (38 9)  (146 473)  (146 473)  LC_4 Logic Functioning bit
 (41 9)  (149 473)  (149 473)  LC_4 Logic Functioning bit
 (44 9)  (152 473)  (152 473)  LC_4 Logic Functioning bit
 (26 10)  (134 474)  (134 474)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (31 10)  (139 474)  (139 474)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 474)  (140 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 474)  (141 474)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 474)  (142 474)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 474)  (143 474)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.input_2_5
 (37 10)  (145 474)  (145 474)  LC_5 Logic Functioning bit
 (38 10)  (146 474)  (146 474)  LC_5 Logic Functioning bit
 (41 10)  (149 474)  (149 474)  LC_5 Logic Functioning bit
 (43 10)  (151 474)  (151 474)  LC_5 Logic Functioning bit
 (17 11)  (125 475)  (125 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (135 475)  (135 475)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 475)  (136 475)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 475)  (137 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 475)  (139 475)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (32 11)  (140 475)  (140 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (142 475)  (142 475)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.input_2_5
 (35 11)  (143 475)  (143 475)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.input_2_5
 (36 11)  (144 475)  (144 475)  LC_5 Logic Functioning bit
 (39 11)  (147 475)  (147 475)  LC_5 Logic Functioning bit
 (40 11)  (148 475)  (148 475)  LC_5 Logic Functioning bit
 (42 11)  (150 475)  (150 475)  LC_5 Logic Functioning bit
 (52 11)  (160 475)  (160 475)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (122 476)  (122 476)  routing T_2_29.wire_logic_cluster/lc_0/out <X> T_2_29.lc_trk_g3_0
 (22 12)  (130 476)  (130 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (133 476)  (133 476)  routing T_2_29.sp4_v_b_26 <X> T_2_29.lc_trk_g3_2
 (26 12)  (134 476)  (134 476)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (135 476)  (135 476)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 476)  (137 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 476)  (138 476)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 476)  (139 476)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 476)  (140 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 476)  (141 476)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 476)  (142 476)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_6/in_3
 (37 12)  (145 476)  (145 476)  LC_6 Logic Functioning bit
 (39 12)  (147 476)  (147 476)  LC_6 Logic Functioning bit
 (41 12)  (149 476)  (149 476)  LC_6 Logic Functioning bit
 (43 12)  (151 476)  (151 476)  LC_6 Logic Functioning bit
 (17 13)  (125 477)  (125 477)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (129 477)  (129 477)  routing T_2_29.sp4_r_v_b_43 <X> T_2_29.lc_trk_g3_3
 (22 13)  (130 477)  (130 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (131 477)  (131 477)  routing T_2_29.sp4_v_b_26 <X> T_2_29.lc_trk_g3_2
 (26 13)  (134 477)  (134 477)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_6/in_0
 (27 13)  (135 477)  (135 477)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 477)  (136 477)  routing T_2_29.lc_trk_g3_7 <X> T_2_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 477)  (137 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 477)  (138 477)  routing T_2_29.lc_trk_g1_6 <X> T_2_29.wire_logic_cluster/lc_6/in_1
 (36 13)  (144 477)  (144 477)  LC_6 Logic Functioning bit
 (37 13)  (145 477)  (145 477)  LC_6 Logic Functioning bit
 (38 13)  (146 477)  (146 477)  LC_6 Logic Functioning bit
 (39 13)  (147 477)  (147 477)  LC_6 Logic Functioning bit
 (0 14)  (108 478)  (108 478)  routing T_2_29.glb_netwk_6 <X> T_2_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 478)  (109 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (122 478)  (122 478)  routing T_2_29.wire_logic_cluster/lc_4/out <X> T_2_29.lc_trk_g3_4
 (21 14)  (129 478)  (129 478)  routing T_2_29.sp4_v_t_26 <X> T_2_29.lc_trk_g3_7
 (22 14)  (130 478)  (130 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (131 478)  (131 478)  routing T_2_29.sp4_v_t_26 <X> T_2_29.lc_trk_g3_7
 (26 14)  (134 478)  (134 478)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (135 478)  (135 478)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 478)  (136 478)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 478)  (137 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 478)  (140 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (142 478)  (142 478)  routing T_2_29.lc_trk_g1_1 <X> T_2_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 478)  (144 478)  LC_7 Logic Functioning bit
 (0 15)  (108 479)  (108 479)  routing T_2_29.glb_netwk_6 <X> T_2_29.wire_logic_cluster/lc_7/s_r
 (17 15)  (125 479)  (125 479)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (129 479)  (129 479)  routing T_2_29.sp4_v_t_26 <X> T_2_29.lc_trk_g3_7
 (22 15)  (130 479)  (130 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (133 479)  (133 479)  routing T_2_29.sp4_r_v_b_46 <X> T_2_29.lc_trk_g3_6
 (27 15)  (135 479)  (135 479)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (136 479)  (136 479)  routing T_2_29.lc_trk_g3_4 <X> T_2_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 479)  (137 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 479)  (138 479)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (32 15)  (140 479)  (140 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (141 479)  (141 479)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.input_2_7
 (34 15)  (142 479)  (142 479)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.input_2_7
 (35 15)  (143 479)  (143 479)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.input_2_7
 (36 15)  (144 479)  (144 479)  LC_7 Logic Functioning bit
 (37 15)  (145 479)  (145 479)  LC_7 Logic Functioning bit
 (42 15)  (150 479)  (150 479)  LC_7 Logic Functioning bit


LogicTile_3_29

 (25 0)  (187 464)  (187 464)  routing T_3_29.sp12_h_r_2 <X> T_3_29.lc_trk_g0_2
 (28 0)  (190 464)  (190 464)  routing T_3_29.lc_trk_g2_1 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 464)  (191 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 464)  (194 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (196 464)  (196 464)  routing T_3_29.lc_trk_g1_0 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (197 464)  (197 464)  routing T_3_29.lc_trk_g1_5 <X> T_3_29.input_2_0
 (37 0)  (199 464)  (199 464)  LC_0 Logic Functioning bit
 (38 0)  (200 464)  (200 464)  LC_0 Logic Functioning bit
 (39 0)  (201 464)  (201 464)  LC_0 Logic Functioning bit
 (41 0)  (203 464)  (203 464)  LC_0 Logic Functioning bit
 (42 0)  (204 464)  (204 464)  LC_0 Logic Functioning bit
 (43 0)  (205 464)  (205 464)  LC_0 Logic Functioning bit
 (46 0)  (208 464)  (208 464)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (184 465)  (184 465)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (186 465)  (186 465)  routing T_3_29.sp12_h_r_2 <X> T_3_29.lc_trk_g0_2
 (25 1)  (187 465)  (187 465)  routing T_3_29.sp12_h_r_2 <X> T_3_29.lc_trk_g0_2
 (26 1)  (188 465)  (188 465)  routing T_3_29.lc_trk_g0_2 <X> T_3_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 465)  (191 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (194 465)  (194 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (196 465)  (196 465)  routing T_3_29.lc_trk_g1_5 <X> T_3_29.input_2_0
 (36 1)  (198 465)  (198 465)  LC_0 Logic Functioning bit
 (37 1)  (199 465)  (199 465)  LC_0 Logic Functioning bit
 (39 1)  (201 465)  (201 465)  LC_0 Logic Functioning bit
 (40 1)  (202 465)  (202 465)  LC_0 Logic Functioning bit
 (41 1)  (203 465)  (203 465)  LC_0 Logic Functioning bit
 (43 1)  (205 465)  (205 465)  LC_0 Logic Functioning bit
 (0 2)  (162 466)  (162 466)  routing T_3_29.glb_netwk_7 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (1 2)  (163 466)  (163 466)  routing T_3_29.glb_netwk_7 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (2 2)  (164 466)  (164 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (188 466)  (188 466)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (189 466)  (189 466)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 466)  (190 466)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 466)  (191 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 466)  (194 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 466)  (196 466)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 466)  (198 466)  LC_1 Logic Functioning bit
 (37 2)  (199 466)  (199 466)  LC_1 Logic Functioning bit
 (38 2)  (200 466)  (200 466)  LC_1 Logic Functioning bit
 (39 2)  (201 466)  (201 466)  LC_1 Logic Functioning bit
 (41 2)  (203 466)  (203 466)  LC_1 Logic Functioning bit
 (43 2)  (205 466)  (205 466)  LC_1 Logic Functioning bit
 (45 2)  (207 466)  (207 466)  LC_1 Logic Functioning bit
 (0 3)  (162 467)  (162 467)  routing T_3_29.glb_netwk_7 <X> T_3_29.wire_logic_cluster/lc_7/clk
 (9 3)  (171 467)  (171 467)  routing T_3_29.sp4_v_b_5 <X> T_3_29.sp4_v_t_36
 (10 3)  (172 467)  (172 467)  routing T_3_29.sp4_v_b_5 <X> T_3_29.sp4_v_t_36
 (27 3)  (189 467)  (189 467)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (190 467)  (190 467)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 467)  (191 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 467)  (193 467)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_1/in_3
 (36 3)  (198 467)  (198 467)  LC_1 Logic Functioning bit
 (38 3)  (200 467)  (200 467)  LC_1 Logic Functioning bit
 (0 4)  (162 468)  (162 468)  routing T_3_29.lc_trk_g2_2 <X> T_3_29.wire_logic_cluster/lc_7/cen
 (1 4)  (163 468)  (163 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (176 468)  (176 468)  routing T_3_29.sp12_h_r_0 <X> T_3_29.lc_trk_g1_0
 (17 4)  (179 468)  (179 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (183 468)  (183 468)  routing T_3_29.lft_op_3 <X> T_3_29.lc_trk_g1_3
 (22 4)  (184 468)  (184 468)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (186 468)  (186 468)  routing T_3_29.lft_op_3 <X> T_3_29.lc_trk_g1_3
 (1 5)  (163 469)  (163 469)  routing T_3_29.lc_trk_g2_2 <X> T_3_29.wire_logic_cluster/lc_7/cen
 (14 5)  (176 469)  (176 469)  routing T_3_29.sp12_h_r_0 <X> T_3_29.lc_trk_g1_0
 (15 5)  (177 469)  (177 469)  routing T_3_29.sp12_h_r_0 <X> T_3_29.lc_trk_g1_0
 (17 5)  (179 469)  (179 469)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (17 6)  (179 470)  (179 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (180 470)  (180 470)  routing T_3_29.wire_logic_cluster/lc_5/out <X> T_3_29.lc_trk_g1_5
 (21 6)  (183 470)  (183 470)  routing T_3_29.lft_op_7 <X> T_3_29.lc_trk_g1_7
 (22 6)  (184 470)  (184 470)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (186 470)  (186 470)  routing T_3_29.lft_op_7 <X> T_3_29.lc_trk_g1_7
 (17 8)  (179 472)  (179 472)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 472)  (180 472)  routing T_3_29.wire_logic_cluster/lc_1/out <X> T_3_29.lc_trk_g2_1
 (22 9)  (184 473)  (184 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (187 473)  (187 473)  routing T_3_29.sp4_r_v_b_34 <X> T_3_29.lc_trk_g2_2
 (26 10)  (188 474)  (188 474)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (189 474)  (189 474)  routing T_3_29.lc_trk_g1_1 <X> T_3_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 474)  (191 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 474)  (193 474)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 474)  (194 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 474)  (196 474)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 474)  (198 474)  LC_5 Logic Functioning bit
 (37 10)  (199 474)  (199 474)  LC_5 Logic Functioning bit
 (38 10)  (200 474)  (200 474)  LC_5 Logic Functioning bit
 (39 10)  (201 474)  (201 474)  LC_5 Logic Functioning bit
 (41 10)  (203 474)  (203 474)  LC_5 Logic Functioning bit
 (43 10)  (205 474)  (205 474)  LC_5 Logic Functioning bit
 (45 10)  (207 474)  (207 474)  LC_5 Logic Functioning bit
 (27 11)  (189 475)  (189 475)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 475)  (190 475)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 475)  (191 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 475)  (193 475)  routing T_3_29.lc_trk_g1_7 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (36 11)  (198 475)  (198 475)  LC_5 Logic Functioning bit
 (38 11)  (200 475)  (200 475)  LC_5 Logic Functioning bit
 (15 12)  (177 476)  (177 476)  routing T_3_29.tnl_op_1 <X> T_3_29.lc_trk_g3_1
 (17 12)  (179 476)  (179 476)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (180 477)  (180 477)  routing T_3_29.tnl_op_1 <X> T_3_29.lc_trk_g3_1
 (0 14)  (162 478)  (162 478)  routing T_3_29.glb_netwk_6 <X> T_3_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 478)  (163 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (176 478)  (176 478)  routing T_3_29.sp12_v_t_3 <X> T_3_29.lc_trk_g3_4
 (0 15)  (162 479)  (162 479)  routing T_3_29.glb_netwk_6 <X> T_3_29.wire_logic_cluster/lc_7/s_r
 (14 15)  (176 479)  (176 479)  routing T_3_29.sp12_v_t_3 <X> T_3_29.lc_trk_g3_4
 (15 15)  (177 479)  (177 479)  routing T_3_29.sp12_v_t_3 <X> T_3_29.lc_trk_g3_4
 (17 15)  (179 479)  (179 479)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_4_29

 (14 0)  (230 464)  (230 464)  routing T_4_29.sp12_h_r_0 <X> T_4_29.lc_trk_g0_0
 (25 0)  (241 464)  (241 464)  routing T_4_29.bnr_op_2 <X> T_4_29.lc_trk_g0_2
 (27 0)  (243 464)  (243 464)  routing T_4_29.lc_trk_g1_6 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 464)  (245 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 464)  (246 464)  routing T_4_29.lc_trk_g1_6 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (44 0)  (260 464)  (260 464)  LC_0 Logic Functioning bit
 (14 1)  (230 465)  (230 465)  routing T_4_29.sp12_h_r_0 <X> T_4_29.lc_trk_g0_0
 (15 1)  (231 465)  (231 465)  routing T_4_29.sp12_h_r_0 <X> T_4_29.lc_trk_g0_0
 (17 1)  (233 465)  (233 465)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (238 465)  (238 465)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (241 465)  (241 465)  routing T_4_29.bnr_op_2 <X> T_4_29.lc_trk_g0_2
 (30 1)  (246 465)  (246 465)  routing T_4_29.lc_trk_g1_6 <X> T_4_29.wire_logic_cluster/lc_0/in_1
 (50 1)  (266 465)  (266 465)  Carry_In_Mux bit 

 (29 2)  (245 466)  (245 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (35 2)  (251 466)  (251 466)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.input_2_1
 (44 2)  (260 466)  (260 466)  LC_1 Logic Functioning bit
 (16 3)  (232 467)  (232 467)  routing T_4_29.sp12_h_r_12 <X> T_4_29.lc_trk_g0_4
 (17 3)  (233 467)  (233 467)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (30 3)  (246 467)  (246 467)  routing T_4_29.lc_trk_g0_2 <X> T_4_29.wire_logic_cluster/lc_1/in_1
 (32 3)  (248 467)  (248 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (249 467)  (249 467)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.input_2_1
 (35 3)  (251 467)  (251 467)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.input_2_1
 (27 4)  (243 468)  (243 468)  routing T_4_29.lc_trk_g1_0 <X> T_4_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 468)  (245 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (35 4)  (251 468)  (251 468)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_2
 (44 4)  (260 468)  (260 468)  LC_2 Logic Functioning bit
 (15 5)  (231 469)  (231 469)  routing T_4_29.bot_op_0 <X> T_4_29.lc_trk_g1_0
 (17 5)  (233 469)  (233 469)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (32 5)  (248 469)  (248 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (249 469)  (249 469)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_2
 (34 5)  (250 469)  (250 469)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_2
 (35 5)  (251 469)  (251 469)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_2
 (25 6)  (241 470)  (241 470)  routing T_4_29.bnr_op_6 <X> T_4_29.lc_trk_g1_6
 (29 6)  (245 470)  (245 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (35 6)  (251 470)  (251 470)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.input_2_3
 (44 6)  (260 470)  (260 470)  LC_3 Logic Functioning bit
 (22 7)  (238 471)  (238 471)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (241 471)  (241 471)  routing T_4_29.bnr_op_6 <X> T_4_29.lc_trk_g1_6
 (32 7)  (248 471)  (248 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (249 471)  (249 471)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.input_2_3
 (35 7)  (251 471)  (251 471)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.input_2_3
 (14 8)  (230 472)  (230 472)  routing T_4_29.rgt_op_0 <X> T_4_29.lc_trk_g2_0
 (28 8)  (244 472)  (244 472)  routing T_4_29.lc_trk_g2_5 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 472)  (245 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 472)  (246 472)  routing T_4_29.lc_trk_g2_5 <X> T_4_29.wire_logic_cluster/lc_4/in_1
 (35 8)  (251 472)  (251 472)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_4
 (44 8)  (260 472)  (260 472)  LC_4 Logic Functioning bit
 (15 9)  (231 473)  (231 473)  routing T_4_29.rgt_op_0 <X> T_4_29.lc_trk_g2_0
 (17 9)  (233 473)  (233 473)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (32 9)  (248 473)  (248 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (249 473)  (249 473)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_4
 (34 9)  (250 473)  (250 473)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_4
 (35 9)  (251 473)  (251 473)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_4
 (15 10)  (231 474)  (231 474)  routing T_4_29.sp4_h_l_16 <X> T_4_29.lc_trk_g2_5
 (16 10)  (232 474)  (232 474)  routing T_4_29.sp4_h_l_16 <X> T_4_29.lc_trk_g2_5
 (17 10)  (233 474)  (233 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (238 474)  (238 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (239 474)  (239 474)  routing T_4_29.sp4_h_r_31 <X> T_4_29.lc_trk_g2_7
 (24 10)  (240 474)  (240 474)  routing T_4_29.sp4_h_r_31 <X> T_4_29.lc_trk_g2_7
 (28 10)  (244 474)  (244 474)  routing T_4_29.lc_trk_g2_0 <X> T_4_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 474)  (245 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (35 10)  (251 474)  (251 474)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.input_2_5
 (44 10)  (260 474)  (260 474)  LC_5 Logic Functioning bit
 (18 11)  (234 475)  (234 475)  routing T_4_29.sp4_h_l_16 <X> T_4_29.lc_trk_g2_5
 (21 11)  (237 475)  (237 475)  routing T_4_29.sp4_h_r_31 <X> T_4_29.lc_trk_g2_7
 (32 11)  (248 475)  (248 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (249 475)  (249 475)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.input_2_5
 (35 11)  (251 475)  (251 475)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.input_2_5
 (25 12)  (241 476)  (241 476)  routing T_4_29.rgt_op_2 <X> T_4_29.lc_trk_g3_2
 (27 12)  (243 476)  (243 476)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (244 476)  (244 476)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 476)  (245 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (35 12)  (251 476)  (251 476)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_6
 (44 12)  (260 476)  (260 476)  LC_6 Logic Functioning bit
 (22 13)  (238 477)  (238 477)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (240 477)  (240 477)  routing T_4_29.rgt_op_2 <X> T_4_29.lc_trk_g3_2
 (30 13)  (246 477)  (246 477)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (32 13)  (248 477)  (248 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (249 477)  (249 477)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_6
 (34 13)  (250 477)  (250 477)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_6
 (35 13)  (251 477)  (251 477)  routing T_4_29.lc_trk_g3_7 <X> T_4_29.input_2_6
 (22 14)  (238 478)  (238 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (239 478)  (239 478)  routing T_4_29.sp4_h_r_31 <X> T_4_29.lc_trk_g3_7
 (24 14)  (240 478)  (240 478)  routing T_4_29.sp4_h_r_31 <X> T_4_29.lc_trk_g3_7
 (29 14)  (245 478)  (245 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 478)  (246 478)  routing T_4_29.lc_trk_g0_4 <X> T_4_29.wire_logic_cluster/lc_7/in_1
 (35 14)  (251 478)  (251 478)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.input_2_7
 (44 14)  (260 478)  (260 478)  LC_7 Logic Functioning bit
 (21 15)  (237 479)  (237 479)  routing T_4_29.sp4_h_r_31 <X> T_4_29.lc_trk_g3_7
 (32 15)  (248 479)  (248 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (249 479)  (249 479)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.input_2_7
 (35 15)  (251 479)  (251 479)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.input_2_7


LogicTile_5_29

 (27 0)  (297 464)  (297 464)  routing T_5_29.lc_trk_g1_2 <X> T_5_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 464)  (299 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 464)  (301 464)  routing T_5_29.lc_trk_g1_4 <X> T_5_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 464)  (302 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (304 464)  (304 464)  routing T_5_29.lc_trk_g1_4 <X> T_5_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (305 464)  (305 464)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.input_2_0
 (37 0)  (307 464)  (307 464)  LC_0 Logic Functioning bit
 (38 0)  (308 464)  (308 464)  LC_0 Logic Functioning bit
 (39 0)  (309 464)  (309 464)  LC_0 Logic Functioning bit
 (41 0)  (311 464)  (311 464)  LC_0 Logic Functioning bit
 (42 0)  (312 464)  (312 464)  LC_0 Logic Functioning bit
 (43 0)  (313 464)  (313 464)  LC_0 Logic Functioning bit
 (22 1)  (292 465)  (292 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (293 465)  (293 465)  routing T_5_29.sp4_h_r_2 <X> T_5_29.lc_trk_g0_2
 (24 1)  (294 465)  (294 465)  routing T_5_29.sp4_h_r_2 <X> T_5_29.lc_trk_g0_2
 (25 1)  (295 465)  (295 465)  routing T_5_29.sp4_h_r_2 <X> T_5_29.lc_trk_g0_2
 (26 1)  (296 465)  (296 465)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_0/in_0
 (27 1)  (297 465)  (297 465)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 465)  (298 465)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 465)  (299 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (300 465)  (300 465)  routing T_5_29.lc_trk_g1_2 <X> T_5_29.wire_logic_cluster/lc_0/in_1
 (32 1)  (302 465)  (302 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (303 465)  (303 465)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.input_2_0
 (34 1)  (304 465)  (304 465)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.input_2_0
 (36 1)  (306 465)  (306 465)  LC_0 Logic Functioning bit
 (37 1)  (307 465)  (307 465)  LC_0 Logic Functioning bit
 (38 1)  (308 465)  (308 465)  LC_0 Logic Functioning bit
 (40 1)  (310 465)  (310 465)  LC_0 Logic Functioning bit
 (41 1)  (311 465)  (311 465)  LC_0 Logic Functioning bit
 (42 1)  (312 465)  (312 465)  LC_0 Logic Functioning bit
 (14 2)  (284 466)  (284 466)  routing T_5_29.sp4_h_l_9 <X> T_5_29.lc_trk_g0_4
 (25 2)  (295 466)  (295 466)  routing T_5_29.sp12_h_l_5 <X> T_5_29.lc_trk_g0_6
 (14 3)  (284 467)  (284 467)  routing T_5_29.sp4_h_l_9 <X> T_5_29.lc_trk_g0_4
 (15 3)  (285 467)  (285 467)  routing T_5_29.sp4_h_l_9 <X> T_5_29.lc_trk_g0_4
 (16 3)  (286 467)  (286 467)  routing T_5_29.sp4_h_l_9 <X> T_5_29.lc_trk_g0_4
 (17 3)  (287 467)  (287 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (292 467)  (292 467)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (294 467)  (294 467)  routing T_5_29.sp12_h_l_5 <X> T_5_29.lc_trk_g0_6
 (25 3)  (295 467)  (295 467)  routing T_5_29.sp12_h_l_5 <X> T_5_29.lc_trk_g0_6
 (22 4)  (292 468)  (292 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (293 468)  (293 468)  routing T_5_29.sp4_h_r_3 <X> T_5_29.lc_trk_g1_3
 (24 4)  (294 468)  (294 468)  routing T_5_29.sp4_h_r_3 <X> T_5_29.lc_trk_g1_3
 (27 4)  (297 468)  (297 468)  routing T_5_29.lc_trk_g3_6 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (298 468)  (298 468)  routing T_5_29.lc_trk_g3_6 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 468)  (299 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 468)  (300 468)  routing T_5_29.lc_trk_g3_6 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (302 468)  (302 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 468)  (304 468)  routing T_5_29.lc_trk_g1_0 <X> T_5_29.wire_logic_cluster/lc_2/in_3
 (37 4)  (307 468)  (307 468)  LC_2 Logic Functioning bit
 (38 4)  (308 468)  (308 468)  LC_2 Logic Functioning bit
 (39 4)  (309 468)  (309 468)  LC_2 Logic Functioning bit
 (41 4)  (311 468)  (311 468)  LC_2 Logic Functioning bit
 (42 4)  (312 468)  (312 468)  LC_2 Logic Functioning bit
 (43 4)  (313 468)  (313 468)  LC_2 Logic Functioning bit
 (14 5)  (284 469)  (284 469)  routing T_5_29.sp4_h_r_0 <X> T_5_29.lc_trk_g1_0
 (15 5)  (285 469)  (285 469)  routing T_5_29.sp4_h_r_0 <X> T_5_29.lc_trk_g1_0
 (16 5)  (286 469)  (286 469)  routing T_5_29.sp4_h_r_0 <X> T_5_29.lc_trk_g1_0
 (17 5)  (287 469)  (287 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (291 469)  (291 469)  routing T_5_29.sp4_h_r_3 <X> T_5_29.lc_trk_g1_3
 (22 5)  (292 469)  (292 469)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (293 469)  (293 469)  routing T_5_29.sp12_h_r_10 <X> T_5_29.lc_trk_g1_2
 (26 5)  (296 469)  (296 469)  routing T_5_29.lc_trk_g0_2 <X> T_5_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 469)  (299 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (300 469)  (300 469)  routing T_5_29.lc_trk_g3_6 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (32 5)  (302 469)  (302 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (304 469)  (304 469)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.input_2_2
 (35 5)  (305 469)  (305 469)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.input_2_2
 (36 5)  (306 469)  (306 469)  LC_2 Logic Functioning bit
 (37 5)  (307 469)  (307 469)  LC_2 Logic Functioning bit
 (39 5)  (309 469)  (309 469)  LC_2 Logic Functioning bit
 (40 5)  (310 469)  (310 469)  LC_2 Logic Functioning bit
 (41 5)  (311 469)  (311 469)  LC_2 Logic Functioning bit
 (43 5)  (313 469)  (313 469)  LC_2 Logic Functioning bit
 (14 6)  (284 470)  (284 470)  routing T_5_29.sp4_h_l_1 <X> T_5_29.lc_trk_g1_4
 (15 7)  (285 471)  (285 471)  routing T_5_29.sp4_h_l_1 <X> T_5_29.lc_trk_g1_4
 (16 7)  (286 471)  (286 471)  routing T_5_29.sp4_h_l_1 <X> T_5_29.lc_trk_g1_4
 (17 7)  (287 471)  (287 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (13 8)  (283 472)  (283 472)  routing T_5_29.sp4_h_l_45 <X> T_5_29.sp4_v_b_8
 (16 8)  (286 472)  (286 472)  routing T_5_29.sp12_v_t_6 <X> T_5_29.lc_trk_g2_1
 (17 8)  (287 472)  (287 472)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (12 9)  (282 473)  (282 473)  routing T_5_29.sp4_h_l_45 <X> T_5_29.sp4_v_b_8
 (22 9)  (292 473)  (292 473)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (294 473)  (294 473)  routing T_5_29.tnl_op_2 <X> T_5_29.lc_trk_g2_2
 (25 9)  (295 473)  (295 473)  routing T_5_29.tnl_op_2 <X> T_5_29.lc_trk_g2_2
 (15 10)  (285 474)  (285 474)  routing T_5_29.sp12_v_t_2 <X> T_5_29.lc_trk_g2_5
 (17 10)  (287 474)  (287 474)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (288 474)  (288 474)  routing T_5_29.sp12_v_t_2 <X> T_5_29.lc_trk_g2_5
 (26 10)  (296 474)  (296 474)  routing T_5_29.lc_trk_g1_4 <X> T_5_29.wire_logic_cluster/lc_5/in_0
 (29 10)  (299 474)  (299 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 474)  (300 474)  routing T_5_29.lc_trk_g0_6 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (301 474)  (301 474)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 474)  (302 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 474)  (303 474)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (304 474)  (304 474)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (43 10)  (313 474)  (313 474)  LC_5 Logic Functioning bit
 (4 11)  (274 475)  (274 475)  routing T_5_29.sp4_v_b_1 <X> T_5_29.sp4_h_l_43
 (18 11)  (288 475)  (288 475)  routing T_5_29.sp12_v_t_2 <X> T_5_29.lc_trk_g2_5
 (27 11)  (297 475)  (297 475)  routing T_5_29.lc_trk_g1_4 <X> T_5_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 475)  (299 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 475)  (300 475)  routing T_5_29.lc_trk_g0_6 <X> T_5_29.wire_logic_cluster/lc_5/in_1
 (31 11)  (301 475)  (301 475)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_5/in_3
 (32 11)  (302 475)  (302 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (304 475)  (304 475)  routing T_5_29.lc_trk_g1_2 <X> T_5_29.input_2_5
 (35 11)  (305 475)  (305 475)  routing T_5_29.lc_trk_g1_2 <X> T_5_29.input_2_5
 (53 11)  (323 475)  (323 475)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (285 476)  (285 476)  routing T_5_29.sp4_v_t_28 <X> T_5_29.lc_trk_g3_1
 (16 12)  (286 476)  (286 476)  routing T_5_29.sp4_v_t_28 <X> T_5_29.lc_trk_g3_1
 (17 12)  (287 476)  (287 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (291 476)  (291 476)  routing T_5_29.bnl_op_3 <X> T_5_29.lc_trk_g3_3
 (22 12)  (292 476)  (292 476)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (296 476)  (296 476)  routing T_5_29.lc_trk_g0_4 <X> T_5_29.wire_logic_cluster/lc_6/in_0
 (28 12)  (298 476)  (298 476)  routing T_5_29.lc_trk_g2_1 <X> T_5_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 476)  (299 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (302 476)  (302 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 476)  (303 476)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 476)  (304 476)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 476)  (306 476)  LC_6 Logic Functioning bit
 (50 12)  (320 476)  (320 476)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (321 476)  (321 476)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (291 477)  (291 477)  routing T_5_29.bnl_op_3 <X> T_5_29.lc_trk_g3_3
 (22 13)  (292 477)  (292 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (293 477)  (293 477)  routing T_5_29.sp4_v_b_42 <X> T_5_29.lc_trk_g3_2
 (24 13)  (294 477)  (294 477)  routing T_5_29.sp4_v_b_42 <X> T_5_29.lc_trk_g3_2
 (29 13)  (299 477)  (299 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (301 477)  (301 477)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_6/in_3
 (17 14)  (287 478)  (287 478)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (288 478)  (288 478)  routing T_5_29.bnl_op_5 <X> T_5_29.lc_trk_g3_5
 (21 14)  (291 478)  (291 478)  routing T_5_29.sp4_v_t_26 <X> T_5_29.lc_trk_g3_7
 (22 14)  (292 478)  (292 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (293 478)  (293 478)  routing T_5_29.sp4_v_t_26 <X> T_5_29.lc_trk_g3_7
 (25 14)  (295 478)  (295 478)  routing T_5_29.bnl_op_6 <X> T_5_29.lc_trk_g3_6
 (26 14)  (296 478)  (296 478)  routing T_5_29.lc_trk_g2_5 <X> T_5_29.wire_logic_cluster/lc_7/in_0
 (28 14)  (298 478)  (298 478)  routing T_5_29.lc_trk_g2_2 <X> T_5_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 478)  (299 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (302 478)  (302 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 478)  (303 478)  routing T_5_29.lc_trk_g3_1 <X> T_5_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (304 478)  (304 478)  routing T_5_29.lc_trk_g3_1 <X> T_5_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (306 478)  (306 478)  LC_7 Logic Functioning bit
 (37 14)  (307 478)  (307 478)  LC_7 Logic Functioning bit
 (38 14)  (308 478)  (308 478)  LC_7 Logic Functioning bit
 (39 14)  (309 478)  (309 478)  LC_7 Logic Functioning bit
 (41 14)  (311 478)  (311 478)  LC_7 Logic Functioning bit
 (42 14)  (312 478)  (312 478)  LC_7 Logic Functioning bit
 (43 14)  (313 478)  (313 478)  LC_7 Logic Functioning bit
 (50 14)  (320 478)  (320 478)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (288 479)  (288 479)  routing T_5_29.bnl_op_5 <X> T_5_29.lc_trk_g3_5
 (21 15)  (291 479)  (291 479)  routing T_5_29.sp4_v_t_26 <X> T_5_29.lc_trk_g3_7
 (22 15)  (292 479)  (292 479)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (295 479)  (295 479)  routing T_5_29.bnl_op_6 <X> T_5_29.lc_trk_g3_6
 (28 15)  (298 479)  (298 479)  routing T_5_29.lc_trk_g2_5 <X> T_5_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 479)  (299 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 479)  (300 479)  routing T_5_29.lc_trk_g2_2 <X> T_5_29.wire_logic_cluster/lc_7/in_1
 (36 15)  (306 479)  (306 479)  LC_7 Logic Functioning bit
 (37 15)  (307 479)  (307 479)  LC_7 Logic Functioning bit
 (39 15)  (309 479)  (309 479)  LC_7 Logic Functioning bit
 (40 15)  (310 479)  (310 479)  LC_7 Logic Functioning bit
 (42 15)  (312 479)  (312 479)  LC_7 Logic Functioning bit
 (43 15)  (313 479)  (313 479)  LC_7 Logic Functioning bit
 (46 15)  (316 479)  (316 479)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_29

 (27 0)  (393 464)  (393 464)  routing T_7_29.lc_trk_g3_0 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 464)  (394 464)  routing T_7_29.lc_trk_g3_0 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 464)  (395 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 464)  (398 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (402 464)  (402 464)  LC_0 Logic Functioning bit
 (37 0)  (403 464)  (403 464)  LC_0 Logic Functioning bit
 (38 0)  (404 464)  (404 464)  LC_0 Logic Functioning bit
 (39 0)  (405 464)  (405 464)  LC_0 Logic Functioning bit
 (44 0)  (410 464)  (410 464)  LC_0 Logic Functioning bit
 (45 0)  (411 464)  (411 464)  LC_0 Logic Functioning bit
 (47 0)  (413 464)  (413 464)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (40 1)  (406 465)  (406 465)  LC_0 Logic Functioning bit
 (41 1)  (407 465)  (407 465)  LC_0 Logic Functioning bit
 (42 1)  (408 465)  (408 465)  LC_0 Logic Functioning bit
 (43 1)  (409 465)  (409 465)  LC_0 Logic Functioning bit
 (49 1)  (415 465)  (415 465)  Carry_In_Mux bit 

 (0 2)  (366 466)  (366 466)  routing T_7_29.glb_netwk_7 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (1 2)  (367 466)  (367 466)  routing T_7_29.glb_netwk_7 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (2 2)  (368 466)  (368 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (393 466)  (393 466)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (394 466)  (394 466)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 466)  (395 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 466)  (398 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (402 466)  (402 466)  LC_1 Logic Functioning bit
 (37 2)  (403 466)  (403 466)  LC_1 Logic Functioning bit
 (38 2)  (404 466)  (404 466)  LC_1 Logic Functioning bit
 (39 2)  (405 466)  (405 466)  LC_1 Logic Functioning bit
 (44 2)  (410 466)  (410 466)  LC_1 Logic Functioning bit
 (45 2)  (411 466)  (411 466)  LC_1 Logic Functioning bit
 (47 2)  (413 466)  (413 466)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (366 467)  (366 467)  routing T_7_29.glb_netwk_7 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (40 3)  (406 467)  (406 467)  LC_1 Logic Functioning bit
 (41 3)  (407 467)  (407 467)  LC_1 Logic Functioning bit
 (42 3)  (408 467)  (408 467)  LC_1 Logic Functioning bit
 (43 3)  (409 467)  (409 467)  LC_1 Logic Functioning bit
 (21 4)  (387 468)  (387 468)  routing T_7_29.wire_logic_cluster/lc_3/out <X> T_7_29.lc_trk_g1_3
 (22 4)  (388 468)  (388 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (391 468)  (391 468)  routing T_7_29.wire_logic_cluster/lc_2/out <X> T_7_29.lc_trk_g1_2
 (27 4)  (393 468)  (393 468)  routing T_7_29.lc_trk_g1_2 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 468)  (395 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (398 468)  (398 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (402 468)  (402 468)  LC_2 Logic Functioning bit
 (37 4)  (403 468)  (403 468)  LC_2 Logic Functioning bit
 (38 4)  (404 468)  (404 468)  LC_2 Logic Functioning bit
 (39 4)  (405 468)  (405 468)  LC_2 Logic Functioning bit
 (44 4)  (410 468)  (410 468)  LC_2 Logic Functioning bit
 (45 4)  (411 468)  (411 468)  LC_2 Logic Functioning bit
 (22 5)  (388 469)  (388 469)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (396 469)  (396 469)  routing T_7_29.lc_trk_g1_2 <X> T_7_29.wire_logic_cluster/lc_2/in_1
 (40 5)  (406 469)  (406 469)  LC_2 Logic Functioning bit
 (41 5)  (407 469)  (407 469)  LC_2 Logic Functioning bit
 (42 5)  (408 469)  (408 469)  LC_2 Logic Functioning bit
 (43 5)  (409 469)  (409 469)  LC_2 Logic Functioning bit
 (47 5)  (413 469)  (413 469)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (383 470)  (383 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (384 470)  (384 470)  routing T_7_29.wire_logic_cluster/lc_5/out <X> T_7_29.lc_trk_g1_5
 (25 6)  (391 470)  (391 470)  routing T_7_29.wire_logic_cluster/lc_6/out <X> T_7_29.lc_trk_g1_6
 (27 6)  (393 470)  (393 470)  routing T_7_29.lc_trk_g1_3 <X> T_7_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 470)  (395 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 470)  (398 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (402 470)  (402 470)  LC_3 Logic Functioning bit
 (37 6)  (403 470)  (403 470)  LC_3 Logic Functioning bit
 (38 6)  (404 470)  (404 470)  LC_3 Logic Functioning bit
 (39 6)  (405 470)  (405 470)  LC_3 Logic Functioning bit
 (44 6)  (410 470)  (410 470)  LC_3 Logic Functioning bit
 (45 6)  (411 470)  (411 470)  LC_3 Logic Functioning bit
 (47 6)  (413 470)  (413 470)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (388 471)  (388 471)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (396 471)  (396 471)  routing T_7_29.lc_trk_g1_3 <X> T_7_29.wire_logic_cluster/lc_3/in_1
 (40 7)  (406 471)  (406 471)  LC_3 Logic Functioning bit
 (41 7)  (407 471)  (407 471)  LC_3 Logic Functioning bit
 (42 7)  (408 471)  (408 471)  LC_3 Logic Functioning bit
 (43 7)  (409 471)  (409 471)  LC_3 Logic Functioning bit
 (27 8)  (393 472)  (393 472)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 472)  (394 472)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 472)  (395 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 472)  (396 472)  routing T_7_29.lc_trk_g3_4 <X> T_7_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (398 472)  (398 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (402 472)  (402 472)  LC_4 Logic Functioning bit
 (37 8)  (403 472)  (403 472)  LC_4 Logic Functioning bit
 (38 8)  (404 472)  (404 472)  LC_4 Logic Functioning bit
 (39 8)  (405 472)  (405 472)  LC_4 Logic Functioning bit
 (44 8)  (410 472)  (410 472)  LC_4 Logic Functioning bit
 (45 8)  (411 472)  (411 472)  LC_4 Logic Functioning bit
 (46 8)  (412 472)  (412 472)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (40 9)  (406 473)  (406 473)  LC_4 Logic Functioning bit
 (41 9)  (407 473)  (407 473)  LC_4 Logic Functioning bit
 (42 9)  (408 473)  (408 473)  LC_4 Logic Functioning bit
 (43 9)  (409 473)  (409 473)  LC_4 Logic Functioning bit
 (27 10)  (393 474)  (393 474)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 474)  (395 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 474)  (396 474)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 474)  (398 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (402 474)  (402 474)  LC_5 Logic Functioning bit
 (37 10)  (403 474)  (403 474)  LC_5 Logic Functioning bit
 (38 10)  (404 474)  (404 474)  LC_5 Logic Functioning bit
 (39 10)  (405 474)  (405 474)  LC_5 Logic Functioning bit
 (44 10)  (410 474)  (410 474)  LC_5 Logic Functioning bit
 (45 10)  (411 474)  (411 474)  LC_5 Logic Functioning bit
 (46 10)  (412 474)  (412 474)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (40 11)  (406 475)  (406 475)  LC_5 Logic Functioning bit
 (41 11)  (407 475)  (407 475)  LC_5 Logic Functioning bit
 (42 11)  (408 475)  (408 475)  LC_5 Logic Functioning bit
 (43 11)  (409 475)  (409 475)  LC_5 Logic Functioning bit
 (14 12)  (380 476)  (380 476)  routing T_7_29.wire_logic_cluster/lc_0/out <X> T_7_29.lc_trk_g3_0
 (17 12)  (383 476)  (383 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (384 476)  (384 476)  routing T_7_29.wire_logic_cluster/lc_1/out <X> T_7_29.lc_trk_g3_1
 (27 12)  (393 476)  (393 476)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 476)  (395 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 476)  (396 476)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 476)  (398 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (402 476)  (402 476)  LC_6 Logic Functioning bit
 (37 12)  (403 476)  (403 476)  LC_6 Logic Functioning bit
 (38 12)  (404 476)  (404 476)  LC_6 Logic Functioning bit
 (39 12)  (405 476)  (405 476)  LC_6 Logic Functioning bit
 (44 12)  (410 476)  (410 476)  LC_6 Logic Functioning bit
 (45 12)  (411 476)  (411 476)  LC_6 Logic Functioning bit
 (17 13)  (383 477)  (383 477)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (396 477)  (396 477)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.wire_logic_cluster/lc_6/in_1
 (40 13)  (406 477)  (406 477)  LC_6 Logic Functioning bit
 (41 13)  (407 477)  (407 477)  LC_6 Logic Functioning bit
 (42 13)  (408 477)  (408 477)  LC_6 Logic Functioning bit
 (43 13)  (409 477)  (409 477)  LC_6 Logic Functioning bit
 (0 14)  (366 478)  (366 478)  routing T_7_29.glb_netwk_4 <X> T_7_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 478)  (367 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (380 478)  (380 478)  routing T_7_29.wire_logic_cluster/lc_4/out <X> T_7_29.lc_trk_g3_4
 (21 14)  (387 478)  (387 478)  routing T_7_29.wire_logic_cluster/lc_7/out <X> T_7_29.lc_trk_g3_7
 (22 14)  (388 478)  (388 478)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (393 478)  (393 478)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 478)  (394 478)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 478)  (395 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 478)  (396 478)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (398 478)  (398 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (402 478)  (402 478)  LC_7 Logic Functioning bit
 (37 14)  (403 478)  (403 478)  LC_7 Logic Functioning bit
 (38 14)  (404 478)  (404 478)  LC_7 Logic Functioning bit
 (39 14)  (405 478)  (405 478)  LC_7 Logic Functioning bit
 (44 14)  (410 478)  (410 478)  LC_7 Logic Functioning bit
 (45 14)  (411 478)  (411 478)  LC_7 Logic Functioning bit
 (17 15)  (383 479)  (383 479)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (396 479)  (396 479)  routing T_7_29.lc_trk_g3_7 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (40 15)  (406 479)  (406 479)  LC_7 Logic Functioning bit
 (41 15)  (407 479)  (407 479)  LC_7 Logic Functioning bit
 (42 15)  (408 479)  (408 479)  LC_7 Logic Functioning bit
 (43 15)  (409 479)  (409 479)  LC_7 Logic Functioning bit


LogicTile_8_29

 (14 0)  (434 464)  (434 464)  routing T_8_29.sp4_v_b_0 <X> T_8_29.lc_trk_g0_0
 (25 0)  (445 464)  (445 464)  routing T_8_29.sp4_v_b_10 <X> T_8_29.lc_trk_g0_2
 (28 0)  (448 464)  (448 464)  routing T_8_29.lc_trk_g2_7 <X> T_8_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 464)  (449 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 464)  (450 464)  routing T_8_29.lc_trk_g2_7 <X> T_8_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (451 464)  (451 464)  routing T_8_29.lc_trk_g3_6 <X> T_8_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 464)  (452 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 464)  (453 464)  routing T_8_29.lc_trk_g3_6 <X> T_8_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (454 464)  (454 464)  routing T_8_29.lc_trk_g3_6 <X> T_8_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (455 464)  (455 464)  routing T_8_29.lc_trk_g0_6 <X> T_8_29.input_2_0
 (37 0)  (457 464)  (457 464)  LC_0 Logic Functioning bit
 (38 0)  (458 464)  (458 464)  LC_0 Logic Functioning bit
 (39 0)  (459 464)  (459 464)  LC_0 Logic Functioning bit
 (41 0)  (461 464)  (461 464)  LC_0 Logic Functioning bit
 (42 0)  (462 464)  (462 464)  LC_0 Logic Functioning bit
 (43 0)  (463 464)  (463 464)  LC_0 Logic Functioning bit
 (47 0)  (467 464)  (467 464)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (16 1)  (436 465)  (436 465)  routing T_8_29.sp4_v_b_0 <X> T_8_29.lc_trk_g0_0
 (17 1)  (437 465)  (437 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (442 465)  (442 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (443 465)  (443 465)  routing T_8_29.sp4_v_b_10 <X> T_8_29.lc_trk_g0_2
 (25 1)  (445 465)  (445 465)  routing T_8_29.sp4_v_b_10 <X> T_8_29.lc_trk_g0_2
 (27 1)  (447 465)  (447 465)  routing T_8_29.lc_trk_g3_1 <X> T_8_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (448 465)  (448 465)  routing T_8_29.lc_trk_g3_1 <X> T_8_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 465)  (449 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 465)  (450 465)  routing T_8_29.lc_trk_g2_7 <X> T_8_29.wire_logic_cluster/lc_0/in_1
 (31 1)  (451 465)  (451 465)  routing T_8_29.lc_trk_g3_6 <X> T_8_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 465)  (452 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (455 465)  (455 465)  routing T_8_29.lc_trk_g0_6 <X> T_8_29.input_2_0
 (36 1)  (456 465)  (456 465)  LC_0 Logic Functioning bit
 (37 1)  (457 465)  (457 465)  LC_0 Logic Functioning bit
 (38 1)  (458 465)  (458 465)  LC_0 Logic Functioning bit
 (40 1)  (460 465)  (460 465)  LC_0 Logic Functioning bit
 (41 1)  (461 465)  (461 465)  LC_0 Logic Functioning bit
 (42 1)  (462 465)  (462 465)  LC_0 Logic Functioning bit
 (0 2)  (420 466)  (420 466)  routing T_8_29.glb_netwk_7 <X> T_8_29.wire_logic_cluster/lc_7/clk
 (1 2)  (421 466)  (421 466)  routing T_8_29.glb_netwk_7 <X> T_8_29.wire_logic_cluster/lc_7/clk
 (2 2)  (422 466)  (422 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (441 466)  (441 466)  routing T_8_29.lft_op_7 <X> T_8_29.lc_trk_g0_7
 (22 2)  (442 466)  (442 466)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (444 466)  (444 466)  routing T_8_29.lft_op_7 <X> T_8_29.lc_trk_g0_7
 (25 2)  (445 466)  (445 466)  routing T_8_29.sp4_v_t_3 <X> T_8_29.lc_trk_g0_6
 (28 2)  (448 466)  (448 466)  routing T_8_29.lc_trk_g2_0 <X> T_8_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 466)  (449 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 466)  (452 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (456 466)  (456 466)  LC_1 Logic Functioning bit
 (37 2)  (457 466)  (457 466)  LC_1 Logic Functioning bit
 (38 2)  (458 466)  (458 466)  LC_1 Logic Functioning bit
 (39 2)  (459 466)  (459 466)  LC_1 Logic Functioning bit
 (41 2)  (461 466)  (461 466)  LC_1 Logic Functioning bit
 (43 2)  (463 466)  (463 466)  LC_1 Logic Functioning bit
 (45 2)  (465 466)  (465 466)  LC_1 Logic Functioning bit
 (0 3)  (420 467)  (420 467)  routing T_8_29.glb_netwk_7 <X> T_8_29.wire_logic_cluster/lc_7/clk
 (22 3)  (442 467)  (442 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (443 467)  (443 467)  routing T_8_29.sp4_v_t_3 <X> T_8_29.lc_trk_g0_6
 (25 3)  (445 467)  (445 467)  routing T_8_29.sp4_v_t_3 <X> T_8_29.lc_trk_g0_6
 (26 3)  (446 467)  (446 467)  routing T_8_29.lc_trk_g1_2 <X> T_8_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (447 467)  (447 467)  routing T_8_29.lc_trk_g1_2 <X> T_8_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 467)  (449 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (451 467)  (451 467)  routing T_8_29.lc_trk_g0_2 <X> T_8_29.wire_logic_cluster/lc_1/in_3
 (37 3)  (457 467)  (457 467)  LC_1 Logic Functioning bit
 (39 3)  (459 467)  (459 467)  LC_1 Logic Functioning bit
 (0 4)  (420 468)  (420 468)  routing T_8_29.lc_trk_g2_2 <X> T_8_29.wire_logic_cluster/lc_7/cen
 (1 4)  (421 468)  (421 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (16 4)  (436 468)  (436 468)  routing T_8_29.sp4_v_b_9 <X> T_8_29.lc_trk_g1_1
 (17 4)  (437 468)  (437 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (438 468)  (438 468)  routing T_8_29.sp4_v_b_9 <X> T_8_29.lc_trk_g1_1
 (22 4)  (442 468)  (442 468)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (444 468)  (444 468)  routing T_8_29.top_op_3 <X> T_8_29.lc_trk_g1_3
 (25 4)  (445 468)  (445 468)  routing T_8_29.sp4_v_b_2 <X> T_8_29.lc_trk_g1_2
 (1 5)  (421 469)  (421 469)  routing T_8_29.lc_trk_g2_2 <X> T_8_29.wire_logic_cluster/lc_7/cen
 (6 5)  (426 469)  (426 469)  routing T_8_29.sp4_h_l_38 <X> T_8_29.sp4_h_r_3
 (18 5)  (438 469)  (438 469)  routing T_8_29.sp4_v_b_9 <X> T_8_29.lc_trk_g1_1
 (21 5)  (441 469)  (441 469)  routing T_8_29.top_op_3 <X> T_8_29.lc_trk_g1_3
 (22 5)  (442 469)  (442 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (443 469)  (443 469)  routing T_8_29.sp4_v_b_2 <X> T_8_29.lc_trk_g1_2
 (14 6)  (434 470)  (434 470)  routing T_8_29.sp4_v_b_4 <X> T_8_29.lc_trk_g1_4
 (17 6)  (437 470)  (437 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (438 470)  (438 470)  routing T_8_29.wire_logic_cluster/lc_5/out <X> T_8_29.lc_trk_g1_5
 (25 6)  (445 470)  (445 470)  routing T_8_29.lft_op_6 <X> T_8_29.lc_trk_g1_6
 (26 6)  (446 470)  (446 470)  routing T_8_29.lc_trk_g3_4 <X> T_8_29.wire_logic_cluster/lc_3/in_0
 (28 6)  (448 470)  (448 470)  routing T_8_29.lc_trk_g2_0 <X> T_8_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 470)  (449 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 470)  (452 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (454 470)  (454 470)  routing T_8_29.lc_trk_g1_1 <X> T_8_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 470)  (456 470)  LC_3 Logic Functioning bit
 (37 6)  (457 470)  (457 470)  LC_3 Logic Functioning bit
 (38 6)  (458 470)  (458 470)  LC_3 Logic Functioning bit
 (39 6)  (459 470)  (459 470)  LC_3 Logic Functioning bit
 (41 6)  (461 470)  (461 470)  LC_3 Logic Functioning bit
 (43 6)  (463 470)  (463 470)  LC_3 Logic Functioning bit
 (45 6)  (465 470)  (465 470)  LC_3 Logic Functioning bit
 (16 7)  (436 471)  (436 471)  routing T_8_29.sp4_v_b_4 <X> T_8_29.lc_trk_g1_4
 (17 7)  (437 471)  (437 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (442 471)  (442 471)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (444 471)  (444 471)  routing T_8_29.lft_op_6 <X> T_8_29.lc_trk_g1_6
 (27 7)  (447 471)  (447 471)  routing T_8_29.lc_trk_g3_4 <X> T_8_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 471)  (448 471)  routing T_8_29.lc_trk_g3_4 <X> T_8_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 471)  (449 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (457 471)  (457 471)  LC_3 Logic Functioning bit
 (39 7)  (459 471)  (459 471)  LC_3 Logic Functioning bit
 (47 7)  (467 471)  (467 471)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (25 8)  (445 472)  (445 472)  routing T_8_29.sp4_v_t_23 <X> T_8_29.lc_trk_g2_2
 (14 9)  (434 473)  (434 473)  routing T_8_29.sp4_r_v_b_32 <X> T_8_29.lc_trk_g2_0
 (17 9)  (437 473)  (437 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (442 473)  (442 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (443 473)  (443 473)  routing T_8_29.sp4_v_t_23 <X> T_8_29.lc_trk_g2_2
 (25 9)  (445 473)  (445 473)  routing T_8_29.sp4_v_t_23 <X> T_8_29.lc_trk_g2_2
 (21 10)  (441 474)  (441 474)  routing T_8_29.bnl_op_7 <X> T_8_29.lc_trk_g2_7
 (22 10)  (442 474)  (442 474)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (446 474)  (446 474)  routing T_8_29.lc_trk_g1_4 <X> T_8_29.wire_logic_cluster/lc_5/in_0
 (29 10)  (449 474)  (449 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (452 474)  (452 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 474)  (453 474)  routing T_8_29.lc_trk_g2_0 <X> T_8_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 474)  (456 474)  LC_5 Logic Functioning bit
 (38 10)  (458 474)  (458 474)  LC_5 Logic Functioning bit
 (41 10)  (461 474)  (461 474)  LC_5 Logic Functioning bit
 (43 10)  (463 474)  (463 474)  LC_5 Logic Functioning bit
 (45 10)  (465 474)  (465 474)  LC_5 Logic Functioning bit
 (21 11)  (441 475)  (441 475)  routing T_8_29.bnl_op_7 <X> T_8_29.lc_trk_g2_7
 (27 11)  (447 475)  (447 475)  routing T_8_29.lc_trk_g1_4 <X> T_8_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 475)  (449 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (457 475)  (457 475)  LC_5 Logic Functioning bit
 (39 11)  (459 475)  (459 475)  LC_5 Logic Functioning bit
 (41 11)  (461 475)  (461 475)  LC_5 Logic Functioning bit
 (43 11)  (463 475)  (463 475)  LC_5 Logic Functioning bit
 (17 12)  (437 476)  (437 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 476)  (438 476)  routing T_8_29.wire_logic_cluster/lc_1/out <X> T_8_29.lc_trk_g3_1
 (26 12)  (446 476)  (446 476)  routing T_8_29.lc_trk_g1_5 <X> T_8_29.wire_logic_cluster/lc_6/in_0
 (29 12)  (449 476)  (449 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 476)  (450 476)  routing T_8_29.lc_trk_g0_7 <X> T_8_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (451 476)  (451 476)  routing T_8_29.lc_trk_g1_6 <X> T_8_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 476)  (452 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (454 476)  (454 476)  routing T_8_29.lc_trk_g1_6 <X> T_8_29.wire_logic_cluster/lc_6/in_3
 (37 12)  (457 476)  (457 476)  LC_6 Logic Functioning bit
 (38 12)  (458 476)  (458 476)  LC_6 Logic Functioning bit
 (39 12)  (459 476)  (459 476)  LC_6 Logic Functioning bit
 (41 12)  (461 476)  (461 476)  LC_6 Logic Functioning bit
 (42 12)  (462 476)  (462 476)  LC_6 Logic Functioning bit
 (43 12)  (463 476)  (463 476)  LC_6 Logic Functioning bit
 (48 12)  (468 476)  (468 476)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (27 13)  (447 477)  (447 477)  routing T_8_29.lc_trk_g1_5 <X> T_8_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 477)  (449 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 477)  (450 477)  routing T_8_29.lc_trk_g0_7 <X> T_8_29.wire_logic_cluster/lc_6/in_1
 (31 13)  (451 477)  (451 477)  routing T_8_29.lc_trk_g1_6 <X> T_8_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (452 477)  (452 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (454 477)  (454 477)  routing T_8_29.lc_trk_g1_3 <X> T_8_29.input_2_6
 (35 13)  (455 477)  (455 477)  routing T_8_29.lc_trk_g1_3 <X> T_8_29.input_2_6
 (36 13)  (456 477)  (456 477)  LC_6 Logic Functioning bit
 (37 13)  (457 477)  (457 477)  LC_6 Logic Functioning bit
 (38 13)  (458 477)  (458 477)  LC_6 Logic Functioning bit
 (40 13)  (460 477)  (460 477)  LC_6 Logic Functioning bit
 (41 13)  (461 477)  (461 477)  LC_6 Logic Functioning bit
 (42 13)  (462 477)  (462 477)  LC_6 Logic Functioning bit
 (0 14)  (420 478)  (420 478)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 478)  (421 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (425 478)  (425 478)  routing T_8_29.sp4_v_t_44 <X> T_8_29.sp4_h_l_44
 (25 14)  (445 478)  (445 478)  routing T_8_29.bnl_op_6 <X> T_8_29.lc_trk_g3_6
 (0 15)  (420 479)  (420 479)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_logic_cluster/lc_7/s_r
 (6 15)  (426 479)  (426 479)  routing T_8_29.sp4_v_t_44 <X> T_8_29.sp4_h_l_44
 (15 15)  (435 479)  (435 479)  routing T_8_29.sp4_v_t_33 <X> T_8_29.lc_trk_g3_4
 (16 15)  (436 479)  (436 479)  routing T_8_29.sp4_v_t_33 <X> T_8_29.lc_trk_g3_4
 (17 15)  (437 479)  (437 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (442 479)  (442 479)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (445 479)  (445 479)  routing T_8_29.bnl_op_6 <X> T_8_29.lc_trk_g3_6


LogicTile_12_29

 (11 10)  (647 474)  (647 474)  routing T_12_29.sp4_h_l_38 <X> T_12_29.sp4_v_t_45


IpCon_Tile_25_29

 (36 0)  (1366 464)  (1366 464)  LC_0 Logic Functioning bit
 (37 0)  (1367 464)  (1367 464)  LC_0 Logic Functioning bit
 (42 0)  (1372 464)  (1372 464)  LC_0 Logic Functioning bit
 (43 0)  (1373 464)  (1373 464)  LC_0 Logic Functioning bit
 (50 0)  (1380 464)  (1380 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 465)  (1366 465)  LC_0 Logic Functioning bit
 (37 1)  (1367 465)  (1367 465)  LC_0 Logic Functioning bit
 (42 1)  (1372 465)  (1372 465)  LC_0 Logic Functioning bit
 (43 1)  (1373 465)  (1373 465)  LC_0 Logic Functioning bit
 (36 2)  (1366 466)  (1366 466)  LC_1 Logic Functioning bit
 (37 2)  (1367 466)  (1367 466)  LC_1 Logic Functioning bit
 (42 2)  (1372 466)  (1372 466)  LC_1 Logic Functioning bit
 (43 2)  (1373 466)  (1373 466)  LC_1 Logic Functioning bit
 (50 2)  (1380 466)  (1380 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 467)  (1366 467)  LC_1 Logic Functioning bit
 (37 3)  (1367 467)  (1367 467)  LC_1 Logic Functioning bit
 (42 3)  (1372 467)  (1372 467)  LC_1 Logic Functioning bit
 (43 3)  (1373 467)  (1373 467)  LC_1 Logic Functioning bit
 (36 4)  (1366 468)  (1366 468)  LC_2 Logic Functioning bit
 (37 4)  (1367 468)  (1367 468)  LC_2 Logic Functioning bit
 (42 4)  (1372 468)  (1372 468)  LC_2 Logic Functioning bit
 (43 4)  (1373 468)  (1373 468)  LC_2 Logic Functioning bit
 (50 4)  (1380 468)  (1380 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 469)  (1366 469)  LC_2 Logic Functioning bit
 (37 5)  (1367 469)  (1367 469)  LC_2 Logic Functioning bit
 (42 5)  (1372 469)  (1372 469)  LC_2 Logic Functioning bit
 (43 5)  (1373 469)  (1373 469)  LC_2 Logic Functioning bit
 (36 6)  (1366 470)  (1366 470)  LC_3 Logic Functioning bit
 (37 6)  (1367 470)  (1367 470)  LC_3 Logic Functioning bit
 (42 6)  (1372 470)  (1372 470)  LC_3 Logic Functioning bit
 (43 6)  (1373 470)  (1373 470)  LC_3 Logic Functioning bit
 (50 6)  (1380 470)  (1380 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 471)  (1366 471)  LC_3 Logic Functioning bit
 (37 7)  (1367 471)  (1367 471)  LC_3 Logic Functioning bit
 (42 7)  (1372 471)  (1372 471)  LC_3 Logic Functioning bit
 (43 7)  (1373 471)  (1373 471)  LC_3 Logic Functioning bit
 (36 8)  (1366 472)  (1366 472)  LC_4 Logic Functioning bit
 (37 8)  (1367 472)  (1367 472)  LC_4 Logic Functioning bit
 (42 8)  (1372 472)  (1372 472)  LC_4 Logic Functioning bit
 (43 8)  (1373 472)  (1373 472)  LC_4 Logic Functioning bit
 (50 8)  (1380 472)  (1380 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 473)  (1366 473)  LC_4 Logic Functioning bit
 (37 9)  (1367 473)  (1367 473)  LC_4 Logic Functioning bit
 (42 9)  (1372 473)  (1372 473)  LC_4 Logic Functioning bit
 (43 9)  (1373 473)  (1373 473)  LC_4 Logic Functioning bit
 (36 10)  (1366 474)  (1366 474)  LC_5 Logic Functioning bit
 (37 10)  (1367 474)  (1367 474)  LC_5 Logic Functioning bit
 (42 10)  (1372 474)  (1372 474)  LC_5 Logic Functioning bit
 (43 10)  (1373 474)  (1373 474)  LC_5 Logic Functioning bit
 (50 10)  (1380 474)  (1380 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 475)  (1366 475)  LC_5 Logic Functioning bit
 (37 11)  (1367 475)  (1367 475)  LC_5 Logic Functioning bit
 (42 11)  (1372 475)  (1372 475)  LC_5 Logic Functioning bit
 (43 11)  (1373 475)  (1373 475)  LC_5 Logic Functioning bit
 (36 12)  (1366 476)  (1366 476)  LC_6 Logic Functioning bit
 (37 12)  (1367 476)  (1367 476)  LC_6 Logic Functioning bit
 (42 12)  (1372 476)  (1372 476)  LC_6 Logic Functioning bit
 (43 12)  (1373 476)  (1373 476)  LC_6 Logic Functioning bit
 (50 12)  (1380 476)  (1380 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 477)  (1366 477)  LC_6 Logic Functioning bit
 (37 13)  (1367 477)  (1367 477)  LC_6 Logic Functioning bit
 (42 13)  (1372 477)  (1372 477)  LC_6 Logic Functioning bit
 (43 13)  (1373 477)  (1373 477)  LC_6 Logic Functioning bit
 (36 14)  (1366 478)  (1366 478)  LC_7 Logic Functioning bit
 (37 14)  (1367 478)  (1367 478)  LC_7 Logic Functioning bit
 (42 14)  (1372 478)  (1372 478)  LC_7 Logic Functioning bit
 (43 14)  (1373 478)  (1373 478)  LC_7 Logic Functioning bit
 (50 14)  (1380 478)  (1380 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 479)  (1366 479)  LC_7 Logic Functioning bit
 (37 15)  (1367 479)  (1367 479)  LC_7 Logic Functioning bit
 (42 15)  (1372 479)  (1372 479)  LC_7 Logic Functioning bit
 (43 15)  (1373 479)  (1373 479)  LC_7 Logic Functioning bit


IpCon_Tile_0_28

 (36 0)  (36 448)  (36 448)  LC_0 Logic Functioning bit
 (37 0)  (37 448)  (37 448)  LC_0 Logic Functioning bit
 (42 0)  (42 448)  (42 448)  LC_0 Logic Functioning bit
 (43 0)  (43 448)  (43 448)  LC_0 Logic Functioning bit
 (50 0)  (50 448)  (50 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 449)  (36 449)  LC_0 Logic Functioning bit
 (37 1)  (37 449)  (37 449)  LC_0 Logic Functioning bit
 (42 1)  (42 449)  (42 449)  LC_0 Logic Functioning bit
 (43 1)  (43 449)  (43 449)  LC_0 Logic Functioning bit
 (36 2)  (36 450)  (36 450)  LC_1 Logic Functioning bit
 (37 2)  (37 450)  (37 450)  LC_1 Logic Functioning bit
 (42 2)  (42 450)  (42 450)  LC_1 Logic Functioning bit
 (43 2)  (43 450)  (43 450)  LC_1 Logic Functioning bit
 (50 2)  (50 450)  (50 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 451)  (36 451)  LC_1 Logic Functioning bit
 (37 3)  (37 451)  (37 451)  LC_1 Logic Functioning bit
 (42 3)  (42 451)  (42 451)  LC_1 Logic Functioning bit
 (43 3)  (43 451)  (43 451)  LC_1 Logic Functioning bit
 (36 4)  (36 452)  (36 452)  LC_2 Logic Functioning bit
 (37 4)  (37 452)  (37 452)  LC_2 Logic Functioning bit
 (42 4)  (42 452)  (42 452)  LC_2 Logic Functioning bit
 (43 4)  (43 452)  (43 452)  LC_2 Logic Functioning bit
 (50 4)  (50 452)  (50 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 453)  (36 453)  LC_2 Logic Functioning bit
 (37 5)  (37 453)  (37 453)  LC_2 Logic Functioning bit
 (42 5)  (42 453)  (42 453)  LC_2 Logic Functioning bit
 (43 5)  (43 453)  (43 453)  LC_2 Logic Functioning bit
 (36 6)  (36 454)  (36 454)  LC_3 Logic Functioning bit
 (37 6)  (37 454)  (37 454)  LC_3 Logic Functioning bit
 (42 6)  (42 454)  (42 454)  LC_3 Logic Functioning bit
 (43 6)  (43 454)  (43 454)  LC_3 Logic Functioning bit
 (50 6)  (50 454)  (50 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 455)  (36 455)  LC_3 Logic Functioning bit
 (37 7)  (37 455)  (37 455)  LC_3 Logic Functioning bit
 (42 7)  (42 455)  (42 455)  LC_3 Logic Functioning bit
 (43 7)  (43 455)  (43 455)  LC_3 Logic Functioning bit
 (36 8)  (36 456)  (36 456)  LC_4 Logic Functioning bit
 (37 8)  (37 456)  (37 456)  LC_4 Logic Functioning bit
 (42 8)  (42 456)  (42 456)  LC_4 Logic Functioning bit
 (43 8)  (43 456)  (43 456)  LC_4 Logic Functioning bit
 (50 8)  (50 456)  (50 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 457)  (36 457)  LC_4 Logic Functioning bit
 (37 9)  (37 457)  (37 457)  LC_4 Logic Functioning bit
 (42 9)  (42 457)  (42 457)  LC_4 Logic Functioning bit
 (43 9)  (43 457)  (43 457)  LC_4 Logic Functioning bit
 (36 10)  (36 458)  (36 458)  LC_5 Logic Functioning bit
 (37 10)  (37 458)  (37 458)  LC_5 Logic Functioning bit
 (42 10)  (42 458)  (42 458)  LC_5 Logic Functioning bit
 (43 10)  (43 458)  (43 458)  LC_5 Logic Functioning bit
 (50 10)  (50 458)  (50 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 459)  (36 459)  LC_5 Logic Functioning bit
 (37 11)  (37 459)  (37 459)  LC_5 Logic Functioning bit
 (42 11)  (42 459)  (42 459)  LC_5 Logic Functioning bit
 (43 11)  (43 459)  (43 459)  LC_5 Logic Functioning bit
 (36 12)  (36 460)  (36 460)  LC_6 Logic Functioning bit
 (37 12)  (37 460)  (37 460)  LC_6 Logic Functioning bit
 (42 12)  (42 460)  (42 460)  LC_6 Logic Functioning bit
 (43 12)  (43 460)  (43 460)  LC_6 Logic Functioning bit
 (50 12)  (50 460)  (50 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 461)  (36 461)  LC_6 Logic Functioning bit
 (37 13)  (37 461)  (37 461)  LC_6 Logic Functioning bit
 (42 13)  (42 461)  (42 461)  LC_6 Logic Functioning bit
 (43 13)  (43 461)  (43 461)  LC_6 Logic Functioning bit
 (36 14)  (36 462)  (36 462)  LC_7 Logic Functioning bit
 (37 14)  (37 462)  (37 462)  LC_7 Logic Functioning bit
 (42 14)  (42 462)  (42 462)  LC_7 Logic Functioning bit
 (43 14)  (43 462)  (43 462)  LC_7 Logic Functioning bit
 (50 14)  (50 462)  (50 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 463)  (36 463)  LC_7 Logic Functioning bit
 (37 15)  (37 463)  (37 463)  LC_7 Logic Functioning bit
 (42 15)  (42 463)  (42 463)  LC_7 Logic Functioning bit
 (43 15)  (43 463)  (43 463)  LC_7 Logic Functioning bit


LogicTile_1_28

 (22 0)  (76 448)  (76 448)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (78 448)  (78 448)  routing T_1_28.bot_op_3 <X> T_1_28.lc_trk_g0_3
 (27 0)  (81 448)  (81 448)  routing T_1_28.lc_trk_g1_4 <X> T_1_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 448)  (83 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 448)  (84 448)  routing T_1_28.lc_trk_g1_4 <X> T_1_28.wire_logic_cluster/lc_0/in_1
 (35 0)  (89 448)  (89 448)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.input_2_0
 (44 0)  (98 448)  (98 448)  LC_0 Logic Functioning bit
 (32 1)  (86 449)  (86 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (89 449)  (89 449)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.input_2_0
 (16 2)  (70 450)  (70 450)  routing T_1_28.sp4_v_b_5 <X> T_1_28.lc_trk_g0_5
 (17 2)  (71 450)  (71 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (72 450)  (72 450)  routing T_1_28.sp4_v_b_5 <X> T_1_28.lc_trk_g0_5
 (25 2)  (79 450)  (79 450)  routing T_1_28.sp4_v_t_3 <X> T_1_28.lc_trk_g0_6
 (27 2)  (81 450)  (81 450)  routing T_1_28.lc_trk_g1_5 <X> T_1_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 450)  (83 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 450)  (84 450)  routing T_1_28.lc_trk_g1_5 <X> T_1_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 450)  (86 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 450)  (90 450)  LC_1 Logic Functioning bit
 (37 2)  (91 450)  (91 450)  LC_1 Logic Functioning bit
 (38 2)  (92 450)  (92 450)  LC_1 Logic Functioning bit
 (39 2)  (93 450)  (93 450)  LC_1 Logic Functioning bit
 (44 2)  (98 450)  (98 450)  LC_1 Logic Functioning bit
 (15 3)  (69 451)  (69 451)  routing T_1_28.bot_op_4 <X> T_1_28.lc_trk_g0_4
 (17 3)  (71 451)  (71 451)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (76 451)  (76 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (77 451)  (77 451)  routing T_1_28.sp4_v_t_3 <X> T_1_28.lc_trk_g0_6
 (25 3)  (79 451)  (79 451)  routing T_1_28.sp4_v_t_3 <X> T_1_28.lc_trk_g0_6
 (40 3)  (94 451)  (94 451)  LC_1 Logic Functioning bit
 (41 3)  (95 451)  (95 451)  LC_1 Logic Functioning bit
 (42 3)  (96 451)  (96 451)  LC_1 Logic Functioning bit
 (43 3)  (97 451)  (97 451)  LC_1 Logic Functioning bit
 (51 3)  (105 451)  (105 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (69 452)  (69 452)  routing T_1_28.sp4_h_r_1 <X> T_1_28.lc_trk_g1_1
 (16 4)  (70 452)  (70 452)  routing T_1_28.sp4_h_r_1 <X> T_1_28.lc_trk_g1_1
 (17 4)  (71 452)  (71 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (28 4)  (82 452)  (82 452)  routing T_1_28.lc_trk_g2_3 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 452)  (83 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 452)  (86 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 452)  (90 452)  LC_2 Logic Functioning bit
 (39 4)  (93 452)  (93 452)  LC_2 Logic Functioning bit
 (41 4)  (95 452)  (95 452)  LC_2 Logic Functioning bit
 (42 4)  (96 452)  (96 452)  LC_2 Logic Functioning bit
 (44 4)  (98 452)  (98 452)  LC_2 Logic Functioning bit
 (53 4)  (107 452)  (107 452)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (10 5)  (64 453)  (64 453)  routing T_1_28.sp4_h_r_11 <X> T_1_28.sp4_v_b_4
 (18 5)  (72 453)  (72 453)  routing T_1_28.sp4_h_r_1 <X> T_1_28.lc_trk_g1_1
 (30 5)  (84 453)  (84 453)  routing T_1_28.lc_trk_g2_3 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (86 453)  (86 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (87 453)  (87 453)  routing T_1_28.lc_trk_g2_0 <X> T_1_28.input_2_2
 (36 5)  (90 453)  (90 453)  LC_2 Logic Functioning bit
 (39 5)  (93 453)  (93 453)  LC_2 Logic Functioning bit
 (41 5)  (95 453)  (95 453)  LC_2 Logic Functioning bit
 (42 5)  (96 453)  (96 453)  LC_2 Logic Functioning bit
 (14 6)  (68 454)  (68 454)  routing T_1_28.bnr_op_4 <X> T_1_28.lc_trk_g1_4
 (15 6)  (69 454)  (69 454)  routing T_1_28.sp4_h_r_13 <X> T_1_28.lc_trk_g1_5
 (16 6)  (70 454)  (70 454)  routing T_1_28.sp4_h_r_13 <X> T_1_28.lc_trk_g1_5
 (17 6)  (71 454)  (71 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (72 454)  (72 454)  routing T_1_28.sp4_h_r_13 <X> T_1_28.lc_trk_g1_5
 (32 6)  (86 454)  (86 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (89 454)  (89 454)  routing T_1_28.lc_trk_g0_5 <X> T_1_28.input_2_3
 (36 6)  (90 454)  (90 454)  LC_3 Logic Functioning bit
 (39 6)  (93 454)  (93 454)  LC_3 Logic Functioning bit
 (41 6)  (95 454)  (95 454)  LC_3 Logic Functioning bit
 (42 6)  (96 454)  (96 454)  LC_3 Logic Functioning bit
 (44 6)  (98 454)  (98 454)  LC_3 Logic Functioning bit
 (48 6)  (102 454)  (102 454)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (68 455)  (68 455)  routing T_1_28.bnr_op_4 <X> T_1_28.lc_trk_g1_4
 (17 7)  (71 455)  (71 455)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (32 7)  (86 455)  (86 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (91 455)  (91 455)  LC_3 Logic Functioning bit
 (38 7)  (92 455)  (92 455)  LC_3 Logic Functioning bit
 (40 7)  (94 455)  (94 455)  LC_3 Logic Functioning bit
 (43 7)  (97 455)  (97 455)  LC_3 Logic Functioning bit
 (12 8)  (66 456)  (66 456)  routing T_1_28.sp4_v_t_45 <X> T_1_28.sp4_h_r_8
 (21 8)  (75 456)  (75 456)  routing T_1_28.rgt_op_3 <X> T_1_28.lc_trk_g2_3
 (22 8)  (76 456)  (76 456)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (78 456)  (78 456)  routing T_1_28.rgt_op_3 <X> T_1_28.lc_trk_g2_3
 (29 8)  (83 456)  (83 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (86 456)  (86 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 456)  (90 456)  LC_4 Logic Functioning bit
 (37 8)  (91 456)  (91 456)  LC_4 Logic Functioning bit
 (38 8)  (92 456)  (92 456)  LC_4 Logic Functioning bit
 (39 8)  (93 456)  (93 456)  LC_4 Logic Functioning bit
 (44 8)  (98 456)  (98 456)  LC_4 Logic Functioning bit
 (53 8)  (107 456)  (107 456)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (17 9)  (71 457)  (71 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (30 9)  (84 457)  (84 457)  routing T_1_28.lc_trk_g0_3 <X> T_1_28.wire_logic_cluster/lc_4/in_1
 (40 9)  (94 457)  (94 457)  LC_4 Logic Functioning bit
 (41 9)  (95 457)  (95 457)  LC_4 Logic Functioning bit
 (42 9)  (96 457)  (96 457)  LC_4 Logic Functioning bit
 (43 9)  (97 457)  (97 457)  LC_4 Logic Functioning bit
 (27 10)  (81 458)  (81 458)  routing T_1_28.lc_trk_g1_1 <X> T_1_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 458)  (83 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (86 458)  (86 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 458)  (90 458)  LC_5 Logic Functioning bit
 (37 10)  (91 458)  (91 458)  LC_5 Logic Functioning bit
 (38 10)  (92 458)  (92 458)  LC_5 Logic Functioning bit
 (39 10)  (93 458)  (93 458)  LC_5 Logic Functioning bit
 (44 10)  (98 458)  (98 458)  LC_5 Logic Functioning bit
 (40 11)  (94 459)  (94 459)  LC_5 Logic Functioning bit
 (41 11)  (95 459)  (95 459)  LC_5 Logic Functioning bit
 (42 11)  (96 459)  (96 459)  LC_5 Logic Functioning bit
 (43 11)  (97 459)  (97 459)  LC_5 Logic Functioning bit
 (46 11)  (100 459)  (100 459)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (69 460)  (69 460)  routing T_1_28.rgt_op_1 <X> T_1_28.lc_trk_g3_1
 (17 12)  (71 460)  (71 460)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (72 460)  (72 460)  routing T_1_28.rgt_op_1 <X> T_1_28.lc_trk_g3_1
 (27 12)  (81 460)  (81 460)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (82 460)  (82 460)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 460)  (83 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 460)  (84 460)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 460)  (86 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 460)  (90 460)  LC_6 Logic Functioning bit
 (39 12)  (93 460)  (93 460)  LC_6 Logic Functioning bit
 (41 12)  (95 460)  (95 460)  LC_6 Logic Functioning bit
 (42 12)  (96 460)  (96 460)  LC_6 Logic Functioning bit
 (44 12)  (98 460)  (98 460)  LC_6 Logic Functioning bit
 (30 13)  (84 461)  (84 461)  routing T_1_28.lc_trk_g3_6 <X> T_1_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (86 461)  (86 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (87 461)  (87 461)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.input_2_6
 (34 13)  (88 461)  (88 461)  routing T_1_28.lc_trk_g3_1 <X> T_1_28.input_2_6
 (36 13)  (90 461)  (90 461)  LC_6 Logic Functioning bit
 (39 13)  (93 461)  (93 461)  LC_6 Logic Functioning bit
 (41 13)  (95 461)  (95 461)  LC_6 Logic Functioning bit
 (42 13)  (96 461)  (96 461)  LC_6 Logic Functioning bit
 (48 13)  (102 461)  (102 461)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (29 14)  (83 462)  (83 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 462)  (84 462)  routing T_1_28.lc_trk_g0_4 <X> T_1_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 462)  (86 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 462)  (90 462)  LC_7 Logic Functioning bit
 (37 14)  (91 462)  (91 462)  LC_7 Logic Functioning bit
 (38 14)  (92 462)  (92 462)  LC_7 Logic Functioning bit
 (39 14)  (93 462)  (93 462)  LC_7 Logic Functioning bit
 (44 14)  (98 462)  (98 462)  LC_7 Logic Functioning bit
 (22 15)  (76 463)  (76 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (40 15)  (94 463)  (94 463)  LC_7 Logic Functioning bit
 (41 15)  (95 463)  (95 463)  LC_7 Logic Functioning bit
 (42 15)  (96 463)  (96 463)  LC_7 Logic Functioning bit
 (43 15)  (97 463)  (97 463)  LC_7 Logic Functioning bit
 (52 15)  (106 463)  (106 463)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_2_28

 (26 0)  (134 448)  (134 448)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_0/in_0
 (28 0)  (136 448)  (136 448)  routing T_2_28.lc_trk_g2_1 <X> T_2_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 448)  (137 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 448)  (139 448)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 448)  (140 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 448)  (141 448)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 448)  (142 448)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (37 0)  (145 448)  (145 448)  LC_0 Logic Functioning bit
 (39 0)  (147 448)  (147 448)  LC_0 Logic Functioning bit
 (41 0)  (149 448)  (149 448)  LC_0 Logic Functioning bit
 (43 0)  (151 448)  (151 448)  LC_0 Logic Functioning bit
 (27 1)  (135 449)  (135 449)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 449)  (137 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 449)  (139 449)  routing T_2_28.lc_trk_g3_6 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 449)  (140 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (141 449)  (141 449)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.input_2_0
 (34 1)  (142 449)  (142 449)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.input_2_0
 (35 1)  (143 449)  (143 449)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.input_2_0
 (37 1)  (145 449)  (145 449)  LC_0 Logic Functioning bit
 (39 1)  (147 449)  (147 449)  LC_0 Logic Functioning bit
 (41 1)  (149 449)  (149 449)  LC_0 Logic Functioning bit
 (43 1)  (151 449)  (151 449)  LC_0 Logic Functioning bit
 (0 2)  (108 450)  (108 450)  routing T_2_28.glb_netwk_7 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (1 2)  (109 450)  (109 450)  routing T_2_28.glb_netwk_7 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (2 2)  (110 450)  (110 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (112 450)  (112 450)  routing T_2_28.sp4_v_b_0 <X> T_2_28.sp4_v_t_37
 (11 2)  (119 450)  (119 450)  routing T_2_28.sp4_v_b_11 <X> T_2_28.sp4_v_t_39
 (27 2)  (135 450)  (135 450)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 450)  (137 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 450)  (138 450)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 450)  (140 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 450)  (141 450)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 450)  (142 450)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 450)  (144 450)  LC_1 Logic Functioning bit
 (38 2)  (146 450)  (146 450)  LC_1 Logic Functioning bit
 (0 3)  (108 451)  (108 451)  routing T_2_28.glb_netwk_7 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (12 3)  (120 451)  (120 451)  routing T_2_28.sp4_v_b_11 <X> T_2_28.sp4_v_t_39
 (31 3)  (139 451)  (139 451)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (144 451)  (144 451)  LC_1 Logic Functioning bit
 (38 3)  (146 451)  (146 451)  LC_1 Logic Functioning bit
 (3 4)  (111 452)  (111 452)  routing T_2_28.sp12_v_b_0 <X> T_2_28.sp12_h_r_0
 (17 4)  (125 452)  (125 452)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (126 452)  (126 452)  routing T_2_28.bnr_op_1 <X> T_2_28.lc_trk_g1_1
 (21 4)  (129 452)  (129 452)  routing T_2_28.sp4_v_b_11 <X> T_2_28.lc_trk_g1_3
 (22 4)  (130 452)  (130 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (131 452)  (131 452)  routing T_2_28.sp4_v_b_11 <X> T_2_28.lc_trk_g1_3
 (35 4)  (143 452)  (143 452)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.input_2_2
 (36 4)  (144 452)  (144 452)  LC_2 Logic Functioning bit
 (43 4)  (151 452)  (151 452)  LC_2 Logic Functioning bit
 (3 5)  (111 453)  (111 453)  routing T_2_28.sp12_v_b_0 <X> T_2_28.sp12_h_r_0
 (18 5)  (126 453)  (126 453)  routing T_2_28.bnr_op_1 <X> T_2_28.lc_trk_g1_1
 (21 5)  (129 453)  (129 453)  routing T_2_28.sp4_v_b_11 <X> T_2_28.lc_trk_g1_3
 (26 5)  (134 453)  (134 453)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (135 453)  (135 453)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 453)  (136 453)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 453)  (137 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (140 453)  (140 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (142 453)  (142 453)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.input_2_2
 (37 5)  (145 453)  (145 453)  LC_2 Logic Functioning bit
 (42 5)  (150 453)  (150 453)  LC_2 Logic Functioning bit
 (16 6)  (124 454)  (124 454)  routing T_2_28.sp4_v_b_13 <X> T_2_28.lc_trk_g1_5
 (17 6)  (125 454)  (125 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (126 454)  (126 454)  routing T_2_28.sp4_v_b_13 <X> T_2_28.lc_trk_g1_5
 (22 6)  (130 454)  (130 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (131 454)  (131 454)  routing T_2_28.sp4_h_r_7 <X> T_2_28.lc_trk_g1_7
 (24 6)  (132 454)  (132 454)  routing T_2_28.sp4_h_r_7 <X> T_2_28.lc_trk_g1_7
 (25 6)  (133 454)  (133 454)  routing T_2_28.wire_logic_cluster/lc_6/out <X> T_2_28.lc_trk_g1_6
 (27 6)  (135 454)  (135 454)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 454)  (136 454)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 454)  (137 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (139 454)  (139 454)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 454)  (140 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 454)  (142 454)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 454)  (144 454)  LC_3 Logic Functioning bit
 (38 6)  (146 454)  (146 454)  LC_3 Logic Functioning bit
 (18 7)  (126 455)  (126 455)  routing T_2_28.sp4_v_b_13 <X> T_2_28.lc_trk_g1_5
 (21 7)  (129 455)  (129 455)  routing T_2_28.sp4_h_r_7 <X> T_2_28.lc_trk_g1_7
 (22 7)  (130 455)  (130 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (138 455)  (138 455)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_3/in_1
 (36 7)  (144 455)  (144 455)  LC_3 Logic Functioning bit
 (38 7)  (146 455)  (146 455)  LC_3 Logic Functioning bit
 (8 8)  (116 456)  (116 456)  routing T_2_28.sp4_v_b_1 <X> T_2_28.sp4_h_r_7
 (9 8)  (117 456)  (117 456)  routing T_2_28.sp4_v_b_1 <X> T_2_28.sp4_h_r_7
 (10 8)  (118 456)  (118 456)  routing T_2_28.sp4_v_b_1 <X> T_2_28.sp4_h_r_7
 (15 8)  (123 456)  (123 456)  routing T_2_28.sp4_h_r_25 <X> T_2_28.lc_trk_g2_1
 (16 8)  (124 456)  (124 456)  routing T_2_28.sp4_h_r_25 <X> T_2_28.lc_trk_g2_1
 (17 8)  (125 456)  (125 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (130 456)  (130 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (131 456)  (131 456)  routing T_2_28.sp4_v_t_30 <X> T_2_28.lc_trk_g2_3
 (24 8)  (132 456)  (132 456)  routing T_2_28.sp4_v_t_30 <X> T_2_28.lc_trk_g2_3
 (18 9)  (126 457)  (126 457)  routing T_2_28.sp4_h_r_25 <X> T_2_28.lc_trk_g2_1
 (8 11)  (116 459)  (116 459)  routing T_2_28.sp4_h_r_7 <X> T_2_28.sp4_v_t_42
 (9 11)  (117 459)  (117 459)  routing T_2_28.sp4_h_r_7 <X> T_2_28.sp4_v_t_42
 (8 12)  (116 460)  (116 460)  routing T_2_28.sp4_v_b_4 <X> T_2_28.sp4_h_r_10
 (9 12)  (117 460)  (117 460)  routing T_2_28.sp4_v_b_4 <X> T_2_28.sp4_h_r_10
 (10 12)  (118 460)  (118 460)  routing T_2_28.sp4_v_b_4 <X> T_2_28.sp4_h_r_10
 (21 12)  (129 460)  (129 460)  routing T_2_28.sp4_v_t_14 <X> T_2_28.lc_trk_g3_3
 (22 12)  (130 460)  (130 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (131 460)  (131 460)  routing T_2_28.sp4_v_t_14 <X> T_2_28.lc_trk_g3_3
 (25 12)  (133 460)  (133 460)  routing T_2_28.sp4_h_r_34 <X> T_2_28.lc_trk_g3_2
 (26 12)  (134 460)  (134 460)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (135 460)  (135 460)  routing T_2_28.lc_trk_g3_2 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (136 460)  (136 460)  routing T_2_28.lc_trk_g3_2 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 460)  (137 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 460)  (140 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 460)  (141 460)  routing T_2_28.lc_trk_g2_3 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (37 12)  (145 460)  (145 460)  LC_6 Logic Functioning bit
 (39 12)  (147 460)  (147 460)  LC_6 Logic Functioning bit
 (45 12)  (153 460)  (153 460)  LC_6 Logic Functioning bit
 (46 12)  (154 460)  (154 460)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (130 461)  (130 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (131 461)  (131 461)  routing T_2_28.sp4_h_r_34 <X> T_2_28.lc_trk_g3_2
 (24 13)  (132 461)  (132 461)  routing T_2_28.sp4_h_r_34 <X> T_2_28.lc_trk_g3_2
 (26 13)  (134 461)  (134 461)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (135 461)  (135 461)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 461)  (137 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 461)  (138 461)  routing T_2_28.lc_trk_g3_2 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (139 461)  (139 461)  routing T_2_28.lc_trk_g2_3 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (140 461)  (140 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (142 461)  (142 461)  routing T_2_28.lc_trk_g1_1 <X> T_2_28.input_2_6
 (37 13)  (145 461)  (145 461)  LC_6 Logic Functioning bit
 (42 13)  (150 461)  (150 461)  LC_6 Logic Functioning bit
 (44 13)  (152 461)  (152 461)  LC_6 Logic Functioning bit
 (0 14)  (108 462)  (108 462)  routing T_2_28.glb_netwk_6 <X> T_2_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 462)  (109 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (134 462)  (134 462)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (135 462)  (135 462)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 462)  (136 462)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 462)  (137 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 462)  (140 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (142 462)  (142 462)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (41 14)  (149 462)  (149 462)  LC_7 Logic Functioning bit
 (43 14)  (151 462)  (151 462)  LC_7 Logic Functioning bit
 (0 15)  (108 463)  (108 463)  routing T_2_28.glb_netwk_6 <X> T_2_28.wire_logic_cluster/lc_7/s_r
 (22 15)  (130 463)  (130 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (131 463)  (131 463)  routing T_2_28.sp4_v_b_46 <X> T_2_28.lc_trk_g3_6
 (24 15)  (132 463)  (132 463)  routing T_2_28.sp4_v_b_46 <X> T_2_28.lc_trk_g3_6
 (26 15)  (134 463)  (134 463)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (135 463)  (135 463)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 463)  (137 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 463)  (138 463)  routing T_2_28.lc_trk_g3_3 <X> T_2_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (139 463)  (139 463)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (144 463)  (144 463)  LC_7 Logic Functioning bit
 (37 15)  (145 463)  (145 463)  LC_7 Logic Functioning bit
 (38 15)  (146 463)  (146 463)  LC_7 Logic Functioning bit
 (39 15)  (147 463)  (147 463)  LC_7 Logic Functioning bit
 (40 15)  (148 463)  (148 463)  LC_7 Logic Functioning bit
 (42 15)  (150 463)  (150 463)  LC_7 Logic Functioning bit
 (51 15)  (159 463)  (159 463)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_28

 (8 0)  (170 448)  (170 448)  routing T_3_28.sp4_v_b_1 <X> T_3_28.sp4_h_r_1
 (9 0)  (171 448)  (171 448)  routing T_3_28.sp4_v_b_1 <X> T_3_28.sp4_h_r_1
 (25 0)  (187 448)  (187 448)  routing T_3_28.sp4_h_l_7 <X> T_3_28.lc_trk_g0_2
 (22 1)  (184 449)  (184 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (185 449)  (185 449)  routing T_3_28.sp4_h_l_7 <X> T_3_28.lc_trk_g0_2
 (24 1)  (186 449)  (186 449)  routing T_3_28.sp4_h_l_7 <X> T_3_28.lc_trk_g0_2
 (25 1)  (187 449)  (187 449)  routing T_3_28.sp4_h_l_7 <X> T_3_28.lc_trk_g0_2
 (0 2)  (162 450)  (162 450)  routing T_3_28.glb_netwk_7 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (1 2)  (163 450)  (163 450)  routing T_3_28.glb_netwk_7 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (2 2)  (164 450)  (164 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (162 451)  (162 451)  routing T_3_28.glb_netwk_7 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (27 4)  (189 452)  (189 452)  routing T_3_28.lc_trk_g3_0 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 452)  (190 452)  routing T_3_28.lc_trk_g3_0 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 452)  (191 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 452)  (194 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 452)  (196 452)  routing T_3_28.lc_trk_g1_0 <X> T_3_28.wire_logic_cluster/lc_2/in_3
 (37 4)  (199 452)  (199 452)  LC_2 Logic Functioning bit
 (45 4)  (207 452)  (207 452)  LC_2 Logic Functioning bit
 (46 4)  (208 452)  (208 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (213 452)  (213 452)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (15 5)  (177 453)  (177 453)  routing T_3_28.bot_op_0 <X> T_3_28.lc_trk_g1_0
 (17 5)  (179 453)  (179 453)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (188 453)  (188 453)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (190 453)  (190 453)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 453)  (191 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (194 453)  (194 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 453)  (197 453)  routing T_3_28.lc_trk_g0_2 <X> T_3_28.input_2_2
 (36 5)  (198 453)  (198 453)  LC_2 Logic Functioning bit
 (38 5)  (200 453)  (200 453)  LC_2 Logic Functioning bit
 (41 5)  (203 453)  (203 453)  LC_2 Logic Functioning bit
 (12 8)  (174 456)  (174 456)  routing T_3_28.sp4_v_b_2 <X> T_3_28.sp4_h_r_8
 (11 9)  (173 457)  (173 457)  routing T_3_28.sp4_v_b_2 <X> T_3_28.sp4_h_r_8
 (13 9)  (175 457)  (175 457)  routing T_3_28.sp4_v_b_2 <X> T_3_28.sp4_h_r_8
 (22 9)  (184 457)  (184 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (4 10)  (166 458)  (166 458)  routing T_3_28.sp4_h_r_6 <X> T_3_28.sp4_v_t_43
 (5 11)  (167 459)  (167 459)  routing T_3_28.sp4_h_r_6 <X> T_3_28.sp4_v_t_43
 (14 12)  (176 460)  (176 460)  routing T_3_28.sp4_h_l_21 <X> T_3_28.lc_trk_g3_0
 (15 13)  (177 461)  (177 461)  routing T_3_28.sp4_h_l_21 <X> T_3_28.lc_trk_g3_0
 (16 13)  (178 461)  (178 461)  routing T_3_28.sp4_h_l_21 <X> T_3_28.lc_trk_g3_0
 (17 13)  (179 461)  (179 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (162 462)  (162 462)  routing T_3_28.glb_netwk_6 <X> T_3_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 462)  (163 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (173 462)  (173 462)  routing T_3_28.sp4_v_b_8 <X> T_3_28.sp4_v_t_46
 (0 15)  (162 463)  (162 463)  routing T_3_28.glb_netwk_6 <X> T_3_28.wire_logic_cluster/lc_7/s_r
 (12 15)  (174 463)  (174 463)  routing T_3_28.sp4_v_b_8 <X> T_3_28.sp4_v_t_46


LogicTile_4_28

 (21 0)  (237 448)  (237 448)  routing T_4_28.bnr_op_3 <X> T_4_28.lc_trk_g0_3
 (22 0)  (238 448)  (238 448)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (241 448)  (241 448)  routing T_4_28.wire_logic_cluster/lc_2/out <X> T_4_28.lc_trk_g0_2
 (29 0)  (245 448)  (245 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 448)  (246 448)  routing T_4_28.lc_trk_g0_7 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (247 448)  (247 448)  routing T_4_28.lc_trk_g0_5 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 448)  (248 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (253 448)  (253 448)  LC_0 Logic Functioning bit
 (38 0)  (254 448)  (254 448)  LC_0 Logic Functioning bit
 (39 0)  (255 448)  (255 448)  LC_0 Logic Functioning bit
 (41 0)  (257 448)  (257 448)  LC_0 Logic Functioning bit
 (42 0)  (258 448)  (258 448)  LC_0 Logic Functioning bit
 (43 0)  (259 448)  (259 448)  LC_0 Logic Functioning bit
 (4 1)  (220 449)  (220 449)  routing T_4_28.sp4_h_l_41 <X> T_4_28.sp4_h_r_0
 (6 1)  (222 449)  (222 449)  routing T_4_28.sp4_h_l_41 <X> T_4_28.sp4_h_r_0
 (21 1)  (237 449)  (237 449)  routing T_4_28.bnr_op_3 <X> T_4_28.lc_trk_g0_3
 (22 1)  (238 449)  (238 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (243 449)  (243 449)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (244 449)  (244 449)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 449)  (245 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (246 449)  (246 449)  routing T_4_28.lc_trk_g0_7 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 449)  (248 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (251 449)  (251 449)  routing T_4_28.lc_trk_g0_2 <X> T_4_28.input_2_0
 (36 1)  (252 449)  (252 449)  LC_0 Logic Functioning bit
 (37 1)  (253 449)  (253 449)  LC_0 Logic Functioning bit
 (38 1)  (254 449)  (254 449)  LC_0 Logic Functioning bit
 (40 1)  (256 449)  (256 449)  LC_0 Logic Functioning bit
 (41 1)  (257 449)  (257 449)  LC_0 Logic Functioning bit
 (42 1)  (258 449)  (258 449)  LC_0 Logic Functioning bit
 (0 2)  (216 450)  (216 450)  routing T_4_28.glb_netwk_7 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (1 2)  (217 450)  (217 450)  routing T_4_28.glb_netwk_7 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (2 2)  (218 450)  (218 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (221 450)  (221 450)  routing T_4_28.sp4_v_b_0 <X> T_4_28.sp4_h_l_37
 (9 2)  (225 450)  (225 450)  routing T_4_28.sp4_v_b_1 <X> T_4_28.sp4_h_l_36
 (15 2)  (231 450)  (231 450)  routing T_4_28.sp4_h_r_5 <X> T_4_28.lc_trk_g0_5
 (16 2)  (232 450)  (232 450)  routing T_4_28.sp4_h_r_5 <X> T_4_28.lc_trk_g0_5
 (17 2)  (233 450)  (233 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (238 450)  (238 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (239 450)  (239 450)  routing T_4_28.sp4_h_r_7 <X> T_4_28.lc_trk_g0_7
 (24 2)  (240 450)  (240 450)  routing T_4_28.sp4_h_r_7 <X> T_4_28.lc_trk_g0_7
 (26 2)  (242 450)  (242 450)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (32 2)  (248 450)  (248 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 450)  (249 450)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 450)  (252 450)  LC_1 Logic Functioning bit
 (37 2)  (253 450)  (253 450)  LC_1 Logic Functioning bit
 (39 2)  (255 450)  (255 450)  LC_1 Logic Functioning bit
 (43 2)  (259 450)  (259 450)  LC_1 Logic Functioning bit
 (45 2)  (261 450)  (261 450)  LC_1 Logic Functioning bit
 (0 3)  (216 451)  (216 451)  routing T_4_28.glb_netwk_7 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (15 3)  (231 451)  (231 451)  routing T_4_28.sp4_v_t_9 <X> T_4_28.lc_trk_g0_4
 (16 3)  (232 451)  (232 451)  routing T_4_28.sp4_v_t_9 <X> T_4_28.lc_trk_g0_4
 (17 3)  (233 451)  (233 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (234 451)  (234 451)  routing T_4_28.sp4_h_r_5 <X> T_4_28.lc_trk_g0_5
 (21 3)  (237 451)  (237 451)  routing T_4_28.sp4_h_r_7 <X> T_4_28.lc_trk_g0_7
 (27 3)  (243 451)  (243 451)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 451)  (244 451)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 451)  (245 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 451)  (247 451)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 451)  (248 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (249 451)  (249 451)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.input_2_1
 (35 3)  (251 451)  (251 451)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.input_2_1
 (36 3)  (252 451)  (252 451)  LC_1 Logic Functioning bit
 (37 3)  (253 451)  (253 451)  LC_1 Logic Functioning bit
 (38 3)  (254 451)  (254 451)  LC_1 Logic Functioning bit
 (42 3)  (258 451)  (258 451)  LC_1 Logic Functioning bit
 (0 4)  (216 452)  (216 452)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.wire_logic_cluster/lc_7/cen
 (1 4)  (217 452)  (217 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (232 452)  (232 452)  routing T_4_28.sp4_v_b_9 <X> T_4_28.lc_trk_g1_1
 (17 4)  (233 452)  (233 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (234 452)  (234 452)  routing T_4_28.sp4_v_b_9 <X> T_4_28.lc_trk_g1_1
 (22 4)  (238 452)  (238 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (29 4)  (245 452)  (245 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (247 452)  (247 452)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 452)  (248 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 452)  (249 452)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 452)  (250 452)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 452)  (252 452)  LC_2 Logic Functioning bit
 (38 4)  (254 452)  (254 452)  LC_2 Logic Functioning bit
 (41 4)  (257 452)  (257 452)  LC_2 Logic Functioning bit
 (43 4)  (259 452)  (259 452)  LC_2 Logic Functioning bit
 (45 4)  (261 452)  (261 452)  LC_2 Logic Functioning bit
 (0 5)  (216 453)  (216 453)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.wire_logic_cluster/lc_7/cen
 (1 5)  (217 453)  (217 453)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.wire_logic_cluster/lc_7/cen
 (18 5)  (234 453)  (234 453)  routing T_4_28.sp4_v_b_9 <X> T_4_28.lc_trk_g1_1
 (22 5)  (238 453)  (238 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (242 453)  (242 453)  routing T_4_28.lc_trk_g1_3 <X> T_4_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (243 453)  (243 453)  routing T_4_28.lc_trk_g1_3 <X> T_4_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 453)  (245 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 453)  (246 453)  routing T_4_28.lc_trk_g0_3 <X> T_4_28.wire_logic_cluster/lc_2/in_1
 (36 5)  (252 453)  (252 453)  LC_2 Logic Functioning bit
 (38 5)  (254 453)  (254 453)  LC_2 Logic Functioning bit
 (40 5)  (256 453)  (256 453)  LC_2 Logic Functioning bit
 (42 5)  (258 453)  (258 453)  LC_2 Logic Functioning bit
 (26 6)  (242 454)  (242 454)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (28 6)  (244 454)  (244 454)  routing T_4_28.lc_trk_g2_0 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 454)  (245 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (247 454)  (247 454)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 454)  (248 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 454)  (249 454)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (250 454)  (250 454)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 454)  (252 454)  LC_3 Logic Functioning bit
 (37 6)  (253 454)  (253 454)  LC_3 Logic Functioning bit
 (38 6)  (254 454)  (254 454)  LC_3 Logic Functioning bit
 (39 6)  (255 454)  (255 454)  LC_3 Logic Functioning bit
 (41 6)  (257 454)  (257 454)  LC_3 Logic Functioning bit
 (43 6)  (259 454)  (259 454)  LC_3 Logic Functioning bit
 (45 6)  (261 454)  (261 454)  LC_3 Logic Functioning bit
 (27 7)  (243 455)  (243 455)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (244 455)  (244 455)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 455)  (245 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 455)  (247 455)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (252 455)  (252 455)  LC_3 Logic Functioning bit
 (38 7)  (254 455)  (254 455)  LC_3 Logic Functioning bit
 (21 8)  (237 456)  (237 456)  routing T_4_28.sp4_v_t_22 <X> T_4_28.lc_trk_g2_3
 (22 8)  (238 456)  (238 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (239 456)  (239 456)  routing T_4_28.sp4_v_t_22 <X> T_4_28.lc_trk_g2_3
 (25 8)  (241 456)  (241 456)  routing T_4_28.sp4_h_r_34 <X> T_4_28.lc_trk_g2_2
 (15 9)  (231 457)  (231 457)  routing T_4_28.sp4_v_t_29 <X> T_4_28.lc_trk_g2_0
 (16 9)  (232 457)  (232 457)  routing T_4_28.sp4_v_t_29 <X> T_4_28.lc_trk_g2_0
 (17 9)  (233 457)  (233 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (237 457)  (237 457)  routing T_4_28.sp4_v_t_22 <X> T_4_28.lc_trk_g2_3
 (22 9)  (238 457)  (238 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (239 457)  (239 457)  routing T_4_28.sp4_h_r_34 <X> T_4_28.lc_trk_g2_2
 (24 9)  (240 457)  (240 457)  routing T_4_28.sp4_h_r_34 <X> T_4_28.lc_trk_g2_2
 (26 10)  (242 458)  (242 458)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (28 10)  (244 458)  (244 458)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 458)  (245 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 458)  (246 458)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 458)  (248 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 458)  (250 458)  routing T_4_28.lc_trk_g1_1 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 458)  (252 458)  LC_5 Logic Functioning bit
 (37 10)  (253 458)  (253 458)  LC_5 Logic Functioning bit
 (38 10)  (254 458)  (254 458)  LC_5 Logic Functioning bit
 (39 10)  (255 458)  (255 458)  LC_5 Logic Functioning bit
 (41 10)  (257 458)  (257 458)  LC_5 Logic Functioning bit
 (43 10)  (259 458)  (259 458)  LC_5 Logic Functioning bit
 (45 10)  (261 458)  (261 458)  LC_5 Logic Functioning bit
 (22 11)  (238 459)  (238 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (241 459)  (241 459)  routing T_4_28.sp4_r_v_b_38 <X> T_4_28.lc_trk_g2_6
 (27 11)  (243 459)  (243 459)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 459)  (244 459)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 459)  (245 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 459)  (246 459)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_5/in_1
 (36 11)  (252 459)  (252 459)  LC_5 Logic Functioning bit
 (38 11)  (254 459)  (254 459)  LC_5 Logic Functioning bit
 (17 12)  (233 460)  (233 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (234 460)  (234 460)  routing T_4_28.wire_logic_cluster/lc_1/out <X> T_4_28.lc_trk_g3_1
 (22 12)  (238 460)  (238 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (239 460)  (239 460)  routing T_4_28.sp4_h_r_27 <X> T_4_28.lc_trk_g3_3
 (24 12)  (240 460)  (240 460)  routing T_4_28.sp4_h_r_27 <X> T_4_28.lc_trk_g3_3
 (26 12)  (242 460)  (242 460)  routing T_4_28.lc_trk_g0_4 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (243 460)  (243 460)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (244 460)  (244 460)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 460)  (245 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 460)  (246 460)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 460)  (248 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (250 460)  (250 460)  routing T_4_28.lc_trk_g1_2 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 460)  (252 460)  LC_6 Logic Functioning bit
 (37 12)  (253 460)  (253 460)  LC_6 Logic Functioning bit
 (38 12)  (254 460)  (254 460)  LC_6 Logic Functioning bit
 (39 12)  (255 460)  (255 460)  LC_6 Logic Functioning bit
 (41 12)  (257 460)  (257 460)  LC_6 Logic Functioning bit
 (43 12)  (259 460)  (259 460)  LC_6 Logic Functioning bit
 (45 12)  (261 460)  (261 460)  LC_6 Logic Functioning bit
 (21 13)  (237 461)  (237 461)  routing T_4_28.sp4_h_r_27 <X> T_4_28.lc_trk_g3_3
 (29 13)  (245 461)  (245 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (247 461)  (247 461)  routing T_4_28.lc_trk_g1_2 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (37 13)  (253 461)  (253 461)  LC_6 Logic Functioning bit
 (39 13)  (255 461)  (255 461)  LC_6 Logic Functioning bit
 (0 14)  (216 462)  (216 462)  routing T_4_28.glb_netwk_6 <X> T_4_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 462)  (217 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (9 14)  (225 462)  (225 462)  routing T_4_28.sp4_v_b_10 <X> T_4_28.sp4_h_l_47
 (14 14)  (230 462)  (230 462)  routing T_4_28.bnl_op_4 <X> T_4_28.lc_trk_g3_4
 (22 14)  (238 462)  (238 462)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (239 462)  (239 462)  routing T_4_28.sp12_v_t_12 <X> T_4_28.lc_trk_g3_7
 (0 15)  (216 463)  (216 463)  routing T_4_28.glb_netwk_6 <X> T_4_28.wire_logic_cluster/lc_7/s_r
 (14 15)  (230 463)  (230 463)  routing T_4_28.bnl_op_4 <X> T_4_28.lc_trk_g3_4
 (17 15)  (233 463)  (233 463)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_5_28

 (6 0)  (276 448)  (276 448)  routing T_5_28.sp4_v_t_44 <X> T_5_28.sp4_v_b_0
 (14 0)  (284 448)  (284 448)  routing T_5_28.sp4_v_b_8 <X> T_5_28.lc_trk_g0_0
 (25 0)  (295 448)  (295 448)  routing T_5_28.sp4_h_r_10 <X> T_5_28.lc_trk_g0_2
 (5 1)  (275 449)  (275 449)  routing T_5_28.sp4_v_t_44 <X> T_5_28.sp4_v_b_0
 (14 1)  (284 449)  (284 449)  routing T_5_28.sp4_v_b_8 <X> T_5_28.lc_trk_g0_0
 (16 1)  (286 449)  (286 449)  routing T_5_28.sp4_v_b_8 <X> T_5_28.lc_trk_g0_0
 (17 1)  (287 449)  (287 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (292 449)  (292 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (293 449)  (293 449)  routing T_5_28.sp4_h_r_10 <X> T_5_28.lc_trk_g0_2
 (24 1)  (294 449)  (294 449)  routing T_5_28.sp4_h_r_10 <X> T_5_28.lc_trk_g0_2
 (0 2)  (270 450)  (270 450)  routing T_5_28.glb_netwk_7 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (1 2)  (271 450)  (271 450)  routing T_5_28.glb_netwk_7 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (2 2)  (272 450)  (272 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (279 450)  (279 450)  routing T_5_28.sp4_v_b_1 <X> T_5_28.sp4_h_l_36
 (11 2)  (281 450)  (281 450)  routing T_5_28.sp4_h_r_8 <X> T_5_28.sp4_v_t_39
 (13 2)  (283 450)  (283 450)  routing T_5_28.sp4_h_r_8 <X> T_5_28.sp4_v_t_39
 (14 2)  (284 450)  (284 450)  routing T_5_28.wire_logic_cluster/lc_4/out <X> T_5_28.lc_trk_g0_4
 (15 2)  (285 450)  (285 450)  routing T_5_28.bot_op_5 <X> T_5_28.lc_trk_g0_5
 (17 2)  (287 450)  (287 450)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (292 450)  (292 450)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (294 450)  (294 450)  routing T_5_28.bot_op_7 <X> T_5_28.lc_trk_g0_7
 (26 2)  (296 450)  (296 450)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_1/in_0
 (29 2)  (299 450)  (299 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 450)  (302 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (305 450)  (305 450)  routing T_5_28.lc_trk_g1_6 <X> T_5_28.input_2_1
 (0 3)  (270 451)  (270 451)  routing T_5_28.glb_netwk_7 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (12 3)  (282 451)  (282 451)  routing T_5_28.sp4_h_r_8 <X> T_5_28.sp4_v_t_39
 (17 3)  (287 451)  (287 451)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (297 451)  (297 451)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 451)  (299 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (301 451)  (301 451)  routing T_5_28.lc_trk_g0_2 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (302 451)  (302 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (304 451)  (304 451)  routing T_5_28.lc_trk_g1_6 <X> T_5_28.input_2_1
 (35 3)  (305 451)  (305 451)  routing T_5_28.lc_trk_g1_6 <X> T_5_28.input_2_1
 (37 3)  (307 451)  (307 451)  LC_1 Logic Functioning bit
 (46 3)  (316 451)  (316 451)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (270 452)  (270 452)  routing T_5_28.lc_trk_g3_3 <X> T_5_28.wire_logic_cluster/lc_7/cen
 (1 4)  (271 452)  (271 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (284 452)  (284 452)  routing T_5_28.sp4_h_r_8 <X> T_5_28.lc_trk_g1_0
 (21 4)  (291 452)  (291 452)  routing T_5_28.wire_logic_cluster/lc_3/out <X> T_5_28.lc_trk_g1_3
 (22 4)  (292 452)  (292 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (297 452)  (297 452)  routing T_5_28.lc_trk_g1_6 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 452)  (299 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 452)  (300 452)  routing T_5_28.lc_trk_g1_6 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (31 4)  (301 452)  (301 452)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 452)  (302 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 452)  (304 452)  routing T_5_28.lc_trk_g1_4 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (305 452)  (305 452)  routing T_5_28.lc_trk_g0_4 <X> T_5_28.input_2_2
 (37 4)  (307 452)  (307 452)  LC_2 Logic Functioning bit
 (38 4)  (308 452)  (308 452)  LC_2 Logic Functioning bit
 (39 4)  (309 452)  (309 452)  LC_2 Logic Functioning bit
 (41 4)  (311 452)  (311 452)  LC_2 Logic Functioning bit
 (42 4)  (312 452)  (312 452)  LC_2 Logic Functioning bit
 (43 4)  (313 452)  (313 452)  LC_2 Logic Functioning bit
 (0 5)  (270 453)  (270 453)  routing T_5_28.lc_trk_g3_3 <X> T_5_28.wire_logic_cluster/lc_7/cen
 (1 5)  (271 453)  (271 453)  routing T_5_28.lc_trk_g3_3 <X> T_5_28.wire_logic_cluster/lc_7/cen
 (8 5)  (278 453)  (278 453)  routing T_5_28.sp4_h_l_47 <X> T_5_28.sp4_v_b_4
 (9 5)  (279 453)  (279 453)  routing T_5_28.sp4_h_l_47 <X> T_5_28.sp4_v_b_4
 (10 5)  (280 453)  (280 453)  routing T_5_28.sp4_h_l_47 <X> T_5_28.sp4_v_b_4
 (15 5)  (285 453)  (285 453)  routing T_5_28.sp4_h_r_8 <X> T_5_28.lc_trk_g1_0
 (16 5)  (286 453)  (286 453)  routing T_5_28.sp4_h_r_8 <X> T_5_28.lc_trk_g1_0
 (17 5)  (287 453)  (287 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (296 453)  (296 453)  routing T_5_28.lc_trk_g1_3 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (297 453)  (297 453)  routing T_5_28.lc_trk_g1_3 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 453)  (299 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (300 453)  (300 453)  routing T_5_28.lc_trk_g1_6 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (302 453)  (302 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (306 453)  (306 453)  LC_2 Logic Functioning bit
 (37 5)  (307 453)  (307 453)  LC_2 Logic Functioning bit
 (38 5)  (308 453)  (308 453)  LC_2 Logic Functioning bit
 (40 5)  (310 453)  (310 453)  LC_2 Logic Functioning bit
 (41 5)  (311 453)  (311 453)  LC_2 Logic Functioning bit
 (42 5)  (312 453)  (312 453)  LC_2 Logic Functioning bit
 (14 6)  (284 454)  (284 454)  routing T_5_28.sp4_h_l_1 <X> T_5_28.lc_trk_g1_4
 (16 6)  (286 454)  (286 454)  routing T_5_28.sp4_v_b_5 <X> T_5_28.lc_trk_g1_5
 (17 6)  (287 454)  (287 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (288 454)  (288 454)  routing T_5_28.sp4_v_b_5 <X> T_5_28.lc_trk_g1_5
 (21 6)  (291 454)  (291 454)  routing T_5_28.wire_logic_cluster/lc_7/out <X> T_5_28.lc_trk_g1_7
 (22 6)  (292 454)  (292 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (295 454)  (295 454)  routing T_5_28.sp4_h_r_14 <X> T_5_28.lc_trk_g1_6
 (27 6)  (297 454)  (297 454)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (298 454)  (298 454)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 454)  (299 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (301 454)  (301 454)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 454)  (302 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 454)  (303 454)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (304 454)  (304 454)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 454)  (306 454)  LC_3 Logic Functioning bit
 (37 6)  (307 454)  (307 454)  LC_3 Logic Functioning bit
 (38 6)  (308 454)  (308 454)  LC_3 Logic Functioning bit
 (39 6)  (309 454)  (309 454)  LC_3 Logic Functioning bit
 (41 6)  (311 454)  (311 454)  LC_3 Logic Functioning bit
 (43 6)  (313 454)  (313 454)  LC_3 Logic Functioning bit
 (45 6)  (315 454)  (315 454)  LC_3 Logic Functioning bit
 (9 7)  (279 455)  (279 455)  routing T_5_28.sp4_v_b_8 <X> T_5_28.sp4_v_t_41
 (10 7)  (280 455)  (280 455)  routing T_5_28.sp4_v_b_8 <X> T_5_28.sp4_v_t_41
 (15 7)  (285 455)  (285 455)  routing T_5_28.sp4_h_l_1 <X> T_5_28.lc_trk_g1_4
 (16 7)  (286 455)  (286 455)  routing T_5_28.sp4_h_l_1 <X> T_5_28.lc_trk_g1_4
 (17 7)  (287 455)  (287 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (292 455)  (292 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (293 455)  (293 455)  routing T_5_28.sp4_h_r_14 <X> T_5_28.lc_trk_g1_6
 (24 7)  (294 455)  (294 455)  routing T_5_28.sp4_h_r_14 <X> T_5_28.lc_trk_g1_6
 (27 7)  (297 455)  (297 455)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 455)  (298 455)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 455)  (299 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (301 455)  (301 455)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 455)  (306 455)  LC_3 Logic Functioning bit
 (38 7)  (308 455)  (308 455)  LC_3 Logic Functioning bit
 (14 8)  (284 456)  (284 456)  routing T_5_28.sp4_h_l_21 <X> T_5_28.lc_trk_g2_0
 (26 8)  (296 456)  (296 456)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (297 456)  (297 456)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 456)  (298 456)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 456)  (299 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (301 456)  (301 456)  routing T_5_28.lc_trk_g0_7 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 456)  (302 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (306 456)  (306 456)  LC_4 Logic Functioning bit
 (37 8)  (307 456)  (307 456)  LC_4 Logic Functioning bit
 (38 8)  (308 456)  (308 456)  LC_4 Logic Functioning bit
 (39 8)  (309 456)  (309 456)  LC_4 Logic Functioning bit
 (41 8)  (311 456)  (311 456)  LC_4 Logic Functioning bit
 (43 8)  (313 456)  (313 456)  LC_4 Logic Functioning bit
 (45 8)  (315 456)  (315 456)  LC_4 Logic Functioning bit
 (15 9)  (285 457)  (285 457)  routing T_5_28.sp4_h_l_21 <X> T_5_28.lc_trk_g2_0
 (16 9)  (286 457)  (286 457)  routing T_5_28.sp4_h_l_21 <X> T_5_28.lc_trk_g2_0
 (17 9)  (287 457)  (287 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (27 9)  (297 457)  (297 457)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 457)  (299 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (301 457)  (301 457)  routing T_5_28.lc_trk_g0_7 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (37 9)  (307 457)  (307 457)  LC_4 Logic Functioning bit
 (39 9)  (309 457)  (309 457)  LC_4 Logic Functioning bit
 (17 10)  (287 458)  (287 458)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (288 458)  (288 458)  routing T_5_28.wire_logic_cluster/lc_5/out <X> T_5_28.lc_trk_g2_5
 (25 10)  (295 458)  (295 458)  routing T_5_28.sp4_v_b_30 <X> T_5_28.lc_trk_g2_6
 (32 10)  (302 458)  (302 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 458)  (303 458)  routing T_5_28.lc_trk_g2_0 <X> T_5_28.wire_logic_cluster/lc_5/in_3
 (35 10)  (305 458)  (305 458)  routing T_5_28.lc_trk_g0_5 <X> T_5_28.input_2_5
 (36 10)  (306 458)  (306 458)  LC_5 Logic Functioning bit
 (37 10)  (307 458)  (307 458)  LC_5 Logic Functioning bit
 (39 10)  (309 458)  (309 458)  LC_5 Logic Functioning bit
 (43 10)  (313 458)  (313 458)  LC_5 Logic Functioning bit
 (45 10)  (315 458)  (315 458)  LC_5 Logic Functioning bit
 (8 11)  (278 459)  (278 459)  routing T_5_28.sp4_h_r_1 <X> T_5_28.sp4_v_t_42
 (9 11)  (279 459)  (279 459)  routing T_5_28.sp4_h_r_1 <X> T_5_28.sp4_v_t_42
 (10 11)  (280 459)  (280 459)  routing T_5_28.sp4_h_r_1 <X> T_5_28.sp4_v_t_42
 (22 11)  (292 459)  (292 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (293 459)  (293 459)  routing T_5_28.sp4_v_b_30 <X> T_5_28.lc_trk_g2_6
 (27 11)  (297 459)  (297 459)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 459)  (298 459)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 459)  (299 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (302 459)  (302 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (306 459)  (306 459)  LC_5 Logic Functioning bit
 (37 11)  (307 459)  (307 459)  LC_5 Logic Functioning bit
 (38 11)  (308 459)  (308 459)  LC_5 Logic Functioning bit
 (42 11)  (312 459)  (312 459)  LC_5 Logic Functioning bit
 (15 12)  (285 460)  (285 460)  routing T_5_28.sp4_h_r_25 <X> T_5_28.lc_trk_g3_1
 (16 12)  (286 460)  (286 460)  routing T_5_28.sp4_h_r_25 <X> T_5_28.lc_trk_g3_1
 (17 12)  (287 460)  (287 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (291 460)  (291 460)  routing T_5_28.sp4_h_r_43 <X> T_5_28.lc_trk_g3_3
 (22 12)  (292 460)  (292 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (293 460)  (293 460)  routing T_5_28.sp4_h_r_43 <X> T_5_28.lc_trk_g3_3
 (24 12)  (294 460)  (294 460)  routing T_5_28.sp4_h_r_43 <X> T_5_28.lc_trk_g3_3
 (28 12)  (298 460)  (298 460)  routing T_5_28.lc_trk_g2_5 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 460)  (299 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 460)  (300 460)  routing T_5_28.lc_trk_g2_5 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 460)  (302 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 460)  (304 460)  routing T_5_28.lc_trk_g1_0 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (35 12)  (305 460)  (305 460)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.input_2_6
 (37 12)  (307 460)  (307 460)  LC_6 Logic Functioning bit
 (38 12)  (308 460)  (308 460)  LC_6 Logic Functioning bit
 (39 12)  (309 460)  (309 460)  LC_6 Logic Functioning bit
 (41 12)  (311 460)  (311 460)  LC_6 Logic Functioning bit
 (42 12)  (312 460)  (312 460)  LC_6 Logic Functioning bit
 (43 12)  (313 460)  (313 460)  LC_6 Logic Functioning bit
 (15 13)  (285 461)  (285 461)  routing T_5_28.sp4_v_t_29 <X> T_5_28.lc_trk_g3_0
 (16 13)  (286 461)  (286 461)  routing T_5_28.sp4_v_t_29 <X> T_5_28.lc_trk_g3_0
 (17 13)  (287 461)  (287 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (288 461)  (288 461)  routing T_5_28.sp4_h_r_25 <X> T_5_28.lc_trk_g3_1
 (21 13)  (291 461)  (291 461)  routing T_5_28.sp4_h_r_43 <X> T_5_28.lc_trk_g3_3
 (26 13)  (296 461)  (296 461)  routing T_5_28.lc_trk_g0_2 <X> T_5_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 461)  (299 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (302 461)  (302 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (304 461)  (304 461)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.input_2_6
 (35 13)  (305 461)  (305 461)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.input_2_6
 (36 13)  (306 461)  (306 461)  LC_6 Logic Functioning bit
 (37 13)  (307 461)  (307 461)  LC_6 Logic Functioning bit
 (39 13)  (309 461)  (309 461)  LC_6 Logic Functioning bit
 (40 13)  (310 461)  (310 461)  LC_6 Logic Functioning bit
 (41 13)  (311 461)  (311 461)  LC_6 Logic Functioning bit
 (43 13)  (313 461)  (313 461)  LC_6 Logic Functioning bit
 (0 14)  (270 462)  (270 462)  routing T_5_28.glb_netwk_6 <X> T_5_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 462)  (271 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (282 462)  (282 462)  routing T_5_28.sp4_v_b_11 <X> T_5_28.sp4_h_l_46
 (17 14)  (287 462)  (287 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (291 462)  (291 462)  routing T_5_28.sp4_v_t_26 <X> T_5_28.lc_trk_g3_7
 (22 14)  (292 462)  (292 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (293 462)  (293 462)  routing T_5_28.sp4_v_t_26 <X> T_5_28.lc_trk_g3_7
 (28 14)  (298 462)  (298 462)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 462)  (299 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 462)  (300 462)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (301 462)  (301 462)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 462)  (302 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 462)  (303 462)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (304 462)  (304 462)  routing T_5_28.lc_trk_g3_5 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (306 462)  (306 462)  LC_7 Logic Functioning bit
 (37 14)  (307 462)  (307 462)  LC_7 Logic Functioning bit
 (38 14)  (308 462)  (308 462)  LC_7 Logic Functioning bit
 (39 14)  (309 462)  (309 462)  LC_7 Logic Functioning bit
 (41 14)  (311 462)  (311 462)  LC_7 Logic Functioning bit
 (43 14)  (313 462)  (313 462)  LC_7 Logic Functioning bit
 (45 14)  (315 462)  (315 462)  LC_7 Logic Functioning bit
 (0 15)  (270 463)  (270 463)  routing T_5_28.glb_netwk_6 <X> T_5_28.wire_logic_cluster/lc_7/s_r
 (21 15)  (291 463)  (291 463)  routing T_5_28.sp4_v_t_26 <X> T_5_28.lc_trk_g3_7
 (27 15)  (297 463)  (297 463)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 463)  (298 463)  routing T_5_28.lc_trk_g3_0 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 463)  (299 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 463)  (300 463)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (36 15)  (306 463)  (306 463)  LC_7 Logic Functioning bit
 (38 15)  (308 463)  (308 463)  LC_7 Logic Functioning bit


RAM_Tile_6_28

 (8 1)  (332 449)  (332 449)  routing T_6_28.sp4_h_l_42 <X> T_6_28.sp4_v_b_1
 (9 1)  (333 449)  (333 449)  routing T_6_28.sp4_h_l_42 <X> T_6_28.sp4_v_b_1
 (10 1)  (334 449)  (334 449)  routing T_6_28.sp4_h_l_42 <X> T_6_28.sp4_v_b_1
 (4 2)  (328 450)  (328 450)  routing T_6_28.sp4_h_r_0 <X> T_6_28.sp4_v_t_37
 (5 3)  (329 451)  (329 451)  routing T_6_28.sp4_h_r_0 <X> T_6_28.sp4_v_t_37
 (5 6)  (329 454)  (329 454)  routing T_6_28.sp4_h_r_0 <X> T_6_28.sp4_h_l_38
 (4 7)  (328 455)  (328 455)  routing T_6_28.sp4_h_r_0 <X> T_6_28.sp4_h_l_38
 (5 10)  (329 458)  (329 458)  routing T_6_28.sp4_v_t_37 <X> T_6_28.sp4_h_l_43
 (4 11)  (328 459)  (328 459)  routing T_6_28.sp4_v_t_37 <X> T_6_28.sp4_h_l_43
 (6 11)  (330 459)  (330 459)  routing T_6_28.sp4_v_t_37 <X> T_6_28.sp4_h_l_43
 (4 12)  (328 460)  (328 460)  routing T_6_28.sp4_h_l_44 <X> T_6_28.sp4_v_b_9
 (5 13)  (329 461)  (329 461)  routing T_6_28.sp4_h_l_44 <X> T_6_28.sp4_v_b_9
 (13 13)  (337 461)  (337 461)  routing T_6_28.sp4_v_t_43 <X> T_6_28.sp4_h_r_11


LogicTile_7_28

 (27 0)  (393 448)  (393 448)  routing T_7_28.lc_trk_g3_0 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 448)  (394 448)  routing T_7_28.lc_trk_g3_0 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 448)  (395 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 448)  (398 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 448)  (399 448)  routing T_7_28.lc_trk_g2_1 <X> T_7_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 448)  (402 448)  LC_0 Logic Functioning bit
 (37 0)  (403 448)  (403 448)  LC_0 Logic Functioning bit
 (38 0)  (404 448)  (404 448)  LC_0 Logic Functioning bit
 (39 0)  (405 448)  (405 448)  LC_0 Logic Functioning bit
 (44 0)  (410 448)  (410 448)  LC_0 Logic Functioning bit
 (45 0)  (411 448)  (411 448)  LC_0 Logic Functioning bit
 (22 1)  (388 449)  (388 449)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (390 449)  (390 449)  routing T_7_28.bot_op_2 <X> T_7_28.lc_trk_g0_2
 (32 1)  (398 449)  (398 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (401 449)  (401 449)  routing T_7_28.lc_trk_g0_2 <X> T_7_28.input_2_0
 (40 1)  (406 449)  (406 449)  LC_0 Logic Functioning bit
 (41 1)  (407 449)  (407 449)  LC_0 Logic Functioning bit
 (42 1)  (408 449)  (408 449)  LC_0 Logic Functioning bit
 (43 1)  (409 449)  (409 449)  LC_0 Logic Functioning bit
 (47 1)  (413 449)  (413 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (366 450)  (366 450)  routing T_7_28.glb_netwk_7 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (1 2)  (367 450)  (367 450)  routing T_7_28.glb_netwk_7 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (2 2)  (368 450)  (368 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (393 450)  (393 450)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (394 450)  (394 450)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 450)  (395 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 450)  (398 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (402 450)  (402 450)  LC_1 Logic Functioning bit
 (37 2)  (403 450)  (403 450)  LC_1 Logic Functioning bit
 (38 2)  (404 450)  (404 450)  LC_1 Logic Functioning bit
 (39 2)  (405 450)  (405 450)  LC_1 Logic Functioning bit
 (44 2)  (410 450)  (410 450)  LC_1 Logic Functioning bit
 (45 2)  (411 450)  (411 450)  LC_1 Logic Functioning bit
 (48 2)  (414 450)  (414 450)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (366 451)  (366 451)  routing T_7_28.glb_netwk_7 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (40 3)  (406 451)  (406 451)  LC_1 Logic Functioning bit
 (41 3)  (407 451)  (407 451)  LC_1 Logic Functioning bit
 (42 3)  (408 451)  (408 451)  LC_1 Logic Functioning bit
 (43 3)  (409 451)  (409 451)  LC_1 Logic Functioning bit
 (47 3)  (413 451)  (413 451)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (387 452)  (387 452)  routing T_7_28.wire_logic_cluster/lc_3/out <X> T_7_28.lc_trk_g1_3
 (22 4)  (388 452)  (388 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (391 452)  (391 452)  routing T_7_28.wire_logic_cluster/lc_2/out <X> T_7_28.lc_trk_g1_2
 (27 4)  (393 452)  (393 452)  routing T_7_28.lc_trk_g1_2 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 452)  (395 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (398 452)  (398 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (402 452)  (402 452)  LC_2 Logic Functioning bit
 (37 4)  (403 452)  (403 452)  LC_2 Logic Functioning bit
 (38 4)  (404 452)  (404 452)  LC_2 Logic Functioning bit
 (39 4)  (405 452)  (405 452)  LC_2 Logic Functioning bit
 (44 4)  (410 452)  (410 452)  LC_2 Logic Functioning bit
 (45 4)  (411 452)  (411 452)  LC_2 Logic Functioning bit
 (48 4)  (414 452)  (414 452)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (388 453)  (388 453)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (396 453)  (396 453)  routing T_7_28.lc_trk_g1_2 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (40 5)  (406 453)  (406 453)  LC_2 Logic Functioning bit
 (41 5)  (407 453)  (407 453)  LC_2 Logic Functioning bit
 (42 5)  (408 453)  (408 453)  LC_2 Logic Functioning bit
 (43 5)  (409 453)  (409 453)  LC_2 Logic Functioning bit
 (47 5)  (413 453)  (413 453)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (383 454)  (383 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (384 454)  (384 454)  routing T_7_28.wire_logic_cluster/lc_5/out <X> T_7_28.lc_trk_g1_5
 (25 6)  (391 454)  (391 454)  routing T_7_28.wire_logic_cluster/lc_6/out <X> T_7_28.lc_trk_g1_6
 (27 6)  (393 454)  (393 454)  routing T_7_28.lc_trk_g1_3 <X> T_7_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 454)  (395 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 454)  (398 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (402 454)  (402 454)  LC_3 Logic Functioning bit
 (37 6)  (403 454)  (403 454)  LC_3 Logic Functioning bit
 (38 6)  (404 454)  (404 454)  LC_3 Logic Functioning bit
 (39 6)  (405 454)  (405 454)  LC_3 Logic Functioning bit
 (44 6)  (410 454)  (410 454)  LC_3 Logic Functioning bit
 (45 6)  (411 454)  (411 454)  LC_3 Logic Functioning bit
 (48 6)  (414 454)  (414 454)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (388 455)  (388 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (396 455)  (396 455)  routing T_7_28.lc_trk_g1_3 <X> T_7_28.wire_logic_cluster/lc_3/in_1
 (40 7)  (406 455)  (406 455)  LC_3 Logic Functioning bit
 (41 7)  (407 455)  (407 455)  LC_3 Logic Functioning bit
 (42 7)  (408 455)  (408 455)  LC_3 Logic Functioning bit
 (43 7)  (409 455)  (409 455)  LC_3 Logic Functioning bit
 (47 7)  (413 455)  (413 455)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (16 8)  (382 456)  (382 456)  routing T_7_28.sp4_v_t_12 <X> T_7_28.lc_trk_g2_1
 (17 8)  (383 456)  (383 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (384 456)  (384 456)  routing T_7_28.sp4_v_t_12 <X> T_7_28.lc_trk_g2_1
 (27 8)  (393 456)  (393 456)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 456)  (394 456)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 456)  (395 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 456)  (396 456)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (398 456)  (398 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (402 456)  (402 456)  LC_4 Logic Functioning bit
 (37 8)  (403 456)  (403 456)  LC_4 Logic Functioning bit
 (38 8)  (404 456)  (404 456)  LC_4 Logic Functioning bit
 (39 8)  (405 456)  (405 456)  LC_4 Logic Functioning bit
 (44 8)  (410 456)  (410 456)  LC_4 Logic Functioning bit
 (45 8)  (411 456)  (411 456)  LC_4 Logic Functioning bit
 (40 9)  (406 457)  (406 457)  LC_4 Logic Functioning bit
 (41 9)  (407 457)  (407 457)  LC_4 Logic Functioning bit
 (42 9)  (408 457)  (408 457)  LC_4 Logic Functioning bit
 (43 9)  (409 457)  (409 457)  LC_4 Logic Functioning bit
 (47 9)  (413 457)  (413 457)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (27 10)  (393 458)  (393 458)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 458)  (395 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 458)  (396 458)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 458)  (398 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (402 458)  (402 458)  LC_5 Logic Functioning bit
 (37 10)  (403 458)  (403 458)  LC_5 Logic Functioning bit
 (38 10)  (404 458)  (404 458)  LC_5 Logic Functioning bit
 (39 10)  (405 458)  (405 458)  LC_5 Logic Functioning bit
 (44 10)  (410 458)  (410 458)  LC_5 Logic Functioning bit
 (45 10)  (411 458)  (411 458)  LC_5 Logic Functioning bit
 (4 11)  (370 459)  (370 459)  routing T_7_28.sp4_v_b_1 <X> T_7_28.sp4_h_l_43
 (40 11)  (406 459)  (406 459)  LC_5 Logic Functioning bit
 (41 11)  (407 459)  (407 459)  LC_5 Logic Functioning bit
 (42 11)  (408 459)  (408 459)  LC_5 Logic Functioning bit
 (43 11)  (409 459)  (409 459)  LC_5 Logic Functioning bit
 (47 11)  (413 459)  (413 459)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (380 460)  (380 460)  routing T_7_28.wire_logic_cluster/lc_0/out <X> T_7_28.lc_trk_g3_0
 (17 12)  (383 460)  (383 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (384 460)  (384 460)  routing T_7_28.wire_logic_cluster/lc_1/out <X> T_7_28.lc_trk_g3_1
 (27 12)  (393 460)  (393 460)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 460)  (395 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 460)  (396 460)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 460)  (398 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (402 460)  (402 460)  LC_6 Logic Functioning bit
 (37 12)  (403 460)  (403 460)  LC_6 Logic Functioning bit
 (38 12)  (404 460)  (404 460)  LC_6 Logic Functioning bit
 (39 12)  (405 460)  (405 460)  LC_6 Logic Functioning bit
 (44 12)  (410 460)  (410 460)  LC_6 Logic Functioning bit
 (45 12)  (411 460)  (411 460)  LC_6 Logic Functioning bit
 (17 13)  (383 461)  (383 461)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (396 461)  (396 461)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (40 13)  (406 461)  (406 461)  LC_6 Logic Functioning bit
 (41 13)  (407 461)  (407 461)  LC_6 Logic Functioning bit
 (42 13)  (408 461)  (408 461)  LC_6 Logic Functioning bit
 (43 13)  (409 461)  (409 461)  LC_6 Logic Functioning bit
 (0 14)  (366 462)  (366 462)  routing T_7_28.glb_netwk_4 <X> T_7_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 462)  (367 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (380 462)  (380 462)  routing T_7_28.wire_logic_cluster/lc_4/out <X> T_7_28.lc_trk_g3_4
 (21 14)  (387 462)  (387 462)  routing T_7_28.wire_logic_cluster/lc_7/out <X> T_7_28.lc_trk_g3_7
 (22 14)  (388 462)  (388 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (393 462)  (393 462)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 462)  (394 462)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 462)  (395 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 462)  (396 462)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (398 462)  (398 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (402 462)  (402 462)  LC_7 Logic Functioning bit
 (37 14)  (403 462)  (403 462)  LC_7 Logic Functioning bit
 (38 14)  (404 462)  (404 462)  LC_7 Logic Functioning bit
 (39 14)  (405 462)  (405 462)  LC_7 Logic Functioning bit
 (44 14)  (410 462)  (410 462)  LC_7 Logic Functioning bit
 (45 14)  (411 462)  (411 462)  LC_7 Logic Functioning bit
 (17 15)  (383 463)  (383 463)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (396 463)  (396 463)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.wire_logic_cluster/lc_7/in_1
 (40 15)  (406 463)  (406 463)  LC_7 Logic Functioning bit
 (41 15)  (407 463)  (407 463)  LC_7 Logic Functioning bit
 (42 15)  (408 463)  (408 463)  LC_7 Logic Functioning bit
 (43 15)  (409 463)  (409 463)  LC_7 Logic Functioning bit


LogicTile_8_28

 (14 2)  (434 450)  (434 450)  routing T_8_28.lft_op_4 <X> T_8_28.lc_trk_g0_4
 (17 2)  (437 450)  (437 450)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (441 450)  (441 450)  routing T_8_28.lft_op_7 <X> T_8_28.lc_trk_g0_7
 (22 2)  (442 450)  (442 450)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (444 450)  (444 450)  routing T_8_28.lft_op_7 <X> T_8_28.lc_trk_g0_7
 (26 2)  (446 450)  (446 450)  routing T_8_28.lc_trk_g1_6 <X> T_8_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (447 450)  (447 450)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 450)  (449 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 450)  (450 450)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_logic_cluster/lc_1/in_1
 (31 2)  (451 450)  (451 450)  routing T_8_28.lc_trk_g0_4 <X> T_8_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 450)  (452 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (455 450)  (455 450)  routing T_8_28.lc_trk_g0_7 <X> T_8_28.input_2_1
 (40 2)  (460 450)  (460 450)  LC_1 Logic Functioning bit
 (15 3)  (435 451)  (435 451)  routing T_8_28.lft_op_4 <X> T_8_28.lc_trk_g0_4
 (17 3)  (437 451)  (437 451)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (446 451)  (446 451)  routing T_8_28.lc_trk_g1_6 <X> T_8_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (447 451)  (447 451)  routing T_8_28.lc_trk_g1_6 <X> T_8_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 451)  (449 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (452 451)  (452 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (455 451)  (455 451)  routing T_8_28.lc_trk_g0_7 <X> T_8_28.input_2_1
 (27 4)  (447 452)  (447 452)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 452)  (448 452)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 452)  (449 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 452)  (450 452)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_logic_cluster/lc_2/in_1
 (31 4)  (451 452)  (451 452)  routing T_8_28.lc_trk_g2_5 <X> T_8_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 452)  (452 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 452)  (453 452)  routing T_8_28.lc_trk_g2_5 <X> T_8_28.wire_logic_cluster/lc_2/in_3
 (37 4)  (457 452)  (457 452)  LC_2 Logic Functioning bit
 (50 4)  (470 452)  (470 452)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (448 453)  (448 453)  routing T_8_28.lc_trk_g2_0 <X> T_8_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 453)  (449 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (47 5)  (467 453)  (467 453)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (11 6)  (431 454)  (431 454)  routing T_8_28.sp4_h_l_37 <X> T_8_28.sp4_v_t_40
 (15 6)  (435 454)  (435 454)  routing T_8_28.lft_op_5 <X> T_8_28.lc_trk_g1_5
 (17 6)  (437 454)  (437 454)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (438 454)  (438 454)  routing T_8_28.lft_op_5 <X> T_8_28.lc_trk_g1_5
 (25 6)  (445 454)  (445 454)  routing T_8_28.lft_op_6 <X> T_8_28.lc_trk_g1_6
 (26 6)  (446 454)  (446 454)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (447 454)  (447 454)  routing T_8_28.lc_trk_g3_3 <X> T_8_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 454)  (448 454)  routing T_8_28.lc_trk_g3_3 <X> T_8_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 454)  (449 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (451 454)  (451 454)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 454)  (452 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 454)  (453 454)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 454)  (456 454)  LC_3 Logic Functioning bit
 (50 6)  (470 454)  (470 454)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (436 455)  (436 455)  routing T_8_28.sp12_h_r_12 <X> T_8_28.lc_trk_g1_4
 (17 7)  (437 455)  (437 455)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (442 455)  (442 455)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (444 455)  (444 455)  routing T_8_28.lft_op_6 <X> T_8_28.lc_trk_g1_6
 (26 7)  (446 455)  (446 455)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 455)  (448 455)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 455)  (449 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 455)  (450 455)  routing T_8_28.lc_trk_g3_3 <X> T_8_28.wire_logic_cluster/lc_3/in_1
 (48 7)  (468 455)  (468 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (0 8)  (420 456)  (420 456)  routing T_8_28.glb_netwk_6 <X> T_8_28.glb2local_1
 (1 8)  (421 456)  (421 456)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (29 8)  (449 456)  (449 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 456)  (450 456)  routing T_8_28.lc_trk_g0_5 <X> T_8_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (451 456)  (451 456)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 456)  (452 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (454 456)  (454 456)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (456 456)  (456 456)  LC_4 Logic Functioning bit
 (37 8)  (457 456)  (457 456)  LC_4 Logic Functioning bit
 (38 8)  (458 456)  (458 456)  LC_4 Logic Functioning bit
 (39 8)  (459 456)  (459 456)  LC_4 Logic Functioning bit
 (41 8)  (461 456)  (461 456)  LC_4 Logic Functioning bit
 (43 8)  (463 456)  (463 456)  LC_4 Logic Functioning bit
 (46 8)  (466 456)  (466 456)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (471 456)  (471 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (1 9)  (421 457)  (421 457)  routing T_8_28.glb_netwk_6 <X> T_8_28.glb2local_1
 (14 9)  (434 457)  (434 457)  routing T_8_28.tnl_op_0 <X> T_8_28.lc_trk_g2_0
 (15 9)  (435 457)  (435 457)  routing T_8_28.tnl_op_0 <X> T_8_28.lc_trk_g2_0
 (17 9)  (437 457)  (437 457)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (36 9)  (456 457)  (456 457)  LC_4 Logic Functioning bit
 (37 9)  (457 457)  (457 457)  LC_4 Logic Functioning bit
 (38 9)  (458 457)  (458 457)  LC_4 Logic Functioning bit
 (39 9)  (459 457)  (459 457)  LC_4 Logic Functioning bit
 (41 9)  (461 457)  (461 457)  LC_4 Logic Functioning bit
 (43 9)  (463 457)  (463 457)  LC_4 Logic Functioning bit
 (14 10)  (434 458)  (434 458)  routing T_8_28.sp4_v_b_36 <X> T_8_28.lc_trk_g2_4
 (17 10)  (437 458)  (437 458)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (438 458)  (438 458)  routing T_8_28.wire_logic_cluster/lc_5/out <X> T_8_28.lc_trk_g2_5
 (21 10)  (441 458)  (441 458)  routing T_8_28.sp4_h_r_39 <X> T_8_28.lc_trk_g2_7
 (22 10)  (442 458)  (442 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (443 458)  (443 458)  routing T_8_28.sp4_h_r_39 <X> T_8_28.lc_trk_g2_7
 (24 10)  (444 458)  (444 458)  routing T_8_28.sp4_h_r_39 <X> T_8_28.lc_trk_g2_7
 (28 10)  (448 458)  (448 458)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 458)  (449 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 458)  (450 458)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (451 458)  (451 458)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 458)  (452 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 458)  (453 458)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (454 458)  (454 458)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_logic_cluster/lc_5/in_3
 (40 10)  (460 458)  (460 458)  LC_5 Logic Functioning bit
 (42 10)  (462 458)  (462 458)  LC_5 Logic Functioning bit
 (14 11)  (434 459)  (434 459)  routing T_8_28.sp4_v_b_36 <X> T_8_28.lc_trk_g2_4
 (16 11)  (436 459)  (436 459)  routing T_8_28.sp4_v_b_36 <X> T_8_28.lc_trk_g2_4
 (17 11)  (437 459)  (437 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (442 459)  (442 459)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (444 459)  (444 459)  routing T_8_28.tnl_op_6 <X> T_8_28.lc_trk_g2_6
 (25 11)  (445 459)  (445 459)  routing T_8_28.tnl_op_6 <X> T_8_28.lc_trk_g2_6
 (30 11)  (450 459)  (450 459)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.wire_logic_cluster/lc_5/in_1
 (40 11)  (460 459)  (460 459)  LC_5 Logic Functioning bit
 (42 11)  (462 459)  (462 459)  LC_5 Logic Functioning bit
 (21 12)  (441 460)  (441 460)  routing T_8_28.sp4_h_r_35 <X> T_8_28.lc_trk_g3_3
 (22 12)  (442 460)  (442 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (443 460)  (443 460)  routing T_8_28.sp4_h_r_35 <X> T_8_28.lc_trk_g3_3
 (24 12)  (444 460)  (444 460)  routing T_8_28.sp4_h_r_35 <X> T_8_28.lc_trk_g3_3
 (6 14)  (426 462)  (426 462)  routing T_8_28.sp4_v_b_6 <X> T_8_28.sp4_v_t_44
 (15 14)  (435 462)  (435 462)  routing T_8_28.tnl_op_5 <X> T_8_28.lc_trk_g3_5
 (17 14)  (437 462)  (437 462)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (5 15)  (425 463)  (425 463)  routing T_8_28.sp4_v_b_6 <X> T_8_28.sp4_v_t_44
 (14 15)  (434 463)  (434 463)  routing T_8_28.tnl_op_4 <X> T_8_28.lc_trk_g3_4
 (15 15)  (435 463)  (435 463)  routing T_8_28.tnl_op_4 <X> T_8_28.lc_trk_g3_4
 (17 15)  (437 463)  (437 463)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (438 463)  (438 463)  routing T_8_28.tnl_op_5 <X> T_8_28.lc_trk_g3_5


IpCon_Tile_25_28

 (36 0)  (1366 448)  (1366 448)  LC_0 Logic Functioning bit
 (37 0)  (1367 448)  (1367 448)  LC_0 Logic Functioning bit
 (42 0)  (1372 448)  (1372 448)  LC_0 Logic Functioning bit
 (43 0)  (1373 448)  (1373 448)  LC_0 Logic Functioning bit
 (50 0)  (1380 448)  (1380 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 449)  (1366 449)  LC_0 Logic Functioning bit
 (37 1)  (1367 449)  (1367 449)  LC_0 Logic Functioning bit
 (42 1)  (1372 449)  (1372 449)  LC_0 Logic Functioning bit
 (43 1)  (1373 449)  (1373 449)  LC_0 Logic Functioning bit
 (36 2)  (1366 450)  (1366 450)  LC_1 Logic Functioning bit
 (37 2)  (1367 450)  (1367 450)  LC_1 Logic Functioning bit
 (42 2)  (1372 450)  (1372 450)  LC_1 Logic Functioning bit
 (43 2)  (1373 450)  (1373 450)  LC_1 Logic Functioning bit
 (50 2)  (1380 450)  (1380 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 451)  (1366 451)  LC_1 Logic Functioning bit
 (37 3)  (1367 451)  (1367 451)  LC_1 Logic Functioning bit
 (42 3)  (1372 451)  (1372 451)  LC_1 Logic Functioning bit
 (43 3)  (1373 451)  (1373 451)  LC_1 Logic Functioning bit
 (36 4)  (1366 452)  (1366 452)  LC_2 Logic Functioning bit
 (37 4)  (1367 452)  (1367 452)  LC_2 Logic Functioning bit
 (42 4)  (1372 452)  (1372 452)  LC_2 Logic Functioning bit
 (43 4)  (1373 452)  (1373 452)  LC_2 Logic Functioning bit
 (50 4)  (1380 452)  (1380 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 453)  (1366 453)  LC_2 Logic Functioning bit
 (37 5)  (1367 453)  (1367 453)  LC_2 Logic Functioning bit
 (42 5)  (1372 453)  (1372 453)  LC_2 Logic Functioning bit
 (43 5)  (1373 453)  (1373 453)  LC_2 Logic Functioning bit
 (36 6)  (1366 454)  (1366 454)  LC_3 Logic Functioning bit
 (37 6)  (1367 454)  (1367 454)  LC_3 Logic Functioning bit
 (42 6)  (1372 454)  (1372 454)  LC_3 Logic Functioning bit
 (43 6)  (1373 454)  (1373 454)  LC_3 Logic Functioning bit
 (50 6)  (1380 454)  (1380 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 455)  (1366 455)  LC_3 Logic Functioning bit
 (37 7)  (1367 455)  (1367 455)  LC_3 Logic Functioning bit
 (42 7)  (1372 455)  (1372 455)  LC_3 Logic Functioning bit
 (43 7)  (1373 455)  (1373 455)  LC_3 Logic Functioning bit
 (36 8)  (1366 456)  (1366 456)  LC_4 Logic Functioning bit
 (37 8)  (1367 456)  (1367 456)  LC_4 Logic Functioning bit
 (42 8)  (1372 456)  (1372 456)  LC_4 Logic Functioning bit
 (43 8)  (1373 456)  (1373 456)  LC_4 Logic Functioning bit
 (50 8)  (1380 456)  (1380 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 457)  (1366 457)  LC_4 Logic Functioning bit
 (37 9)  (1367 457)  (1367 457)  LC_4 Logic Functioning bit
 (42 9)  (1372 457)  (1372 457)  LC_4 Logic Functioning bit
 (43 9)  (1373 457)  (1373 457)  LC_4 Logic Functioning bit
 (36 10)  (1366 458)  (1366 458)  LC_5 Logic Functioning bit
 (37 10)  (1367 458)  (1367 458)  LC_5 Logic Functioning bit
 (42 10)  (1372 458)  (1372 458)  LC_5 Logic Functioning bit
 (43 10)  (1373 458)  (1373 458)  LC_5 Logic Functioning bit
 (50 10)  (1380 458)  (1380 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 459)  (1366 459)  LC_5 Logic Functioning bit
 (37 11)  (1367 459)  (1367 459)  LC_5 Logic Functioning bit
 (42 11)  (1372 459)  (1372 459)  LC_5 Logic Functioning bit
 (43 11)  (1373 459)  (1373 459)  LC_5 Logic Functioning bit
 (36 12)  (1366 460)  (1366 460)  LC_6 Logic Functioning bit
 (37 12)  (1367 460)  (1367 460)  LC_6 Logic Functioning bit
 (42 12)  (1372 460)  (1372 460)  LC_6 Logic Functioning bit
 (43 12)  (1373 460)  (1373 460)  LC_6 Logic Functioning bit
 (50 12)  (1380 460)  (1380 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 461)  (1366 461)  LC_6 Logic Functioning bit
 (37 13)  (1367 461)  (1367 461)  LC_6 Logic Functioning bit
 (42 13)  (1372 461)  (1372 461)  LC_6 Logic Functioning bit
 (43 13)  (1373 461)  (1373 461)  LC_6 Logic Functioning bit
 (36 14)  (1366 462)  (1366 462)  LC_7 Logic Functioning bit
 (37 14)  (1367 462)  (1367 462)  LC_7 Logic Functioning bit
 (42 14)  (1372 462)  (1372 462)  LC_7 Logic Functioning bit
 (43 14)  (1373 462)  (1373 462)  LC_7 Logic Functioning bit
 (50 14)  (1380 462)  (1380 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 463)  (1366 463)  LC_7 Logic Functioning bit
 (37 15)  (1367 463)  (1367 463)  LC_7 Logic Functioning bit
 (42 15)  (1372 463)  (1372 463)  LC_7 Logic Functioning bit
 (43 15)  (1373 463)  (1373 463)  LC_7 Logic Functioning bit


IpCon_Tile_0_27

 (36 0)  (36 432)  (36 432)  LC_0 Logic Functioning bit
 (37 0)  (37 432)  (37 432)  LC_0 Logic Functioning bit
 (42 0)  (42 432)  (42 432)  LC_0 Logic Functioning bit
 (43 0)  (43 432)  (43 432)  LC_0 Logic Functioning bit
 (50 0)  (50 432)  (50 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 433)  (36 433)  LC_0 Logic Functioning bit
 (37 1)  (37 433)  (37 433)  LC_0 Logic Functioning bit
 (42 1)  (42 433)  (42 433)  LC_0 Logic Functioning bit
 (43 1)  (43 433)  (43 433)  LC_0 Logic Functioning bit
 (36 2)  (36 434)  (36 434)  LC_1 Logic Functioning bit
 (37 2)  (37 434)  (37 434)  LC_1 Logic Functioning bit
 (42 2)  (42 434)  (42 434)  LC_1 Logic Functioning bit
 (43 2)  (43 434)  (43 434)  LC_1 Logic Functioning bit
 (50 2)  (50 434)  (50 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 435)  (36 435)  LC_1 Logic Functioning bit
 (37 3)  (37 435)  (37 435)  LC_1 Logic Functioning bit
 (42 3)  (42 435)  (42 435)  LC_1 Logic Functioning bit
 (43 3)  (43 435)  (43 435)  LC_1 Logic Functioning bit
 (36 4)  (36 436)  (36 436)  LC_2 Logic Functioning bit
 (37 4)  (37 436)  (37 436)  LC_2 Logic Functioning bit
 (42 4)  (42 436)  (42 436)  LC_2 Logic Functioning bit
 (43 4)  (43 436)  (43 436)  LC_2 Logic Functioning bit
 (50 4)  (50 436)  (50 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 437)  (36 437)  LC_2 Logic Functioning bit
 (37 5)  (37 437)  (37 437)  LC_2 Logic Functioning bit
 (42 5)  (42 437)  (42 437)  LC_2 Logic Functioning bit
 (43 5)  (43 437)  (43 437)  LC_2 Logic Functioning bit
 (36 6)  (36 438)  (36 438)  LC_3 Logic Functioning bit
 (37 6)  (37 438)  (37 438)  LC_3 Logic Functioning bit
 (42 6)  (42 438)  (42 438)  LC_3 Logic Functioning bit
 (43 6)  (43 438)  (43 438)  LC_3 Logic Functioning bit
 (50 6)  (50 438)  (50 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 439)  (36 439)  LC_3 Logic Functioning bit
 (37 7)  (37 439)  (37 439)  LC_3 Logic Functioning bit
 (42 7)  (42 439)  (42 439)  LC_3 Logic Functioning bit
 (43 7)  (43 439)  (43 439)  LC_3 Logic Functioning bit
 (36 8)  (36 440)  (36 440)  LC_4 Logic Functioning bit
 (37 8)  (37 440)  (37 440)  LC_4 Logic Functioning bit
 (42 8)  (42 440)  (42 440)  LC_4 Logic Functioning bit
 (43 8)  (43 440)  (43 440)  LC_4 Logic Functioning bit
 (50 8)  (50 440)  (50 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 441)  (36 441)  LC_4 Logic Functioning bit
 (37 9)  (37 441)  (37 441)  LC_4 Logic Functioning bit
 (42 9)  (42 441)  (42 441)  LC_4 Logic Functioning bit
 (43 9)  (43 441)  (43 441)  LC_4 Logic Functioning bit
 (36 10)  (36 442)  (36 442)  LC_5 Logic Functioning bit
 (37 10)  (37 442)  (37 442)  LC_5 Logic Functioning bit
 (42 10)  (42 442)  (42 442)  LC_5 Logic Functioning bit
 (43 10)  (43 442)  (43 442)  LC_5 Logic Functioning bit
 (50 10)  (50 442)  (50 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 443)  (36 443)  LC_5 Logic Functioning bit
 (37 11)  (37 443)  (37 443)  LC_5 Logic Functioning bit
 (42 11)  (42 443)  (42 443)  LC_5 Logic Functioning bit
 (43 11)  (43 443)  (43 443)  LC_5 Logic Functioning bit
 (36 12)  (36 444)  (36 444)  LC_6 Logic Functioning bit
 (37 12)  (37 444)  (37 444)  LC_6 Logic Functioning bit
 (42 12)  (42 444)  (42 444)  LC_6 Logic Functioning bit
 (43 12)  (43 444)  (43 444)  LC_6 Logic Functioning bit
 (50 12)  (50 444)  (50 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 445)  (36 445)  LC_6 Logic Functioning bit
 (37 13)  (37 445)  (37 445)  LC_6 Logic Functioning bit
 (42 13)  (42 445)  (42 445)  LC_6 Logic Functioning bit
 (43 13)  (43 445)  (43 445)  LC_6 Logic Functioning bit
 (36 14)  (36 446)  (36 446)  LC_7 Logic Functioning bit
 (37 14)  (37 446)  (37 446)  LC_7 Logic Functioning bit
 (42 14)  (42 446)  (42 446)  LC_7 Logic Functioning bit
 (43 14)  (43 446)  (43 446)  LC_7 Logic Functioning bit
 (50 14)  (50 446)  (50 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 447)  (36 447)  LC_7 Logic Functioning bit
 (37 15)  (37 447)  (37 447)  LC_7 Logic Functioning bit
 (42 15)  (42 447)  (42 447)  LC_7 Logic Functioning bit
 (43 15)  (43 447)  (43 447)  LC_7 Logic Functioning bit


LogicTile_1_27

 (25 0)  (79 432)  (79 432)  routing T_1_27.sp4_h_r_10 <X> T_1_27.lc_trk_g0_2
 (26 0)  (80 432)  (80 432)  routing T_1_27.lc_trk_g0_4 <X> T_1_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (81 432)  (81 432)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 432)  (82 432)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 432)  (83 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 432)  (84 432)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 432)  (86 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 432)  (87 432)  routing T_1_27.lc_trk_g2_1 <X> T_1_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 432)  (90 432)  LC_0 Logic Functioning bit
 (53 0)  (107 432)  (107 432)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (76 433)  (76 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (77 433)  (77 433)  routing T_1_27.sp4_h_r_10 <X> T_1_27.lc_trk_g0_2
 (24 1)  (78 433)  (78 433)  routing T_1_27.sp4_h_r_10 <X> T_1_27.lc_trk_g0_2
 (29 1)  (83 433)  (83 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (86 433)  (86 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (87 433)  (87 433)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.input_2_0
 (34 1)  (88 433)  (88 433)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.input_2_0
 (36 1)  (90 433)  (90 433)  LC_0 Logic Functioning bit
 (37 1)  (91 433)  (91 433)  LC_0 Logic Functioning bit
 (43 1)  (97 433)  (97 433)  LC_0 Logic Functioning bit
 (0 2)  (54 434)  (54 434)  routing T_1_27.glb_netwk_7 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (1 2)  (55 434)  (55 434)  routing T_1_27.glb_netwk_7 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (2 2)  (56 434)  (56 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (86 434)  (86 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (90 434)  (90 434)  LC_1 Logic Functioning bit
 (37 2)  (91 434)  (91 434)  LC_1 Logic Functioning bit
 (38 2)  (92 434)  (92 434)  LC_1 Logic Functioning bit
 (39 2)  (93 434)  (93 434)  LC_1 Logic Functioning bit
 (45 2)  (99 434)  (99 434)  LC_1 Logic Functioning bit
 (53 2)  (107 434)  (107 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (54 435)  (54 435)  routing T_1_27.glb_netwk_7 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (8 3)  (62 435)  (62 435)  routing T_1_27.sp4_h_r_1 <X> T_1_27.sp4_v_t_36
 (9 3)  (63 435)  (63 435)  routing T_1_27.sp4_h_r_1 <X> T_1_27.sp4_v_t_36
 (14 3)  (68 435)  (68 435)  routing T_1_27.sp4_h_r_4 <X> T_1_27.lc_trk_g0_4
 (15 3)  (69 435)  (69 435)  routing T_1_27.sp4_h_r_4 <X> T_1_27.lc_trk_g0_4
 (16 3)  (70 435)  (70 435)  routing T_1_27.sp4_h_r_4 <X> T_1_27.lc_trk_g0_4
 (17 3)  (71 435)  (71 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (31 3)  (85 435)  (85 435)  routing T_1_27.lc_trk_g0_2 <X> T_1_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 435)  (90 435)  LC_1 Logic Functioning bit
 (37 3)  (91 435)  (91 435)  LC_1 Logic Functioning bit
 (38 3)  (92 435)  (92 435)  LC_1 Logic Functioning bit
 (39 3)  (93 435)  (93 435)  LC_1 Logic Functioning bit
 (1 4)  (55 436)  (55 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (69 436)  (69 436)  routing T_1_27.bot_op_1 <X> T_1_27.lc_trk_g1_1
 (17 4)  (71 436)  (71 436)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (75 436)  (75 436)  routing T_1_27.sp4_h_r_19 <X> T_1_27.lc_trk_g1_3
 (22 4)  (76 436)  (76 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (77 436)  (77 436)  routing T_1_27.sp4_h_r_19 <X> T_1_27.lc_trk_g1_3
 (24 4)  (78 436)  (78 436)  routing T_1_27.sp4_h_r_19 <X> T_1_27.lc_trk_g1_3
 (0 5)  (54 437)  (54 437)  routing T_1_27.lc_trk_g1_3 <X> T_1_27.wire_logic_cluster/lc_7/cen
 (1 5)  (55 437)  (55 437)  routing T_1_27.lc_trk_g1_3 <X> T_1_27.wire_logic_cluster/lc_7/cen
 (21 5)  (75 437)  (75 437)  routing T_1_27.sp4_h_r_19 <X> T_1_27.lc_trk_g1_3
 (26 6)  (80 438)  (80 438)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_3/in_0
 (28 6)  (82 438)  (82 438)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 438)  (83 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 438)  (84 438)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (86 438)  (86 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (88 438)  (88 438)  routing T_1_27.lc_trk_g1_1 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (41 6)  (95 438)  (95 438)  LC_3 Logic Functioning bit
 (43 6)  (97 438)  (97 438)  LC_3 Logic Functioning bit
 (22 7)  (76 439)  (76 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (77 439)  (77 439)  routing T_1_27.sp4_h_r_6 <X> T_1_27.lc_trk_g1_6
 (24 7)  (78 439)  (78 439)  routing T_1_27.sp4_h_r_6 <X> T_1_27.lc_trk_g1_6
 (25 7)  (79 439)  (79 439)  routing T_1_27.sp4_h_r_6 <X> T_1_27.lc_trk_g1_6
 (27 7)  (81 439)  (81 439)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (82 439)  (82 439)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 439)  (83 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (84 439)  (84 439)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (90 439)  (90 439)  LC_3 Logic Functioning bit
 (37 7)  (91 439)  (91 439)  LC_3 Logic Functioning bit
 (38 7)  (92 439)  (92 439)  LC_3 Logic Functioning bit
 (39 7)  (93 439)  (93 439)  LC_3 Logic Functioning bit
 (40 7)  (94 439)  (94 439)  LC_3 Logic Functioning bit
 (42 7)  (96 439)  (96 439)  LC_3 Logic Functioning bit
 (8 8)  (62 440)  (62 440)  routing T_1_27.sp4_v_b_7 <X> T_1_27.sp4_h_r_7
 (9 8)  (63 440)  (63 440)  routing T_1_27.sp4_v_b_7 <X> T_1_27.sp4_h_r_7
 (17 8)  (71 440)  (71 440)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (72 440)  (72 440)  routing T_1_27.wire_logic_cluster/lc_1/out <X> T_1_27.lc_trk_g2_1
 (31 8)  (85 440)  (85 440)  routing T_1_27.lc_trk_g1_6 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 440)  (86 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 440)  (88 440)  routing T_1_27.lc_trk_g1_6 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (89 440)  (89 440)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.input_2_4
 (37 8)  (91 440)  (91 440)  LC_4 Logic Functioning bit
 (38 8)  (92 440)  (92 440)  LC_4 Logic Functioning bit
 (39 8)  (93 440)  (93 440)  LC_4 Logic Functioning bit
 (43 8)  (97 440)  (97 440)  LC_4 Logic Functioning bit
 (27 9)  (81 441)  (81 441)  routing T_1_27.lc_trk_g1_1 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 441)  (83 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (85 441)  (85 441)  routing T_1_27.lc_trk_g1_6 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (86 441)  (86 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (87 441)  (87 441)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.input_2_4
 (35 9)  (89 441)  (89 441)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.input_2_4
 (36 9)  (90 441)  (90 441)  LC_4 Logic Functioning bit
 (38 9)  (92 441)  (92 441)  LC_4 Logic Functioning bit
 (39 9)  (93 441)  (93 441)  LC_4 Logic Functioning bit
 (42 9)  (96 441)  (96 441)  LC_4 Logic Functioning bit
 (22 10)  (76 442)  (76 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (80 442)  (80 442)  routing T_1_27.lc_trk_g1_6 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (28 10)  (82 442)  (82 442)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 442)  (83 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 442)  (84 442)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 442)  (86 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (88 442)  (88 442)  routing T_1_27.lc_trk_g1_1 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (41 10)  (95 442)  (95 442)  LC_5 Logic Functioning bit
 (43 10)  (97 442)  (97 442)  LC_5 Logic Functioning bit
 (53 10)  (107 442)  (107 442)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (21 11)  (75 443)  (75 443)  routing T_1_27.sp4_r_v_b_39 <X> T_1_27.lc_trk_g2_7
 (22 11)  (76 443)  (76 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (79 443)  (79 443)  routing T_1_27.sp4_r_v_b_38 <X> T_1_27.lc_trk_g2_6
 (26 11)  (80 443)  (80 443)  routing T_1_27.lc_trk_g1_6 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (81 443)  (81 443)  routing T_1_27.lc_trk_g1_6 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 443)  (83 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (84 443)  (84 443)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (36 11)  (90 443)  (90 443)  LC_5 Logic Functioning bit
 (37 11)  (91 443)  (91 443)  LC_5 Logic Functioning bit
 (38 11)  (92 443)  (92 443)  LC_5 Logic Functioning bit
 (39 11)  (93 443)  (93 443)  LC_5 Logic Functioning bit
 (40 11)  (94 443)  (94 443)  LC_5 Logic Functioning bit
 (42 11)  (96 443)  (96 443)  LC_5 Logic Functioning bit
 (51 11)  (105 443)  (105 443)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (59 444)  (59 444)  routing T_1_27.sp4_v_t_44 <X> T_1_27.sp4_h_r_9
 (15 12)  (69 444)  (69 444)  routing T_1_27.sp4_h_r_41 <X> T_1_27.lc_trk_g3_1
 (16 12)  (70 444)  (70 444)  routing T_1_27.sp4_h_r_41 <X> T_1_27.lc_trk_g3_1
 (17 12)  (71 444)  (71 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (72 444)  (72 444)  routing T_1_27.sp4_h_r_41 <X> T_1_27.lc_trk_g3_1
 (31 12)  (85 444)  (85 444)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 444)  (86 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 444)  (87 444)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (89 444)  (89 444)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.input_2_6
 (37 12)  (91 444)  (91 444)  LC_6 Logic Functioning bit
 (38 12)  (92 444)  (92 444)  LC_6 Logic Functioning bit
 (39 12)  (93 444)  (93 444)  LC_6 Logic Functioning bit
 (43 12)  (97 444)  (97 444)  LC_6 Logic Functioning bit
 (51 12)  (105 444)  (105 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (13 13)  (67 445)  (67 445)  routing T_1_27.sp4_v_t_43 <X> T_1_27.sp4_h_r_11
 (18 13)  (72 445)  (72 445)  routing T_1_27.sp4_h_r_41 <X> T_1_27.lc_trk_g3_1
 (27 13)  (81 445)  (81 445)  routing T_1_27.lc_trk_g1_1 <X> T_1_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 445)  (83 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (85 445)  (85 445)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (86 445)  (86 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (87 445)  (87 445)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.input_2_6
 (35 13)  (89 445)  (89 445)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.input_2_6
 (36 13)  (90 445)  (90 445)  LC_6 Logic Functioning bit
 (38 13)  (92 445)  (92 445)  LC_6 Logic Functioning bit
 (39 13)  (93 445)  (93 445)  LC_6 Logic Functioning bit
 (42 13)  (96 445)  (96 445)  LC_6 Logic Functioning bit
 (0 14)  (54 446)  (54 446)  routing T_1_27.glb_netwk_6 <X> T_1_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 446)  (55 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (61 446)  (61 446)  Column buffer control bit: LH_colbuf_cntl_7

 (26 14)  (80 446)  (80 446)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_7/in_0
 (28 14)  (82 446)  (82 446)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 446)  (83 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 446)  (84 446)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 446)  (86 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (88 446)  (88 446)  routing T_1_27.lc_trk_g1_1 <X> T_1_27.wire_logic_cluster/lc_7/in_3
 (41 14)  (95 446)  (95 446)  LC_7 Logic Functioning bit
 (43 14)  (97 446)  (97 446)  LC_7 Logic Functioning bit
 (0 15)  (54 447)  (54 447)  routing T_1_27.glb_netwk_6 <X> T_1_27.wire_logic_cluster/lc_7/s_r
 (7 15)  (61 447)  (61 447)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (68 447)  (68 447)  routing T_1_27.sp4_r_v_b_44 <X> T_1_27.lc_trk_g3_4
 (17 15)  (71 447)  (71 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (80 447)  (80 447)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (82 447)  (82 447)  routing T_1_27.lc_trk_g2_7 <X> T_1_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 447)  (83 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (84 447)  (84 447)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_7/in_1
 (36 15)  (90 447)  (90 447)  LC_7 Logic Functioning bit
 (37 15)  (91 447)  (91 447)  LC_7 Logic Functioning bit
 (38 15)  (92 447)  (92 447)  LC_7 Logic Functioning bit
 (39 15)  (93 447)  (93 447)  LC_7 Logic Functioning bit
 (40 15)  (94 447)  (94 447)  LC_7 Logic Functioning bit
 (42 15)  (96 447)  (96 447)  LC_7 Logic Functioning bit
 (46 15)  (100 447)  (100 447)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_2_27

 (15 0)  (123 432)  (123 432)  routing T_2_27.sp4_h_r_1 <X> T_2_27.lc_trk_g0_1
 (16 0)  (124 432)  (124 432)  routing T_2_27.sp4_h_r_1 <X> T_2_27.lc_trk_g0_1
 (17 0)  (125 432)  (125 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (129 432)  (129 432)  routing T_2_27.wire_logic_cluster/lc_3/out <X> T_2_27.lc_trk_g0_3
 (22 0)  (130 432)  (130 432)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (135 432)  (135 432)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (136 432)  (136 432)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 432)  (137 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 432)  (138 432)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 432)  (140 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (142 432)  (142 432)  routing T_2_27.lc_trk_g1_0 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 432)  (144 432)  LC_0 Logic Functioning bit
 (39 0)  (147 432)  (147 432)  LC_0 Logic Functioning bit
 (41 0)  (149 432)  (149 432)  LC_0 Logic Functioning bit
 (42 0)  (150 432)  (150 432)  LC_0 Logic Functioning bit
 (18 1)  (126 433)  (126 433)  routing T_2_27.sp4_h_r_1 <X> T_2_27.lc_trk_g0_1
 (26 1)  (134 433)  (134 433)  routing T_2_27.lc_trk_g2_2 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (136 433)  (136 433)  routing T_2_27.lc_trk_g2_2 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 433)  (137 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (138 433)  (138 433)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 433)  (140 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (141 433)  (141 433)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.input_2_0
 (34 1)  (142 433)  (142 433)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.input_2_0
 (38 1)  (146 433)  (146 433)  LC_0 Logic Functioning bit
 (39 1)  (147 433)  (147 433)  LC_0 Logic Functioning bit
 (42 1)  (150 433)  (150 433)  LC_0 Logic Functioning bit
 (43 1)  (151 433)  (151 433)  LC_0 Logic Functioning bit
 (0 2)  (108 434)  (108 434)  routing T_2_27.glb_netwk_7 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (1 2)  (109 434)  (109 434)  routing T_2_27.glb_netwk_7 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (2 2)  (110 434)  (110 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (119 434)  (119 434)  routing T_2_27.sp4_h_r_8 <X> T_2_27.sp4_v_t_39
 (13 2)  (121 434)  (121 434)  routing T_2_27.sp4_h_r_8 <X> T_2_27.sp4_v_t_39
 (28 2)  (136 434)  (136 434)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 434)  (137 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 434)  (138 434)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 434)  (140 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 434)  (141 434)  routing T_2_27.lc_trk_g2_0 <X> T_2_27.wire_logic_cluster/lc_1/in_3
 (41 2)  (149 434)  (149 434)  LC_1 Logic Functioning bit
 (42 2)  (150 434)  (150 434)  LC_1 Logic Functioning bit
 (43 2)  (151 434)  (151 434)  LC_1 Logic Functioning bit
 (45 2)  (153 434)  (153 434)  LC_1 Logic Functioning bit
 (50 2)  (158 434)  (158 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (108 435)  (108 435)  routing T_2_27.glb_netwk_7 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (12 3)  (120 435)  (120 435)  routing T_2_27.sp4_h_r_8 <X> T_2_27.sp4_v_t_39
 (26 3)  (134 435)  (134 435)  routing T_2_27.lc_trk_g0_3 <X> T_2_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 435)  (137 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (42 3)  (150 435)  (150 435)  LC_1 Logic Functioning bit
 (44 3)  (152 435)  (152 435)  LC_1 Logic Functioning bit
 (5 4)  (113 436)  (113 436)  routing T_2_27.sp4_v_t_38 <X> T_2_27.sp4_h_r_3
 (14 4)  (122 436)  (122 436)  routing T_2_27.sp4_v_b_8 <X> T_2_27.lc_trk_g1_0
 (15 4)  (123 436)  (123 436)  routing T_2_27.sp4_h_l_4 <X> T_2_27.lc_trk_g1_1
 (16 4)  (124 436)  (124 436)  routing T_2_27.sp4_h_l_4 <X> T_2_27.lc_trk_g1_1
 (17 4)  (125 436)  (125 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (126 436)  (126 436)  routing T_2_27.sp4_h_l_4 <X> T_2_27.lc_trk_g1_1
 (27 4)  (135 436)  (135 436)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (136 436)  (136 436)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 436)  (137 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 436)  (138 436)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 436)  (140 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 436)  (141 436)  routing T_2_27.lc_trk_g2_1 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (41 4)  (149 436)  (149 436)  LC_2 Logic Functioning bit
 (43 4)  (151 436)  (151 436)  LC_2 Logic Functioning bit
 (14 5)  (122 437)  (122 437)  routing T_2_27.sp4_v_b_8 <X> T_2_27.lc_trk_g1_0
 (16 5)  (124 437)  (124 437)  routing T_2_27.sp4_v_b_8 <X> T_2_27.lc_trk_g1_0
 (17 5)  (125 437)  (125 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (126 437)  (126 437)  routing T_2_27.sp4_h_l_4 <X> T_2_27.lc_trk_g1_1
 (27 5)  (135 437)  (135 437)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 437)  (136 437)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 437)  (137 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 437)  (138 437)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (144 437)  (144 437)  LC_2 Logic Functioning bit
 (37 5)  (145 437)  (145 437)  LC_2 Logic Functioning bit
 (38 5)  (146 437)  (146 437)  LC_2 Logic Functioning bit
 (39 5)  (147 437)  (147 437)  LC_2 Logic Functioning bit
 (40 5)  (148 437)  (148 437)  LC_2 Logic Functioning bit
 (42 5)  (150 437)  (150 437)  LC_2 Logic Functioning bit
 (52 5)  (160 437)  (160 437)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (8 6)  (116 438)  (116 438)  routing T_2_27.sp4_h_r_8 <X> T_2_27.sp4_h_l_41
 (10 6)  (118 438)  (118 438)  routing T_2_27.sp4_h_r_8 <X> T_2_27.sp4_h_l_41
 (14 6)  (122 438)  (122 438)  routing T_2_27.sp4_v_b_4 <X> T_2_27.lc_trk_g1_4
 (21 6)  (129 438)  (129 438)  routing T_2_27.sp4_v_b_7 <X> T_2_27.lc_trk_g1_7
 (22 6)  (130 438)  (130 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (131 438)  (131 438)  routing T_2_27.sp4_v_b_7 <X> T_2_27.lc_trk_g1_7
 (28 6)  (136 438)  (136 438)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 438)  (137 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 438)  (138 438)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (139 438)  (139 438)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 438)  (140 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 438)  (142 438)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (37 6)  (145 438)  (145 438)  LC_3 Logic Functioning bit
 (38 6)  (146 438)  (146 438)  LC_3 Logic Functioning bit
 (40 6)  (148 438)  (148 438)  LC_3 Logic Functioning bit
 (41 6)  (149 438)  (149 438)  LC_3 Logic Functioning bit
 (50 6)  (158 438)  (158 438)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (124 439)  (124 439)  routing T_2_27.sp4_v_b_4 <X> T_2_27.lc_trk_g1_4
 (17 7)  (125 439)  (125 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (30 7)  (138 439)  (138 439)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 439)  (139 439)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_3/in_3
 (37 7)  (145 439)  (145 439)  LC_3 Logic Functioning bit
 (38 7)  (146 439)  (146 439)  LC_3 Logic Functioning bit
 (40 7)  (148 439)  (148 439)  LC_3 Logic Functioning bit
 (41 7)  (149 439)  (149 439)  LC_3 Logic Functioning bit
 (3 8)  (111 440)  (111 440)  routing T_2_27.sp12_h_r_1 <X> T_2_27.sp12_v_b_1
 (17 8)  (125 440)  (125 440)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (126 440)  (126 440)  routing T_2_27.bnl_op_1 <X> T_2_27.lc_trk_g2_1
 (25 8)  (133 440)  (133 440)  routing T_2_27.bnl_op_2 <X> T_2_27.lc_trk_g2_2
 (27 8)  (135 440)  (135 440)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 440)  (136 440)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 440)  (137 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 440)  (138 440)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 440)  (140 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (142 440)  (142 440)  routing T_2_27.lc_trk_g1_0 <X> T_2_27.wire_logic_cluster/lc_4/in_3
 (37 8)  (145 440)  (145 440)  LC_4 Logic Functioning bit
 (39 8)  (147 440)  (147 440)  LC_4 Logic Functioning bit
 (41 8)  (149 440)  (149 440)  LC_4 Logic Functioning bit
 (43 8)  (151 440)  (151 440)  LC_4 Logic Functioning bit
 (3 9)  (111 441)  (111 441)  routing T_2_27.sp12_h_r_1 <X> T_2_27.sp12_v_b_1
 (14 9)  (122 441)  (122 441)  routing T_2_27.sp4_h_r_24 <X> T_2_27.lc_trk_g2_0
 (15 9)  (123 441)  (123 441)  routing T_2_27.sp4_h_r_24 <X> T_2_27.lc_trk_g2_0
 (16 9)  (124 441)  (124 441)  routing T_2_27.sp4_h_r_24 <X> T_2_27.lc_trk_g2_0
 (17 9)  (125 441)  (125 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (126 441)  (126 441)  routing T_2_27.bnl_op_1 <X> T_2_27.lc_trk_g2_1
 (22 9)  (130 441)  (130 441)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (133 441)  (133 441)  routing T_2_27.bnl_op_2 <X> T_2_27.lc_trk_g2_2
 (27 9)  (135 441)  (135 441)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 441)  (136 441)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 441)  (137 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 441)  (138 441)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (32 9)  (140 441)  (140 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (141 441)  (141 441)  routing T_2_27.lc_trk_g2_2 <X> T_2_27.input_2_4
 (35 9)  (143 441)  (143 441)  routing T_2_27.lc_trk_g2_2 <X> T_2_27.input_2_4
 (36 9)  (144 441)  (144 441)  LC_4 Logic Functioning bit
 (38 9)  (146 441)  (146 441)  LC_4 Logic Functioning bit
 (40 9)  (148 441)  (148 441)  LC_4 Logic Functioning bit
 (42 9)  (150 441)  (150 441)  LC_4 Logic Functioning bit
 (14 10)  (122 442)  (122 442)  routing T_2_27.bnl_op_4 <X> T_2_27.lc_trk_g2_4
 (17 10)  (125 442)  (125 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (133 442)  (133 442)  routing T_2_27.wire_logic_cluster/lc_6/out <X> T_2_27.lc_trk_g2_6
 (28 10)  (136 442)  (136 442)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 442)  (137 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 442)  (138 442)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (139 442)  (139 442)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 442)  (140 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 442)  (142 442)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 442)  (144 442)  LC_5 Logic Functioning bit
 (38 10)  (146 442)  (146 442)  LC_5 Logic Functioning bit
 (40 10)  (148 442)  (148 442)  LC_5 Logic Functioning bit
 (41 10)  (149 442)  (149 442)  LC_5 Logic Functioning bit
 (42 10)  (150 442)  (150 442)  LC_5 Logic Functioning bit
 (43 10)  (151 442)  (151 442)  LC_5 Logic Functioning bit
 (14 11)  (122 443)  (122 443)  routing T_2_27.bnl_op_4 <X> T_2_27.lc_trk_g2_4
 (17 11)  (125 443)  (125 443)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (130 443)  (130 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (134 443)  (134 443)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (135 443)  (135 443)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 443)  (136 443)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 443)  (137 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 443)  (138 443)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (139 443)  (139 443)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 443)  (144 443)  LC_5 Logic Functioning bit
 (38 11)  (146 443)  (146 443)  LC_5 Logic Functioning bit
 (40 11)  (148 443)  (148 443)  LC_5 Logic Functioning bit
 (41 11)  (149 443)  (149 443)  LC_5 Logic Functioning bit
 (42 11)  (150 443)  (150 443)  LC_5 Logic Functioning bit
 (43 11)  (151 443)  (151 443)  LC_5 Logic Functioning bit
 (52 11)  (160 443)  (160 443)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (5 12)  (113 444)  (113 444)  routing T_2_27.sp4_v_b_9 <X> T_2_27.sp4_h_r_9
 (12 12)  (120 444)  (120 444)  routing T_2_27.sp4_v_b_5 <X> T_2_27.sp4_h_r_11
 (17 12)  (125 444)  (125 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (126 444)  (126 444)  routing T_2_27.wire_logic_cluster/lc_1/out <X> T_2_27.lc_trk_g3_1
 (25 12)  (133 444)  (133 444)  routing T_2_27.wire_logic_cluster/lc_2/out <X> T_2_27.lc_trk_g3_2
 (26 12)  (134 444)  (134 444)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_6/in_0
 (28 12)  (136 444)  (136 444)  routing T_2_27.lc_trk_g2_5 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 444)  (137 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 444)  (138 444)  routing T_2_27.lc_trk_g2_5 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 444)  (139 444)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 444)  (140 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (142 444)  (142 444)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (41 12)  (149 444)  (149 444)  LC_6 Logic Functioning bit
 (43 12)  (151 444)  (151 444)  LC_6 Logic Functioning bit
 (45 12)  (153 444)  (153 444)  LC_6 Logic Functioning bit
 (47 12)  (155 444)  (155 444)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (6 13)  (114 445)  (114 445)  routing T_2_27.sp4_v_b_9 <X> T_2_27.sp4_h_r_9
 (11 13)  (119 445)  (119 445)  routing T_2_27.sp4_v_b_5 <X> T_2_27.sp4_h_r_11
 (13 13)  (121 445)  (121 445)  routing T_2_27.sp4_v_b_5 <X> T_2_27.sp4_h_r_11
 (22 13)  (130 445)  (130 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (134 445)  (134 445)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 445)  (136 445)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 445)  (137 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (145 445)  (145 445)  LC_6 Logic Functioning bit
 (39 13)  (147 445)  (147 445)  LC_6 Logic Functioning bit
 (40 13)  (148 445)  (148 445)  LC_6 Logic Functioning bit
 (41 13)  (149 445)  (149 445)  LC_6 Logic Functioning bit
 (42 13)  (150 445)  (150 445)  LC_6 Logic Functioning bit
 (43 13)  (151 445)  (151 445)  LC_6 Logic Functioning bit
 (44 13)  (152 445)  (152 445)  LC_6 Logic Functioning bit
 (0 14)  (108 446)  (108 446)  routing T_2_27.glb_netwk_6 <X> T_2_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 446)  (109 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (111 446)  (111 446)  routing T_2_27.sp12_h_r_1 <X> T_2_27.sp12_v_t_22
 (7 14)  (115 446)  (115 446)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (119 446)  (119 446)  routing T_2_27.sp4_v_b_8 <X> T_2_27.sp4_v_t_46
 (25 14)  (133 446)  (133 446)  routing T_2_27.sp4_v_b_38 <X> T_2_27.lc_trk_g3_6
 (27 14)  (135 446)  (135 446)  routing T_2_27.lc_trk_g1_1 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 446)  (137 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 446)  (140 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 446)  (141 446)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 446)  (142 446)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 446)  (144 446)  LC_7 Logic Functioning bit
 (37 14)  (145 446)  (145 446)  LC_7 Logic Functioning bit
 (38 14)  (146 446)  (146 446)  LC_7 Logic Functioning bit
 (39 14)  (147 446)  (147 446)  LC_7 Logic Functioning bit
 (40 14)  (148 446)  (148 446)  LC_7 Logic Functioning bit
 (41 14)  (149 446)  (149 446)  LC_7 Logic Functioning bit
 (42 14)  (150 446)  (150 446)  LC_7 Logic Functioning bit
 (43 14)  (151 446)  (151 446)  LC_7 Logic Functioning bit
 (0 15)  (108 447)  (108 447)  routing T_2_27.glb_netwk_6 <X> T_2_27.wire_logic_cluster/lc_7/s_r
 (3 15)  (111 447)  (111 447)  routing T_2_27.sp12_h_r_1 <X> T_2_27.sp12_v_t_22
 (7 15)  (115 447)  (115 447)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (120 447)  (120 447)  routing T_2_27.sp4_v_b_8 <X> T_2_27.sp4_v_t_46
 (22 15)  (130 447)  (130 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (131 447)  (131 447)  routing T_2_27.sp4_v_b_38 <X> T_2_27.lc_trk_g3_6
 (25 15)  (133 447)  (133 447)  routing T_2_27.sp4_v_b_38 <X> T_2_27.lc_trk_g3_6
 (29 15)  (137 447)  (137 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (144 447)  (144 447)  LC_7 Logic Functioning bit
 (37 15)  (145 447)  (145 447)  LC_7 Logic Functioning bit
 (38 15)  (146 447)  (146 447)  LC_7 Logic Functioning bit
 (39 15)  (147 447)  (147 447)  LC_7 Logic Functioning bit
 (41 15)  (149 447)  (149 447)  LC_7 Logic Functioning bit
 (43 15)  (151 447)  (151 447)  LC_7 Logic Functioning bit
 (52 15)  (160 447)  (160 447)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_3_27

 (5 0)  (167 432)  (167 432)  routing T_3_27.sp4_v_b_0 <X> T_3_27.sp4_h_r_0
 (25 0)  (187 432)  (187 432)  routing T_3_27.sp12_h_r_2 <X> T_3_27.lc_trk_g0_2
 (28 0)  (190 432)  (190 432)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 432)  (191 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 432)  (192 432)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 432)  (194 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (198 432)  (198 432)  LC_0 Logic Functioning bit
 (37 0)  (199 432)  (199 432)  LC_0 Logic Functioning bit
 (38 0)  (200 432)  (200 432)  LC_0 Logic Functioning bit
 (39 0)  (201 432)  (201 432)  LC_0 Logic Functioning bit
 (44 0)  (206 432)  (206 432)  LC_0 Logic Functioning bit
 (6 1)  (168 433)  (168 433)  routing T_3_27.sp4_v_b_0 <X> T_3_27.sp4_h_r_0
 (22 1)  (184 433)  (184 433)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (186 433)  (186 433)  routing T_3_27.sp12_h_r_2 <X> T_3_27.lc_trk_g0_2
 (25 1)  (187 433)  (187 433)  routing T_3_27.sp12_h_r_2 <X> T_3_27.lc_trk_g0_2
 (30 1)  (192 433)  (192 433)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (40 1)  (202 433)  (202 433)  LC_0 Logic Functioning bit
 (41 1)  (203 433)  (203 433)  LC_0 Logic Functioning bit
 (42 1)  (204 433)  (204 433)  LC_0 Logic Functioning bit
 (43 1)  (205 433)  (205 433)  LC_0 Logic Functioning bit
 (49 1)  (211 433)  (211 433)  Carry_In_Mux bit 

 (0 2)  (162 434)  (162 434)  routing T_3_27.glb_netwk_7 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (1 2)  (163 434)  (163 434)  routing T_3_27.glb_netwk_7 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (2 2)  (164 434)  (164 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (179 434)  (179 434)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (180 434)  (180 434)  routing T_3_27.wire_logic_cluster/lc_5/out <X> T_3_27.lc_trk_g0_5
 (22 2)  (184 434)  (184 434)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (187 434)  (187 434)  routing T_3_27.sp4_h_l_11 <X> T_3_27.lc_trk_g0_6
 (27 2)  (189 434)  (189 434)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 434)  (191 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 434)  (194 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (198 434)  (198 434)  LC_1 Logic Functioning bit
 (37 2)  (199 434)  (199 434)  LC_1 Logic Functioning bit
 (38 2)  (200 434)  (200 434)  LC_1 Logic Functioning bit
 (39 2)  (201 434)  (201 434)  LC_1 Logic Functioning bit
 (44 2)  (206 434)  (206 434)  LC_1 Logic Functioning bit
 (0 3)  (162 435)  (162 435)  routing T_3_27.glb_netwk_7 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (8 3)  (170 435)  (170 435)  routing T_3_27.sp4_h_r_1 <X> T_3_27.sp4_v_t_36
 (9 3)  (171 435)  (171 435)  routing T_3_27.sp4_h_r_1 <X> T_3_27.sp4_v_t_36
 (22 3)  (184 435)  (184 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (185 435)  (185 435)  routing T_3_27.sp4_h_l_11 <X> T_3_27.lc_trk_g0_6
 (24 3)  (186 435)  (186 435)  routing T_3_27.sp4_h_l_11 <X> T_3_27.lc_trk_g0_6
 (25 3)  (187 435)  (187 435)  routing T_3_27.sp4_h_l_11 <X> T_3_27.lc_trk_g0_6
 (30 3)  (192 435)  (192 435)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (40 3)  (202 435)  (202 435)  LC_1 Logic Functioning bit
 (41 3)  (203 435)  (203 435)  LC_1 Logic Functioning bit
 (42 3)  (204 435)  (204 435)  LC_1 Logic Functioning bit
 (43 3)  (205 435)  (205 435)  LC_1 Logic Functioning bit
 (5 4)  (167 436)  (167 436)  routing T_3_27.sp4_v_b_9 <X> T_3_27.sp4_h_r_3
 (21 4)  (183 436)  (183 436)  routing T_3_27.wire_logic_cluster/lc_3/out <X> T_3_27.lc_trk_g1_3
 (22 4)  (184 436)  (184 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (190 436)  (190 436)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 436)  (191 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 436)  (194 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (199 436)  (199 436)  LC_2 Logic Functioning bit
 (39 4)  (201 436)  (201 436)  LC_2 Logic Functioning bit
 (41 4)  (203 436)  (203 436)  LC_2 Logic Functioning bit
 (43 4)  (205 436)  (205 436)  LC_2 Logic Functioning bit
 (4 5)  (166 437)  (166 437)  routing T_3_27.sp4_v_b_9 <X> T_3_27.sp4_h_r_3
 (6 5)  (168 437)  (168 437)  routing T_3_27.sp4_v_b_9 <X> T_3_27.sp4_h_r_3
 (22 5)  (184 437)  (184 437)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (186 437)  (186 437)  routing T_3_27.top_op_2 <X> T_3_27.lc_trk_g1_2
 (25 5)  (187 437)  (187 437)  routing T_3_27.top_op_2 <X> T_3_27.lc_trk_g1_2
 (30 5)  (192 437)  (192 437)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (37 5)  (199 437)  (199 437)  LC_2 Logic Functioning bit
 (39 5)  (201 437)  (201 437)  LC_2 Logic Functioning bit
 (41 5)  (203 437)  (203 437)  LC_2 Logic Functioning bit
 (43 5)  (205 437)  (205 437)  LC_2 Logic Functioning bit
 (4 6)  (166 438)  (166 438)  routing T_3_27.sp4_v_b_7 <X> T_3_27.sp4_v_t_38
 (6 6)  (168 438)  (168 438)  routing T_3_27.sp4_v_b_7 <X> T_3_27.sp4_v_t_38
 (26 6)  (188 438)  (188 438)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (29 6)  (191 438)  (191 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 438)  (192 438)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (193 438)  (193 438)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 438)  (194 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 438)  (195 438)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (196 438)  (196 438)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (41 6)  (203 438)  (203 438)  LC_3 Logic Functioning bit
 (43 6)  (205 438)  (205 438)  LC_3 Logic Functioning bit
 (26 7)  (188 439)  (188 439)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (189 439)  (189 439)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 439)  (190 439)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 439)  (191 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 439)  (192 439)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (193 439)  (193 439)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (198 439)  (198 439)  LC_3 Logic Functioning bit
 (37 7)  (199 439)  (199 439)  LC_3 Logic Functioning bit
 (38 7)  (200 439)  (200 439)  LC_3 Logic Functioning bit
 (39 7)  (201 439)  (201 439)  LC_3 Logic Functioning bit
 (40 7)  (202 439)  (202 439)  LC_3 Logic Functioning bit
 (42 7)  (204 439)  (204 439)  LC_3 Logic Functioning bit
 (21 8)  (183 440)  (183 440)  routing T_3_27.rgt_op_3 <X> T_3_27.lc_trk_g2_3
 (22 8)  (184 440)  (184 440)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (186 440)  (186 440)  routing T_3_27.rgt_op_3 <X> T_3_27.lc_trk_g2_3
 (27 8)  (189 440)  (189 440)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (190 440)  (190 440)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 440)  (191 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 440)  (192 440)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (193 440)  (193 440)  routing T_3_27.lc_trk_g0_5 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 440)  (194 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (197 440)  (197 440)  routing T_3_27.lc_trk_g3_5 <X> T_3_27.input_2_4
 (36 8)  (198 440)  (198 440)  LC_4 Logic Functioning bit
 (37 8)  (199 440)  (199 440)  LC_4 Logic Functioning bit
 (43 8)  (205 440)  (205 440)  LC_4 Logic Functioning bit
 (46 8)  (208 440)  (208 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (214 440)  (214 440)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (32 9)  (194 441)  (194 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (195 441)  (195 441)  routing T_3_27.lc_trk_g3_5 <X> T_3_27.input_2_4
 (34 9)  (196 441)  (196 441)  routing T_3_27.lc_trk_g3_5 <X> T_3_27.input_2_4
 (36 9)  (198 441)  (198 441)  LC_4 Logic Functioning bit
 (37 9)  (199 441)  (199 441)  LC_4 Logic Functioning bit
 (43 9)  (205 441)  (205 441)  LC_4 Logic Functioning bit
 (13 10)  (175 442)  (175 442)  routing T_3_27.sp4_v_b_8 <X> T_3_27.sp4_v_t_45
 (17 10)  (179 442)  (179 442)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (180 442)  (180 442)  routing T_3_27.bnl_op_5 <X> T_3_27.lc_trk_g2_5
 (21 10)  (183 442)  (183 442)  routing T_3_27.wire_logic_cluster/lc_7/out <X> T_3_27.lc_trk_g2_7
 (22 10)  (184 442)  (184 442)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (188 442)  (188 442)  routing T_3_27.lc_trk_g0_7 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (29 10)  (191 442)  (191 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 442)  (192 442)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (193 442)  (193 442)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 442)  (194 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 442)  (195 442)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 442)  (196 442)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 442)  (197 442)  routing T_3_27.lc_trk_g0_5 <X> T_3_27.input_2_5
 (36 10)  (198 442)  (198 442)  LC_5 Logic Functioning bit
 (37 10)  (199 442)  (199 442)  LC_5 Logic Functioning bit
 (38 10)  (200 442)  (200 442)  LC_5 Logic Functioning bit
 (41 10)  (203 442)  (203 442)  LC_5 Logic Functioning bit
 (42 10)  (204 442)  (204 442)  LC_5 Logic Functioning bit
 (43 10)  (205 442)  (205 442)  LC_5 Logic Functioning bit
 (45 10)  (207 442)  (207 442)  LC_5 Logic Functioning bit
 (46 10)  (208 442)  (208 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (209 442)  (209 442)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (213 442)  (213 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (215 442)  (215 442)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (18 11)  (180 443)  (180 443)  routing T_3_27.bnl_op_5 <X> T_3_27.lc_trk_g2_5
 (26 11)  (188 443)  (188 443)  routing T_3_27.lc_trk_g0_7 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 443)  (191 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 443)  (192 443)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (193 443)  (193 443)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 443)  (194 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (199 443)  (199 443)  LC_5 Logic Functioning bit
 (39 11)  (201 443)  (201 443)  LC_5 Logic Functioning bit
 (40 11)  (202 443)  (202 443)  LC_5 Logic Functioning bit
 (41 11)  (203 443)  (203 443)  LC_5 Logic Functioning bit
 (42 11)  (204 443)  (204 443)  LC_5 Logic Functioning bit
 (0 12)  (162 444)  (162 444)  routing T_3_27.glb_netwk_6 <X> T_3_27.glb2local_3
 (1 12)  (163 444)  (163 444)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (27 12)  (189 444)  (189 444)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 444)  (190 444)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 444)  (191 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 444)  (192 444)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (193 444)  (193 444)  routing T_3_27.lc_trk_g2_5 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 444)  (194 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 444)  (195 444)  routing T_3_27.lc_trk_g2_5 <X> T_3_27.wire_logic_cluster/lc_6/in_3
 (1 13)  (163 445)  (163 445)  routing T_3_27.glb_netwk_6 <X> T_3_27.glb2local_3
 (10 13)  (172 445)  (172 445)  routing T_3_27.sp4_h_r_5 <X> T_3_27.sp4_v_b_10
 (26 13)  (188 445)  (188 445)  routing T_3_27.lc_trk_g0_2 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 445)  (191 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (199 445)  (199 445)  LC_6 Logic Functioning bit
 (39 13)  (201 445)  (201 445)  LC_6 Logic Functioning bit
 (48 13)  (210 445)  (210 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (7 14)  (169 446)  (169 446)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (178 446)  (178 446)  routing T_3_27.sp4_v_b_37 <X> T_3_27.lc_trk_g3_5
 (17 14)  (179 446)  (179 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (180 446)  (180 446)  routing T_3_27.sp4_v_b_37 <X> T_3_27.lc_trk_g3_5
 (22 14)  (184 446)  (184 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (185 446)  (185 446)  routing T_3_27.sp4_h_r_31 <X> T_3_27.lc_trk_g3_7
 (24 14)  (186 446)  (186 446)  routing T_3_27.sp4_h_r_31 <X> T_3_27.lc_trk_g3_7
 (29 14)  (191 446)  (191 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 446)  (192 446)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (193 446)  (193 446)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 446)  (194 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 446)  (195 446)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 446)  (196 446)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (41 14)  (203 446)  (203 446)  LC_7 Logic Functioning bit
 (43 14)  (205 446)  (205 446)  LC_7 Logic Functioning bit
 (7 15)  (169 447)  (169 447)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (176 447)  (176 447)  routing T_3_27.sp4_r_v_b_44 <X> T_3_27.lc_trk_g3_4
 (17 15)  (179 447)  (179 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (180 447)  (180 447)  routing T_3_27.sp4_v_b_37 <X> T_3_27.lc_trk_g3_5
 (21 15)  (183 447)  (183 447)  routing T_3_27.sp4_h_r_31 <X> T_3_27.lc_trk_g3_7
 (22 15)  (184 447)  (184 447)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (186 447)  (186 447)  routing T_3_27.tnl_op_6 <X> T_3_27.lc_trk_g3_6
 (25 15)  (187 447)  (187 447)  routing T_3_27.tnl_op_6 <X> T_3_27.lc_trk_g3_6
 (26 15)  (188 447)  (188 447)  routing T_3_27.lc_trk_g1_2 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (189 447)  (189 447)  routing T_3_27.lc_trk_g1_2 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 447)  (191 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (192 447)  (192 447)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (193 447)  (193 447)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (198 447)  (198 447)  LC_7 Logic Functioning bit
 (37 15)  (199 447)  (199 447)  LC_7 Logic Functioning bit
 (38 15)  (200 447)  (200 447)  LC_7 Logic Functioning bit
 (39 15)  (201 447)  (201 447)  LC_7 Logic Functioning bit
 (40 15)  (202 447)  (202 447)  LC_7 Logic Functioning bit
 (42 15)  (204 447)  (204 447)  LC_7 Logic Functioning bit


LogicTile_4_27

 (15 0)  (231 432)  (231 432)  routing T_4_27.bot_op_1 <X> T_4_27.lc_trk_g0_1
 (17 0)  (233 432)  (233 432)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (28 0)  (244 432)  (244 432)  routing T_4_27.lc_trk_g2_1 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 432)  (245 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (247 432)  (247 432)  routing T_4_27.lc_trk_g1_6 <X> T_4_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 432)  (248 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 432)  (250 432)  routing T_4_27.lc_trk_g1_6 <X> T_4_27.wire_logic_cluster/lc_0/in_3
 (37 0)  (253 432)  (253 432)  LC_0 Logic Functioning bit
 (39 0)  (255 432)  (255 432)  LC_0 Logic Functioning bit
 (41 0)  (257 432)  (257 432)  LC_0 Logic Functioning bit
 (43 0)  (259 432)  (259 432)  LC_0 Logic Functioning bit
 (46 0)  (262 432)  (262 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (242 433)  (242 433)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (243 433)  (243 433)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (244 433)  (244 433)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 433)  (245 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 433)  (247 433)  routing T_4_27.lc_trk_g1_6 <X> T_4_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 433)  (248 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (249 433)  (249 433)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.input_2_0
 (35 1)  (251 433)  (251 433)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.input_2_0
 (37 1)  (253 433)  (253 433)  LC_0 Logic Functioning bit
 (39 1)  (255 433)  (255 433)  LC_0 Logic Functioning bit
 (41 1)  (257 433)  (257 433)  LC_0 Logic Functioning bit
 (43 1)  (259 433)  (259 433)  LC_0 Logic Functioning bit
 (0 2)  (216 434)  (216 434)  routing T_4_27.glb_netwk_7 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (1 2)  (217 434)  (217 434)  routing T_4_27.glb_netwk_7 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (2 2)  (218 434)  (218 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (230 434)  (230 434)  routing T_4_27.wire_logic_cluster/lc_4/out <X> T_4_27.lc_trk_g0_4
 (25 2)  (241 434)  (241 434)  routing T_4_27.wire_logic_cluster/lc_6/out <X> T_4_27.lc_trk_g0_6
 (28 2)  (244 434)  (244 434)  routing T_4_27.lc_trk_g2_4 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 434)  (245 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 434)  (246 434)  routing T_4_27.lc_trk_g2_4 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (247 434)  (247 434)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 434)  (248 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 434)  (249 434)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (250 434)  (250 434)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (35 2)  (251 434)  (251 434)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.input_2_1
 (37 2)  (253 434)  (253 434)  LC_1 Logic Functioning bit
 (42 2)  (258 434)  (258 434)  LC_1 Logic Functioning bit
 (45 2)  (261 434)  (261 434)  LC_1 Logic Functioning bit
 (0 3)  (216 435)  (216 435)  routing T_4_27.glb_netwk_7 <X> T_4_27.wire_logic_cluster/lc_7/clk
 (4 3)  (220 435)  (220 435)  routing T_4_27.sp4_v_b_7 <X> T_4_27.sp4_h_l_37
 (17 3)  (233 435)  (233 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (238 435)  (238 435)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 3)  (245 435)  (245 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 435)  (247 435)  routing T_4_27.lc_trk_g3_7 <X> T_4_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 435)  (248 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (249 435)  (249 435)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.input_2_1
 (34 3)  (250 435)  (250 435)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.input_2_1
 (35 3)  (251 435)  (251 435)  routing T_4_27.lc_trk_g3_6 <X> T_4_27.input_2_1
 (36 3)  (252 435)  (252 435)  LC_1 Logic Functioning bit
 (38 3)  (254 435)  (254 435)  LC_1 Logic Functioning bit
 (46 3)  (262 435)  (262 435)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (231 436)  (231 436)  routing T_4_27.bot_op_1 <X> T_4_27.lc_trk_g1_1
 (17 4)  (233 436)  (233 436)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (241 436)  (241 436)  routing T_4_27.lft_op_2 <X> T_4_27.lc_trk_g1_2
 (28 4)  (244 436)  (244 436)  routing T_4_27.lc_trk_g2_1 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 436)  (245 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 436)  (248 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 436)  (249 436)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 436)  (250 436)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (41 4)  (257 436)  (257 436)  LC_2 Logic Functioning bit
 (43 4)  (259 436)  (259 436)  LC_2 Logic Functioning bit
 (22 5)  (238 437)  (238 437)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (240 437)  (240 437)  routing T_4_27.lft_op_2 <X> T_4_27.lc_trk_g1_2
 (26 5)  (242 437)  (242 437)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (243 437)  (243 437)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 437)  (244 437)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 437)  (245 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (247 437)  (247 437)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 437)  (252 437)  LC_2 Logic Functioning bit
 (37 5)  (253 437)  (253 437)  LC_2 Logic Functioning bit
 (38 5)  (254 437)  (254 437)  LC_2 Logic Functioning bit
 (39 5)  (255 437)  (255 437)  LC_2 Logic Functioning bit
 (41 5)  (257 437)  (257 437)  LC_2 Logic Functioning bit
 (43 5)  (259 437)  (259 437)  LC_2 Logic Functioning bit
 (47 5)  (263 437)  (263 437)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (6 6)  (222 438)  (222 438)  routing T_4_27.sp4_v_b_0 <X> T_4_27.sp4_v_t_38
 (11 6)  (227 438)  (227 438)  routing T_4_27.sp4_h_r_11 <X> T_4_27.sp4_v_t_40
 (13 6)  (229 438)  (229 438)  routing T_4_27.sp4_h_r_11 <X> T_4_27.sp4_v_t_40
 (25 6)  (241 438)  (241 438)  routing T_4_27.sp4_h_r_14 <X> T_4_27.lc_trk_g1_6
 (26 6)  (242 438)  (242 438)  routing T_4_27.lc_trk_g1_6 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (29 6)  (245 438)  (245 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 438)  (246 438)  routing T_4_27.lc_trk_g0_4 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 438)  (248 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 438)  (249 438)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (250 438)  (250 438)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 438)  (252 438)  LC_3 Logic Functioning bit
 (37 6)  (253 438)  (253 438)  LC_3 Logic Functioning bit
 (5 7)  (221 439)  (221 439)  routing T_4_27.sp4_v_b_0 <X> T_4_27.sp4_v_t_38
 (11 7)  (227 439)  (227 439)  routing T_4_27.sp4_h_r_5 <X> T_4_27.sp4_h_l_40
 (12 7)  (228 439)  (228 439)  routing T_4_27.sp4_h_r_11 <X> T_4_27.sp4_v_t_40
 (22 7)  (238 439)  (238 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (239 439)  (239 439)  routing T_4_27.sp4_h_r_14 <X> T_4_27.lc_trk_g1_6
 (24 7)  (240 439)  (240 439)  routing T_4_27.sp4_h_r_14 <X> T_4_27.lc_trk_g1_6
 (26 7)  (242 439)  (242 439)  routing T_4_27.lc_trk_g1_6 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (243 439)  (243 439)  routing T_4_27.lc_trk_g1_6 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 439)  (245 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 439)  (247 439)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (248 439)  (248 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (249 439)  (249 439)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.input_2_3
 (34 7)  (250 439)  (250 439)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.input_2_3
 (35 7)  (251 439)  (251 439)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.input_2_3
 (38 7)  (254 439)  (254 439)  LC_3 Logic Functioning bit
 (39 7)  (255 439)  (255 439)  LC_3 Logic Functioning bit
 (40 7)  (256 439)  (256 439)  LC_3 Logic Functioning bit
 (41 7)  (257 439)  (257 439)  LC_3 Logic Functioning bit
 (42 7)  (258 439)  (258 439)  LC_3 Logic Functioning bit
 (43 7)  (259 439)  (259 439)  LC_3 Logic Functioning bit
 (17 8)  (233 440)  (233 440)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (234 440)  (234 440)  routing T_4_27.wire_logic_cluster/lc_1/out <X> T_4_27.lc_trk_g2_1
 (22 8)  (238 440)  (238 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (239 440)  (239 440)  routing T_4_27.sp4_h_r_27 <X> T_4_27.lc_trk_g2_3
 (24 8)  (240 440)  (240 440)  routing T_4_27.sp4_h_r_27 <X> T_4_27.lc_trk_g2_3
 (25 8)  (241 440)  (241 440)  routing T_4_27.sp4_h_r_42 <X> T_4_27.lc_trk_g2_2
 (27 8)  (243 440)  (243 440)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 440)  (244 440)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 440)  (245 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 440)  (246 440)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 440)  (248 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (250 440)  (250 440)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (251 440)  (251 440)  routing T_4_27.lc_trk_g2_4 <X> T_4_27.input_2_4
 (37 8)  (253 440)  (253 440)  LC_4 Logic Functioning bit
 (45 8)  (261 440)  (261 440)  LC_4 Logic Functioning bit
 (51 8)  (267 440)  (267 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (237 441)  (237 441)  routing T_4_27.sp4_h_r_27 <X> T_4_27.lc_trk_g2_3
 (22 9)  (238 441)  (238 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (239 441)  (239 441)  routing T_4_27.sp4_h_r_42 <X> T_4_27.lc_trk_g2_2
 (24 9)  (240 441)  (240 441)  routing T_4_27.sp4_h_r_42 <X> T_4_27.lc_trk_g2_2
 (25 9)  (241 441)  (241 441)  routing T_4_27.sp4_h_r_42 <X> T_4_27.lc_trk_g2_2
 (27 9)  (243 441)  (243 441)  routing T_4_27.lc_trk_g1_1 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 441)  (245 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (247 441)  (247 441)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (248 441)  (248 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (249 441)  (249 441)  routing T_4_27.lc_trk_g2_4 <X> T_4_27.input_2_4
 (36 9)  (252 441)  (252 441)  LC_4 Logic Functioning bit
 (38 9)  (254 441)  (254 441)  LC_4 Logic Functioning bit
 (41 9)  (257 441)  (257 441)  LC_4 Logic Functioning bit
 (48 9)  (264 441)  (264 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (221 442)  (221 442)  routing T_4_27.sp4_v_b_6 <X> T_4_27.sp4_h_l_43
 (17 10)  (233 442)  (233 442)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (234 442)  (234 442)  routing T_4_27.bnl_op_5 <X> T_4_27.lc_trk_g2_5
 (32 10)  (248 442)  (248 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 442)  (249 442)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (250 442)  (250 442)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 442)  (252 442)  LC_5 Logic Functioning bit
 (38 10)  (254 442)  (254 442)  LC_5 Logic Functioning bit
 (14 11)  (230 443)  (230 443)  routing T_4_27.sp4_r_v_b_36 <X> T_4_27.lc_trk_g2_4
 (17 11)  (233 443)  (233 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (234 443)  (234 443)  routing T_4_27.bnl_op_5 <X> T_4_27.lc_trk_g2_5
 (26 11)  (242 443)  (242 443)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (243 443)  (243 443)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 443)  (244 443)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 443)  (245 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 443)  (247 443)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_5/in_3
 (37 11)  (253 443)  (253 443)  LC_5 Logic Functioning bit
 (39 11)  (255 443)  (255 443)  LC_5 Logic Functioning bit
 (51 11)  (267 443)  (267 443)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (220 444)  (220 444)  routing T_4_27.sp4_h_l_38 <X> T_4_27.sp4_v_b_9
 (6 12)  (222 444)  (222 444)  routing T_4_27.sp4_h_l_38 <X> T_4_27.sp4_v_b_9
 (8 12)  (224 444)  (224 444)  routing T_4_27.sp4_v_b_10 <X> T_4_27.sp4_h_r_10
 (9 12)  (225 444)  (225 444)  routing T_4_27.sp4_v_b_10 <X> T_4_27.sp4_h_r_10
 (21 12)  (237 444)  (237 444)  routing T_4_27.sp4_h_r_35 <X> T_4_27.lc_trk_g3_3
 (22 12)  (238 444)  (238 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (239 444)  (239 444)  routing T_4_27.sp4_h_r_35 <X> T_4_27.lc_trk_g3_3
 (24 12)  (240 444)  (240 444)  routing T_4_27.sp4_h_r_35 <X> T_4_27.lc_trk_g3_3
 (28 12)  (244 444)  (244 444)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 444)  (245 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (247 444)  (247 444)  routing T_4_27.lc_trk_g2_5 <X> T_4_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 444)  (248 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 444)  (249 444)  routing T_4_27.lc_trk_g2_5 <X> T_4_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (251 444)  (251 444)  routing T_4_27.lc_trk_g2_4 <X> T_4_27.input_2_6
 (37 12)  (253 444)  (253 444)  LC_6 Logic Functioning bit
 (45 12)  (261 444)  (261 444)  LC_6 Logic Functioning bit
 (47 12)  (263 444)  (263 444)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (221 445)  (221 445)  routing T_4_27.sp4_h_l_38 <X> T_4_27.sp4_v_b_9
 (22 13)  (238 445)  (238 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (241 445)  (241 445)  routing T_4_27.sp4_r_v_b_42 <X> T_4_27.lc_trk_g3_2
 (27 13)  (243 445)  (243 445)  routing T_4_27.lc_trk_g1_1 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 445)  (245 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 445)  (246 445)  routing T_4_27.lc_trk_g2_3 <X> T_4_27.wire_logic_cluster/lc_6/in_1
 (32 13)  (248 445)  (248 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (249 445)  (249 445)  routing T_4_27.lc_trk_g2_4 <X> T_4_27.input_2_6
 (36 13)  (252 445)  (252 445)  LC_6 Logic Functioning bit
 (38 13)  (254 445)  (254 445)  LC_6 Logic Functioning bit
 (41 13)  (257 445)  (257 445)  LC_6 Logic Functioning bit
 (44 13)  (260 445)  (260 445)  LC_6 Logic Functioning bit
 (48 13)  (264 445)  (264 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (216 446)  (216 446)  routing T_4_27.glb_netwk_6 <X> T_4_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 446)  (217 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (223 446)  (223 446)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (230 446)  (230 446)  routing T_4_27.sp4_h_r_44 <X> T_4_27.lc_trk_g3_4
 (21 14)  (237 446)  (237 446)  routing T_4_27.bnl_op_7 <X> T_4_27.lc_trk_g3_7
 (22 14)  (238 446)  (238 446)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (241 446)  (241 446)  routing T_4_27.sp4_h_r_46 <X> T_4_27.lc_trk_g3_6
 (29 14)  (245 446)  (245 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 446)  (246 446)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 446)  (248 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 446)  (249 446)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 446)  (250 446)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (41 14)  (257 446)  (257 446)  LC_7 Logic Functioning bit
 (43 14)  (259 446)  (259 446)  LC_7 Logic Functioning bit
 (0 15)  (216 447)  (216 447)  routing T_4_27.glb_netwk_6 <X> T_4_27.wire_logic_cluster/lc_7/s_r
 (7 15)  (223 447)  (223 447)  Column buffer control bit: LH_colbuf_cntl_6

 (10 15)  (226 447)  (226 447)  routing T_4_27.sp4_h_l_40 <X> T_4_27.sp4_v_t_47
 (14 15)  (230 447)  (230 447)  routing T_4_27.sp4_h_r_44 <X> T_4_27.lc_trk_g3_4
 (15 15)  (231 447)  (231 447)  routing T_4_27.sp4_h_r_44 <X> T_4_27.lc_trk_g3_4
 (16 15)  (232 447)  (232 447)  routing T_4_27.sp4_h_r_44 <X> T_4_27.lc_trk_g3_4
 (17 15)  (233 447)  (233 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (237 447)  (237 447)  routing T_4_27.bnl_op_7 <X> T_4_27.lc_trk_g3_7
 (22 15)  (238 447)  (238 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (239 447)  (239 447)  routing T_4_27.sp4_h_r_46 <X> T_4_27.lc_trk_g3_6
 (24 15)  (240 447)  (240 447)  routing T_4_27.sp4_h_r_46 <X> T_4_27.lc_trk_g3_6
 (25 15)  (241 447)  (241 447)  routing T_4_27.sp4_h_r_46 <X> T_4_27.lc_trk_g3_6
 (26 15)  (242 447)  (242 447)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (243 447)  (243 447)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 447)  (244 447)  routing T_4_27.lc_trk_g3_2 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 447)  (245 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 447)  (246 447)  routing T_4_27.lc_trk_g0_6 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (247 447)  (247 447)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (252 447)  (252 447)  LC_7 Logic Functioning bit
 (37 15)  (253 447)  (253 447)  LC_7 Logic Functioning bit
 (38 15)  (254 447)  (254 447)  LC_7 Logic Functioning bit
 (39 15)  (255 447)  (255 447)  LC_7 Logic Functioning bit
 (41 15)  (257 447)  (257 447)  LC_7 Logic Functioning bit
 (43 15)  (259 447)  (259 447)  LC_7 Logic Functioning bit
 (48 15)  (264 447)  (264 447)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_27

 (13 0)  (283 432)  (283 432)  routing T_5_27.sp4_h_l_39 <X> T_5_27.sp4_v_b_2
 (27 0)  (297 432)  (297 432)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 432)  (299 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 432)  (300 432)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (302 432)  (302 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 432)  (303 432)  routing T_5_27.lc_trk_g2_3 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 432)  (306 432)  LC_0 Logic Functioning bit
 (37 0)  (307 432)  (307 432)  LC_0 Logic Functioning bit
 (38 0)  (308 432)  (308 432)  LC_0 Logic Functioning bit
 (39 0)  (309 432)  (309 432)  LC_0 Logic Functioning bit
 (40 0)  (310 432)  (310 432)  LC_0 Logic Functioning bit
 (41 0)  (311 432)  (311 432)  LC_0 Logic Functioning bit
 (42 0)  (312 432)  (312 432)  LC_0 Logic Functioning bit
 (43 0)  (313 432)  (313 432)  LC_0 Logic Functioning bit
 (12 1)  (282 433)  (282 433)  routing T_5_27.sp4_h_l_39 <X> T_5_27.sp4_v_b_2
 (27 1)  (297 433)  (297 433)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 433)  (298 433)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 433)  (299 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (300 433)  (300 433)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (301 433)  (301 433)  routing T_5_27.lc_trk_g2_3 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (306 433)  (306 433)  LC_0 Logic Functioning bit
 (37 1)  (307 433)  (307 433)  LC_0 Logic Functioning bit
 (38 1)  (308 433)  (308 433)  LC_0 Logic Functioning bit
 (39 1)  (309 433)  (309 433)  LC_0 Logic Functioning bit
 (40 1)  (310 433)  (310 433)  LC_0 Logic Functioning bit
 (42 1)  (312 433)  (312 433)  LC_0 Logic Functioning bit
 (48 1)  (318 433)  (318 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (11 2)  (281 434)  (281 434)  routing T_5_27.sp4_v_b_11 <X> T_5_27.sp4_v_t_39
 (21 2)  (291 434)  (291 434)  routing T_5_27.sp4_h_l_10 <X> T_5_27.lc_trk_g0_7
 (22 2)  (292 434)  (292 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (293 434)  (293 434)  routing T_5_27.sp4_h_l_10 <X> T_5_27.lc_trk_g0_7
 (24 2)  (294 434)  (294 434)  routing T_5_27.sp4_h_l_10 <X> T_5_27.lc_trk_g0_7
 (12 3)  (282 435)  (282 435)  routing T_5_27.sp4_v_b_11 <X> T_5_27.sp4_v_t_39
 (14 3)  (284 435)  (284 435)  routing T_5_27.sp4_h_r_4 <X> T_5_27.lc_trk_g0_4
 (15 3)  (285 435)  (285 435)  routing T_5_27.sp4_h_r_4 <X> T_5_27.lc_trk_g0_4
 (16 3)  (286 435)  (286 435)  routing T_5_27.sp4_h_r_4 <X> T_5_27.lc_trk_g0_4
 (17 3)  (287 435)  (287 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (291 435)  (291 435)  routing T_5_27.sp4_h_l_10 <X> T_5_27.lc_trk_g0_7
 (17 4)  (287 436)  (287 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (292 436)  (292 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (293 436)  (293 436)  routing T_5_27.sp12_h_r_11 <X> T_5_27.lc_trk_g1_3
 (27 4)  (297 436)  (297 436)  routing T_5_27.lc_trk_g3_2 <X> T_5_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (298 436)  (298 436)  routing T_5_27.lc_trk_g3_2 <X> T_5_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 436)  (299 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (301 436)  (301 436)  routing T_5_27.lc_trk_g0_7 <X> T_5_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 436)  (302 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (306 436)  (306 436)  LC_2 Logic Functioning bit
 (38 4)  (308 436)  (308 436)  LC_2 Logic Functioning bit
 (41 4)  (311 436)  (311 436)  LC_2 Logic Functioning bit
 (43 4)  (313 436)  (313 436)  LC_2 Logic Functioning bit
 (8 5)  (278 437)  (278 437)  routing T_5_27.sp4_h_r_4 <X> T_5_27.sp4_v_b_4
 (28 5)  (298 437)  (298 437)  routing T_5_27.lc_trk_g2_0 <X> T_5_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 437)  (299 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (300 437)  (300 437)  routing T_5_27.lc_trk_g3_2 <X> T_5_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (301 437)  (301 437)  routing T_5_27.lc_trk_g0_7 <X> T_5_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 437)  (306 437)  LC_2 Logic Functioning bit
 (38 5)  (308 437)  (308 437)  LC_2 Logic Functioning bit
 (40 5)  (310 437)  (310 437)  LC_2 Logic Functioning bit
 (42 5)  (312 437)  (312 437)  LC_2 Logic Functioning bit
 (4 6)  (274 438)  (274 438)  routing T_5_27.sp4_v_b_3 <X> T_5_27.sp4_v_t_38
 (8 6)  (278 438)  (278 438)  routing T_5_27.sp4_h_r_4 <X> T_5_27.sp4_h_l_41
 (11 6)  (281 438)  (281 438)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_v_t_40
 (25 6)  (295 438)  (295 438)  routing T_5_27.sp12_h_l_5 <X> T_5_27.lc_trk_g1_6
 (26 6)  (296 438)  (296 438)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (32 6)  (302 438)  (302 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (304 438)  (304 438)  routing T_5_27.lc_trk_g1_1 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 438)  (306 438)  LC_3 Logic Functioning bit
 (37 6)  (307 438)  (307 438)  LC_3 Logic Functioning bit
 (39 6)  (309 438)  (309 438)  LC_3 Logic Functioning bit
 (43 6)  (313 438)  (313 438)  LC_3 Logic Functioning bit
 (50 6)  (320 438)  (320 438)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (292 439)  (292 439)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (294 439)  (294 439)  routing T_5_27.sp12_h_l_5 <X> T_5_27.lc_trk_g1_6
 (25 7)  (295 439)  (295 439)  routing T_5_27.sp12_h_l_5 <X> T_5_27.lc_trk_g1_6
 (26 7)  (296 439)  (296 439)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (297 439)  (297 439)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 439)  (299 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (306 439)  (306 439)  LC_3 Logic Functioning bit
 (37 7)  (307 439)  (307 439)  LC_3 Logic Functioning bit
 (38 7)  (308 439)  (308 439)  LC_3 Logic Functioning bit
 (42 7)  (312 439)  (312 439)  LC_3 Logic Functioning bit
 (5 8)  (275 440)  (275 440)  routing T_5_27.sp4_v_b_6 <X> T_5_27.sp4_h_r_6
 (8 8)  (278 440)  (278 440)  routing T_5_27.sp4_h_l_42 <X> T_5_27.sp4_h_r_7
 (21 8)  (291 440)  (291 440)  routing T_5_27.sp4_v_t_14 <X> T_5_27.lc_trk_g2_3
 (22 8)  (292 440)  (292 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (293 440)  (293 440)  routing T_5_27.sp4_v_t_14 <X> T_5_27.lc_trk_g2_3
 (6 9)  (276 441)  (276 441)  routing T_5_27.sp4_v_b_6 <X> T_5_27.sp4_h_r_6
 (11 9)  (281 441)  (281 441)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_h_r_8
 (13 9)  (283 441)  (283 441)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_h_r_8
 (14 9)  (284 441)  (284 441)  routing T_5_27.sp4_h_r_24 <X> T_5_27.lc_trk_g2_0
 (15 9)  (285 441)  (285 441)  routing T_5_27.sp4_h_r_24 <X> T_5_27.lc_trk_g2_0
 (16 9)  (286 441)  (286 441)  routing T_5_27.sp4_h_r_24 <X> T_5_27.lc_trk_g2_0
 (17 9)  (287 441)  (287 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (5 10)  (275 442)  (275 442)  routing T_5_27.sp4_v_b_6 <X> T_5_27.sp4_h_l_43
 (14 10)  (284 442)  (284 442)  routing T_5_27.sp4_h_r_44 <X> T_5_27.lc_trk_g2_4
 (15 10)  (285 442)  (285 442)  routing T_5_27.sp4_h_r_45 <X> T_5_27.lc_trk_g2_5
 (16 10)  (286 442)  (286 442)  routing T_5_27.sp4_h_r_45 <X> T_5_27.lc_trk_g2_5
 (17 10)  (287 442)  (287 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (288 442)  (288 442)  routing T_5_27.sp4_h_r_45 <X> T_5_27.lc_trk_g2_5
 (21 10)  (291 442)  (291 442)  routing T_5_27.sp4_h_l_34 <X> T_5_27.lc_trk_g2_7
 (22 10)  (292 442)  (292 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (293 442)  (293 442)  routing T_5_27.sp4_h_l_34 <X> T_5_27.lc_trk_g2_7
 (24 10)  (294 442)  (294 442)  routing T_5_27.sp4_h_l_34 <X> T_5_27.lc_trk_g2_7
 (26 10)  (296 442)  (296 442)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 442)  (297 442)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (298 442)  (298 442)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 442)  (299 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (302 442)  (302 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 442)  (304 442)  routing T_5_27.lc_trk_g1_3 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 442)  (306 442)  LC_5 Logic Functioning bit
 (37 10)  (307 442)  (307 442)  LC_5 Logic Functioning bit
 (38 10)  (308 442)  (308 442)  LC_5 Logic Functioning bit
 (39 10)  (309 442)  (309 442)  LC_5 Logic Functioning bit
 (40 10)  (310 442)  (310 442)  LC_5 Logic Functioning bit
 (41 10)  (311 442)  (311 442)  LC_5 Logic Functioning bit
 (42 10)  (312 442)  (312 442)  LC_5 Logic Functioning bit
 (43 10)  (313 442)  (313 442)  LC_5 Logic Functioning bit
 (14 11)  (284 443)  (284 443)  routing T_5_27.sp4_h_r_44 <X> T_5_27.lc_trk_g2_4
 (15 11)  (285 443)  (285 443)  routing T_5_27.sp4_h_r_44 <X> T_5_27.lc_trk_g2_4
 (16 11)  (286 443)  (286 443)  routing T_5_27.sp4_h_r_44 <X> T_5_27.lc_trk_g2_4
 (17 11)  (287 443)  (287 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (288 443)  (288 443)  routing T_5_27.sp4_h_r_45 <X> T_5_27.lc_trk_g2_5
 (21 11)  (291 443)  (291 443)  routing T_5_27.sp4_h_l_34 <X> T_5_27.lc_trk_g2_7
 (26 11)  (296 443)  (296 443)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (297 443)  (297 443)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 443)  (299 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (301 443)  (301 443)  routing T_5_27.lc_trk_g1_3 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (306 443)  (306 443)  LC_5 Logic Functioning bit
 (37 11)  (307 443)  (307 443)  LC_5 Logic Functioning bit
 (38 11)  (308 443)  (308 443)  LC_5 Logic Functioning bit
 (39 11)  (309 443)  (309 443)  LC_5 Logic Functioning bit
 (41 11)  (311 443)  (311 443)  LC_5 Logic Functioning bit
 (43 11)  (313 443)  (313 443)  LC_5 Logic Functioning bit
 (16 12)  (286 444)  (286 444)  routing T_5_27.sp4_v_b_33 <X> T_5_27.lc_trk_g3_1
 (17 12)  (287 444)  (287 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (288 444)  (288 444)  routing T_5_27.sp4_v_b_33 <X> T_5_27.lc_trk_g3_1
 (25 12)  (295 444)  (295 444)  routing T_5_27.sp4_v_b_26 <X> T_5_27.lc_trk_g3_2
 (8 13)  (278 445)  (278 445)  routing T_5_27.sp4_h_l_41 <X> T_5_27.sp4_v_b_10
 (9 13)  (279 445)  (279 445)  routing T_5_27.sp4_h_l_41 <X> T_5_27.sp4_v_b_10
 (10 13)  (280 445)  (280 445)  routing T_5_27.sp4_h_l_41 <X> T_5_27.sp4_v_b_10
 (18 13)  (288 445)  (288 445)  routing T_5_27.sp4_v_b_33 <X> T_5_27.lc_trk_g3_1
 (22 13)  (292 445)  (292 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (293 445)  (293 445)  routing T_5_27.sp4_v_b_26 <X> T_5_27.lc_trk_g3_2
 (7 14)  (277 446)  (277 446)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (278 446)  (278 446)  routing T_5_27.sp4_h_r_10 <X> T_5_27.sp4_h_l_47
 (26 14)  (296 446)  (296 446)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_7/in_0
 (29 14)  (299 446)  (299 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 446)  (300 446)  routing T_5_27.lc_trk_g0_4 <X> T_5_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (301 446)  (301 446)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 446)  (302 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 446)  (303 446)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 446)  (305 446)  routing T_5_27.lc_trk_g2_7 <X> T_5_27.input_2_7
 (36 14)  (306 446)  (306 446)  LC_7 Logic Functioning bit
 (38 14)  (308 446)  (308 446)  LC_7 Logic Functioning bit
 (39 14)  (309 446)  (309 446)  LC_7 Logic Functioning bit
 (40 14)  (310 446)  (310 446)  LC_7 Logic Functioning bit
 (41 14)  (311 446)  (311 446)  LC_7 Logic Functioning bit
 (43 14)  (313 446)  (313 446)  LC_7 Logic Functioning bit
 (7 15)  (277 447)  (277 447)  Column buffer control bit: LH_colbuf_cntl_6

 (28 15)  (298 447)  (298 447)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 447)  (299 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (302 447)  (302 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (303 447)  (303 447)  routing T_5_27.lc_trk_g2_7 <X> T_5_27.input_2_7
 (35 15)  (305 447)  (305 447)  routing T_5_27.lc_trk_g2_7 <X> T_5_27.input_2_7
 (37 15)  (307 447)  (307 447)  LC_7 Logic Functioning bit
 (38 15)  (308 447)  (308 447)  LC_7 Logic Functioning bit
 (39 15)  (309 447)  (309 447)  LC_7 Logic Functioning bit
 (41 15)  (311 447)  (311 447)  LC_7 Logic Functioning bit


RAM_Tile_6_27

 (12 0)  (336 432)  (336 432)  routing T_6_27.sp4_h_l_46 <X> T_6_27.sp4_h_r_2
 (13 1)  (337 433)  (337 433)  routing T_6_27.sp4_h_l_46 <X> T_6_27.sp4_h_r_2
 (10 2)  (334 434)  (334 434)  routing T_6_27.sp4_v_b_8 <X> T_6_27.sp4_h_l_36
 (12 10)  (336 442)  (336 442)  routing T_6_27.sp4_v_b_8 <X> T_6_27.sp4_h_l_45
 (9 14)  (333 446)  (333 446)  routing T_6_27.sp4_v_b_10 <X> T_6_27.sp4_h_l_47


LogicTile_7_27

 (22 0)  (388 432)  (388 432)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (389 432)  (389 432)  routing T_7_27.sp12_h_r_11 <X> T_7_27.lc_trk_g0_3
 (26 0)  (392 432)  (392 432)  routing T_7_27.lc_trk_g0_6 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (29 0)  (395 432)  (395 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (397 432)  (397 432)  routing T_7_27.lc_trk_g0_5 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 432)  (398 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (401 432)  (401 432)  routing T_7_27.lc_trk_g2_4 <X> T_7_27.input_2_0
 (36 0)  (402 432)  (402 432)  LC_0 Logic Functioning bit
 (38 0)  (404 432)  (404 432)  LC_0 Logic Functioning bit
 (39 0)  (405 432)  (405 432)  LC_0 Logic Functioning bit
 (40 0)  (406 432)  (406 432)  LC_0 Logic Functioning bit
 (41 0)  (407 432)  (407 432)  LC_0 Logic Functioning bit
 (22 1)  (388 433)  (388 433)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (389 433)  (389 433)  routing T_7_27.sp12_h_r_10 <X> T_7_27.lc_trk_g0_2
 (26 1)  (392 433)  (392 433)  routing T_7_27.lc_trk_g0_6 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 433)  (395 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 433)  (396 433)  routing T_7_27.lc_trk_g0_3 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (398 433)  (398 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (399 433)  (399 433)  routing T_7_27.lc_trk_g2_4 <X> T_7_27.input_2_0
 (36 1)  (402 433)  (402 433)  LC_0 Logic Functioning bit
 (37 1)  (403 433)  (403 433)  LC_0 Logic Functioning bit
 (38 1)  (404 433)  (404 433)  LC_0 Logic Functioning bit
 (39 1)  (405 433)  (405 433)  LC_0 Logic Functioning bit
 (40 1)  (406 433)  (406 433)  LC_0 Logic Functioning bit
 (41 1)  (407 433)  (407 433)  LC_0 Logic Functioning bit
 (43 1)  (409 433)  (409 433)  LC_0 Logic Functioning bit
 (53 1)  (419 433)  (419 433)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (366 434)  (366 434)  routing T_7_27.glb_netwk_7 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (1 2)  (367 434)  (367 434)  routing T_7_27.glb_netwk_7 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (2 2)  (368 434)  (368 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (10 2)  (376 434)  (376 434)  routing T_7_27.sp4_v_b_8 <X> T_7_27.sp4_h_l_36
 (15 2)  (381 434)  (381 434)  routing T_7_27.sp4_v_b_21 <X> T_7_27.lc_trk_g0_5
 (16 2)  (382 434)  (382 434)  routing T_7_27.sp4_v_b_21 <X> T_7_27.lc_trk_g0_5
 (17 2)  (383 434)  (383 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (387 434)  (387 434)  routing T_7_27.sp4_h_l_2 <X> T_7_27.lc_trk_g0_7
 (22 2)  (388 434)  (388 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (389 434)  (389 434)  routing T_7_27.sp4_h_l_2 <X> T_7_27.lc_trk_g0_7
 (24 2)  (390 434)  (390 434)  routing T_7_27.sp4_h_l_2 <X> T_7_27.lc_trk_g0_7
 (25 2)  (391 434)  (391 434)  routing T_7_27.wire_logic_cluster/lc_6/out <X> T_7_27.lc_trk_g0_6
 (0 3)  (366 435)  (366 435)  routing T_7_27.glb_netwk_7 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (22 3)  (388 435)  (388 435)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (31 4)  (397 436)  (397 436)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 436)  (398 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (406 436)  (406 436)  LC_2 Logic Functioning bit
 (41 4)  (407 436)  (407 436)  LC_2 Logic Functioning bit
 (42 4)  (408 436)  (408 436)  LC_2 Logic Functioning bit
 (43 4)  (409 436)  (409 436)  LC_2 Logic Functioning bit
 (17 5)  (383 437)  (383 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (31 5)  (397 437)  (397 437)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (40 5)  (406 437)  (406 437)  LC_2 Logic Functioning bit
 (41 5)  (407 437)  (407 437)  LC_2 Logic Functioning bit
 (42 5)  (408 437)  (408 437)  LC_2 Logic Functioning bit
 (43 5)  (409 437)  (409 437)  LC_2 Logic Functioning bit
 (51 5)  (417 437)  (417 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (391 438)  (391 438)  routing T_7_27.wire_logic_cluster/lc_6/out <X> T_7_27.lc_trk_g1_6
 (22 7)  (388 439)  (388 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (17 10)  (383 442)  (383 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (392 442)  (392 442)  routing T_7_27.lc_trk_g2_5 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (29 10)  (395 442)  (395 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (397 442)  (397 442)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 442)  (398 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 442)  (399 442)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (400 442)  (400 442)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (401 442)  (401 442)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.input_2_5
 (41 10)  (407 442)  (407 442)  LC_5 Logic Functioning bit
 (42 10)  (408 442)  (408 442)  LC_5 Logic Functioning bit
 (51 10)  (417 442)  (417 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (383 443)  (383 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (384 443)  (384 443)  routing T_7_27.sp4_r_v_b_37 <X> T_7_27.lc_trk_g2_5
 (22 11)  (388 443)  (388 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (389 443)  (389 443)  routing T_7_27.sp4_h_r_30 <X> T_7_27.lc_trk_g2_6
 (24 11)  (390 443)  (390 443)  routing T_7_27.sp4_h_r_30 <X> T_7_27.lc_trk_g2_6
 (25 11)  (391 443)  (391 443)  routing T_7_27.sp4_h_r_30 <X> T_7_27.lc_trk_g2_6
 (28 11)  (394 443)  (394 443)  routing T_7_27.lc_trk_g2_5 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 443)  (395 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (396 443)  (396 443)  routing T_7_27.lc_trk_g0_2 <X> T_7_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (397 443)  (397 443)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (398 443)  (398 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (400 443)  (400 443)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.input_2_5
 (35 11)  (401 443)  (401 443)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.input_2_5
 (42 11)  (408 443)  (408 443)  LC_5 Logic Functioning bit
 (43 11)  (409 443)  (409 443)  LC_5 Logic Functioning bit
 (26 12)  (392 444)  (392 444)  routing T_7_27.lc_trk_g0_6 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (393 444)  (393 444)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 444)  (394 444)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 444)  (395 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 444)  (396 444)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (397 444)  (397 444)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 444)  (398 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (403 444)  (403 444)  LC_6 Logic Functioning bit
 (45 12)  (411 444)  (411 444)  LC_6 Logic Functioning bit
 (46 12)  (412 444)  (412 444)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (416 444)  (416 444)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (418 444)  (418 444)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (7 13)  (373 445)  (373 445)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (392 445)  (392 445)  routing T_7_27.lc_trk_g0_6 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 445)  (395 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 445)  (396 445)  routing T_7_27.lc_trk_g3_6 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (397 445)  (397 445)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (37 13)  (403 445)  (403 445)  LC_6 Logic Functioning bit
 (40 13)  (406 445)  (406 445)  LC_6 Logic Functioning bit
 (42 13)  (408 445)  (408 445)  LC_6 Logic Functioning bit
 (48 13)  (414 445)  (414 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (7 14)  (373 446)  (373 446)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (388 446)  (388 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (389 446)  (389 446)  routing T_7_27.sp4_h_r_31 <X> T_7_27.lc_trk_g3_7
 (24 14)  (390 446)  (390 446)  routing T_7_27.sp4_h_r_31 <X> T_7_27.lc_trk_g3_7
 (26 14)  (392 446)  (392 446)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_7/in_0
 (28 14)  (394 446)  (394 446)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 446)  (395 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 446)  (396 446)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (397 446)  (397 446)  routing T_7_27.lc_trk_g2_4 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 446)  (398 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 446)  (399 446)  routing T_7_27.lc_trk_g2_4 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 446)  (402 446)  LC_7 Logic Functioning bit
 (21 15)  (387 447)  (387 447)  routing T_7_27.sp4_h_r_31 <X> T_7_27.lc_trk_g3_7
 (22 15)  (388 447)  (388 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (391 447)  (391 447)  routing T_7_27.sp4_r_v_b_46 <X> T_7_27.lc_trk_g3_6
 (26 15)  (392 447)  (392 447)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (393 447)  (393 447)  routing T_7_27.lc_trk_g1_6 <X> T_7_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 447)  (395 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 447)  (396 447)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (32 15)  (398 447)  (398 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (400 447)  (400 447)  routing T_7_27.lc_trk_g1_0 <X> T_7_27.input_2_7
 (36 15)  (402 447)  (402 447)  LC_7 Logic Functioning bit
 (37 15)  (403 447)  (403 447)  LC_7 Logic Functioning bit
 (38 15)  (404 447)  (404 447)  LC_7 Logic Functioning bit


LogicTile_8_27

 (0 2)  (420 434)  (420 434)  routing T_8_27.glb_netwk_7 <X> T_8_27.wire_logic_cluster/lc_7/clk
 (1 2)  (421 434)  (421 434)  routing T_8_27.glb_netwk_7 <X> T_8_27.wire_logic_cluster/lc_7/clk
 (2 2)  (422 434)  (422 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (424 434)  (424 434)  routing T_8_27.sp4_v_b_4 <X> T_8_27.sp4_v_t_37
 (6 2)  (426 434)  (426 434)  routing T_8_27.sp4_v_b_4 <X> T_8_27.sp4_v_t_37
 (0 3)  (420 435)  (420 435)  routing T_8_27.glb_netwk_7 <X> T_8_27.wire_logic_cluster/lc_7/clk
 (1 4)  (421 436)  (421 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (442 436)  (442 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (443 436)  (443 436)  routing T_8_27.sp4_h_r_3 <X> T_8_27.lc_trk_g1_3
 (24 4)  (444 436)  (444 436)  routing T_8_27.sp4_h_r_3 <X> T_8_27.lc_trk_g1_3
 (0 5)  (420 437)  (420 437)  routing T_8_27.lc_trk_g1_3 <X> T_8_27.wire_logic_cluster/lc_7/cen
 (1 5)  (421 437)  (421 437)  routing T_8_27.lc_trk_g1_3 <X> T_8_27.wire_logic_cluster/lc_7/cen
 (4 5)  (424 437)  (424 437)  routing T_8_27.sp4_v_t_47 <X> T_8_27.sp4_h_r_3
 (21 5)  (441 437)  (441 437)  routing T_8_27.sp4_h_r_3 <X> T_8_27.lc_trk_g1_3
 (12 6)  (432 438)  (432 438)  routing T_8_27.sp4_v_t_40 <X> T_8_27.sp4_h_l_40
 (21 6)  (441 438)  (441 438)  routing T_8_27.lft_op_7 <X> T_8_27.lc_trk_g1_7
 (22 6)  (442 438)  (442 438)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (444 438)  (444 438)  routing T_8_27.lft_op_7 <X> T_8_27.lc_trk_g1_7
 (26 6)  (446 438)  (446 438)  routing T_8_27.lc_trk_g2_5 <X> T_8_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (447 438)  (447 438)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 438)  (448 438)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 438)  (449 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 438)  (450 438)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_3/in_1
 (31 6)  (451 438)  (451 438)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 438)  (452 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (454 438)  (454 438)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 438)  (456 438)  LC_3 Logic Functioning bit
 (37 6)  (457 438)  (457 438)  LC_3 Logic Functioning bit
 (38 6)  (458 438)  (458 438)  LC_3 Logic Functioning bit
 (39 6)  (459 438)  (459 438)  LC_3 Logic Functioning bit
 (41 6)  (461 438)  (461 438)  LC_3 Logic Functioning bit
 (43 6)  (463 438)  (463 438)  LC_3 Logic Functioning bit
 (45 6)  (465 438)  (465 438)  LC_3 Logic Functioning bit
 (11 7)  (431 439)  (431 439)  routing T_8_27.sp4_v_t_40 <X> T_8_27.sp4_h_l_40
 (28 7)  (448 439)  (448 439)  routing T_8_27.lc_trk_g2_5 <X> T_8_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 439)  (449 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 439)  (450 439)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (451 439)  (451 439)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (456 439)  (456 439)  LC_3 Logic Functioning bit
 (38 7)  (458 439)  (458 439)  LC_3 Logic Functioning bit
 (51 7)  (471 439)  (471 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 10)  (435 442)  (435 442)  routing T_8_27.sp4_h_r_45 <X> T_8_27.lc_trk_g2_5
 (16 10)  (436 442)  (436 442)  routing T_8_27.sp4_h_r_45 <X> T_8_27.lc_trk_g2_5
 (17 10)  (437 442)  (437 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (438 442)  (438 442)  routing T_8_27.sp4_h_r_45 <X> T_8_27.lc_trk_g2_5
 (10 11)  (430 443)  (430 443)  routing T_8_27.sp4_h_l_39 <X> T_8_27.sp4_v_t_42
 (18 11)  (438 443)  (438 443)  routing T_8_27.sp4_h_r_45 <X> T_8_27.lc_trk_g2_5
 (0 14)  (420 446)  (420 446)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 446)  (421 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (427 446)  (427 446)  Column buffer control bit: LH_colbuf_cntl_7

 (12 14)  (432 446)  (432 446)  routing T_8_27.sp4_v_b_11 <X> T_8_27.sp4_h_l_46
 (21 14)  (441 446)  (441 446)  routing T_8_27.sp4_v_t_26 <X> T_8_27.lc_trk_g3_7
 (22 14)  (442 446)  (442 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (443 446)  (443 446)  routing T_8_27.sp4_v_t_26 <X> T_8_27.lc_trk_g3_7
 (0 15)  (420 447)  (420 447)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_logic_cluster/lc_7/s_r
 (7 15)  (427 447)  (427 447)  Column buffer control bit: LH_colbuf_cntl_6

 (10 15)  (430 447)  (430 447)  routing T_8_27.sp4_h_l_40 <X> T_8_27.sp4_v_t_47
 (21 15)  (441 447)  (441 447)  routing T_8_27.sp4_v_t_26 <X> T_8_27.lc_trk_g3_7


LogicTile_9_27

 (12 11)  (486 443)  (486 443)  routing T_9_27.sp4_h_l_45 <X> T_9_27.sp4_v_t_45
 (10 14)  (484 446)  (484 446)  routing T_9_27.sp4_v_b_5 <X> T_9_27.sp4_h_l_47


LogicTile_10_27



LogicTile_11_27



LogicTile_12_27



LogicTile_13_27



LogicTile_14_27



LogicTile_15_27



LogicTile_16_27



LogicTile_17_27



LogicTile_18_27



RAM_Tile_19_27



LogicTile_20_27



LogicTile_21_27



LogicTile_22_27



LogicTile_23_27



LogicTile_24_27



IpCon_Tile_25_27

 (36 0)  (1366 432)  (1366 432)  LC_0 Logic Functioning bit
 (37 0)  (1367 432)  (1367 432)  LC_0 Logic Functioning bit
 (42 0)  (1372 432)  (1372 432)  LC_0 Logic Functioning bit
 (43 0)  (1373 432)  (1373 432)  LC_0 Logic Functioning bit
 (50 0)  (1380 432)  (1380 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 433)  (1366 433)  LC_0 Logic Functioning bit
 (37 1)  (1367 433)  (1367 433)  LC_0 Logic Functioning bit
 (42 1)  (1372 433)  (1372 433)  LC_0 Logic Functioning bit
 (43 1)  (1373 433)  (1373 433)  LC_0 Logic Functioning bit
 (36 2)  (1366 434)  (1366 434)  LC_1 Logic Functioning bit
 (37 2)  (1367 434)  (1367 434)  LC_1 Logic Functioning bit
 (42 2)  (1372 434)  (1372 434)  LC_1 Logic Functioning bit
 (43 2)  (1373 434)  (1373 434)  LC_1 Logic Functioning bit
 (50 2)  (1380 434)  (1380 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 435)  (1366 435)  LC_1 Logic Functioning bit
 (37 3)  (1367 435)  (1367 435)  LC_1 Logic Functioning bit
 (42 3)  (1372 435)  (1372 435)  LC_1 Logic Functioning bit
 (43 3)  (1373 435)  (1373 435)  LC_1 Logic Functioning bit
 (36 4)  (1366 436)  (1366 436)  LC_2 Logic Functioning bit
 (37 4)  (1367 436)  (1367 436)  LC_2 Logic Functioning bit
 (42 4)  (1372 436)  (1372 436)  LC_2 Logic Functioning bit
 (43 4)  (1373 436)  (1373 436)  LC_2 Logic Functioning bit
 (50 4)  (1380 436)  (1380 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 437)  (1366 437)  LC_2 Logic Functioning bit
 (37 5)  (1367 437)  (1367 437)  LC_2 Logic Functioning bit
 (42 5)  (1372 437)  (1372 437)  LC_2 Logic Functioning bit
 (43 5)  (1373 437)  (1373 437)  LC_2 Logic Functioning bit
 (36 6)  (1366 438)  (1366 438)  LC_3 Logic Functioning bit
 (37 6)  (1367 438)  (1367 438)  LC_3 Logic Functioning bit
 (42 6)  (1372 438)  (1372 438)  LC_3 Logic Functioning bit
 (43 6)  (1373 438)  (1373 438)  LC_3 Logic Functioning bit
 (50 6)  (1380 438)  (1380 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 439)  (1366 439)  LC_3 Logic Functioning bit
 (37 7)  (1367 439)  (1367 439)  LC_3 Logic Functioning bit
 (42 7)  (1372 439)  (1372 439)  LC_3 Logic Functioning bit
 (43 7)  (1373 439)  (1373 439)  LC_3 Logic Functioning bit
 (36 8)  (1366 440)  (1366 440)  LC_4 Logic Functioning bit
 (37 8)  (1367 440)  (1367 440)  LC_4 Logic Functioning bit
 (42 8)  (1372 440)  (1372 440)  LC_4 Logic Functioning bit
 (43 8)  (1373 440)  (1373 440)  LC_4 Logic Functioning bit
 (50 8)  (1380 440)  (1380 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 441)  (1366 441)  LC_4 Logic Functioning bit
 (37 9)  (1367 441)  (1367 441)  LC_4 Logic Functioning bit
 (42 9)  (1372 441)  (1372 441)  LC_4 Logic Functioning bit
 (43 9)  (1373 441)  (1373 441)  LC_4 Logic Functioning bit
 (36 10)  (1366 442)  (1366 442)  LC_5 Logic Functioning bit
 (37 10)  (1367 442)  (1367 442)  LC_5 Logic Functioning bit
 (42 10)  (1372 442)  (1372 442)  LC_5 Logic Functioning bit
 (43 10)  (1373 442)  (1373 442)  LC_5 Logic Functioning bit
 (50 10)  (1380 442)  (1380 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 443)  (1366 443)  LC_5 Logic Functioning bit
 (37 11)  (1367 443)  (1367 443)  LC_5 Logic Functioning bit
 (42 11)  (1372 443)  (1372 443)  LC_5 Logic Functioning bit
 (43 11)  (1373 443)  (1373 443)  LC_5 Logic Functioning bit
 (36 12)  (1366 444)  (1366 444)  LC_6 Logic Functioning bit
 (37 12)  (1367 444)  (1367 444)  LC_6 Logic Functioning bit
 (42 12)  (1372 444)  (1372 444)  LC_6 Logic Functioning bit
 (43 12)  (1373 444)  (1373 444)  LC_6 Logic Functioning bit
 (50 12)  (1380 444)  (1380 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 445)  (1366 445)  LC_6 Logic Functioning bit
 (37 13)  (1367 445)  (1367 445)  LC_6 Logic Functioning bit
 (42 13)  (1372 445)  (1372 445)  LC_6 Logic Functioning bit
 (43 13)  (1373 445)  (1373 445)  LC_6 Logic Functioning bit
 (36 14)  (1366 446)  (1366 446)  LC_7 Logic Functioning bit
 (37 14)  (1367 446)  (1367 446)  LC_7 Logic Functioning bit
 (42 14)  (1372 446)  (1372 446)  LC_7 Logic Functioning bit
 (43 14)  (1373 446)  (1373 446)  LC_7 Logic Functioning bit
 (50 14)  (1380 446)  (1380 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 447)  (1366 447)  LC_7 Logic Functioning bit
 (37 15)  (1367 447)  (1367 447)  LC_7 Logic Functioning bit
 (42 15)  (1372 447)  (1372 447)  LC_7 Logic Functioning bit
 (43 15)  (1373 447)  (1373 447)  LC_7 Logic Functioning bit


DSP_Tile_0_26



LogicTile_1_26

 (17 0)  (71 416)  (71 416)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (72 416)  (72 416)  routing T_1_26.bnr_op_1 <X> T_1_26.lc_trk_g0_1
 (27 0)  (81 416)  (81 416)  routing T_1_26.lc_trk_g1_0 <X> T_1_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 416)  (83 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 416)  (86 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 416)  (87 416)  routing T_1_26.lc_trk_g2_1 <X> T_1_26.wire_logic_cluster/lc_0/in_3
 (41 0)  (95 416)  (95 416)  LC_0 Logic Functioning bit
 (43 0)  (97 416)  (97 416)  LC_0 Logic Functioning bit
 (52 0)  (106 416)  (106 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (68 417)  (68 417)  routing T_1_26.sp4_h_r_0 <X> T_1_26.lc_trk_g0_0
 (15 1)  (69 417)  (69 417)  routing T_1_26.sp4_h_r_0 <X> T_1_26.lc_trk_g0_0
 (16 1)  (70 417)  (70 417)  routing T_1_26.sp4_h_r_0 <X> T_1_26.lc_trk_g0_0
 (17 1)  (71 417)  (71 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (72 417)  (72 417)  routing T_1_26.bnr_op_1 <X> T_1_26.lc_trk_g0_1
 (27 1)  (81 417)  (81 417)  routing T_1_26.lc_trk_g1_1 <X> T_1_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 417)  (83 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (90 417)  (90 417)  LC_0 Logic Functioning bit
 (37 1)  (91 417)  (91 417)  LC_0 Logic Functioning bit
 (38 1)  (92 417)  (92 417)  LC_0 Logic Functioning bit
 (39 1)  (93 417)  (93 417)  LC_0 Logic Functioning bit
 (40 1)  (94 417)  (94 417)  LC_0 Logic Functioning bit
 (42 1)  (96 417)  (96 417)  LC_0 Logic Functioning bit
 (0 2)  (54 418)  (54 418)  routing T_1_26.glb_netwk_7 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (1 2)  (55 418)  (55 418)  routing T_1_26.glb_netwk_7 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (2 2)  (56 418)  (56 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (60 418)  (60 418)  routing T_1_26.sp4_v_b_9 <X> T_1_26.sp4_v_t_37
 (27 2)  (81 418)  (81 418)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 418)  (83 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 418)  (84 418)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (85 418)  (85 418)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 418)  (86 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (88 418)  (88 418)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 418)  (90 418)  LC_1 Logic Functioning bit
 (38 2)  (92 418)  (92 418)  LC_1 Logic Functioning bit
 (51 2)  (105 418)  (105 418)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (54 419)  (54 419)  routing T_1_26.glb_netwk_7 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (5 3)  (59 419)  (59 419)  routing T_1_26.sp4_v_b_9 <X> T_1_26.sp4_v_t_37
 (22 3)  (76 419)  (76 419)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (31 3)  (85 419)  (85 419)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 419)  (90 419)  LC_1 Logic Functioning bit
 (38 3)  (92 419)  (92 419)  LC_1 Logic Functioning bit
 (46 3)  (100 419)  (100 419)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (102 419)  (102 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (107 419)  (107 419)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (66 420)  (66 420)  routing T_1_26.sp4_v_b_11 <X> T_1_26.sp4_h_r_5
 (15 4)  (69 420)  (69 420)  routing T_1_26.sp4_h_r_9 <X> T_1_26.lc_trk_g1_1
 (16 4)  (70 420)  (70 420)  routing T_1_26.sp4_h_r_9 <X> T_1_26.lc_trk_g1_1
 (17 4)  (71 420)  (71 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (72 420)  (72 420)  routing T_1_26.sp4_h_r_9 <X> T_1_26.lc_trk_g1_1
 (29 4)  (83 420)  (83 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (85 420)  (85 420)  routing T_1_26.lc_trk_g1_4 <X> T_1_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 420)  (86 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (88 420)  (88 420)  routing T_1_26.lc_trk_g1_4 <X> T_1_26.wire_logic_cluster/lc_2/in_3
 (40 4)  (94 420)  (94 420)  LC_2 Logic Functioning bit
 (46 4)  (100 420)  (100 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (104 420)  (104 420)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (65 421)  (65 421)  routing T_1_26.sp4_v_b_11 <X> T_1_26.sp4_h_r_5
 (13 5)  (67 421)  (67 421)  routing T_1_26.sp4_v_b_11 <X> T_1_26.sp4_h_r_5
 (17 5)  (71 421)  (71 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (40 5)  (94 421)  (94 421)  LC_2 Logic Functioning bit
 (53 5)  (107 421)  (107 421)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (68 422)  (68 422)  routing T_1_26.bnr_op_4 <X> T_1_26.lc_trk_g1_4
 (17 6)  (71 422)  (71 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (72 422)  (72 422)  routing T_1_26.wire_logic_cluster/lc_5/out <X> T_1_26.lc_trk_g1_5
 (21 6)  (75 422)  (75 422)  routing T_1_26.wire_logic_cluster/lc_7/out <X> T_1_26.lc_trk_g1_7
 (22 6)  (76 422)  (76 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (36 6)  (90 422)  (90 422)  LC_3 Logic Functioning bit
 (43 6)  (97 422)  (97 422)  LC_3 Logic Functioning bit
 (50 6)  (104 422)  (104 422)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (68 423)  (68 423)  routing T_1_26.bnr_op_4 <X> T_1_26.lc_trk_g1_4
 (17 7)  (71 423)  (71 423)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (81 423)  (81 423)  routing T_1_26.lc_trk_g1_0 <X> T_1_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 423)  (83 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (91 423)  (91 423)  LC_3 Logic Functioning bit
 (42 7)  (96 423)  (96 423)  LC_3 Logic Functioning bit
 (51 7)  (105 423)  (105 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (71 424)  (71 424)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (72 424)  (72 424)  routing T_1_26.wire_logic_cluster/lc_1/out <X> T_1_26.lc_trk_g2_1
 (26 8)  (80 424)  (80 424)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (81 424)  (81 424)  routing T_1_26.lc_trk_g3_2 <X> T_1_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 424)  (82 424)  routing T_1_26.lc_trk_g3_2 <X> T_1_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 424)  (83 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (86 424)  (86 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 424)  (88 424)  routing T_1_26.lc_trk_g1_0 <X> T_1_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (91 424)  (91 424)  LC_4 Logic Functioning bit
 (39 8)  (93 424)  (93 424)  LC_4 Logic Functioning bit
 (53 8)  (107 424)  (107 424)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (10 9)  (64 425)  (64 425)  routing T_1_26.sp4_h_r_2 <X> T_1_26.sp4_v_b_7
 (26 9)  (80 425)  (80 425)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (81 425)  (81 425)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (82 425)  (82 425)  routing T_1_26.lc_trk_g3_7 <X> T_1_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 425)  (83 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (84 425)  (84 425)  routing T_1_26.lc_trk_g3_2 <X> T_1_26.wire_logic_cluster/lc_4/in_1
 (46 9)  (100 425)  (100 425)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (0 10)  (54 426)  (54 426)  routing T_1_26.glb_netwk_6 <X> T_1_26.glb2local_2
 (1 10)  (55 426)  (55 426)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (15 10)  (69 426)  (69 426)  routing T_1_26.sp12_v_t_2 <X> T_1_26.lc_trk_g2_5
 (17 10)  (71 426)  (71 426)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (72 426)  (72 426)  routing T_1_26.sp12_v_t_2 <X> T_1_26.lc_trk_g2_5
 (25 10)  (79 426)  (79 426)  routing T_1_26.wire_logic_cluster/lc_6/out <X> T_1_26.lc_trk_g2_6
 (29 10)  (83 426)  (83 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 426)  (84 426)  routing T_1_26.lc_trk_g0_6 <X> T_1_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (85 426)  (85 426)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 426)  (86 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (88 426)  (88 426)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (89 426)  (89 426)  routing T_1_26.lc_trk_g2_5 <X> T_1_26.input_2_5
 (37 10)  (91 426)  (91 426)  LC_5 Logic Functioning bit
 (39 10)  (93 426)  (93 426)  LC_5 Logic Functioning bit
 (45 10)  (99 426)  (99 426)  LC_5 Logic Functioning bit
 (53 10)  (107 426)  (107 426)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (1 11)  (55 427)  (55 427)  routing T_1_26.glb_netwk_6 <X> T_1_26.glb2local_2
 (18 11)  (72 427)  (72 427)  routing T_1_26.sp12_v_t_2 <X> T_1_26.lc_trk_g2_5
 (22 11)  (76 427)  (76 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (81 427)  (81 427)  routing T_1_26.lc_trk_g1_0 <X> T_1_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 427)  (83 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (84 427)  (84 427)  routing T_1_26.lc_trk_g0_6 <X> T_1_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (86 427)  (86 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (87 427)  (87 427)  routing T_1_26.lc_trk_g2_5 <X> T_1_26.input_2_5
 (37 11)  (91 427)  (91 427)  LC_5 Logic Functioning bit
 (42 11)  (96 427)  (96 427)  LC_5 Logic Functioning bit
 (48 11)  (102 427)  (102 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (9 12)  (63 428)  (63 428)  routing T_1_26.sp4_v_t_47 <X> T_1_26.sp4_h_r_10
 (25 12)  (79 428)  (79 428)  routing T_1_26.wire_logic_cluster/lc_2/out <X> T_1_26.lc_trk_g3_2
 (26 12)  (80 428)  (80 428)  routing T_1_26.lc_trk_g0_6 <X> T_1_26.wire_logic_cluster/lc_6/in_0
 (28 12)  (82 428)  (82 428)  routing T_1_26.lc_trk_g2_5 <X> T_1_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 428)  (83 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 428)  (84 428)  routing T_1_26.lc_trk_g2_5 <X> T_1_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 428)  (86 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (88 428)  (88 428)  routing T_1_26.lc_trk_g1_0 <X> T_1_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (89 428)  (89 428)  routing T_1_26.lc_trk_g2_6 <X> T_1_26.input_2_6
 (42 12)  (96 428)  (96 428)  LC_6 Logic Functioning bit
 (45 12)  (99 428)  (99 428)  LC_6 Logic Functioning bit
 (22 13)  (76 429)  (76 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (80 429)  (80 429)  routing T_1_26.lc_trk_g0_6 <X> T_1_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 429)  (83 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (86 429)  (86 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (87 429)  (87 429)  routing T_1_26.lc_trk_g2_6 <X> T_1_26.input_2_6
 (35 13)  (89 429)  (89 429)  routing T_1_26.lc_trk_g2_6 <X> T_1_26.input_2_6
 (36 13)  (90 429)  (90 429)  LC_6 Logic Functioning bit
 (38 13)  (92 429)  (92 429)  LC_6 Logic Functioning bit
 (43 13)  (97 429)  (97 429)  LC_6 Logic Functioning bit
 (7 14)  (61 430)  (61 430)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (76 430)  (76 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (77 430)  (77 430)  routing T_1_26.sp12_v_t_12 <X> T_1_26.lc_trk_g3_7
 (29 14)  (83 430)  (83 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (85 430)  (85 430)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 430)  (86 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (88 430)  (88 430)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (89 430)  (89 430)  routing T_1_26.lc_trk_g3_4 <X> T_1_26.input_2_7
 (37 14)  (91 430)  (91 430)  LC_7 Logic Functioning bit
 (39 14)  (93 430)  (93 430)  LC_7 Logic Functioning bit
 (45 14)  (99 430)  (99 430)  LC_7 Logic Functioning bit
 (7 15)  (61 431)  (61 431)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (68 431)  (68 431)  routing T_1_26.sp4_h_l_17 <X> T_1_26.lc_trk_g3_4
 (15 15)  (69 431)  (69 431)  routing T_1_26.sp4_h_l_17 <X> T_1_26.lc_trk_g3_4
 (16 15)  (70 431)  (70 431)  routing T_1_26.sp4_h_l_17 <X> T_1_26.lc_trk_g3_4
 (17 15)  (71 431)  (71 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (81 431)  (81 431)  routing T_1_26.lc_trk_g1_0 <X> T_1_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 431)  (83 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (85 431)  (85 431)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (86 431)  (86 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (87 431)  (87 431)  routing T_1_26.lc_trk_g3_4 <X> T_1_26.input_2_7
 (34 15)  (88 431)  (88 431)  routing T_1_26.lc_trk_g3_4 <X> T_1_26.input_2_7
 (37 15)  (91 431)  (91 431)  LC_7 Logic Functioning bit
 (42 15)  (96 431)  (96 431)  LC_7 Logic Functioning bit


LogicTile_2_26

 (5 0)  (113 416)  (113 416)  routing T_2_26.sp4_v_t_37 <X> T_2_26.sp4_h_r_0
 (14 0)  (122 416)  (122 416)  routing T_2_26.sp4_v_b_0 <X> T_2_26.lc_trk_g0_0
 (15 0)  (123 416)  (123 416)  routing T_2_26.lft_op_1 <X> T_2_26.lc_trk_g0_1
 (17 0)  (125 416)  (125 416)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (126 416)  (126 416)  routing T_2_26.lft_op_1 <X> T_2_26.lc_trk_g0_1
 (22 0)  (130 416)  (130 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (133 416)  (133 416)  routing T_2_26.bnr_op_2 <X> T_2_26.lc_trk_g0_2
 (28 0)  (136 416)  (136 416)  routing T_2_26.lc_trk_g2_1 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 416)  (137 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 416)  (140 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (142 416)  (142 416)  routing T_2_26.lc_trk_g1_0 <X> T_2_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (145 416)  (145 416)  LC_0 Logic Functioning bit
 (39 0)  (147 416)  (147 416)  LC_0 Logic Functioning bit
 (41 0)  (149 416)  (149 416)  LC_0 Logic Functioning bit
 (43 0)  (151 416)  (151 416)  LC_0 Logic Functioning bit
 (16 1)  (124 417)  (124 417)  routing T_2_26.sp4_v_b_0 <X> T_2_26.lc_trk_g0_0
 (17 1)  (125 417)  (125 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (130 417)  (130 417)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (133 417)  (133 417)  routing T_2_26.bnr_op_2 <X> T_2_26.lc_trk_g0_2
 (29 1)  (137 417)  (137 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (140 417)  (140 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (141 417)  (141 417)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.input_2_0
 (34 1)  (142 417)  (142 417)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.input_2_0
 (37 1)  (145 417)  (145 417)  LC_0 Logic Functioning bit
 (39 1)  (147 417)  (147 417)  LC_0 Logic Functioning bit
 (41 1)  (149 417)  (149 417)  LC_0 Logic Functioning bit
 (43 1)  (151 417)  (151 417)  LC_0 Logic Functioning bit
 (51 1)  (159 417)  (159 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (108 418)  (108 418)  routing T_2_26.glb_netwk_7 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (1 2)  (109 418)  (109 418)  routing T_2_26.glb_netwk_7 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (2 2)  (110 418)  (110 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (121 418)  (121 418)  routing T_2_26.sp4_h_r_2 <X> T_2_26.sp4_v_t_39
 (14 2)  (122 418)  (122 418)  routing T_2_26.wire_logic_cluster/lc_4/out <X> T_2_26.lc_trk_g0_4
 (25 2)  (133 418)  (133 418)  routing T_2_26.sp4_v_t_3 <X> T_2_26.lc_trk_g0_6
 (26 2)  (134 418)  (134 418)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (135 418)  (135 418)  routing T_2_26.lc_trk_g3_5 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 418)  (136 418)  routing T_2_26.lc_trk_g3_5 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 418)  (137 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 418)  (138 418)  routing T_2_26.lc_trk_g3_5 <X> T_2_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 418)  (140 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (143 418)  (143 418)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.input_2_1
 (37 2)  (145 418)  (145 418)  LC_1 Logic Functioning bit
 (45 2)  (153 418)  (153 418)  LC_1 Logic Functioning bit
 (0 3)  (108 419)  (108 419)  routing T_2_26.glb_netwk_7 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (12 3)  (120 419)  (120 419)  routing T_2_26.sp4_h_r_2 <X> T_2_26.sp4_v_t_39
 (17 3)  (125 419)  (125 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (130 419)  (130 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (131 419)  (131 419)  routing T_2_26.sp4_v_t_3 <X> T_2_26.lc_trk_g0_6
 (25 3)  (133 419)  (133 419)  routing T_2_26.sp4_v_t_3 <X> T_2_26.lc_trk_g0_6
 (26 3)  (134 419)  (134 419)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (135 419)  (135 419)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 419)  (137 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 419)  (139 419)  routing T_2_26.lc_trk_g0_2 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 419)  (140 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (142 419)  (142 419)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.input_2_1
 (36 3)  (144 419)  (144 419)  LC_1 Logic Functioning bit
 (38 3)  (146 419)  (146 419)  LC_1 Logic Functioning bit
 (41 3)  (149 419)  (149 419)  LC_1 Logic Functioning bit
 (44 3)  (152 419)  (152 419)  LC_1 Logic Functioning bit
 (47 3)  (155 419)  (155 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 4)  (116 420)  (116 420)  routing T_2_26.sp4_v_b_4 <X> T_2_26.sp4_h_r_4
 (9 4)  (117 420)  (117 420)  routing T_2_26.sp4_v_b_4 <X> T_2_26.sp4_h_r_4
 (17 4)  (125 420)  (125 420)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (126 420)  (126 420)  routing T_2_26.wire_logic_cluster/lc_1/out <X> T_2_26.lc_trk_g1_1
 (26 4)  (134 420)  (134 420)  routing T_2_26.lc_trk_g1_5 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (135 420)  (135 420)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 420)  (137 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 420)  (140 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (142 420)  (142 420)  routing T_2_26.lc_trk_g1_0 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 420)  (144 420)  LC_2 Logic Functioning bit
 (39 4)  (147 420)  (147 420)  LC_2 Logic Functioning bit
 (41 4)  (149 420)  (149 420)  LC_2 Logic Functioning bit
 (42 4)  (150 420)  (150 420)  LC_2 Logic Functioning bit
 (4 5)  (112 421)  (112 421)  routing T_2_26.sp4_v_t_47 <X> T_2_26.sp4_h_r_3
 (15 5)  (123 421)  (123 421)  routing T_2_26.bot_op_0 <X> T_2_26.lc_trk_g1_0
 (17 5)  (125 421)  (125 421)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (130 421)  (130 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (131 421)  (131 421)  routing T_2_26.sp4_v_b_18 <X> T_2_26.lc_trk_g1_2
 (24 5)  (132 421)  (132 421)  routing T_2_26.sp4_v_b_18 <X> T_2_26.lc_trk_g1_2
 (27 5)  (135 421)  (135 421)  routing T_2_26.lc_trk_g1_5 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 421)  (137 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 421)  (138 421)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 421)  (140 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (142 421)  (142 421)  routing T_2_26.lc_trk_g1_1 <X> T_2_26.input_2_2
 (38 5)  (146 421)  (146 421)  LC_2 Logic Functioning bit
 (39 5)  (147 421)  (147 421)  LC_2 Logic Functioning bit
 (42 5)  (150 421)  (150 421)  LC_2 Logic Functioning bit
 (43 5)  (151 421)  (151 421)  LC_2 Logic Functioning bit
 (6 6)  (114 422)  (114 422)  routing T_2_26.sp4_v_b_0 <X> T_2_26.sp4_v_t_38
 (14 6)  (122 422)  (122 422)  routing T_2_26.lft_op_4 <X> T_2_26.lc_trk_g1_4
 (17 6)  (125 422)  (125 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (126 422)  (126 422)  routing T_2_26.wire_logic_cluster/lc_5/out <X> T_2_26.lc_trk_g1_5
 (25 6)  (133 422)  (133 422)  routing T_2_26.sp12_h_l_5 <X> T_2_26.lc_trk_g1_6
 (31 6)  (139 422)  (139 422)  routing T_2_26.lc_trk_g0_4 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 422)  (140 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (146 422)  (146 422)  LC_3 Logic Functioning bit
 (39 6)  (147 422)  (147 422)  LC_3 Logic Functioning bit
 (42 6)  (150 422)  (150 422)  LC_3 Logic Functioning bit
 (43 6)  (151 422)  (151 422)  LC_3 Logic Functioning bit
 (50 6)  (158 422)  (158 422)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (113 423)  (113 423)  routing T_2_26.sp4_v_b_0 <X> T_2_26.sp4_v_t_38
 (15 7)  (123 423)  (123 423)  routing T_2_26.lft_op_4 <X> T_2_26.lc_trk_g1_4
 (17 7)  (125 423)  (125 423)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (130 423)  (130 423)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (132 423)  (132 423)  routing T_2_26.sp12_h_l_5 <X> T_2_26.lc_trk_g1_6
 (25 7)  (133 423)  (133 423)  routing T_2_26.sp12_h_l_5 <X> T_2_26.lc_trk_g1_6
 (38 7)  (146 423)  (146 423)  LC_3 Logic Functioning bit
 (39 7)  (147 423)  (147 423)  LC_3 Logic Functioning bit
 (42 7)  (150 423)  (150 423)  LC_3 Logic Functioning bit
 (43 7)  (151 423)  (151 423)  LC_3 Logic Functioning bit
 (5 8)  (113 424)  (113 424)  routing T_2_26.sp4_v_b_0 <X> T_2_26.sp4_h_r_6
 (12 8)  (120 424)  (120 424)  routing T_2_26.sp4_v_t_45 <X> T_2_26.sp4_h_r_8
 (17 8)  (125 424)  (125 424)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (126 424)  (126 424)  routing T_2_26.wire_logic_cluster/lc_1/out <X> T_2_26.lc_trk_g2_1
 (29 8)  (137 424)  (137 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 424)  (140 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 424)  (141 424)  routing T_2_26.lc_trk_g2_1 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (145 424)  (145 424)  LC_4 Logic Functioning bit
 (39 8)  (147 424)  (147 424)  LC_4 Logic Functioning bit
 (41 8)  (149 424)  (149 424)  LC_4 Logic Functioning bit
 (43 8)  (151 424)  (151 424)  LC_4 Logic Functioning bit
 (4 9)  (112 425)  (112 425)  routing T_2_26.sp4_v_b_0 <X> T_2_26.sp4_h_r_6
 (6 9)  (114 425)  (114 425)  routing T_2_26.sp4_v_b_0 <X> T_2_26.sp4_h_r_6
 (29 9)  (137 425)  (137 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (144 425)  (144 425)  LC_4 Logic Functioning bit
 (37 9)  (145 425)  (145 425)  LC_4 Logic Functioning bit
 (38 9)  (146 425)  (146 425)  LC_4 Logic Functioning bit
 (39 9)  (147 425)  (147 425)  LC_4 Logic Functioning bit
 (52 9)  (160 425)  (160 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (116 426)  (116 426)  routing T_2_26.sp4_v_t_36 <X> T_2_26.sp4_h_l_42
 (9 10)  (117 426)  (117 426)  routing T_2_26.sp4_v_t_36 <X> T_2_26.sp4_h_l_42
 (10 10)  (118 426)  (118 426)  routing T_2_26.sp4_v_t_36 <X> T_2_26.sp4_h_l_42
 (21 10)  (129 426)  (129 426)  routing T_2_26.sp12_v_b_7 <X> T_2_26.lc_trk_g2_7
 (22 10)  (130 426)  (130 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (132 426)  (132 426)  routing T_2_26.sp12_v_b_7 <X> T_2_26.lc_trk_g2_7
 (26 10)  (134 426)  (134 426)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (137 426)  (137 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 426)  (138 426)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (139 426)  (139 426)  routing T_2_26.lc_trk_g1_5 <X> T_2_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 426)  (140 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 426)  (142 426)  routing T_2_26.lc_trk_g1_5 <X> T_2_26.wire_logic_cluster/lc_5/in_3
 (38 10)  (146 426)  (146 426)  LC_5 Logic Functioning bit
 (39 10)  (147 426)  (147 426)  LC_5 Logic Functioning bit
 (45 10)  (153 426)  (153 426)  LC_5 Logic Functioning bit
 (8 11)  (116 427)  (116 427)  routing T_2_26.sp4_h_r_7 <X> T_2_26.sp4_v_t_42
 (9 11)  (117 427)  (117 427)  routing T_2_26.sp4_h_r_7 <X> T_2_26.sp4_v_t_42
 (21 11)  (129 427)  (129 427)  routing T_2_26.sp12_v_b_7 <X> T_2_26.lc_trk_g2_7
 (26 11)  (134 427)  (134 427)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 427)  (136 427)  routing T_2_26.lc_trk_g2_7 <X> T_2_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 427)  (137 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 427)  (138 427)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (140 427)  (140 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (143 427)  (143 427)  routing T_2_26.lc_trk_g0_3 <X> T_2_26.input_2_5
 (36 11)  (144 427)  (144 427)  LC_5 Logic Functioning bit
 (37 11)  (145 427)  (145 427)  LC_5 Logic Functioning bit
 (38 11)  (146 427)  (146 427)  LC_5 Logic Functioning bit
 (39 11)  (147 427)  (147 427)  LC_5 Logic Functioning bit
 (42 11)  (150 427)  (150 427)  LC_5 Logic Functioning bit
 (43 11)  (151 427)  (151 427)  LC_5 Logic Functioning bit
 (44 11)  (152 427)  (152 427)  LC_5 Logic Functioning bit
 (9 12)  (117 428)  (117 428)  routing T_2_26.sp4_h_l_42 <X> T_2_26.sp4_h_r_10
 (10 12)  (118 428)  (118 428)  routing T_2_26.sp4_h_l_42 <X> T_2_26.sp4_h_r_10
 (15 12)  (123 428)  (123 428)  routing T_2_26.sp4_h_r_33 <X> T_2_26.lc_trk_g3_1
 (16 12)  (124 428)  (124 428)  routing T_2_26.sp4_h_r_33 <X> T_2_26.lc_trk_g3_1
 (17 12)  (125 428)  (125 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (126 428)  (126 428)  routing T_2_26.sp4_h_r_33 <X> T_2_26.lc_trk_g3_1
 (22 12)  (130 428)  (130 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (129 429)  (129 429)  routing T_2_26.sp4_r_v_b_43 <X> T_2_26.lc_trk_g3_3
 (0 14)  (108 430)  (108 430)  routing T_2_26.glb_netwk_6 <X> T_2_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 430)  (109 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (112 430)  (112 430)  routing T_2_26.sp4_h_r_9 <X> T_2_26.sp4_v_t_44
 (7 14)  (115 430)  (115 430)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (122 430)  (122 430)  routing T_2_26.sp12_v_t_3 <X> T_2_26.lc_trk_g3_4
 (15 14)  (123 430)  (123 430)  routing T_2_26.sp4_v_t_32 <X> T_2_26.lc_trk_g3_5
 (16 14)  (124 430)  (124 430)  routing T_2_26.sp4_v_t_32 <X> T_2_26.lc_trk_g3_5
 (17 14)  (125 430)  (125 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (135 430)  (135 430)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 430)  (136 430)  routing T_2_26.lc_trk_g3_1 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 430)  (137 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 430)  (140 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 430)  (141 430)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 430)  (142 430)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (143 430)  (143 430)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.input_2_7
 (37 14)  (145 430)  (145 430)  LC_7 Logic Functioning bit
 (39 14)  (147 430)  (147 430)  LC_7 Logic Functioning bit
 (41 14)  (149 430)  (149 430)  LC_7 Logic Functioning bit
 (43 14)  (151 430)  (151 430)  LC_7 Logic Functioning bit
 (51 14)  (159 430)  (159 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (108 431)  (108 431)  routing T_2_26.glb_netwk_6 <X> T_2_26.wire_logic_cluster/lc_7/s_r
 (5 15)  (113 431)  (113 431)  routing T_2_26.sp4_h_r_9 <X> T_2_26.sp4_v_t_44
 (7 15)  (115 431)  (115 431)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (122 431)  (122 431)  routing T_2_26.sp12_v_t_3 <X> T_2_26.lc_trk_g3_4
 (15 15)  (123 431)  (123 431)  routing T_2_26.sp12_v_t_3 <X> T_2_26.lc_trk_g3_4
 (17 15)  (125 431)  (125 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (27 15)  (135 431)  (135 431)  routing T_2_26.lc_trk_g1_0 <X> T_2_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 431)  (137 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (139 431)  (139 431)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (140 431)  (140 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (141 431)  (141 431)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.input_2_7
 (34 15)  (142 431)  (142 431)  routing T_2_26.lc_trk_g3_4 <X> T_2_26.input_2_7
 (36 15)  (144 431)  (144 431)  LC_7 Logic Functioning bit
 (38 15)  (146 431)  (146 431)  LC_7 Logic Functioning bit
 (40 15)  (148 431)  (148 431)  LC_7 Logic Functioning bit
 (42 15)  (150 431)  (150 431)  LC_7 Logic Functioning bit


LogicTile_3_26

 (5 0)  (167 416)  (167 416)  routing T_3_26.sp4_v_b_6 <X> T_3_26.sp4_h_r_0
 (13 0)  (175 416)  (175 416)  routing T_3_26.sp4_v_t_39 <X> T_3_26.sp4_v_b_2
 (27 0)  (189 416)  (189 416)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 416)  (190 416)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 416)  (191 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 416)  (192 416)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 416)  (194 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (197 416)  (197 416)  routing T_3_26.lc_trk_g3_5 <X> T_3_26.input_2_0
 (36 0)  (198 416)  (198 416)  LC_0 Logic Functioning bit
 (39 0)  (201 416)  (201 416)  LC_0 Logic Functioning bit
 (41 0)  (203 416)  (203 416)  LC_0 Logic Functioning bit
 (42 0)  (204 416)  (204 416)  LC_0 Logic Functioning bit
 (44 0)  (206 416)  (206 416)  LC_0 Logic Functioning bit
 (4 1)  (166 417)  (166 417)  routing T_3_26.sp4_v_b_6 <X> T_3_26.sp4_h_r_0
 (6 1)  (168 417)  (168 417)  routing T_3_26.sp4_v_b_6 <X> T_3_26.sp4_h_r_0
 (30 1)  (192 417)  (192 417)  routing T_3_26.lc_trk_g3_6 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 417)  (194 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (195 417)  (195 417)  routing T_3_26.lc_trk_g3_5 <X> T_3_26.input_2_0
 (34 1)  (196 417)  (196 417)  routing T_3_26.lc_trk_g3_5 <X> T_3_26.input_2_0
 (36 1)  (198 417)  (198 417)  LC_0 Logic Functioning bit
 (39 1)  (201 417)  (201 417)  LC_0 Logic Functioning bit
 (41 1)  (203 417)  (203 417)  LC_0 Logic Functioning bit
 (42 1)  (204 417)  (204 417)  LC_0 Logic Functioning bit
 (49 1)  (211 417)  (211 417)  Carry_In_Mux bit 

 (51 1)  (213 417)  (213 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (4 2)  (166 418)  (166 418)  routing T_3_26.sp4_h_r_0 <X> T_3_26.sp4_v_t_37
 (16 2)  (178 418)  (178 418)  routing T_3_26.sp4_v_b_5 <X> T_3_26.lc_trk_g0_5
 (17 2)  (179 418)  (179 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (180 418)  (180 418)  routing T_3_26.sp4_v_b_5 <X> T_3_26.lc_trk_g0_5
 (22 2)  (184 418)  (184 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (190 418)  (190 418)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 418)  (191 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 418)  (192 418)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 418)  (194 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (197 418)  (197 418)  routing T_3_26.lc_trk_g0_5 <X> T_3_26.input_2_1
 (36 2)  (198 418)  (198 418)  LC_1 Logic Functioning bit
 (39 2)  (201 418)  (201 418)  LC_1 Logic Functioning bit
 (41 2)  (203 418)  (203 418)  LC_1 Logic Functioning bit
 (42 2)  (204 418)  (204 418)  LC_1 Logic Functioning bit
 (44 2)  (206 418)  (206 418)  LC_1 Logic Functioning bit
 (5 3)  (167 419)  (167 419)  routing T_3_26.sp4_h_r_0 <X> T_3_26.sp4_v_t_37
 (8 3)  (170 419)  (170 419)  routing T_3_26.sp4_h_r_7 <X> T_3_26.sp4_v_t_36
 (9 3)  (171 419)  (171 419)  routing T_3_26.sp4_h_r_7 <X> T_3_26.sp4_v_t_36
 (10 3)  (172 419)  (172 419)  routing T_3_26.sp4_h_r_7 <X> T_3_26.sp4_v_t_36
 (21 3)  (183 419)  (183 419)  routing T_3_26.sp4_r_v_b_31 <X> T_3_26.lc_trk_g0_7
 (30 3)  (192 419)  (192 419)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (32 3)  (194 419)  (194 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (198 419)  (198 419)  LC_1 Logic Functioning bit
 (39 3)  (201 419)  (201 419)  LC_1 Logic Functioning bit
 (41 3)  (203 419)  (203 419)  LC_1 Logic Functioning bit
 (42 3)  (204 419)  (204 419)  LC_1 Logic Functioning bit
 (48 3)  (210 419)  (210 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (177 420)  (177 420)  routing T_3_26.sp4_h_l_4 <X> T_3_26.lc_trk_g1_1
 (16 4)  (178 420)  (178 420)  routing T_3_26.sp4_h_l_4 <X> T_3_26.lc_trk_g1_1
 (17 4)  (179 420)  (179 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (180 420)  (180 420)  routing T_3_26.sp4_h_l_4 <X> T_3_26.lc_trk_g1_1
 (25 4)  (187 420)  (187 420)  routing T_3_26.sp4_h_r_10 <X> T_3_26.lc_trk_g1_2
 (27 4)  (189 420)  (189 420)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 420)  (190 420)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 420)  (191 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 420)  (192 420)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 420)  (194 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (197 420)  (197 420)  routing T_3_26.lc_trk_g1_5 <X> T_3_26.input_2_2
 (36 4)  (198 420)  (198 420)  LC_2 Logic Functioning bit
 (39 4)  (201 420)  (201 420)  LC_2 Logic Functioning bit
 (41 4)  (203 420)  (203 420)  LC_2 Logic Functioning bit
 (42 4)  (204 420)  (204 420)  LC_2 Logic Functioning bit
 (44 4)  (206 420)  (206 420)  LC_2 Logic Functioning bit
 (10 5)  (172 421)  (172 421)  routing T_3_26.sp4_h_r_11 <X> T_3_26.sp4_v_b_4
 (18 5)  (180 421)  (180 421)  routing T_3_26.sp4_h_l_4 <X> T_3_26.lc_trk_g1_1
 (22 5)  (184 421)  (184 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (185 421)  (185 421)  routing T_3_26.sp4_h_r_10 <X> T_3_26.lc_trk_g1_2
 (24 5)  (186 421)  (186 421)  routing T_3_26.sp4_h_r_10 <X> T_3_26.lc_trk_g1_2
 (32 5)  (194 421)  (194 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (196 421)  (196 421)  routing T_3_26.lc_trk_g1_5 <X> T_3_26.input_2_2
 (36 5)  (198 421)  (198 421)  LC_2 Logic Functioning bit
 (39 5)  (201 421)  (201 421)  LC_2 Logic Functioning bit
 (41 5)  (203 421)  (203 421)  LC_2 Logic Functioning bit
 (42 5)  (204 421)  (204 421)  LC_2 Logic Functioning bit
 (9 6)  (171 422)  (171 422)  routing T_3_26.sp4_h_r_1 <X> T_3_26.sp4_h_l_41
 (10 6)  (172 422)  (172 422)  routing T_3_26.sp4_h_r_1 <X> T_3_26.sp4_h_l_41
 (17 6)  (179 422)  (179 422)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (180 422)  (180 422)  routing T_3_26.bnr_op_5 <X> T_3_26.lc_trk_g1_5
 (22 6)  (184 422)  (184 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (185 422)  (185 422)  routing T_3_26.sp4_v_b_23 <X> T_3_26.lc_trk_g1_7
 (24 6)  (186 422)  (186 422)  routing T_3_26.sp4_v_b_23 <X> T_3_26.lc_trk_g1_7
 (27 6)  (189 422)  (189 422)  routing T_3_26.lc_trk_g1_1 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 422)  (191 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 422)  (194 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 422)  (198 422)  LC_3 Logic Functioning bit
 (39 6)  (201 422)  (201 422)  LC_3 Logic Functioning bit
 (41 6)  (203 422)  (203 422)  LC_3 Logic Functioning bit
 (42 6)  (204 422)  (204 422)  LC_3 Logic Functioning bit
 (44 6)  (206 422)  (206 422)  LC_3 Logic Functioning bit
 (18 7)  (180 423)  (180 423)  routing T_3_26.bnr_op_5 <X> T_3_26.lc_trk_g1_5
 (32 7)  (194 423)  (194 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (195 423)  (195 423)  routing T_3_26.lc_trk_g3_0 <X> T_3_26.input_2_3
 (34 7)  (196 423)  (196 423)  routing T_3_26.lc_trk_g3_0 <X> T_3_26.input_2_3
 (36 7)  (198 423)  (198 423)  LC_3 Logic Functioning bit
 (39 7)  (201 423)  (201 423)  LC_3 Logic Functioning bit
 (41 7)  (203 423)  (203 423)  LC_3 Logic Functioning bit
 (42 7)  (204 423)  (204 423)  LC_3 Logic Functioning bit
 (28 8)  (190 424)  (190 424)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 424)  (191 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 424)  (192 424)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 424)  (194 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (197 424)  (197 424)  routing T_3_26.lc_trk_g2_4 <X> T_3_26.input_2_4
 (36 8)  (198 424)  (198 424)  LC_4 Logic Functioning bit
 (39 8)  (201 424)  (201 424)  LC_4 Logic Functioning bit
 (41 8)  (203 424)  (203 424)  LC_4 Logic Functioning bit
 (42 8)  (204 424)  (204 424)  LC_4 Logic Functioning bit
 (44 8)  (206 424)  (206 424)  LC_4 Logic Functioning bit
 (17 9)  (179 425)  (179 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (32 9)  (194 425)  (194 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (195 425)  (195 425)  routing T_3_26.lc_trk_g2_4 <X> T_3_26.input_2_4
 (36 9)  (198 425)  (198 425)  LC_4 Logic Functioning bit
 (39 9)  (201 425)  (201 425)  LC_4 Logic Functioning bit
 (41 9)  (203 425)  (203 425)  LC_4 Logic Functioning bit
 (42 9)  (204 425)  (204 425)  LC_4 Logic Functioning bit
 (15 10)  (177 426)  (177 426)  routing T_3_26.sp4_h_l_16 <X> T_3_26.lc_trk_g2_5
 (16 10)  (178 426)  (178 426)  routing T_3_26.sp4_h_l_16 <X> T_3_26.lc_trk_g2_5
 (17 10)  (179 426)  (179 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (184 426)  (184 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (189 426)  (189 426)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (190 426)  (190 426)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 426)  (191 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 426)  (192 426)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (194 426)  (194 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (197 426)  (197 426)  routing T_3_26.lc_trk_g0_7 <X> T_3_26.input_2_5
 (36 10)  (198 426)  (198 426)  LC_5 Logic Functioning bit
 (39 10)  (201 426)  (201 426)  LC_5 Logic Functioning bit
 (41 10)  (203 426)  (203 426)  LC_5 Logic Functioning bit
 (42 10)  (204 426)  (204 426)  LC_5 Logic Functioning bit
 (44 10)  (206 426)  (206 426)  LC_5 Logic Functioning bit
 (16 11)  (178 427)  (178 427)  routing T_3_26.sp12_v_b_12 <X> T_3_26.lc_trk_g2_4
 (17 11)  (179 427)  (179 427)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (180 427)  (180 427)  routing T_3_26.sp4_h_l_16 <X> T_3_26.lc_trk_g2_5
 (21 11)  (183 427)  (183 427)  routing T_3_26.sp4_r_v_b_39 <X> T_3_26.lc_trk_g2_7
 (22 11)  (184 427)  (184 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (185 427)  (185 427)  routing T_3_26.sp4_v_b_46 <X> T_3_26.lc_trk_g2_6
 (24 11)  (186 427)  (186 427)  routing T_3_26.sp4_v_b_46 <X> T_3_26.lc_trk_g2_6
 (30 11)  (192 427)  (192 427)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 427)  (194 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (197 427)  (197 427)  routing T_3_26.lc_trk_g0_7 <X> T_3_26.input_2_5
 (36 11)  (198 427)  (198 427)  LC_5 Logic Functioning bit
 (39 11)  (201 427)  (201 427)  LC_5 Logic Functioning bit
 (41 11)  (203 427)  (203 427)  LC_5 Logic Functioning bit
 (42 11)  (204 427)  (204 427)  LC_5 Logic Functioning bit
 (27 12)  (189 428)  (189 428)  routing T_3_26.lc_trk_g1_2 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 428)  (191 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 428)  (194 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (198 428)  (198 428)  LC_6 Logic Functioning bit
 (39 12)  (201 428)  (201 428)  LC_6 Logic Functioning bit
 (41 12)  (203 428)  (203 428)  LC_6 Logic Functioning bit
 (42 12)  (204 428)  (204 428)  LC_6 Logic Functioning bit
 (44 12)  (206 428)  (206 428)  LC_6 Logic Functioning bit
 (17 13)  (179 429)  (179 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (30 13)  (192 429)  (192 429)  routing T_3_26.lc_trk_g1_2 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (32 13)  (194 429)  (194 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (195 429)  (195 429)  routing T_3_26.lc_trk_g2_0 <X> T_3_26.input_2_6
 (36 13)  (198 429)  (198 429)  LC_6 Logic Functioning bit
 (39 13)  (201 429)  (201 429)  LC_6 Logic Functioning bit
 (41 13)  (203 429)  (203 429)  LC_6 Logic Functioning bit
 (42 13)  (204 429)  (204 429)  LC_6 Logic Functioning bit
 (46 13)  (208 429)  (208 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (7 14)  (169 430)  (169 430)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (178 430)  (178 430)  routing T_3_26.sp12_v_t_10 <X> T_3_26.lc_trk_g3_5
 (17 14)  (179 430)  (179 430)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (184 430)  (184 430)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (186 430)  (186 430)  routing T_3_26.tnr_op_7 <X> T_3_26.lc_trk_g3_7
 (25 14)  (187 430)  (187 430)  routing T_3_26.sp4_v_b_38 <X> T_3_26.lc_trk_g3_6
 (27 14)  (189 430)  (189 430)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 430)  (191 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 430)  (192 430)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (194 430)  (194 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (197 430)  (197 430)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.input_2_7
 (36 14)  (198 430)  (198 430)  LC_7 Logic Functioning bit
 (39 14)  (201 430)  (201 430)  LC_7 Logic Functioning bit
 (41 14)  (203 430)  (203 430)  LC_7 Logic Functioning bit
 (42 14)  (204 430)  (204 430)  LC_7 Logic Functioning bit
 (44 14)  (206 430)  (206 430)  LC_7 Logic Functioning bit
 (7 15)  (169 431)  (169 431)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (179 431)  (179 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (184 431)  (184 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (185 431)  (185 431)  routing T_3_26.sp4_v_b_38 <X> T_3_26.lc_trk_g3_6
 (25 15)  (187 431)  (187 431)  routing T_3_26.sp4_v_b_38 <X> T_3_26.lc_trk_g3_6
 (30 15)  (192 431)  (192 431)  routing T_3_26.lc_trk_g1_7 <X> T_3_26.wire_logic_cluster/lc_7/in_1
 (32 15)  (194 431)  (194 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (195 431)  (195 431)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.input_2_7
 (35 15)  (197 431)  (197 431)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.input_2_7
 (36 15)  (198 431)  (198 431)  LC_7 Logic Functioning bit
 (39 15)  (201 431)  (201 431)  LC_7 Logic Functioning bit
 (41 15)  (203 431)  (203 431)  LC_7 Logic Functioning bit
 (42 15)  (204 431)  (204 431)  LC_7 Logic Functioning bit


LogicTile_4_26

 (17 0)  (233 416)  (233 416)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (234 416)  (234 416)  routing T_4_26.wire_logic_cluster/lc_1/out <X> T_4_26.lc_trk_g0_1
 (21 0)  (237 416)  (237 416)  routing T_4_26.lft_op_3 <X> T_4_26.lc_trk_g0_3
 (22 0)  (238 416)  (238 416)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (240 416)  (240 416)  routing T_4_26.lft_op_3 <X> T_4_26.lc_trk_g0_3
 (25 0)  (241 416)  (241 416)  routing T_4_26.lft_op_2 <X> T_4_26.lc_trk_g0_2
 (29 0)  (245 416)  (245 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 416)  (246 416)  routing T_4_26.lc_trk_g0_5 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (247 416)  (247 416)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 416)  (248 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 416)  (250 416)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (251 416)  (251 416)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.input_2_0
 (38 0)  (254 416)  (254 416)  LC_0 Logic Functioning bit
 (22 1)  (238 417)  (238 417)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (240 417)  (240 417)  routing T_4_26.lft_op_2 <X> T_4_26.lc_trk_g0_2
 (26 1)  (242 417)  (242 417)  routing T_4_26.lc_trk_g1_3 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (243 417)  (243 417)  routing T_4_26.lc_trk_g1_3 <X> T_4_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 417)  (245 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 417)  (247 417)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 417)  (248 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (250 417)  (250 417)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.input_2_0
 (35 1)  (251 417)  (251 417)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.input_2_0
 (0 2)  (216 418)  (216 418)  routing T_4_26.glb_netwk_7 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (1 2)  (217 418)  (217 418)  routing T_4_26.glb_netwk_7 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (2 2)  (218 418)  (218 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (230 418)  (230 418)  routing T_4_26.lft_op_4 <X> T_4_26.lc_trk_g0_4
 (15 2)  (231 418)  (231 418)  routing T_4_26.sp4_h_r_13 <X> T_4_26.lc_trk_g0_5
 (16 2)  (232 418)  (232 418)  routing T_4_26.sp4_h_r_13 <X> T_4_26.lc_trk_g0_5
 (17 2)  (233 418)  (233 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (234 418)  (234 418)  routing T_4_26.sp4_h_r_13 <X> T_4_26.lc_trk_g0_5
 (31 2)  (247 418)  (247 418)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 418)  (248 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 418)  (249 418)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (42 2)  (258 418)  (258 418)  LC_1 Logic Functioning bit
 (43 2)  (259 418)  (259 418)  LC_1 Logic Functioning bit
 (46 2)  (262 418)  (262 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (263 418)  (263 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (266 418)  (266 418)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (216 419)  (216 419)  routing T_4_26.glb_netwk_7 <X> T_4_26.wire_logic_cluster/lc_7/clk
 (15 3)  (231 419)  (231 419)  routing T_4_26.lft_op_4 <X> T_4_26.lc_trk_g0_4
 (17 3)  (233 419)  (233 419)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (42 3)  (258 419)  (258 419)  LC_1 Logic Functioning bit
 (43 3)  (259 419)  (259 419)  LC_1 Logic Functioning bit
 (48 3)  (264 419)  (264 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (267 419)  (267 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (269 419)  (269 419)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (233 420)  (233 420)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (234 420)  (234 420)  routing T_4_26.wire_logic_cluster/lc_1/out <X> T_4_26.lc_trk_g1_1
 (21 4)  (237 420)  (237 420)  routing T_4_26.sp4_v_b_3 <X> T_4_26.lc_trk_g1_3
 (22 4)  (238 420)  (238 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (239 420)  (239 420)  routing T_4_26.sp4_v_b_3 <X> T_4_26.lc_trk_g1_3
 (28 4)  (244 420)  (244 420)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 420)  (245 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 420)  (246 420)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (247 420)  (247 420)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 420)  (248 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 420)  (249 420)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (38 4)  (254 420)  (254 420)  LC_2 Logic Functioning bit
 (39 4)  (255 420)  (255 420)  LC_2 Logic Functioning bit
 (41 4)  (257 420)  (257 420)  LC_2 Logic Functioning bit
 (45 4)  (261 420)  (261 420)  LC_2 Logic Functioning bit
 (50 4)  (266 420)  (266 420)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (269 420)  (269 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (8 5)  (224 421)  (224 421)  routing T_4_26.sp4_h_l_47 <X> T_4_26.sp4_v_b_4
 (9 5)  (225 421)  (225 421)  routing T_4_26.sp4_h_l_47 <X> T_4_26.sp4_v_b_4
 (10 5)  (226 421)  (226 421)  routing T_4_26.sp4_h_l_47 <X> T_4_26.sp4_v_b_4
 (27 5)  (243 421)  (243 421)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 421)  (244 421)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 421)  (245 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (247 421)  (247 421)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (39 5)  (255 421)  (255 421)  LC_2 Logic Functioning bit
 (44 5)  (260 421)  (260 421)  LC_2 Logic Functioning bit
 (22 6)  (238 422)  (238 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (239 422)  (239 422)  routing T_4_26.sp4_v_b_23 <X> T_4_26.lc_trk_g1_7
 (24 6)  (240 422)  (240 422)  routing T_4_26.sp4_v_b_23 <X> T_4_26.lc_trk_g1_7
 (31 6)  (247 422)  (247 422)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 422)  (248 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 422)  (249 422)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (250 422)  (250 422)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (251 422)  (251 422)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.input_2_3
 (37 6)  (253 422)  (253 422)  LC_3 Logic Functioning bit
 (38 6)  (254 422)  (254 422)  LC_3 Logic Functioning bit
 (41 6)  (257 422)  (257 422)  LC_3 Logic Functioning bit
 (43 6)  (259 422)  (259 422)  LC_3 Logic Functioning bit
 (46 6)  (262 422)  (262 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (238 423)  (238 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (241 423)  (241 423)  routing T_4_26.sp4_r_v_b_30 <X> T_4_26.lc_trk_g1_6
 (26 7)  (242 423)  (242 423)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (243 423)  (243 423)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (244 423)  (244 423)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 423)  (245 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 423)  (247 423)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (248 423)  (248 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (249 423)  (249 423)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.input_2_3
 (34 7)  (250 423)  (250 423)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.input_2_3
 (35 7)  (251 423)  (251 423)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.input_2_3
 (36 7)  (252 423)  (252 423)  LC_3 Logic Functioning bit
 (39 7)  (255 423)  (255 423)  LC_3 Logic Functioning bit
 (40 7)  (256 423)  (256 423)  LC_3 Logic Functioning bit
 (42 7)  (258 423)  (258 423)  LC_3 Logic Functioning bit
 (48 7)  (264 423)  (264 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (230 424)  (230 424)  routing T_4_26.sp4_h_l_21 <X> T_4_26.lc_trk_g2_0
 (26 8)  (242 424)  (242 424)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (243 424)  (243 424)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 424)  (244 424)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 424)  (245 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 424)  (246 424)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 424)  (248 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 424)  (249 424)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (250 424)  (250 424)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (253 424)  (253 424)  LC_4 Logic Functioning bit
 (39 8)  (255 424)  (255 424)  LC_4 Logic Functioning bit
 (41 8)  (257 424)  (257 424)  LC_4 Logic Functioning bit
 (43 8)  (259 424)  (259 424)  LC_4 Logic Functioning bit
 (15 9)  (231 425)  (231 425)  routing T_4_26.sp4_h_l_21 <X> T_4_26.lc_trk_g2_0
 (16 9)  (232 425)  (232 425)  routing T_4_26.sp4_h_l_21 <X> T_4_26.lc_trk_g2_0
 (17 9)  (233 425)  (233 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (242 425)  (242 425)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (243 425)  (243 425)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (244 425)  (244 425)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 425)  (245 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 425)  (246 425)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (247 425)  (247 425)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (252 425)  (252 425)  LC_4 Logic Functioning bit
 (37 9)  (253 425)  (253 425)  LC_4 Logic Functioning bit
 (38 9)  (254 425)  (254 425)  LC_4 Logic Functioning bit
 (39 9)  (255 425)  (255 425)  LC_4 Logic Functioning bit
 (51 9)  (267 425)  (267 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (231 426)  (231 426)  routing T_4_26.sp4_h_r_45 <X> T_4_26.lc_trk_g2_5
 (16 10)  (232 426)  (232 426)  routing T_4_26.sp4_h_r_45 <X> T_4_26.lc_trk_g2_5
 (17 10)  (233 426)  (233 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (234 426)  (234 426)  routing T_4_26.sp4_h_r_45 <X> T_4_26.lc_trk_g2_5
 (21 10)  (237 426)  (237 426)  routing T_4_26.sp4_h_l_34 <X> T_4_26.lc_trk_g2_7
 (22 10)  (238 426)  (238 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (239 426)  (239 426)  routing T_4_26.sp4_h_l_34 <X> T_4_26.lc_trk_g2_7
 (24 10)  (240 426)  (240 426)  routing T_4_26.sp4_h_l_34 <X> T_4_26.lc_trk_g2_7
 (28 10)  (244 426)  (244 426)  routing T_4_26.lc_trk_g2_0 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 426)  (245 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 426)  (248 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (251 426)  (251 426)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.input_2_5
 (37 10)  (253 426)  (253 426)  LC_5 Logic Functioning bit
 (45 10)  (261 426)  (261 426)  LC_5 Logic Functioning bit
 (46 10)  (262 426)  (262 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (16 11)  (232 427)  (232 427)  routing T_4_26.sp12_v_b_12 <X> T_4_26.lc_trk_g2_4
 (17 11)  (233 427)  (233 427)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (234 427)  (234 427)  routing T_4_26.sp4_h_r_45 <X> T_4_26.lc_trk_g2_5
 (21 11)  (237 427)  (237 427)  routing T_4_26.sp4_h_l_34 <X> T_4_26.lc_trk_g2_7
 (29 11)  (245 427)  (245 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 427)  (247 427)  routing T_4_26.lc_trk_g0_2 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (248 427)  (248 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (249 427)  (249 427)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.input_2_5
 (36 11)  (252 427)  (252 427)  LC_5 Logic Functioning bit
 (38 11)  (254 427)  (254 427)  LC_5 Logic Functioning bit
 (41 11)  (257 427)  (257 427)  LC_5 Logic Functioning bit
 (17 12)  (233 428)  (233 428)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (234 428)  (234 428)  routing T_4_26.bnl_op_1 <X> T_4_26.lc_trk_g3_1
 (22 12)  (238 428)  (238 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (239 428)  (239 428)  routing T_4_26.sp4_h_r_27 <X> T_4_26.lc_trk_g3_3
 (24 12)  (240 428)  (240 428)  routing T_4_26.sp4_h_r_27 <X> T_4_26.lc_trk_g3_3
 (25 12)  (241 428)  (241 428)  routing T_4_26.wire_logic_cluster/lc_2/out <X> T_4_26.lc_trk_g3_2
 (28 12)  (244 428)  (244 428)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 428)  (245 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 428)  (246 428)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 428)  (248 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (253 428)  (253 428)  LC_6 Logic Functioning bit
 (42 12)  (258 428)  (258 428)  LC_6 Logic Functioning bit
 (45 12)  (261 428)  (261 428)  LC_6 Logic Functioning bit
 (18 13)  (234 429)  (234 429)  routing T_4_26.bnl_op_1 <X> T_4_26.lc_trk_g3_1
 (21 13)  (237 429)  (237 429)  routing T_4_26.sp4_h_r_27 <X> T_4_26.lc_trk_g3_3
 (22 13)  (238 429)  (238 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (243 429)  (243 429)  routing T_4_26.lc_trk_g1_1 <X> T_4_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 429)  (245 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (247 429)  (247 429)  routing T_4_26.lc_trk_g0_3 <X> T_4_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (248 429)  (248 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (249 429)  (249 429)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.input_2_6
 (34 13)  (250 429)  (250 429)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.input_2_6
 (35 13)  (251 429)  (251 429)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.input_2_6
 (36 13)  (252 429)  (252 429)  LC_6 Logic Functioning bit
 (38 13)  (254 429)  (254 429)  LC_6 Logic Functioning bit
 (44 13)  (260 429)  (260 429)  LC_6 Logic Functioning bit
 (47 13)  (263 429)  (263 429)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (264 429)  (264 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (216 430)  (216 430)  routing T_4_26.glb_netwk_6 <X> T_4_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 430)  (217 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (222 430)  (222 430)  routing T_4_26.sp4_v_b_6 <X> T_4_26.sp4_v_t_44
 (7 14)  (223 430)  (223 430)  Column buffer control bit: LH_colbuf_cntl_7

 (17 14)  (233 430)  (233 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (237 430)  (237 430)  routing T_4_26.sp4_h_r_39 <X> T_4_26.lc_trk_g3_7
 (22 14)  (238 430)  (238 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (239 430)  (239 430)  routing T_4_26.sp4_h_r_39 <X> T_4_26.lc_trk_g3_7
 (24 14)  (240 430)  (240 430)  routing T_4_26.sp4_h_r_39 <X> T_4_26.lc_trk_g3_7
 (27 14)  (243 430)  (243 430)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 430)  (244 430)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 430)  (245 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 430)  (246 430)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 430)  (247 430)  routing T_4_26.lc_trk_g0_4 <X> T_4_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 430)  (248 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (251 430)  (251 430)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.input_2_7
 (37 14)  (253 430)  (253 430)  LC_7 Logic Functioning bit
 (45 14)  (261 430)  (261 430)  LC_7 Logic Functioning bit
 (0 15)  (216 431)  (216 431)  routing T_4_26.glb_netwk_6 <X> T_4_26.wire_logic_cluster/lc_7/s_r
 (5 15)  (221 431)  (221 431)  routing T_4_26.sp4_v_b_6 <X> T_4_26.sp4_v_t_44
 (7 15)  (223 431)  (223 431)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (234 431)  (234 431)  routing T_4_26.sp4_r_v_b_45 <X> T_4_26.lc_trk_g3_5
 (22 15)  (238 431)  (238 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (239 431)  (239 431)  routing T_4_26.sp4_h_r_30 <X> T_4_26.lc_trk_g3_6
 (24 15)  (240 431)  (240 431)  routing T_4_26.sp4_h_r_30 <X> T_4_26.lc_trk_g3_6
 (25 15)  (241 431)  (241 431)  routing T_4_26.sp4_h_r_30 <X> T_4_26.lc_trk_g3_6
 (29 15)  (245 431)  (245 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (248 431)  (248 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (249 431)  (249 431)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.input_2_7
 (36 15)  (252 431)  (252 431)  LC_7 Logic Functioning bit
 (38 15)  (254 431)  (254 431)  LC_7 Logic Functioning bit
 (41 15)  (257 431)  (257 431)  LC_7 Logic Functioning bit
 (48 15)  (264 431)  (264 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (267 431)  (267 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_26

 (28 0)  (298 416)  (298 416)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 416)  (299 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 416)  (300 416)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (301 416)  (301 416)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 416)  (302 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 416)  (303 416)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (304 416)  (304 416)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (307 416)  (307 416)  LC_0 Logic Functioning bit
 (45 0)  (315 416)  (315 416)  LC_0 Logic Functioning bit
 (46 0)  (316 416)  (316 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (297 417)  (297 417)  routing T_5_26.lc_trk_g1_1 <X> T_5_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 417)  (299 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (302 417)  (302 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (304 417)  (304 417)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.input_2_0
 (35 1)  (305 417)  (305 417)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.input_2_0
 (36 1)  (306 417)  (306 417)  LC_0 Logic Functioning bit
 (38 1)  (308 417)  (308 417)  LC_0 Logic Functioning bit
 (41 1)  (311 417)  (311 417)  LC_0 Logic Functioning bit
 (44 1)  (314 417)  (314 417)  LC_0 Logic Functioning bit
 (0 2)  (270 418)  (270 418)  routing T_5_26.glb_netwk_7 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (1 2)  (271 418)  (271 418)  routing T_5_26.glb_netwk_7 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (2 2)  (272 418)  (272 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (297 418)  (297 418)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 418)  (298 418)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 418)  (299 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (301 418)  (301 418)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 418)  (302 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 418)  (304 418)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (41 2)  (311 418)  (311 418)  LC_1 Logic Functioning bit
 (43 2)  (313 418)  (313 418)  LC_1 Logic Functioning bit
 (48 2)  (318 418)  (318 418)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (270 419)  (270 419)  routing T_5_26.glb_netwk_7 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (4 3)  (274 419)  (274 419)  routing T_5_26.sp4_v_b_7 <X> T_5_26.sp4_h_l_37
 (10 3)  (280 419)  (280 419)  routing T_5_26.sp4_h_l_45 <X> T_5_26.sp4_v_t_36
 (27 3)  (297 419)  (297 419)  routing T_5_26.lc_trk_g1_0 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 419)  (299 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (300 419)  (300 419)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (306 419)  (306 419)  LC_1 Logic Functioning bit
 (37 3)  (307 419)  (307 419)  LC_1 Logic Functioning bit
 (38 3)  (308 419)  (308 419)  LC_1 Logic Functioning bit
 (39 3)  (309 419)  (309 419)  LC_1 Logic Functioning bit
 (40 3)  (310 419)  (310 419)  LC_1 Logic Functioning bit
 (42 3)  (312 419)  (312 419)  LC_1 Logic Functioning bit
 (47 3)  (317 419)  (317 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (12 4)  (282 420)  (282 420)  routing T_5_26.sp4_h_l_39 <X> T_5_26.sp4_h_r_5
 (14 4)  (284 420)  (284 420)  routing T_5_26.wire_logic_cluster/lc_0/out <X> T_5_26.lc_trk_g1_0
 (15 4)  (285 420)  (285 420)  routing T_5_26.lft_op_1 <X> T_5_26.lc_trk_g1_1
 (17 4)  (287 420)  (287 420)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (288 420)  (288 420)  routing T_5_26.lft_op_1 <X> T_5_26.lc_trk_g1_1
 (21 4)  (291 420)  (291 420)  routing T_5_26.sp4_h_r_11 <X> T_5_26.lc_trk_g1_3
 (22 4)  (292 420)  (292 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (293 420)  (293 420)  routing T_5_26.sp4_h_r_11 <X> T_5_26.lc_trk_g1_3
 (24 4)  (294 420)  (294 420)  routing T_5_26.sp4_h_r_11 <X> T_5_26.lc_trk_g1_3
 (26 4)  (296 420)  (296 420)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (32 4)  (302 420)  (302 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 420)  (304 420)  routing T_5_26.lc_trk_g1_0 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (307 420)  (307 420)  LC_2 Logic Functioning bit
 (38 4)  (308 420)  (308 420)  LC_2 Logic Functioning bit
 (39 4)  (309 420)  (309 420)  LC_2 Logic Functioning bit
 (43 4)  (313 420)  (313 420)  LC_2 Logic Functioning bit
 (13 5)  (283 421)  (283 421)  routing T_5_26.sp4_h_l_39 <X> T_5_26.sp4_h_r_5
 (17 5)  (287 421)  (287 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (297 421)  (297 421)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 421)  (299 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (302 421)  (302 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (303 421)  (303 421)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.input_2_2
 (34 5)  (304 421)  (304 421)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.input_2_2
 (35 5)  (305 421)  (305 421)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.input_2_2
 (36 5)  (306 421)  (306 421)  LC_2 Logic Functioning bit
 (38 5)  (308 421)  (308 421)  LC_2 Logic Functioning bit
 (39 5)  (309 421)  (309 421)  LC_2 Logic Functioning bit
 (42 5)  (312 421)  (312 421)  LC_2 Logic Functioning bit
 (51 5)  (321 421)  (321 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (285 422)  (285 422)  routing T_5_26.sp4_h_r_5 <X> T_5_26.lc_trk_g1_5
 (16 6)  (286 422)  (286 422)  routing T_5_26.sp4_h_r_5 <X> T_5_26.lc_trk_g1_5
 (17 6)  (287 422)  (287 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (25 6)  (295 422)  (295 422)  routing T_5_26.wire_logic_cluster/lc_6/out <X> T_5_26.lc_trk_g1_6
 (18 7)  (288 423)  (288 423)  routing T_5_26.sp4_h_r_5 <X> T_5_26.lc_trk_g1_5
 (22 7)  (292 423)  (292 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (8 8)  (278 424)  (278 424)  routing T_5_26.sp4_v_b_1 <X> T_5_26.sp4_h_r_7
 (9 8)  (279 424)  (279 424)  routing T_5_26.sp4_v_b_1 <X> T_5_26.sp4_h_r_7
 (10 8)  (280 424)  (280 424)  routing T_5_26.sp4_v_b_1 <X> T_5_26.sp4_h_r_7
 (11 8)  (281 424)  (281 424)  routing T_5_26.sp4_h_l_39 <X> T_5_26.sp4_v_b_8
 (13 8)  (283 424)  (283 424)  routing T_5_26.sp4_h_l_39 <X> T_5_26.sp4_v_b_8
 (17 8)  (287 424)  (287 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (12 9)  (282 425)  (282 425)  routing T_5_26.sp4_h_l_39 <X> T_5_26.sp4_v_b_8
 (18 9)  (288 425)  (288 425)  routing T_5_26.sp4_r_v_b_33 <X> T_5_26.lc_trk_g2_1
 (15 10)  (285 426)  (285 426)  routing T_5_26.sp4_h_l_24 <X> T_5_26.lc_trk_g2_5
 (16 10)  (286 426)  (286 426)  routing T_5_26.sp4_h_l_24 <X> T_5_26.lc_trk_g2_5
 (17 10)  (287 426)  (287 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (288 426)  (288 426)  routing T_5_26.sp4_h_l_24 <X> T_5_26.lc_trk_g2_5
 (21 10)  (291 426)  (291 426)  routing T_5_26.sp4_h_l_34 <X> T_5_26.lc_trk_g2_7
 (22 10)  (292 426)  (292 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (293 426)  (293 426)  routing T_5_26.sp4_h_l_34 <X> T_5_26.lc_trk_g2_7
 (24 10)  (294 426)  (294 426)  routing T_5_26.sp4_h_l_34 <X> T_5_26.lc_trk_g2_7
 (27 10)  (297 426)  (297 426)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (298 426)  (298 426)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 426)  (299 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (301 426)  (301 426)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 426)  (302 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 426)  (304 426)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (41 10)  (311 426)  (311 426)  LC_5 Logic Functioning bit
 (43 10)  (313 426)  (313 426)  LC_5 Logic Functioning bit
 (10 11)  (280 427)  (280 427)  routing T_5_26.sp4_h_l_39 <X> T_5_26.sp4_v_t_42
 (21 11)  (291 427)  (291 427)  routing T_5_26.sp4_h_l_34 <X> T_5_26.lc_trk_g2_7
 (28 11)  (298 427)  (298 427)  routing T_5_26.lc_trk_g2_1 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 427)  (299 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 427)  (300 427)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_5/in_1
 (36 11)  (306 427)  (306 427)  LC_5 Logic Functioning bit
 (37 11)  (307 427)  (307 427)  LC_5 Logic Functioning bit
 (38 11)  (308 427)  (308 427)  LC_5 Logic Functioning bit
 (39 11)  (309 427)  (309 427)  LC_5 Logic Functioning bit
 (40 11)  (310 427)  (310 427)  LC_5 Logic Functioning bit
 (42 11)  (312 427)  (312 427)  LC_5 Logic Functioning bit
 (47 11)  (317 427)  (317 427)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (8 12)  (278 428)  (278 428)  routing T_5_26.sp4_v_b_4 <X> T_5_26.sp4_h_r_10
 (9 12)  (279 428)  (279 428)  routing T_5_26.sp4_v_b_4 <X> T_5_26.sp4_h_r_10
 (10 12)  (280 428)  (280 428)  routing T_5_26.sp4_v_b_4 <X> T_5_26.sp4_h_r_10
 (12 12)  (282 428)  (282 428)  routing T_5_26.sp4_h_l_45 <X> T_5_26.sp4_h_r_11
 (21 12)  (291 428)  (291 428)  routing T_5_26.sp4_h_r_43 <X> T_5_26.lc_trk_g3_3
 (22 12)  (292 428)  (292 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (293 428)  (293 428)  routing T_5_26.sp4_h_r_43 <X> T_5_26.lc_trk_g3_3
 (24 12)  (294 428)  (294 428)  routing T_5_26.sp4_h_r_43 <X> T_5_26.lc_trk_g3_3
 (28 12)  (298 428)  (298 428)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 428)  (299 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 428)  (300 428)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 428)  (302 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 428)  (303 428)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 428)  (304 428)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (37 12)  (307 428)  (307 428)  LC_6 Logic Functioning bit
 (45 12)  (315 428)  (315 428)  LC_6 Logic Functioning bit
 (13 13)  (283 429)  (283 429)  routing T_5_26.sp4_h_l_45 <X> T_5_26.sp4_h_r_11
 (15 13)  (285 429)  (285 429)  routing T_5_26.sp4_v_t_29 <X> T_5_26.lc_trk_g3_0
 (16 13)  (286 429)  (286 429)  routing T_5_26.sp4_v_t_29 <X> T_5_26.lc_trk_g3_0
 (17 13)  (287 429)  (287 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (291 429)  (291 429)  routing T_5_26.sp4_h_r_43 <X> T_5_26.lc_trk_g3_3
 (27 13)  (297 429)  (297 429)  routing T_5_26.lc_trk_g1_1 <X> T_5_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 429)  (299 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 429)  (300 429)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (32 13)  (302 429)  (302 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (304 429)  (304 429)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.input_2_6
 (35 13)  (305 429)  (305 429)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.input_2_6
 (36 13)  (306 429)  (306 429)  LC_6 Logic Functioning bit
 (38 13)  (308 429)  (308 429)  LC_6 Logic Functioning bit
 (41 13)  (311 429)  (311 429)  LC_6 Logic Functioning bit
 (44 13)  (314 429)  (314 429)  LC_6 Logic Functioning bit
 (47 13)  (317 429)  (317 429)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (270 430)  (270 430)  routing T_5_26.glb_netwk_6 <X> T_5_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 430)  (271 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (277 430)  (277 430)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (284 430)  (284 430)  routing T_5_26.sp4_h_r_36 <X> T_5_26.lc_trk_g3_4
 (26 14)  (296 430)  (296 430)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (297 430)  (297 430)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 430)  (298 430)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 430)  (299 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (301 430)  (301 430)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 430)  (302 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (304 430)  (304 430)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (41 14)  (311 430)  (311 430)  LC_7 Logic Functioning bit
 (43 14)  (313 430)  (313 430)  LC_7 Logic Functioning bit
 (51 14)  (321 430)  (321 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (270 431)  (270 431)  routing T_5_26.glb_netwk_6 <X> T_5_26.wire_logic_cluster/lc_7/s_r
 (7 15)  (277 431)  (277 431)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (285 431)  (285 431)  routing T_5_26.sp4_h_r_36 <X> T_5_26.lc_trk_g3_4
 (16 15)  (286 431)  (286 431)  routing T_5_26.sp4_h_r_36 <X> T_5_26.lc_trk_g3_4
 (17 15)  (287 431)  (287 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (296 431)  (296 431)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (297 431)  (297 431)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 431)  (299 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 431)  (300 431)  routing T_5_26.lc_trk_g3_3 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (306 431)  (306 431)  LC_7 Logic Functioning bit
 (37 15)  (307 431)  (307 431)  LC_7 Logic Functioning bit
 (38 15)  (308 431)  (308 431)  LC_7 Logic Functioning bit
 (39 15)  (309 431)  (309 431)  LC_7 Logic Functioning bit
 (40 15)  (310 431)  (310 431)  LC_7 Logic Functioning bit
 (42 15)  (312 431)  (312 431)  LC_7 Logic Functioning bit


RAM_Tile_6_26

 (4 0)  (328 416)  (328 416)  routing T_6_26.sp4_h_l_43 <X> T_6_26.sp4_v_b_0
 (6 0)  (330 416)  (330 416)  routing T_6_26.sp4_h_l_43 <X> T_6_26.sp4_v_b_0
 (5 1)  (329 417)  (329 417)  routing T_6_26.sp4_h_l_43 <X> T_6_26.sp4_v_b_0
 (4 8)  (328 424)  (328 424)  routing T_6_26.sp4_h_l_43 <X> T_6_26.sp4_v_b_6
 (5 9)  (329 425)  (329 425)  routing T_6_26.sp4_h_l_43 <X> T_6_26.sp4_v_b_6


LogicTile_7_26

 (8 2)  (374 418)  (374 418)  routing T_7_26.sp4_v_t_42 <X> T_7_26.sp4_h_l_36
 (9 2)  (375 418)  (375 418)  routing T_7_26.sp4_v_t_42 <X> T_7_26.sp4_h_l_36
 (10 2)  (376 418)  (376 418)  routing T_7_26.sp4_v_t_42 <X> T_7_26.sp4_h_l_36
 (22 3)  (388 419)  (388 419)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (390 419)  (390 419)  routing T_7_26.top_op_6 <X> T_7_26.lc_trk_g0_6
 (25 3)  (391 419)  (391 419)  routing T_7_26.top_op_6 <X> T_7_26.lc_trk_g0_6
 (26 4)  (392 420)  (392 420)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (393 420)  (393 420)  routing T_7_26.lc_trk_g3_0 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (394 420)  (394 420)  routing T_7_26.lc_trk_g3_0 <X> T_7_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 420)  (395 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (397 420)  (397 420)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 420)  (398 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 420)  (399 420)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 420)  (400 420)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 420)  (402 420)  LC_2 Logic Functioning bit
 (26 5)  (392 421)  (392 421)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 421)  (395 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (398 421)  (398 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (399 421)  (399 421)  routing T_7_26.lc_trk_g2_2 <X> T_7_26.input_2_2
 (35 5)  (401 421)  (401 421)  routing T_7_26.lc_trk_g2_2 <X> T_7_26.input_2_2
 (36 5)  (402 421)  (402 421)  LC_2 Logic Functioning bit
 (37 5)  (403 421)  (403 421)  LC_2 Logic Functioning bit
 (43 5)  (409 421)  (409 421)  LC_2 Logic Functioning bit
 (53 5)  (419 421)  (419 421)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 7)  (388 423)  (388 423)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (390 423)  (390 423)  routing T_7_26.top_op_6 <X> T_7_26.lc_trk_g1_6
 (25 7)  (391 423)  (391 423)  routing T_7_26.top_op_6 <X> T_7_26.lc_trk_g1_6
 (25 8)  (391 424)  (391 424)  routing T_7_26.sp4_h_r_34 <X> T_7_26.lc_trk_g2_2
 (22 9)  (388 425)  (388 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (389 425)  (389 425)  routing T_7_26.sp4_h_r_34 <X> T_7_26.lc_trk_g2_2
 (24 9)  (390 425)  (390 425)  routing T_7_26.sp4_h_r_34 <X> T_7_26.lc_trk_g2_2
 (22 10)  (388 426)  (388 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (389 426)  (389 426)  routing T_7_26.sp4_h_r_31 <X> T_7_26.lc_trk_g2_7
 (24 10)  (390 426)  (390 426)  routing T_7_26.sp4_h_r_31 <X> T_7_26.lc_trk_g2_7
 (21 11)  (387 427)  (387 427)  routing T_7_26.sp4_h_r_31 <X> T_7_26.lc_trk_g2_7
 (14 12)  (380 428)  (380 428)  routing T_7_26.sp4_h_r_40 <X> T_7_26.lc_trk_g3_0
 (14 13)  (380 429)  (380 429)  routing T_7_26.sp4_h_r_40 <X> T_7_26.lc_trk_g3_0
 (15 13)  (381 429)  (381 429)  routing T_7_26.sp4_h_r_40 <X> T_7_26.lc_trk_g3_0
 (16 13)  (382 429)  (382 429)  routing T_7_26.sp4_h_r_40 <X> T_7_26.lc_trk_g3_0
 (17 13)  (383 429)  (383 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (7 14)  (373 430)  (373 430)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (380 430)  (380 430)  routing T_7_26.sp12_v_t_3 <X> T_7_26.lc_trk_g3_4
 (16 14)  (382 430)  (382 430)  routing T_7_26.sp4_v_b_37 <X> T_7_26.lc_trk_g3_5
 (17 14)  (383 430)  (383 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (384 430)  (384 430)  routing T_7_26.sp4_v_b_37 <X> T_7_26.lc_trk_g3_5
 (26 14)  (392 430)  (392 430)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (393 430)  (393 430)  routing T_7_26.lc_trk_g3_5 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 430)  (394 430)  routing T_7_26.lc_trk_g3_5 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 430)  (395 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 430)  (396 430)  routing T_7_26.lc_trk_g3_5 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (398 430)  (398 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 430)  (399 430)  routing T_7_26.lc_trk_g2_2 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (401 430)  (401 430)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.input_2_7
 (36 14)  (402 430)  (402 430)  LC_7 Logic Functioning bit
 (40 14)  (406 430)  (406 430)  LC_7 Logic Functioning bit
 (41 14)  (407 430)  (407 430)  LC_7 Logic Functioning bit
 (42 14)  (408 430)  (408 430)  LC_7 Logic Functioning bit
 (43 14)  (409 430)  (409 430)  LC_7 Logic Functioning bit
 (7 15)  (373 431)  (373 431)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (380 431)  (380 431)  routing T_7_26.sp12_v_t_3 <X> T_7_26.lc_trk_g3_4
 (15 15)  (381 431)  (381 431)  routing T_7_26.sp12_v_t_3 <X> T_7_26.lc_trk_g3_4
 (17 15)  (383 431)  (383 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (384 431)  (384 431)  routing T_7_26.sp4_v_b_37 <X> T_7_26.lc_trk_g3_5
 (26 15)  (392 431)  (392 431)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (393 431)  (393 431)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 431)  (395 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (397 431)  (397 431)  routing T_7_26.lc_trk_g2_2 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (398 431)  (398 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (399 431)  (399 431)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.input_2_7
 (35 15)  (401 431)  (401 431)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.input_2_7
 (36 15)  (402 431)  (402 431)  LC_7 Logic Functioning bit
 (37 15)  (403 431)  (403 431)  LC_7 Logic Functioning bit
 (38 15)  (404 431)  (404 431)  LC_7 Logic Functioning bit
 (40 15)  (406 431)  (406 431)  LC_7 Logic Functioning bit
 (41 15)  (407 431)  (407 431)  LC_7 Logic Functioning bit
 (42 15)  (408 431)  (408 431)  LC_7 Logic Functioning bit
 (43 15)  (409 431)  (409 431)  LC_7 Logic Functioning bit
 (53 15)  (419 431)  (419 431)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_8_26

 (4 2)  (424 418)  (424 418)  routing T_8_26.sp4_v_b_4 <X> T_8_26.sp4_v_t_37
 (6 2)  (426 418)  (426 418)  routing T_8_26.sp4_v_b_4 <X> T_8_26.sp4_v_t_37
 (11 2)  (431 418)  (431 418)  routing T_8_26.sp4_v_b_6 <X> T_8_26.sp4_v_t_39
 (13 2)  (433 418)  (433 418)  routing T_8_26.sp4_v_b_6 <X> T_8_26.sp4_v_t_39
 (7 14)  (427 430)  (427 430)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (431 430)  (431 430)  routing T_8_26.sp4_v_b_8 <X> T_8_26.sp4_v_t_46
 (7 15)  (427 431)  (427 431)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (432 431)  (432 431)  routing T_8_26.sp4_v_b_8 <X> T_8_26.sp4_v_t_46


LogicTile_9_26

 (7 14)  (481 430)  (481 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (481 431)  (481 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_26



LogicTile_11_26



LogicTile_12_26



LogicTile_13_26



LogicTile_14_26



LogicTile_15_26



LogicTile_16_26



LogicTile_17_26



LogicTile_18_26



RAM_Tile_19_26



LogicTile_20_26



LogicTile_21_26



LogicTile_22_26



LogicTile_23_26



LogicTile_24_26



DSP_Tile_25_26



LogicTile_1_25

 (12 0)  (66 400)  (66 400)  routing T_1_25.sp4_v_t_39 <X> T_1_25.sp4_h_r_2
 (21 0)  (75 400)  (75 400)  routing T_1_25.wire_logic_cluster/lc_3/out <X> T_1_25.lc_trk_g0_3
 (22 0)  (76 400)  (76 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (82 400)  (82 400)  routing T_1_25.lc_trk_g2_3 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 400)  (83 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (85 400)  (85 400)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 400)  (86 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (88 400)  (88 400)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (89 400)  (89 400)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.input_2_0
 (37 0)  (91 400)  (91 400)  LC_0 Logic Functioning bit
 (45 0)  (99 400)  (99 400)  LC_0 Logic Functioning bit
 (27 1)  (81 401)  (81 401)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 401)  (82 401)  routing T_1_25.lc_trk_g3_1 <X> T_1_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 401)  (83 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 401)  (84 401)  routing T_1_25.lc_trk_g2_3 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (85 401)  (85 401)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (86 401)  (86 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (87 401)  (87 401)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.input_2_0
 (36 1)  (90 401)  (90 401)  LC_0 Logic Functioning bit
 (38 1)  (92 401)  (92 401)  LC_0 Logic Functioning bit
 (41 1)  (95 401)  (95 401)  LC_0 Logic Functioning bit
 (53 1)  (107 401)  (107 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (54 402)  (54 402)  routing T_1_25.glb_netwk_7 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (1 2)  (55 402)  (55 402)  routing T_1_25.glb_netwk_7 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (2 2)  (56 402)  (56 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 402)  (68 402)  routing T_1_25.bnr_op_4 <X> T_1_25.lc_trk_g0_4
 (17 2)  (71 402)  (71 402)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (72 402)  (72 402)  routing T_1_25.bnr_op_5 <X> T_1_25.lc_trk_g0_5
 (27 2)  (81 402)  (81 402)  routing T_1_25.lc_trk_g3_5 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 402)  (82 402)  routing T_1_25.lc_trk_g3_5 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 402)  (83 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 402)  (84 402)  routing T_1_25.lc_trk_g3_5 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 402)  (86 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 402)  (87 402)  routing T_1_25.lc_trk_g2_0 <X> T_1_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (89 402)  (89 402)  routing T_1_25.lc_trk_g0_5 <X> T_1_25.input_2_1
 (36 2)  (90 402)  (90 402)  LC_1 Logic Functioning bit
 (37 2)  (91 402)  (91 402)  LC_1 Logic Functioning bit
 (38 2)  (92 402)  (92 402)  LC_1 Logic Functioning bit
 (40 2)  (94 402)  (94 402)  LC_1 Logic Functioning bit
 (0 3)  (54 403)  (54 403)  routing T_1_25.glb_netwk_7 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (14 3)  (68 403)  (68 403)  routing T_1_25.bnr_op_4 <X> T_1_25.lc_trk_g0_4
 (17 3)  (71 403)  (71 403)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (72 403)  (72 403)  routing T_1_25.bnr_op_5 <X> T_1_25.lc_trk_g0_5
 (27 3)  (81 403)  (81 403)  routing T_1_25.lc_trk_g1_0 <X> T_1_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 403)  (83 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (86 403)  (86 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (39 3)  (93 403)  (93 403)  LC_1 Logic Functioning bit
 (41 3)  (95 403)  (95 403)  LC_1 Logic Functioning bit
 (42 3)  (96 403)  (96 403)  LC_1 Logic Functioning bit
 (43 3)  (97 403)  (97 403)  LC_1 Logic Functioning bit
 (14 4)  (68 404)  (68 404)  routing T_1_25.wire_logic_cluster/lc_0/out <X> T_1_25.lc_trk_g1_0
 (15 4)  (69 404)  (69 404)  routing T_1_25.top_op_1 <X> T_1_25.lc_trk_g1_1
 (17 4)  (71 404)  (71 404)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (32 4)  (86 404)  (86 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (92 404)  (92 404)  LC_2 Logic Functioning bit
 (39 4)  (93 404)  (93 404)  LC_2 Logic Functioning bit
 (42 4)  (96 404)  (96 404)  LC_2 Logic Functioning bit
 (43 4)  (97 404)  (97 404)  LC_2 Logic Functioning bit
 (46 4)  (100 404)  (100 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (104 404)  (104 404)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (71 405)  (71 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (72 405)  (72 405)  routing T_1_25.top_op_1 <X> T_1_25.lc_trk_g1_1
 (31 5)  (85 405)  (85 405)  routing T_1_25.lc_trk_g0_3 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (38 5)  (92 405)  (92 405)  LC_2 Logic Functioning bit
 (39 5)  (93 405)  (93 405)  LC_2 Logic Functioning bit
 (42 5)  (96 405)  (96 405)  LC_2 Logic Functioning bit
 (43 5)  (97 405)  (97 405)  LC_2 Logic Functioning bit
 (25 6)  (79 406)  (79 406)  routing T_1_25.sp4_h_r_14 <X> T_1_25.lc_trk_g1_6
 (29 6)  (83 406)  (83 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 406)  (84 406)  routing T_1_25.lc_trk_g0_4 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (86 406)  (86 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (88 406)  (88 406)  routing T_1_25.lc_trk_g1_1 <X> T_1_25.wire_logic_cluster/lc_3/in_3
 (41 6)  (95 406)  (95 406)  LC_3 Logic Functioning bit
 (43 6)  (97 406)  (97 406)  LC_3 Logic Functioning bit
 (46 6)  (100 406)  (100 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (76 407)  (76 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (77 407)  (77 407)  routing T_1_25.sp4_h_r_14 <X> T_1_25.lc_trk_g1_6
 (24 7)  (78 407)  (78 407)  routing T_1_25.sp4_h_r_14 <X> T_1_25.lc_trk_g1_6
 (27 7)  (81 407)  (81 407)  routing T_1_25.lc_trk_g1_0 <X> T_1_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 407)  (83 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (90 407)  (90 407)  LC_3 Logic Functioning bit
 (37 7)  (91 407)  (91 407)  LC_3 Logic Functioning bit
 (38 7)  (92 407)  (92 407)  LC_3 Logic Functioning bit
 (39 7)  (93 407)  (93 407)  LC_3 Logic Functioning bit
 (40 7)  (94 407)  (94 407)  LC_3 Logic Functioning bit
 (42 7)  (96 407)  (96 407)  LC_3 Logic Functioning bit
 (14 8)  (68 408)  (68 408)  routing T_1_25.rgt_op_0 <X> T_1_25.lc_trk_g2_0
 (22 8)  (76 408)  (76 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (77 408)  (77 408)  routing T_1_25.sp4_v_t_30 <X> T_1_25.lc_trk_g2_3
 (24 8)  (78 408)  (78 408)  routing T_1_25.sp4_v_t_30 <X> T_1_25.lc_trk_g2_3
 (32 8)  (86 408)  (86 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 408)  (88 408)  routing T_1_25.lc_trk_g1_0 <X> T_1_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (89 408)  (89 408)  routing T_1_25.lc_trk_g0_4 <X> T_1_25.input_2_4
 (37 8)  (91 408)  (91 408)  LC_4 Logic Functioning bit
 (38 8)  (92 408)  (92 408)  LC_4 Logic Functioning bit
 (39 8)  (93 408)  (93 408)  LC_4 Logic Functioning bit
 (43 8)  (97 408)  (97 408)  LC_4 Logic Functioning bit
 (51 8)  (105 408)  (105 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (58 409)  (58 409)  routing T_1_25.sp4_v_t_36 <X> T_1_25.sp4_h_r_6
 (15 9)  (69 409)  (69 409)  routing T_1_25.rgt_op_0 <X> T_1_25.lc_trk_g2_0
 (17 9)  (71 409)  (71 409)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (81 409)  (81 409)  routing T_1_25.lc_trk_g1_1 <X> T_1_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 409)  (83 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (86 409)  (86 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (90 409)  (90 409)  LC_4 Logic Functioning bit
 (38 9)  (92 409)  (92 409)  LC_4 Logic Functioning bit
 (39 9)  (93 409)  (93 409)  LC_4 Logic Functioning bit
 (42 9)  (96 409)  (96 409)  LC_4 Logic Functioning bit
 (22 10)  (76 410)  (76 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (80 410)  (80 410)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (81 410)  (81 410)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 410)  (82 410)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 410)  (83 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (85 410)  (85 410)  routing T_1_25.lc_trk_g3_5 <X> T_1_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 410)  (86 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 410)  (87 410)  routing T_1_25.lc_trk_g3_5 <X> T_1_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 410)  (88 410)  routing T_1_25.lc_trk_g3_5 <X> T_1_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (89 410)  (89 410)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.input_2_5
 (36 10)  (90 410)  (90 410)  LC_5 Logic Functioning bit
 (37 10)  (91 410)  (91 410)  LC_5 Logic Functioning bit
 (38 10)  (92 410)  (92 410)  LC_5 Logic Functioning bit
 (39 10)  (93 410)  (93 410)  LC_5 Logic Functioning bit
 (42 10)  (96 410)  (96 410)  LC_5 Logic Functioning bit
 (43 10)  (97 410)  (97 410)  LC_5 Logic Functioning bit
 (45 10)  (99 410)  (99 410)  LC_5 Logic Functioning bit
 (14 11)  (68 411)  (68 411)  routing T_1_25.sp4_r_v_b_36 <X> T_1_25.lc_trk_g2_4
 (17 11)  (71 411)  (71 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (81 411)  (81 411)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 411)  (82 411)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 411)  (83 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (84 411)  (84 411)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (86 411)  (86 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (87 411)  (87 411)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.input_2_5
 (35 11)  (89 411)  (89 411)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.input_2_5
 (38 11)  (92 411)  (92 411)  LC_5 Logic Functioning bit
 (39 11)  (93 411)  (93 411)  LC_5 Logic Functioning bit
 (46 11)  (100 411)  (100 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (59 412)  (59 412)  routing T_1_25.sp4_v_b_9 <X> T_1_25.sp4_h_r_9
 (15 12)  (69 412)  (69 412)  routing T_1_25.sp4_v_t_28 <X> T_1_25.lc_trk_g3_1
 (16 12)  (70 412)  (70 412)  routing T_1_25.sp4_v_t_28 <X> T_1_25.lc_trk_g3_1
 (17 12)  (71 412)  (71 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (76 412)  (76 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (6 13)  (60 413)  (60 413)  routing T_1_25.sp4_v_b_9 <X> T_1_25.sp4_h_r_9
 (0 14)  (54 414)  (54 414)  routing T_1_25.glb_netwk_6 <X> T_1_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 414)  (55 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (71 414)  (71 414)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (72 414)  (72 414)  routing T_1_25.wire_logic_cluster/lc_5/out <X> T_1_25.lc_trk_g3_5
 (0 15)  (54 415)  (54 415)  routing T_1_25.glb_netwk_6 <X> T_1_25.wire_logic_cluster/lc_7/s_r
 (16 15)  (70 415)  (70 415)  routing T_1_25.sp12_v_b_12 <X> T_1_25.lc_trk_g3_4
 (17 15)  (71 415)  (71 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_2_25

 (12 0)  (120 400)  (120 400)  routing T_2_25.sp4_v_t_39 <X> T_2_25.sp4_h_r_2
 (14 0)  (122 400)  (122 400)  routing T_2_25.sp4_h_l_5 <X> T_2_25.lc_trk_g0_0
 (21 0)  (129 400)  (129 400)  routing T_2_25.wire_logic_cluster/lc_3/out <X> T_2_25.lc_trk_g0_3
 (22 0)  (130 400)  (130 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (133 400)  (133 400)  routing T_2_25.wire_logic_cluster/lc_2/out <X> T_2_25.lc_trk_g0_2
 (28 0)  (136 400)  (136 400)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 400)  (137 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 400)  (139 400)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 400)  (140 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (142 400)  (142 400)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 400)  (144 400)  LC_0 Logic Functioning bit
 (38 0)  (146 400)  (146 400)  LC_0 Logic Functioning bit
 (14 1)  (122 401)  (122 401)  routing T_2_25.sp4_h_l_5 <X> T_2_25.lc_trk_g0_0
 (15 1)  (123 401)  (123 401)  routing T_2_25.sp4_h_l_5 <X> T_2_25.lc_trk_g0_0
 (16 1)  (124 401)  (124 401)  routing T_2_25.sp4_h_l_5 <X> T_2_25.lc_trk_g0_0
 (17 1)  (125 401)  (125 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (130 401)  (130 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (144 401)  (144 401)  LC_0 Logic Functioning bit
 (38 1)  (146 401)  (146 401)  LC_0 Logic Functioning bit
 (51 1)  (159 401)  (159 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (161 401)  (161 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (108 402)  (108 402)  routing T_2_25.glb_netwk_7 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (1 2)  (109 402)  (109 402)  routing T_2_25.glb_netwk_7 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (2 2)  (110 402)  (110 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (123 402)  (123 402)  routing T_2_25.bot_op_5 <X> T_2_25.lc_trk_g0_5
 (17 2)  (125 402)  (125 402)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (28 2)  (136 402)  (136 402)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 402)  (137 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 402)  (138 402)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (139 402)  (139 402)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 402)  (140 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 402)  (141 402)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 402)  (142 402)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_1/in_3
 (40 2)  (148 402)  (148 402)  LC_1 Logic Functioning bit
 (42 2)  (150 402)  (150 402)  LC_1 Logic Functioning bit
 (53 2)  (161 402)  (161 402)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (108 403)  (108 403)  routing T_2_25.glb_netwk_7 <X> T_2_25.wire_logic_cluster/lc_7/clk
 (17 3)  (125 403)  (125 403)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (30 3)  (138 403)  (138 403)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 403)  (139 403)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_1/in_3
 (40 3)  (148 403)  (148 403)  LC_1 Logic Functioning bit
 (42 3)  (150 403)  (150 403)  LC_1 Logic Functioning bit
 (4 4)  (112 404)  (112 404)  routing T_2_25.sp4_v_t_38 <X> T_2_25.sp4_v_b_3
 (14 4)  (122 404)  (122 404)  routing T_2_25.bnr_op_0 <X> T_2_25.lc_trk_g1_0
 (27 4)  (135 404)  (135 404)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 404)  (137 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 404)  (138 404)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 404)  (140 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 404)  (141 404)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (143 404)  (143 404)  routing T_2_25.lc_trk_g0_4 <X> T_2_25.input_2_2
 (36 4)  (144 404)  (144 404)  LC_2 Logic Functioning bit
 (37 4)  (145 404)  (145 404)  LC_2 Logic Functioning bit
 (42 4)  (150 404)  (150 404)  LC_2 Logic Functioning bit
 (43 4)  (151 404)  (151 404)  LC_2 Logic Functioning bit
 (45 4)  (153 404)  (153 404)  LC_2 Logic Functioning bit
 (14 5)  (122 405)  (122 405)  routing T_2_25.bnr_op_0 <X> T_2_25.lc_trk_g1_0
 (17 5)  (125 405)  (125 405)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (26 5)  (134 405)  (134 405)  routing T_2_25.lc_trk_g0_2 <X> T_2_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 405)  (137 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (140 405)  (140 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (144 405)  (144 405)  LC_2 Logic Functioning bit
 (37 5)  (145 405)  (145 405)  LC_2 Logic Functioning bit
 (39 5)  (147 405)  (147 405)  LC_2 Logic Functioning bit
 (40 5)  (148 405)  (148 405)  LC_2 Logic Functioning bit
 (41 5)  (149 405)  (149 405)  LC_2 Logic Functioning bit
 (42 5)  (150 405)  (150 405)  LC_2 Logic Functioning bit
 (43 5)  (151 405)  (151 405)  LC_2 Logic Functioning bit
 (0 6)  (108 406)  (108 406)  routing T_2_25.glb_netwk_6 <X> T_2_25.glb2local_0
 (1 6)  (109 406)  (109 406)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (26 6)  (134 406)  (134 406)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (135 406)  (135 406)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 406)  (136 406)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 406)  (137 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 406)  (138 406)  routing T_2_25.lc_trk_g3_5 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (139 406)  (139 406)  routing T_2_25.lc_trk_g0_4 <X> T_2_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 406)  (140 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (149 406)  (149 406)  LC_3 Logic Functioning bit
 (42 6)  (150 406)  (150 406)  LC_3 Logic Functioning bit
 (45 6)  (153 406)  (153 406)  LC_3 Logic Functioning bit
 (1 7)  (109 407)  (109 407)  routing T_2_25.glb_netwk_6 <X> T_2_25.glb2local_0
 (15 7)  (123 407)  (123 407)  routing T_2_25.bot_op_4 <X> T_2_25.lc_trk_g1_4
 (17 7)  (125 407)  (125 407)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (135 407)  (135 407)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 407)  (137 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (140 407)  (140 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (143 407)  (143 407)  routing T_2_25.lc_trk_g0_3 <X> T_2_25.input_2_3
 (42 7)  (150 407)  (150 407)  LC_3 Logic Functioning bit
 (43 7)  (151 407)  (151 407)  LC_3 Logic Functioning bit
 (48 7)  (156 407)  (156 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (123 408)  (123 408)  routing T_2_25.tnl_op_1 <X> T_2_25.lc_trk_g2_1
 (17 8)  (125 408)  (125 408)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (130 408)  (130 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (131 408)  (131 408)  routing T_2_25.sp4_v_t_30 <X> T_2_25.lc_trk_g2_3
 (24 8)  (132 408)  (132 408)  routing T_2_25.sp4_v_t_30 <X> T_2_25.lc_trk_g2_3
 (25 8)  (133 408)  (133 408)  routing T_2_25.sp4_v_b_26 <X> T_2_25.lc_trk_g2_2
 (26 8)  (134 408)  (134 408)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (137 408)  (137 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 408)  (140 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 408)  (141 408)  routing T_2_25.lc_trk_g3_2 <X> T_2_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (142 408)  (142 408)  routing T_2_25.lc_trk_g3_2 <X> T_2_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (143 408)  (143 408)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.input_2_4
 (18 9)  (126 409)  (126 409)  routing T_2_25.tnl_op_1 <X> T_2_25.lc_trk_g2_1
 (22 9)  (130 409)  (130 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (131 409)  (131 409)  routing T_2_25.sp4_v_b_26 <X> T_2_25.lc_trk_g2_2
 (26 9)  (134 409)  (134 409)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (135 409)  (135 409)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 409)  (136 409)  routing T_2_25.lc_trk_g3_7 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 409)  (137 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 409)  (138 409)  routing T_2_25.lc_trk_g0_3 <X> T_2_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 409)  (139 409)  routing T_2_25.lc_trk_g3_2 <X> T_2_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (140 409)  (140 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (141 409)  (141 409)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.input_2_4
 (35 9)  (143 409)  (143 409)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.input_2_4
 (40 9)  (148 409)  (148 409)  LC_4 Logic Functioning bit
 (26 10)  (134 410)  (134 410)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_5/in_0
 (36 10)  (144 410)  (144 410)  LC_5 Logic Functioning bit
 (43 10)  (151 410)  (151 410)  LC_5 Logic Functioning bit
 (50 10)  (158 410)  (158 410)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (159 410)  (159 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (161 410)  (161 410)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (9 11)  (117 411)  (117 411)  routing T_2_25.sp4_v_b_11 <X> T_2_25.sp4_v_t_42
 (10 11)  (118 411)  (118 411)  routing T_2_25.sp4_v_b_11 <X> T_2_25.sp4_v_t_42
 (22 11)  (130 411)  (130 411)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (132 411)  (132 411)  routing T_2_25.tnl_op_6 <X> T_2_25.lc_trk_g2_6
 (25 11)  (133 411)  (133 411)  routing T_2_25.tnl_op_6 <X> T_2_25.lc_trk_g2_6
 (27 11)  (135 411)  (135 411)  routing T_2_25.lc_trk_g1_4 <X> T_2_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 411)  (137 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (145 411)  (145 411)  LC_5 Logic Functioning bit
 (42 11)  (150 411)  (150 411)  LC_5 Logic Functioning bit
 (46 11)  (154 411)  (154 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (156 411)  (156 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (25 12)  (133 412)  (133 412)  routing T_2_25.wire_logic_cluster/lc_2/out <X> T_2_25.lc_trk_g3_2
 (28 12)  (136 412)  (136 412)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 412)  (137 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (139 412)  (139 412)  routing T_2_25.lc_trk_g0_5 <X> T_2_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 412)  (140 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (144 412)  (144 412)  LC_6 Logic Functioning bit
 (38 12)  (146 412)  (146 412)  LC_6 Logic Functioning bit
 (40 12)  (148 412)  (148 412)  LC_6 Logic Functioning bit
 (41 12)  (149 412)  (149 412)  LC_6 Logic Functioning bit
 (43 12)  (151 412)  (151 412)  LC_6 Logic Functioning bit
 (50 12)  (158 412)  (158 412)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (130 413)  (130 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (134 413)  (134 413)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 413)  (136 413)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 413)  (137 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 413)  (138 413)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.wire_logic_cluster/lc_6/in_1
 (39 13)  (147 413)  (147 413)  LC_6 Logic Functioning bit
 (40 13)  (148 413)  (148 413)  LC_6 Logic Functioning bit
 (41 13)  (149 413)  (149 413)  LC_6 Logic Functioning bit
 (43 13)  (151 413)  (151 413)  LC_6 Logic Functioning bit
 (15 14)  (123 414)  (123 414)  routing T_2_25.sp12_v_t_2 <X> T_2_25.lc_trk_g3_5
 (17 14)  (125 414)  (125 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (126 414)  (126 414)  routing T_2_25.sp12_v_t_2 <X> T_2_25.lc_trk_g3_5
 (22 14)  (130 414)  (130 414)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (132 414)  (132 414)  routing T_2_25.tnl_op_7 <X> T_2_25.lc_trk_g3_7
 (29 14)  (137 414)  (137 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (144 414)  (144 414)  LC_7 Logic Functioning bit
 (43 14)  (151 414)  (151 414)  LC_7 Logic Functioning bit
 (50 14)  (158 414)  (158 414)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (126 415)  (126 415)  routing T_2_25.sp12_v_t_2 <X> T_2_25.lc_trk_g3_5
 (21 15)  (129 415)  (129 415)  routing T_2_25.tnl_op_7 <X> T_2_25.lc_trk_g3_7
 (27 15)  (135 415)  (135 415)  routing T_2_25.lc_trk_g1_0 <X> T_2_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 415)  (137 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (145 415)  (145 415)  LC_7 Logic Functioning bit
 (42 15)  (150 415)  (150 415)  LC_7 Logic Functioning bit


LogicTile_3_25

 (11 0)  (173 400)  (173 400)  routing T_3_25.sp4_v_t_46 <X> T_3_25.sp4_v_b_2
 (21 0)  (183 400)  (183 400)  routing T_3_25.sp4_v_b_11 <X> T_3_25.lc_trk_g0_3
 (22 0)  (184 400)  (184 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (185 400)  (185 400)  routing T_3_25.sp4_v_b_11 <X> T_3_25.lc_trk_g0_3
 (28 0)  (190 400)  (190 400)  routing T_3_25.lc_trk_g2_3 <X> T_3_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 400)  (191 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (197 400)  (197 400)  routing T_3_25.lc_trk_g3_5 <X> T_3_25.input_2_0
 (44 0)  (206 400)  (206 400)  LC_0 Logic Functioning bit
 (12 1)  (174 401)  (174 401)  routing T_3_25.sp4_v_t_46 <X> T_3_25.sp4_v_b_2
 (14 1)  (176 401)  (176 401)  routing T_3_25.sp4_r_v_b_35 <X> T_3_25.lc_trk_g0_0
 (17 1)  (179 401)  (179 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (183 401)  (183 401)  routing T_3_25.sp4_v_b_11 <X> T_3_25.lc_trk_g0_3
 (30 1)  (192 401)  (192 401)  routing T_3_25.lc_trk_g2_3 <X> T_3_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 401)  (194 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (195 401)  (195 401)  routing T_3_25.lc_trk_g3_5 <X> T_3_25.input_2_0
 (34 1)  (196 401)  (196 401)  routing T_3_25.lc_trk_g3_5 <X> T_3_25.input_2_0
 (25 2)  (187 402)  (187 402)  routing T_3_25.sp12_h_l_5 <X> T_3_25.lc_trk_g0_6
 (29 2)  (191 402)  (191 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 402)  (194 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (198 402)  (198 402)  LC_1 Logic Functioning bit
 (39 2)  (201 402)  (201 402)  LC_1 Logic Functioning bit
 (41 2)  (203 402)  (203 402)  LC_1 Logic Functioning bit
 (42 2)  (204 402)  (204 402)  LC_1 Logic Functioning bit
 (44 2)  (206 402)  (206 402)  LC_1 Logic Functioning bit
 (22 3)  (184 403)  (184 403)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (186 403)  (186 403)  routing T_3_25.sp12_h_l_5 <X> T_3_25.lc_trk_g0_6
 (25 3)  (187 403)  (187 403)  routing T_3_25.sp12_h_l_5 <X> T_3_25.lc_trk_g0_6
 (32 3)  (194 403)  (194 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (195 403)  (195 403)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.input_2_1
 (34 3)  (196 403)  (196 403)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.input_2_1
 (35 3)  (197 403)  (197 403)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.input_2_1
 (36 3)  (198 403)  (198 403)  LC_1 Logic Functioning bit
 (39 3)  (201 403)  (201 403)  LC_1 Logic Functioning bit
 (41 3)  (203 403)  (203 403)  LC_1 Logic Functioning bit
 (42 3)  (204 403)  (204 403)  LC_1 Logic Functioning bit
 (27 4)  (189 404)  (189 404)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 404)  (191 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 404)  (192 404)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 404)  (194 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (198 404)  (198 404)  LC_2 Logic Functioning bit
 (39 4)  (201 404)  (201 404)  LC_2 Logic Functioning bit
 (41 4)  (203 404)  (203 404)  LC_2 Logic Functioning bit
 (42 4)  (204 404)  (204 404)  LC_2 Logic Functioning bit
 (44 4)  (206 404)  (206 404)  LC_2 Logic Functioning bit
 (22 5)  (184 405)  (184 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (185 405)  (185 405)  routing T_3_25.sp4_h_r_2 <X> T_3_25.lc_trk_g1_2
 (24 5)  (186 405)  (186 405)  routing T_3_25.sp4_h_r_2 <X> T_3_25.lc_trk_g1_2
 (25 5)  (187 405)  (187 405)  routing T_3_25.sp4_h_r_2 <X> T_3_25.lc_trk_g1_2
 (32 5)  (194 405)  (194 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (195 405)  (195 405)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.input_2_2
 (34 5)  (196 405)  (196 405)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.input_2_2
 (35 5)  (197 405)  (197 405)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.input_2_2
 (36 5)  (198 405)  (198 405)  LC_2 Logic Functioning bit
 (39 5)  (201 405)  (201 405)  LC_2 Logic Functioning bit
 (41 5)  (203 405)  (203 405)  LC_2 Logic Functioning bit
 (42 5)  (204 405)  (204 405)  LC_2 Logic Functioning bit
 (11 6)  (173 406)  (173 406)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_v_t_40
 (13 6)  (175 406)  (175 406)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_v_t_40
 (21 6)  (183 406)  (183 406)  routing T_3_25.lft_op_7 <X> T_3_25.lc_trk_g1_7
 (22 6)  (184 406)  (184 406)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (186 406)  (186 406)  routing T_3_25.lft_op_7 <X> T_3_25.lc_trk_g1_7
 (28 6)  (190 406)  (190 406)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 406)  (191 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 406)  (192 406)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 406)  (194 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (197 406)  (197 406)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.input_2_3
 (36 6)  (198 406)  (198 406)  LC_3 Logic Functioning bit
 (39 6)  (201 406)  (201 406)  LC_3 Logic Functioning bit
 (41 6)  (203 406)  (203 406)  LC_3 Logic Functioning bit
 (42 6)  (204 406)  (204 406)  LC_3 Logic Functioning bit
 (44 6)  (206 406)  (206 406)  LC_3 Logic Functioning bit
 (15 7)  (177 407)  (177 407)  routing T_3_25.sp4_v_t_9 <X> T_3_25.lc_trk_g1_4
 (16 7)  (178 407)  (178 407)  routing T_3_25.sp4_v_t_9 <X> T_3_25.lc_trk_g1_4
 (17 7)  (179 407)  (179 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (184 407)  (184 407)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (186 407)  (186 407)  routing T_3_25.bot_op_6 <X> T_3_25.lc_trk_g1_6
 (30 7)  (192 407)  (192 407)  routing T_3_25.lc_trk_g2_6 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (194 407)  (194 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (195 407)  (195 407)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.input_2_3
 (34 7)  (196 407)  (196 407)  routing T_3_25.lc_trk_g3_4 <X> T_3_25.input_2_3
 (36 7)  (198 407)  (198 407)  LC_3 Logic Functioning bit
 (39 7)  (201 407)  (201 407)  LC_3 Logic Functioning bit
 (41 7)  (203 407)  (203 407)  LC_3 Logic Functioning bit
 (42 7)  (204 407)  (204 407)  LC_3 Logic Functioning bit
 (47 7)  (209 407)  (209 407)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (6 8)  (168 408)  (168 408)  routing T_3_25.sp4_v_t_38 <X> T_3_25.sp4_v_b_6
 (21 8)  (183 408)  (183 408)  routing T_3_25.sp4_v_t_22 <X> T_3_25.lc_trk_g2_3
 (22 8)  (184 408)  (184 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (185 408)  (185 408)  routing T_3_25.sp4_v_t_22 <X> T_3_25.lc_trk_g2_3
 (28 8)  (190 408)  (190 408)  routing T_3_25.lc_trk_g2_5 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 408)  (191 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 408)  (192 408)  routing T_3_25.lc_trk_g2_5 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 408)  (194 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (197 408)  (197 408)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.input_2_4
 (36 8)  (198 408)  (198 408)  LC_4 Logic Functioning bit
 (39 8)  (201 408)  (201 408)  LC_4 Logic Functioning bit
 (41 8)  (203 408)  (203 408)  LC_4 Logic Functioning bit
 (42 8)  (204 408)  (204 408)  LC_4 Logic Functioning bit
 (44 8)  (206 408)  (206 408)  LC_4 Logic Functioning bit
 (46 8)  (208 408)  (208 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (167 409)  (167 409)  routing T_3_25.sp4_v_t_38 <X> T_3_25.sp4_v_b_6
 (15 9)  (177 409)  (177 409)  routing T_3_25.sp4_v_t_29 <X> T_3_25.lc_trk_g2_0
 (16 9)  (178 409)  (178 409)  routing T_3_25.sp4_v_t_29 <X> T_3_25.lc_trk_g2_0
 (17 9)  (179 409)  (179 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (183 409)  (183 409)  routing T_3_25.sp4_v_t_22 <X> T_3_25.lc_trk_g2_3
 (22 9)  (184 409)  (184 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (185 409)  (185 409)  routing T_3_25.sp4_h_l_15 <X> T_3_25.lc_trk_g2_2
 (24 9)  (186 409)  (186 409)  routing T_3_25.sp4_h_l_15 <X> T_3_25.lc_trk_g2_2
 (25 9)  (187 409)  (187 409)  routing T_3_25.sp4_h_l_15 <X> T_3_25.lc_trk_g2_2
 (32 9)  (194 409)  (194 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (196 409)  (196 409)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.input_2_4
 (35 9)  (197 409)  (197 409)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.input_2_4
 (36 9)  (198 409)  (198 409)  LC_4 Logic Functioning bit
 (39 9)  (201 409)  (201 409)  LC_4 Logic Functioning bit
 (41 9)  (203 409)  (203 409)  LC_4 Logic Functioning bit
 (42 9)  (204 409)  (204 409)  LC_4 Logic Functioning bit
 (4 10)  (166 410)  (166 410)  routing T_3_25.sp4_h_r_0 <X> T_3_25.sp4_v_t_43
 (6 10)  (168 410)  (168 410)  routing T_3_25.sp4_h_r_0 <X> T_3_25.sp4_v_t_43
 (15 10)  (177 410)  (177 410)  routing T_3_25.sp4_h_l_16 <X> T_3_25.lc_trk_g2_5
 (16 10)  (178 410)  (178 410)  routing T_3_25.sp4_h_l_16 <X> T_3_25.lc_trk_g2_5
 (17 10)  (179 410)  (179 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (187 410)  (187 410)  routing T_3_25.sp4_h_r_46 <X> T_3_25.lc_trk_g2_6
 (29 10)  (191 410)  (191 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 410)  (192 410)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (194 410)  (194 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (197 410)  (197 410)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.input_2_5
 (36 10)  (198 410)  (198 410)  LC_5 Logic Functioning bit
 (39 10)  (201 410)  (201 410)  LC_5 Logic Functioning bit
 (41 10)  (203 410)  (203 410)  LC_5 Logic Functioning bit
 (42 10)  (204 410)  (204 410)  LC_5 Logic Functioning bit
 (44 10)  (206 410)  (206 410)  LC_5 Logic Functioning bit
 (5 11)  (167 411)  (167 411)  routing T_3_25.sp4_h_r_0 <X> T_3_25.sp4_v_t_43
 (18 11)  (180 411)  (180 411)  routing T_3_25.sp4_h_l_16 <X> T_3_25.lc_trk_g2_5
 (22 11)  (184 411)  (184 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (185 411)  (185 411)  routing T_3_25.sp4_h_r_46 <X> T_3_25.lc_trk_g2_6
 (24 11)  (186 411)  (186 411)  routing T_3_25.sp4_h_r_46 <X> T_3_25.lc_trk_g2_6
 (25 11)  (187 411)  (187 411)  routing T_3_25.sp4_h_r_46 <X> T_3_25.lc_trk_g2_6
 (30 11)  (192 411)  (192 411)  routing T_3_25.lc_trk_g0_6 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 411)  (194 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (196 411)  (196 411)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.input_2_5
 (35 11)  (197 411)  (197 411)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.input_2_5
 (36 11)  (198 411)  (198 411)  LC_5 Logic Functioning bit
 (39 11)  (201 411)  (201 411)  LC_5 Logic Functioning bit
 (41 11)  (203 411)  (203 411)  LC_5 Logic Functioning bit
 (42 11)  (204 411)  (204 411)  LC_5 Logic Functioning bit
 (46 11)  (208 411)  (208 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (184 412)  (184 412)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (186 412)  (186 412)  routing T_3_25.tnl_op_3 <X> T_3_25.lc_trk_g3_3
 (25 12)  (187 412)  (187 412)  routing T_3_25.bnl_op_2 <X> T_3_25.lc_trk_g3_2
 (27 12)  (189 412)  (189 412)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 412)  (191 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 412)  (194 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (198 412)  (198 412)  LC_6 Logic Functioning bit
 (39 12)  (201 412)  (201 412)  LC_6 Logic Functioning bit
 (41 12)  (203 412)  (203 412)  LC_6 Logic Functioning bit
 (42 12)  (204 412)  (204 412)  LC_6 Logic Functioning bit
 (44 12)  (206 412)  (206 412)  LC_6 Logic Functioning bit
 (21 13)  (183 413)  (183 413)  routing T_3_25.tnl_op_3 <X> T_3_25.lc_trk_g3_3
 (22 13)  (184 413)  (184 413)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (187 413)  (187 413)  routing T_3_25.bnl_op_2 <X> T_3_25.lc_trk_g3_2
 (30 13)  (192 413)  (192 413)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (32 13)  (194 413)  (194 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (195 413)  (195 413)  routing T_3_25.lc_trk_g2_0 <X> T_3_25.input_2_6
 (36 13)  (198 413)  (198 413)  LC_6 Logic Functioning bit
 (39 13)  (201 413)  (201 413)  LC_6 Logic Functioning bit
 (41 13)  (203 413)  (203 413)  LC_6 Logic Functioning bit
 (42 13)  (204 413)  (204 413)  LC_6 Logic Functioning bit
 (46 13)  (208 413)  (208 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (176 414)  (176 414)  routing T_3_25.sp4_h_r_44 <X> T_3_25.lc_trk_g3_4
 (16 14)  (178 414)  (178 414)  routing T_3_25.sp4_v_t_16 <X> T_3_25.lc_trk_g3_5
 (17 14)  (179 414)  (179 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (180 414)  (180 414)  routing T_3_25.sp4_v_t_16 <X> T_3_25.lc_trk_g3_5
 (28 14)  (190 414)  (190 414)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 414)  (191 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 414)  (194 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (198 414)  (198 414)  LC_7 Logic Functioning bit
 (39 14)  (201 414)  (201 414)  LC_7 Logic Functioning bit
 (41 14)  (203 414)  (203 414)  LC_7 Logic Functioning bit
 (42 14)  (204 414)  (204 414)  LC_7 Logic Functioning bit
 (44 14)  (206 414)  (206 414)  LC_7 Logic Functioning bit
 (14 15)  (176 415)  (176 415)  routing T_3_25.sp4_h_r_44 <X> T_3_25.lc_trk_g3_4
 (15 15)  (177 415)  (177 415)  routing T_3_25.sp4_h_r_44 <X> T_3_25.lc_trk_g3_4
 (16 15)  (178 415)  (178 415)  routing T_3_25.sp4_h_r_44 <X> T_3_25.lc_trk_g3_4
 (17 15)  (179 415)  (179 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (30 15)  (192 415)  (192 415)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (194 415)  (194 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (197 415)  (197 415)  routing T_3_25.lc_trk_g0_3 <X> T_3_25.input_2_7
 (36 15)  (198 415)  (198 415)  LC_7 Logic Functioning bit
 (39 15)  (201 415)  (201 415)  LC_7 Logic Functioning bit
 (41 15)  (203 415)  (203 415)  LC_7 Logic Functioning bit
 (42 15)  (204 415)  (204 415)  LC_7 Logic Functioning bit
 (46 15)  (208 415)  (208 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_4_25

 (12 0)  (228 400)  (228 400)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_h_r_2
 (14 0)  (230 400)  (230 400)  routing T_4_25.sp4_v_b_0 <X> T_4_25.lc_trk_g0_0
 (15 0)  (231 400)  (231 400)  routing T_4_25.sp4_v_b_17 <X> T_4_25.lc_trk_g0_1
 (16 0)  (232 400)  (232 400)  routing T_4_25.sp4_v_b_17 <X> T_4_25.lc_trk_g0_1
 (17 0)  (233 400)  (233 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (238 400)  (238 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (241 400)  (241 400)  routing T_4_25.sp4_v_b_10 <X> T_4_25.lc_trk_g0_2
 (26 0)  (242 400)  (242 400)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (243 400)  (243 400)  routing T_4_25.lc_trk_g1_4 <X> T_4_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 400)  (245 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 400)  (246 400)  routing T_4_25.lc_trk_g1_4 <X> T_4_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (248 400)  (248 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (251 400)  (251 400)  routing T_4_25.lc_trk_g0_6 <X> T_4_25.input_2_0
 (36 0)  (252 400)  (252 400)  LC_0 Logic Functioning bit
 (37 0)  (253 400)  (253 400)  LC_0 Logic Functioning bit
 (39 0)  (255 400)  (255 400)  LC_0 Logic Functioning bit
 (40 0)  (256 400)  (256 400)  LC_0 Logic Functioning bit
 (43 0)  (259 400)  (259 400)  LC_0 Logic Functioning bit
 (11 1)  (227 401)  (227 401)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_h_r_2
 (13 1)  (229 401)  (229 401)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_h_r_2
 (16 1)  (232 401)  (232 401)  routing T_4_25.sp4_v_b_0 <X> T_4_25.lc_trk_g0_0
 (17 1)  (233 401)  (233 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (237 401)  (237 401)  routing T_4_25.sp4_r_v_b_32 <X> T_4_25.lc_trk_g0_3
 (22 1)  (238 401)  (238 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (239 401)  (239 401)  routing T_4_25.sp4_v_b_10 <X> T_4_25.lc_trk_g0_2
 (25 1)  (241 401)  (241 401)  routing T_4_25.sp4_v_b_10 <X> T_4_25.lc_trk_g0_2
 (26 1)  (242 401)  (242 401)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (243 401)  (243 401)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 401)  (245 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 401)  (247 401)  routing T_4_25.lc_trk_g0_3 <X> T_4_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 401)  (248 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (251 401)  (251 401)  routing T_4_25.lc_trk_g0_6 <X> T_4_25.input_2_0
 (36 1)  (252 401)  (252 401)  LC_0 Logic Functioning bit
 (37 1)  (253 401)  (253 401)  LC_0 Logic Functioning bit
 (38 1)  (254 401)  (254 401)  LC_0 Logic Functioning bit
 (41 1)  (257 401)  (257 401)  LC_0 Logic Functioning bit
 (43 1)  (259 401)  (259 401)  LC_0 Logic Functioning bit
 (47 1)  (263 401)  (263 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (22 2)  (238 402)  (238 402)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (240 402)  (240 402)  routing T_4_25.bot_op_7 <X> T_4_25.lc_trk_g0_7
 (25 2)  (241 402)  (241 402)  routing T_4_25.bnr_op_6 <X> T_4_25.lc_trk_g0_6
 (26 2)  (242 402)  (242 402)  routing T_4_25.lc_trk_g1_4 <X> T_4_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (245 402)  (245 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 402)  (246 402)  routing T_4_25.lc_trk_g0_6 <X> T_4_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (247 402)  (247 402)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 402)  (248 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (250 402)  (250 402)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (253 402)  (253 402)  LC_1 Logic Functioning bit
 (39 2)  (255 402)  (255 402)  LC_1 Logic Functioning bit
 (9 3)  (225 403)  (225 403)  routing T_4_25.sp4_v_b_1 <X> T_4_25.sp4_v_t_36
 (17 3)  (233 403)  (233 403)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (238 403)  (238 403)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (241 403)  (241 403)  routing T_4_25.bnr_op_6 <X> T_4_25.lc_trk_g0_6
 (27 3)  (243 403)  (243 403)  routing T_4_25.lc_trk_g1_4 <X> T_4_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 403)  (245 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 403)  (246 403)  routing T_4_25.lc_trk_g0_6 <X> T_4_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (247 403)  (247 403)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 403)  (248 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (252 403)  (252 403)  LC_1 Logic Functioning bit
 (37 3)  (253 403)  (253 403)  LC_1 Logic Functioning bit
 (39 3)  (255 403)  (255 403)  LC_1 Logic Functioning bit
 (43 3)  (259 403)  (259 403)  LC_1 Logic Functioning bit
 (53 3)  (269 403)  (269 403)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (221 404)  (221 404)  routing T_4_25.sp4_v_t_38 <X> T_4_25.sp4_h_r_3
 (15 4)  (231 404)  (231 404)  routing T_4_25.bot_op_1 <X> T_4_25.lc_trk_g1_1
 (17 4)  (233 404)  (233 404)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (242 404)  (242 404)  routing T_4_25.lc_trk_g0_6 <X> T_4_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (243 404)  (243 404)  routing T_4_25.lc_trk_g1_4 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 404)  (245 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 404)  (246 404)  routing T_4_25.lc_trk_g1_4 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 404)  (248 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (250 404)  (250 404)  routing T_4_25.lc_trk_g1_2 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (251 404)  (251 404)  routing T_4_25.lc_trk_g1_5 <X> T_4_25.input_2_2
 (36 4)  (252 404)  (252 404)  LC_2 Logic Functioning bit
 (38 4)  (254 404)  (254 404)  LC_2 Logic Functioning bit
 (52 4)  (268 404)  (268 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (8 5)  (224 405)  (224 405)  routing T_4_25.sp4_h_r_4 <X> T_4_25.sp4_v_b_4
 (22 5)  (238 405)  (238 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (242 405)  (242 405)  routing T_4_25.lc_trk_g0_6 <X> T_4_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 405)  (245 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (247 405)  (247 405)  routing T_4_25.lc_trk_g1_2 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 405)  (248 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (250 405)  (250 405)  routing T_4_25.lc_trk_g1_5 <X> T_4_25.input_2_2
 (37 5)  (253 405)  (253 405)  LC_2 Logic Functioning bit
 (42 5)  (258 405)  (258 405)  LC_2 Logic Functioning bit
 (0 6)  (216 406)  (216 406)  routing T_4_25.glb_netwk_6 <X> T_4_25.glb2local_0
 (1 6)  (217 406)  (217 406)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (15 6)  (231 406)  (231 406)  routing T_4_25.top_op_5 <X> T_4_25.lc_trk_g1_5
 (17 6)  (233 406)  (233 406)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (237 406)  (237 406)  routing T_4_25.bnr_op_7 <X> T_4_25.lc_trk_g1_7
 (22 6)  (238 406)  (238 406)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (1 7)  (217 407)  (217 407)  routing T_4_25.glb_netwk_6 <X> T_4_25.glb2local_0
 (14 7)  (230 407)  (230 407)  routing T_4_25.sp4_r_v_b_28 <X> T_4_25.lc_trk_g1_4
 (17 7)  (233 407)  (233 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (234 407)  (234 407)  routing T_4_25.top_op_5 <X> T_4_25.lc_trk_g1_5
 (21 7)  (237 407)  (237 407)  routing T_4_25.bnr_op_7 <X> T_4_25.lc_trk_g1_7
 (16 8)  (232 408)  (232 408)  routing T_4_25.sp4_v_b_33 <X> T_4_25.lc_trk_g2_1
 (17 8)  (233 408)  (233 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (234 408)  (234 408)  routing T_4_25.sp4_v_b_33 <X> T_4_25.lc_trk_g2_1
 (27 8)  (243 408)  (243 408)  routing T_4_25.lc_trk_g1_2 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 408)  (245 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (248 408)  (248 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 408)  (249 408)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (250 408)  (250 408)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (251 408)  (251 408)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.input_2_4
 (36 8)  (252 408)  (252 408)  LC_4 Logic Functioning bit
 (38 8)  (254 408)  (254 408)  LC_4 Logic Functioning bit
 (40 8)  (256 408)  (256 408)  LC_4 Logic Functioning bit
 (41 8)  (257 408)  (257 408)  LC_4 Logic Functioning bit
 (43 8)  (259 408)  (259 408)  LC_4 Logic Functioning bit
 (18 9)  (234 409)  (234 409)  routing T_4_25.sp4_v_b_33 <X> T_4_25.lc_trk_g2_1
 (29 9)  (245 409)  (245 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 409)  (246 409)  routing T_4_25.lc_trk_g1_2 <X> T_4_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (247 409)  (247 409)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (248 409)  (248 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (249 409)  (249 409)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.input_2_4
 (34 9)  (250 409)  (250 409)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.input_2_4
 (35 9)  (251 409)  (251 409)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.input_2_4
 (38 9)  (254 409)  (254 409)  LC_4 Logic Functioning bit
 (40 9)  (256 409)  (256 409)  LC_4 Logic Functioning bit
 (41 9)  (257 409)  (257 409)  LC_4 Logic Functioning bit
 (42 9)  (258 409)  (258 409)  LC_4 Logic Functioning bit
 (32 10)  (248 410)  (248 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 410)  (250 410)  routing T_4_25.lc_trk_g1_1 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 410)  (252 410)  LC_5 Logic Functioning bit
 (37 10)  (253 410)  (253 410)  LC_5 Logic Functioning bit
 (50 10)  (266 410)  (266 410)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (244 411)  (244 411)  routing T_4_25.lc_trk_g2_1 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 411)  (245 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (252 411)  (252 411)  LC_5 Logic Functioning bit
 (37 11)  (253 411)  (253 411)  LC_5 Logic Functioning bit
 (11 12)  (227 412)  (227 412)  routing T_4_25.sp4_v_t_38 <X> T_4_25.sp4_v_b_11
 (13 12)  (229 412)  (229 412)  routing T_4_25.sp4_v_t_38 <X> T_4_25.sp4_v_b_11
 (25 12)  (241 412)  (241 412)  routing T_4_25.sp4_h_r_34 <X> T_4_25.lc_trk_g3_2
 (26 12)  (242 412)  (242 412)  routing T_4_25.lc_trk_g0_6 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (31 12)  (247 412)  (247 412)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 412)  (248 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (251 412)  (251 412)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.input_2_6
 (36 12)  (252 412)  (252 412)  LC_6 Logic Functioning bit
 (38 12)  (254 412)  (254 412)  LC_6 Logic Functioning bit
 (39 12)  (255 412)  (255 412)  LC_6 Logic Functioning bit
 (40 12)  (256 412)  (256 412)  LC_6 Logic Functioning bit
 (51 12)  (267 412)  (267 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (238 413)  (238 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (239 413)  (239 413)  routing T_4_25.sp4_h_r_34 <X> T_4_25.lc_trk_g3_2
 (24 13)  (240 413)  (240 413)  routing T_4_25.sp4_h_r_34 <X> T_4_25.lc_trk_g3_2
 (26 13)  (242 413)  (242 413)  routing T_4_25.lc_trk_g0_6 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 413)  (245 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (247 413)  (247 413)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (248 413)  (248 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (250 413)  (250 413)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.input_2_6
 (35 13)  (251 413)  (251 413)  routing T_4_25.lc_trk_g1_7 <X> T_4_25.input_2_6
 (37 13)  (253 413)  (253 413)  LC_6 Logic Functioning bit
 (38 13)  (254 413)  (254 413)  LC_6 Logic Functioning bit
 (39 13)  (255 413)  (255 413)  LC_6 Logic Functioning bit
 (41 13)  (257 413)  (257 413)  LC_6 Logic Functioning bit
 (6 14)  (222 414)  (222 414)  routing T_4_25.sp4_v_b_6 <X> T_4_25.sp4_v_t_44
 (21 14)  (237 414)  (237 414)  routing T_4_25.sp4_v_t_26 <X> T_4_25.lc_trk_g3_7
 (22 14)  (238 414)  (238 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (239 414)  (239 414)  routing T_4_25.sp4_v_t_26 <X> T_4_25.lc_trk_g3_7
 (29 14)  (245 414)  (245 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (247 414)  (247 414)  routing T_4_25.lc_trk_g0_4 <X> T_4_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 414)  (248 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (252 414)  (252 414)  LC_7 Logic Functioning bit
 (37 14)  (253 414)  (253 414)  LC_7 Logic Functioning bit
 (38 14)  (254 414)  (254 414)  LC_7 Logic Functioning bit
 (39 14)  (255 414)  (255 414)  LC_7 Logic Functioning bit
 (41 14)  (257 414)  (257 414)  LC_7 Logic Functioning bit
 (43 14)  (259 414)  (259 414)  LC_7 Logic Functioning bit
 (52 14)  (268 414)  (268 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (221 415)  (221 415)  routing T_4_25.sp4_v_b_6 <X> T_4_25.sp4_v_t_44
 (21 15)  (237 415)  (237 415)  routing T_4_25.sp4_v_t_26 <X> T_4_25.lc_trk_g3_7
 (30 15)  (246 415)  (246 415)  routing T_4_25.lc_trk_g0_2 <X> T_4_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (252 415)  (252 415)  LC_7 Logic Functioning bit
 (37 15)  (253 415)  (253 415)  LC_7 Logic Functioning bit
 (38 15)  (254 415)  (254 415)  LC_7 Logic Functioning bit
 (39 15)  (255 415)  (255 415)  LC_7 Logic Functioning bit
 (41 15)  (257 415)  (257 415)  LC_7 Logic Functioning bit
 (43 15)  (259 415)  (259 415)  LC_7 Logic Functioning bit
 (51 15)  (267 415)  (267 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_25

 (28 0)  (298 400)  (298 400)  routing T_5_25.lc_trk_g2_1 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 400)  (299 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 400)  (302 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 400)  (303 400)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (304 400)  (304 400)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (305 400)  (305 400)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.input_2_0
 (37 0)  (307 400)  (307 400)  LC_0 Logic Functioning bit
 (45 0)  (315 400)  (315 400)  LC_0 Logic Functioning bit
 (27 1)  (297 401)  (297 401)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 401)  (298 401)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 401)  (299 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (301 401)  (301 401)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (302 401)  (302 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (303 401)  (303 401)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.input_2_0
 (36 1)  (306 401)  (306 401)  LC_0 Logic Functioning bit
 (38 1)  (308 401)  (308 401)  LC_0 Logic Functioning bit
 (41 1)  (311 401)  (311 401)  LC_0 Logic Functioning bit
 (44 1)  (314 401)  (314 401)  LC_0 Logic Functioning bit
 (0 2)  (270 402)  (270 402)  routing T_5_25.glb_netwk_7 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (1 2)  (271 402)  (271 402)  routing T_5_25.glb_netwk_7 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (2 2)  (272 402)  (272 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (281 402)  (281 402)  routing T_5_25.sp4_v_b_11 <X> T_5_25.sp4_v_t_39
 (16 2)  (286 402)  (286 402)  routing T_5_25.sp4_v_b_13 <X> T_5_25.lc_trk_g0_5
 (17 2)  (287 402)  (287 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (288 402)  (288 402)  routing T_5_25.sp4_v_b_13 <X> T_5_25.lc_trk_g0_5
 (31 2)  (301 402)  (301 402)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 402)  (302 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 402)  (304 402)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (305 402)  (305 402)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.input_2_1
 (37 2)  (307 402)  (307 402)  LC_1 Logic Functioning bit
 (38 2)  (308 402)  (308 402)  LC_1 Logic Functioning bit
 (41 2)  (311 402)  (311 402)  LC_1 Logic Functioning bit
 (43 2)  (313 402)  (313 402)  LC_1 Logic Functioning bit
 (47 2)  (317 402)  (317 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (270 403)  (270 403)  routing T_5_25.glb_netwk_7 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (1 3)  (271 403)  (271 403)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (12 3)  (282 403)  (282 403)  routing T_5_25.sp4_v_b_11 <X> T_5_25.sp4_v_t_39
 (18 3)  (288 403)  (288 403)  routing T_5_25.sp4_v_b_13 <X> T_5_25.lc_trk_g0_5
 (22 3)  (292 403)  (292 403)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (294 403)  (294 403)  routing T_5_25.bot_op_6 <X> T_5_25.lc_trk_g0_6
 (27 3)  (297 403)  (297 403)  routing T_5_25.lc_trk_g1_0 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 403)  (299 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (302 403)  (302 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (303 403)  (303 403)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.input_2_1
 (36 3)  (306 403)  (306 403)  LC_1 Logic Functioning bit
 (39 3)  (309 403)  (309 403)  LC_1 Logic Functioning bit
 (40 3)  (310 403)  (310 403)  LC_1 Logic Functioning bit
 (42 3)  (312 403)  (312 403)  LC_1 Logic Functioning bit
 (14 4)  (284 404)  (284 404)  routing T_5_25.wire_logic_cluster/lc_0/out <X> T_5_25.lc_trk_g1_0
 (26 4)  (296 404)  (296 404)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (297 404)  (297 404)  routing T_5_25.lc_trk_g1_0 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 404)  (299 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (301 404)  (301 404)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 404)  (302 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 404)  (303 404)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (41 4)  (311 404)  (311 404)  LC_2 Logic Functioning bit
 (43 4)  (313 404)  (313 404)  LC_2 Logic Functioning bit
 (17 5)  (287 405)  (287 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (297 405)  (297 405)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 405)  (299 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (306 405)  (306 405)  LC_2 Logic Functioning bit
 (37 5)  (307 405)  (307 405)  LC_2 Logic Functioning bit
 (38 5)  (308 405)  (308 405)  LC_2 Logic Functioning bit
 (39 5)  (309 405)  (309 405)  LC_2 Logic Functioning bit
 (41 5)  (311 405)  (311 405)  LC_2 Logic Functioning bit
 (43 5)  (313 405)  (313 405)  LC_2 Logic Functioning bit
 (51 5)  (321 405)  (321 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (276 406)  (276 406)  routing T_5_25.sp4_h_l_47 <X> T_5_25.sp4_v_t_38
 (11 6)  (281 406)  (281 406)  routing T_5_25.sp4_h_l_37 <X> T_5_25.sp4_v_t_40
 (12 6)  (282 406)  (282 406)  routing T_5_25.sp4_v_t_46 <X> T_5_25.sp4_h_l_40
 (14 6)  (284 406)  (284 406)  routing T_5_25.wire_logic_cluster/lc_4/out <X> T_5_25.lc_trk_g1_4
 (15 6)  (285 406)  (285 406)  routing T_5_25.sp4_v_b_21 <X> T_5_25.lc_trk_g1_5
 (16 6)  (286 406)  (286 406)  routing T_5_25.sp4_v_b_21 <X> T_5_25.lc_trk_g1_5
 (17 6)  (287 406)  (287 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (296 406)  (296 406)  routing T_5_25.lc_trk_g0_5 <X> T_5_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (299 406)  (299 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 406)  (300 406)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (302 406)  (302 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 406)  (303 406)  routing T_5_25.lc_trk_g2_2 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 406)  (306 406)  LC_3 Logic Functioning bit
 (38 6)  (308 406)  (308 406)  LC_3 Logic Functioning bit
 (43 6)  (313 406)  (313 406)  LC_3 Logic Functioning bit
 (11 7)  (281 407)  (281 407)  routing T_5_25.sp4_v_t_46 <X> T_5_25.sp4_h_l_40
 (13 7)  (283 407)  (283 407)  routing T_5_25.sp4_v_t_46 <X> T_5_25.sp4_h_l_40
 (17 7)  (287 407)  (287 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (19 7)  (289 407)  (289 407)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (292 407)  (292 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (293 407)  (293 407)  routing T_5_25.sp4_h_r_6 <X> T_5_25.lc_trk_g1_6
 (24 7)  (294 407)  (294 407)  routing T_5_25.sp4_h_r_6 <X> T_5_25.lc_trk_g1_6
 (25 7)  (295 407)  (295 407)  routing T_5_25.sp4_h_r_6 <X> T_5_25.lc_trk_g1_6
 (29 7)  (299 407)  (299 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (300 407)  (300 407)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (301 407)  (301 407)  routing T_5_25.lc_trk_g2_2 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (302 407)  (302 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (304 407)  (304 407)  routing T_5_25.lc_trk_g1_0 <X> T_5_25.input_2_3
 (43 7)  (313 407)  (313 407)  LC_3 Logic Functioning bit
 (51 7)  (321 407)  (321 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (285 408)  (285 408)  routing T_5_25.sp4_v_t_28 <X> T_5_25.lc_trk_g2_1
 (16 8)  (286 408)  (286 408)  routing T_5_25.sp4_v_t_28 <X> T_5_25.lc_trk_g2_1
 (17 8)  (287 408)  (287 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (295 408)  (295 408)  routing T_5_25.sp4_v_t_23 <X> T_5_25.lc_trk_g2_2
 (27 8)  (297 408)  (297 408)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 408)  (299 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 408)  (300 408)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 408)  (301 408)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 408)  (302 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 408)  (303 408)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 408)  (304 408)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (305 408)  (305 408)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.input_2_4
 (37 8)  (307 408)  (307 408)  LC_4 Logic Functioning bit
 (45 8)  (315 408)  (315 408)  LC_4 Logic Functioning bit
 (46 8)  (316 408)  (316 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (6 9)  (276 409)  (276 409)  routing T_5_25.sp4_h_l_43 <X> T_5_25.sp4_h_r_6
 (22 9)  (292 409)  (292 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (293 409)  (293 409)  routing T_5_25.sp4_v_t_23 <X> T_5_25.lc_trk_g2_2
 (25 9)  (295 409)  (295 409)  routing T_5_25.sp4_v_t_23 <X> T_5_25.lc_trk_g2_2
 (27 9)  (297 409)  (297 409)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 409)  (298 409)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 409)  (299 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (300 409)  (300 409)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (302 409)  (302 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (303 409)  (303 409)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.input_2_4
 (36 9)  (306 409)  (306 409)  LC_4 Logic Functioning bit
 (38 9)  (308 409)  (308 409)  LC_4 Logic Functioning bit
 (41 9)  (311 409)  (311 409)  LC_4 Logic Functioning bit
 (17 10)  (287 410)  (287 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (291 410)  (291 410)  routing T_5_25.sp4_h_r_39 <X> T_5_25.lc_trk_g2_7
 (22 10)  (292 410)  (292 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (293 410)  (293 410)  routing T_5_25.sp4_h_r_39 <X> T_5_25.lc_trk_g2_7
 (24 10)  (294 410)  (294 410)  routing T_5_25.sp4_h_r_39 <X> T_5_25.lc_trk_g2_7
 (26 10)  (296 410)  (296 410)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (31 10)  (301 410)  (301 410)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 410)  (302 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 410)  (304 410)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (305 410)  (305 410)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.input_2_5
 (37 10)  (307 410)  (307 410)  LC_5 Logic Functioning bit
 (38 10)  (308 410)  (308 410)  LC_5 Logic Functioning bit
 (41 10)  (311 410)  (311 410)  LC_5 Logic Functioning bit
 (43 10)  (313 410)  (313 410)  LC_5 Logic Functioning bit
 (46 10)  (316 410)  (316 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (321 410)  (321 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (284 411)  (284 411)  routing T_5_25.sp4_r_v_b_36 <X> T_5_25.lc_trk_g2_4
 (17 11)  (287 411)  (287 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (297 411)  (297 411)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 411)  (299 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (302 411)  (302 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (303 411)  (303 411)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.input_2_5
 (36 11)  (306 411)  (306 411)  LC_5 Logic Functioning bit
 (39 11)  (309 411)  (309 411)  LC_5 Logic Functioning bit
 (40 11)  (310 411)  (310 411)  LC_5 Logic Functioning bit
 (42 11)  (312 411)  (312 411)  LC_5 Logic Functioning bit
 (15 12)  (285 412)  (285 412)  routing T_5_25.tnl_op_1 <X> T_5_25.lc_trk_g3_1
 (17 12)  (287 412)  (287 412)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (295 412)  (295 412)  routing T_5_25.sp4_h_r_34 <X> T_5_25.lc_trk_g3_2
 (6 13)  (276 413)  (276 413)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_h_r_9
 (18 13)  (288 413)  (288 413)  routing T_5_25.tnl_op_1 <X> T_5_25.lc_trk_g3_1
 (22 13)  (292 413)  (292 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (293 413)  (293 413)  routing T_5_25.sp4_h_r_34 <X> T_5_25.lc_trk_g3_2
 (24 13)  (294 413)  (294 413)  routing T_5_25.sp4_h_r_34 <X> T_5_25.lc_trk_g3_2
 (0 14)  (270 414)  (270 414)  routing T_5_25.glb_netwk_6 <X> T_5_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 414)  (271 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (284 414)  (284 414)  routing T_5_25.sp4_h_r_36 <X> T_5_25.lc_trk_g3_4
 (25 14)  (295 414)  (295 414)  routing T_5_25.sp4_h_r_38 <X> T_5_25.lc_trk_g3_6
 (26 14)  (296 414)  (296 414)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (298 414)  (298 414)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 414)  (299 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 414)  (300 414)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (302 414)  (302 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 414)  (303 414)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (304 414)  (304 414)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 414)  (305 414)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.input_2_7
 (43 14)  (313 414)  (313 414)  LC_7 Logic Functioning bit
 (45 14)  (315 414)  (315 414)  LC_7 Logic Functioning bit
 (0 15)  (270 415)  (270 415)  routing T_5_25.glb_netwk_6 <X> T_5_25.wire_logic_cluster/lc_7/s_r
 (5 15)  (275 415)  (275 415)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_v_t_44
 (15 15)  (285 415)  (285 415)  routing T_5_25.sp4_h_r_36 <X> T_5_25.lc_trk_g3_4
 (16 15)  (286 415)  (286 415)  routing T_5_25.sp4_h_r_36 <X> T_5_25.lc_trk_g3_4
 (17 15)  (287 415)  (287 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (292 415)  (292 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (293 415)  (293 415)  routing T_5_25.sp4_h_r_38 <X> T_5_25.lc_trk_g3_6
 (24 15)  (294 415)  (294 415)  routing T_5_25.sp4_h_r_38 <X> T_5_25.lc_trk_g3_6
 (26 15)  (296 415)  (296 415)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 415)  (298 415)  routing T_5_25.lc_trk_g2_7 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 415)  (299 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (302 415)  (302 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (303 415)  (303 415)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.input_2_7
 (34 15)  (304 415)  (304 415)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.input_2_7
 (35 15)  (305 415)  (305 415)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.input_2_7
 (40 15)  (310 415)  (310 415)  LC_7 Logic Functioning bit
 (42 15)  (312 415)  (312 415)  LC_7 Logic Functioning bit
 (43 15)  (313 415)  (313 415)  LC_7 Logic Functioning bit
 (51 15)  (321 415)  (321 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_6_25

 (12 11)  (336 411)  (336 411)  routing T_6_25.sp4_h_l_45 <X> T_6_25.sp4_v_t_45


LogicTile_7_25

 (26 2)  (392 402)  (392 402)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_1/in_0
 (28 2)  (394 402)  (394 402)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 402)  (395 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (397 402)  (397 402)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 402)  (398 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 402)  (399 402)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 402)  (400 402)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 402)  (402 402)  LC_1 Logic Functioning bit
 (37 2)  (403 402)  (403 402)  LC_1 Logic Functioning bit
 (38 2)  (404 402)  (404 402)  LC_1 Logic Functioning bit
 (39 2)  (405 402)  (405 402)  LC_1 Logic Functioning bit
 (41 2)  (407 402)  (407 402)  LC_1 Logic Functioning bit
 (43 2)  (409 402)  (409 402)  LC_1 Logic Functioning bit
 (5 3)  (371 403)  (371 403)  routing T_7_25.sp4_h_l_37 <X> T_7_25.sp4_v_t_37
 (26 3)  (392 403)  (392 403)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (393 403)  (393 403)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 403)  (394 403)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 403)  (395 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (396 403)  (396 403)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (397 403)  (397 403)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (402 403)  (402 403)  LC_1 Logic Functioning bit
 (38 3)  (404 403)  (404 403)  LC_1 Logic Functioning bit
 (53 3)  (419 403)  (419 403)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 8)  (391 408)  (391 408)  routing T_7_25.rgt_op_2 <X> T_7_25.lc_trk_g2_2
 (22 9)  (388 409)  (388 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (390 409)  (390 409)  routing T_7_25.rgt_op_2 <X> T_7_25.lc_trk_g2_2
 (22 14)  (388 414)  (388 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (391 414)  (391 414)  routing T_7_25.sp4_h_r_38 <X> T_7_25.lc_trk_g3_6
 (21 15)  (387 415)  (387 415)  routing T_7_25.sp4_r_v_b_47 <X> T_7_25.lc_trk_g3_7
 (22 15)  (388 415)  (388 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (389 415)  (389 415)  routing T_7_25.sp4_h_r_38 <X> T_7_25.lc_trk_g3_6
 (24 15)  (390 415)  (390 415)  routing T_7_25.sp4_h_r_38 <X> T_7_25.lc_trk_g3_6


LogicTile_8_25

 (21 0)  (441 400)  (441 400)  routing T_8_25.sp4_v_b_3 <X> T_8_25.lc_trk_g0_3
 (22 0)  (442 400)  (442 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (443 400)  (443 400)  routing T_8_25.sp4_v_b_3 <X> T_8_25.lc_trk_g0_3
 (12 3)  (432 403)  (432 403)  routing T_8_25.sp4_h_l_39 <X> T_8_25.sp4_v_t_39
 (26 4)  (446 404)  (446 404)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (449 404)  (449 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 404)  (452 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 404)  (453 404)  routing T_8_25.lc_trk_g3_0 <X> T_8_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (454 404)  (454 404)  routing T_8_25.lc_trk_g3_0 <X> T_8_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (456 404)  (456 404)  LC_2 Logic Functioning bit
 (38 4)  (458 404)  (458 404)  LC_2 Logic Functioning bit
 (28 5)  (448 405)  (448 405)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 405)  (449 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 405)  (450 405)  routing T_8_25.lc_trk_g0_3 <X> T_8_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (456 405)  (456 405)  LC_2 Logic Functioning bit
 (37 5)  (457 405)  (457 405)  LC_2 Logic Functioning bit
 (38 5)  (458 405)  (458 405)  LC_2 Logic Functioning bit
 (39 5)  (459 405)  (459 405)  LC_2 Logic Functioning bit
 (41 5)  (461 405)  (461 405)  LC_2 Logic Functioning bit
 (43 5)  (463 405)  (463 405)  LC_2 Logic Functioning bit
 (8 7)  (428 407)  (428 407)  routing T_8_25.sp4_v_b_1 <X> T_8_25.sp4_v_t_41
 (10 7)  (430 407)  (430 407)  routing T_8_25.sp4_v_b_1 <X> T_8_25.sp4_v_t_41
 (14 10)  (434 410)  (434 410)  routing T_8_25.sp4_h_r_44 <X> T_8_25.lc_trk_g2_4
 (14 11)  (434 411)  (434 411)  routing T_8_25.sp4_h_r_44 <X> T_8_25.lc_trk_g2_4
 (15 11)  (435 411)  (435 411)  routing T_8_25.sp4_h_r_44 <X> T_8_25.lc_trk_g2_4
 (16 11)  (436 411)  (436 411)  routing T_8_25.sp4_h_r_44 <X> T_8_25.lc_trk_g2_4
 (17 11)  (437 411)  (437 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (4 12)  (424 412)  (424 412)  routing T_8_25.sp4_h_l_38 <X> T_8_25.sp4_v_b_9
 (6 12)  (426 412)  (426 412)  routing T_8_25.sp4_h_l_38 <X> T_8_25.sp4_v_b_9
 (13 12)  (433 412)  (433 412)  routing T_8_25.sp4_v_t_46 <X> T_8_25.sp4_v_b_11
 (5 13)  (425 413)  (425 413)  routing T_8_25.sp4_h_l_38 <X> T_8_25.sp4_v_b_9
 (15 13)  (435 413)  (435 413)  routing T_8_25.sp4_v_t_29 <X> T_8_25.lc_trk_g3_0
 (16 13)  (436 413)  (436 413)  routing T_8_25.sp4_v_t_29 <X> T_8_25.lc_trk_g3_0
 (17 13)  (437 413)  (437 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_1_24

 (15 0)  (69 384)  (69 384)  routing T_1_24.sp4_h_r_1 <X> T_1_24.lc_trk_g0_1
 (16 0)  (70 384)  (70 384)  routing T_1_24.sp4_h_r_1 <X> T_1_24.lc_trk_g0_1
 (17 0)  (71 384)  (71 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (27 0)  (81 384)  (81 384)  routing T_1_24.lc_trk_g1_6 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 384)  (83 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 384)  (84 384)  routing T_1_24.lc_trk_g1_6 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 384)  (86 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 384)  (87 384)  routing T_1_24.lc_trk_g3_2 <X> T_1_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 384)  (88 384)  routing T_1_24.lc_trk_g3_2 <X> T_1_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 384)  (90 384)  LC_0 Logic Functioning bit
 (37 0)  (91 384)  (91 384)  LC_0 Logic Functioning bit
 (38 0)  (92 384)  (92 384)  LC_0 Logic Functioning bit
 (39 0)  (93 384)  (93 384)  LC_0 Logic Functioning bit
 (40 0)  (94 384)  (94 384)  LC_0 Logic Functioning bit
 (41 0)  (95 384)  (95 384)  LC_0 Logic Functioning bit
 (18 1)  (72 385)  (72 385)  routing T_1_24.sp4_h_r_1 <X> T_1_24.lc_trk_g0_1
 (22 1)  (76 385)  (76 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (80 385)  (80 385)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (81 385)  (81 385)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 385)  (82 385)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 385)  (83 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 385)  (84 385)  routing T_1_24.lc_trk_g1_6 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (85 385)  (85 385)  routing T_1_24.lc_trk_g3_2 <X> T_1_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (86 385)  (86 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (87 385)  (87 385)  routing T_1_24.lc_trk_g2_0 <X> T_1_24.input_2_0
 (36 1)  (90 385)  (90 385)  LC_0 Logic Functioning bit
 (38 1)  (92 385)  (92 385)  LC_0 Logic Functioning bit
 (41 1)  (95 385)  (95 385)  LC_0 Logic Functioning bit
 (0 2)  (54 386)  (54 386)  routing T_1_24.glb_netwk_7 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (1 2)  (55 386)  (55 386)  routing T_1_24.glb_netwk_7 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (2 2)  (56 386)  (56 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (71 386)  (71 386)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (72 386)  (72 386)  routing T_1_24.wire_logic_cluster/lc_5/out <X> T_1_24.lc_trk_g0_5
 (26 2)  (80 386)  (80 386)  routing T_1_24.lc_trk_g1_4 <X> T_1_24.wire_logic_cluster/lc_1/in_0
 (32 2)  (86 386)  (86 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 386)  (87 386)  routing T_1_24.lc_trk_g2_2 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 386)  (90 386)  LC_1 Logic Functioning bit
 (37 2)  (91 386)  (91 386)  LC_1 Logic Functioning bit
 (46 2)  (100 386)  (100 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (104 386)  (104 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (54 387)  (54 387)  routing T_1_24.glb_netwk_7 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (27 3)  (81 387)  (81 387)  routing T_1_24.lc_trk_g1_4 <X> T_1_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 387)  (83 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (85 387)  (85 387)  routing T_1_24.lc_trk_g2_2 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 387)  (90 387)  LC_1 Logic Functioning bit
 (37 3)  (91 387)  (91 387)  LC_1 Logic Functioning bit
 (15 4)  (69 388)  (69 388)  routing T_1_24.sp4_h_r_9 <X> T_1_24.lc_trk_g1_1
 (16 4)  (70 388)  (70 388)  routing T_1_24.sp4_h_r_9 <X> T_1_24.lc_trk_g1_1
 (17 4)  (71 388)  (71 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (72 388)  (72 388)  routing T_1_24.sp4_h_r_9 <X> T_1_24.lc_trk_g1_1
 (22 4)  (76 388)  (76 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (80 388)  (80 388)  routing T_1_24.lc_trk_g3_5 <X> T_1_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (82 388)  (82 388)  routing T_1_24.lc_trk_g2_5 <X> T_1_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 388)  (83 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 388)  (84 388)  routing T_1_24.lc_trk_g2_5 <X> T_1_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 388)  (86 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 388)  (87 388)  routing T_1_24.lc_trk_g2_1 <X> T_1_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 388)  (90 388)  LC_2 Logic Functioning bit
 (37 4)  (91 388)  (91 388)  LC_2 Logic Functioning bit
 (39 4)  (93 388)  (93 388)  LC_2 Logic Functioning bit
 (40 4)  (94 388)  (94 388)  LC_2 Logic Functioning bit
 (42 4)  (96 388)  (96 388)  LC_2 Logic Functioning bit
 (15 5)  (69 389)  (69 389)  routing T_1_24.sp4_v_t_5 <X> T_1_24.lc_trk_g1_0
 (16 5)  (70 389)  (70 389)  routing T_1_24.sp4_v_t_5 <X> T_1_24.lc_trk_g1_0
 (17 5)  (71 389)  (71 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (76 389)  (76 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (79 389)  (79 389)  routing T_1_24.sp4_r_v_b_26 <X> T_1_24.lc_trk_g1_2
 (27 5)  (81 389)  (81 389)  routing T_1_24.lc_trk_g3_5 <X> T_1_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (82 389)  (82 389)  routing T_1_24.lc_trk_g3_5 <X> T_1_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 389)  (83 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (86 389)  (86 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (87 389)  (87 389)  routing T_1_24.lc_trk_g3_1 <X> T_1_24.input_2_2
 (34 5)  (88 389)  (88 389)  routing T_1_24.lc_trk_g3_1 <X> T_1_24.input_2_2
 (36 5)  (90 389)  (90 389)  LC_2 Logic Functioning bit
 (37 5)  (91 389)  (91 389)  LC_2 Logic Functioning bit
 (38 5)  (92 389)  (92 389)  LC_2 Logic Functioning bit
 (42 5)  (96 389)  (96 389)  LC_2 Logic Functioning bit
 (14 6)  (68 390)  (68 390)  routing T_1_24.sp4_h_l_9 <X> T_1_24.lc_trk_g1_4
 (27 6)  (81 390)  (81 390)  routing T_1_24.lc_trk_g1_1 <X> T_1_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 390)  (83 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (85 390)  (85 390)  routing T_1_24.lc_trk_g3_5 <X> T_1_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 390)  (86 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 390)  (87 390)  routing T_1_24.lc_trk_g3_5 <X> T_1_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 390)  (88 390)  routing T_1_24.lc_trk_g3_5 <X> T_1_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (89 390)  (89 390)  routing T_1_24.lc_trk_g2_5 <X> T_1_24.input_2_3
 (36 6)  (90 390)  (90 390)  LC_3 Logic Functioning bit
 (38 6)  (92 390)  (92 390)  LC_3 Logic Functioning bit
 (40 6)  (94 390)  (94 390)  LC_3 Logic Functioning bit
 (41 6)  (95 390)  (95 390)  LC_3 Logic Functioning bit
 (43 6)  (97 390)  (97 390)  LC_3 Logic Functioning bit
 (14 7)  (68 391)  (68 391)  routing T_1_24.sp4_h_l_9 <X> T_1_24.lc_trk_g1_4
 (15 7)  (69 391)  (69 391)  routing T_1_24.sp4_h_l_9 <X> T_1_24.lc_trk_g1_4
 (16 7)  (70 391)  (70 391)  routing T_1_24.sp4_h_l_9 <X> T_1_24.lc_trk_g1_4
 (17 7)  (71 391)  (71 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (76 391)  (76 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (77 391)  (77 391)  routing T_1_24.sp4_h_r_6 <X> T_1_24.lc_trk_g1_6
 (24 7)  (78 391)  (78 391)  routing T_1_24.sp4_h_r_6 <X> T_1_24.lc_trk_g1_6
 (25 7)  (79 391)  (79 391)  routing T_1_24.sp4_h_r_6 <X> T_1_24.lc_trk_g1_6
 (26 7)  (80 391)  (80 391)  routing T_1_24.lc_trk_g2_3 <X> T_1_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (82 391)  (82 391)  routing T_1_24.lc_trk_g2_3 <X> T_1_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 391)  (83 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (86 391)  (86 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (87 391)  (87 391)  routing T_1_24.lc_trk_g2_5 <X> T_1_24.input_2_3
 (39 7)  (93 391)  (93 391)  LC_3 Logic Functioning bit
 (40 7)  (94 391)  (94 391)  LC_3 Logic Functioning bit
 (41 7)  (95 391)  (95 391)  LC_3 Logic Functioning bit
 (43 7)  (97 391)  (97 391)  LC_3 Logic Functioning bit
 (14 8)  (68 392)  (68 392)  routing T_1_24.rgt_op_0 <X> T_1_24.lc_trk_g2_0
 (15 8)  (69 392)  (69 392)  routing T_1_24.sp4_h_r_25 <X> T_1_24.lc_trk_g2_1
 (16 8)  (70 392)  (70 392)  routing T_1_24.sp4_h_r_25 <X> T_1_24.lc_trk_g2_1
 (17 8)  (71 392)  (71 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (76 392)  (76 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (77 392)  (77 392)  routing T_1_24.sp12_v_b_11 <X> T_1_24.lc_trk_g2_3
 (25 8)  (79 392)  (79 392)  routing T_1_24.wire_logic_cluster/lc_2/out <X> T_1_24.lc_trk_g2_2
 (29 8)  (83 392)  (83 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (85 392)  (85 392)  routing T_1_24.lc_trk_g0_5 <X> T_1_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 392)  (86 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (90 392)  (90 392)  LC_4 Logic Functioning bit
 (37 8)  (91 392)  (91 392)  LC_4 Logic Functioning bit
 (46 8)  (100 392)  (100 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (104 392)  (104 392)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (69 393)  (69 393)  routing T_1_24.rgt_op_0 <X> T_1_24.lc_trk_g2_0
 (17 9)  (71 393)  (71 393)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (72 393)  (72 393)  routing T_1_24.sp4_h_r_25 <X> T_1_24.lc_trk_g2_1
 (22 9)  (76 393)  (76 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (90 393)  (90 393)  LC_4 Logic Functioning bit
 (37 9)  (91 393)  (91 393)  LC_4 Logic Functioning bit
 (15 10)  (69 394)  (69 394)  routing T_1_24.tnr_op_5 <X> T_1_24.lc_trk_g2_5
 (17 10)  (71 394)  (71 394)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (75 394)  (75 394)  routing T_1_24.wire_logic_cluster/lc_7/out <X> T_1_24.lc_trk_g2_7
 (22 10)  (76 394)  (76 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (79 394)  (79 394)  routing T_1_24.wire_logic_cluster/lc_6/out <X> T_1_24.lc_trk_g2_6
 (26 10)  (80 394)  (80 394)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (81 394)  (81 394)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 394)  (82 394)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 394)  (83 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (86 394)  (86 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 394)  (87 394)  routing T_1_24.lc_trk_g2_0 <X> T_1_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (89 394)  (89 394)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.input_2_5
 (36 10)  (90 394)  (90 394)  LC_5 Logic Functioning bit
 (37 10)  (91 394)  (91 394)  LC_5 Logic Functioning bit
 (40 10)  (94 394)  (94 394)  LC_5 Logic Functioning bit
 (41 10)  (95 394)  (95 394)  LC_5 Logic Functioning bit
 (42 10)  (96 394)  (96 394)  LC_5 Logic Functioning bit
 (43 10)  (97 394)  (97 394)  LC_5 Logic Functioning bit
 (22 11)  (76 395)  (76 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (80 395)  (80 395)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 395)  (82 395)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 395)  (83 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (84 395)  (84 395)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (86 395)  (86 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (87 395)  (87 395)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.input_2_5
 (34 11)  (88 395)  (88 395)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.input_2_5
 (35 11)  (89 395)  (89 395)  routing T_1_24.lc_trk_g3_6 <X> T_1_24.input_2_5
 (37 11)  (91 395)  (91 395)  LC_5 Logic Functioning bit
 (40 11)  (94 395)  (94 395)  LC_5 Logic Functioning bit
 (42 11)  (96 395)  (96 395)  LC_5 Logic Functioning bit
 (17 12)  (71 396)  (71 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (75 396)  (75 396)  routing T_1_24.rgt_op_3 <X> T_1_24.lc_trk_g3_3
 (22 12)  (76 396)  (76 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (78 396)  (78 396)  routing T_1_24.rgt_op_3 <X> T_1_24.lc_trk_g3_3
 (26 12)  (80 396)  (80 396)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (81 396)  (81 396)  routing T_1_24.lc_trk_g1_2 <X> T_1_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 396)  (83 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 396)  (86 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (88 396)  (88 396)  routing T_1_24.lc_trk_g1_0 <X> T_1_24.wire_logic_cluster/lc_6/in_3
 (41 12)  (95 396)  (95 396)  LC_6 Logic Functioning bit
 (43 12)  (97 396)  (97 396)  LC_6 Logic Functioning bit
 (45 12)  (99 396)  (99 396)  LC_6 Logic Functioning bit
 (52 12)  (106 396)  (106 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (76 397)  (76 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (77 397)  (77 397)  routing T_1_24.sp4_h_l_15 <X> T_1_24.lc_trk_g3_2
 (24 13)  (78 397)  (78 397)  routing T_1_24.sp4_h_l_15 <X> T_1_24.lc_trk_g3_2
 (25 13)  (79 397)  (79 397)  routing T_1_24.sp4_h_l_15 <X> T_1_24.lc_trk_g3_2
 (26 13)  (80 397)  (80 397)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (82 397)  (82 397)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 397)  (83 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (84 397)  (84 397)  routing T_1_24.lc_trk_g1_2 <X> T_1_24.wire_logic_cluster/lc_6/in_1
 (37 13)  (91 397)  (91 397)  LC_6 Logic Functioning bit
 (39 13)  (93 397)  (93 397)  LC_6 Logic Functioning bit
 (40 13)  (94 397)  (94 397)  LC_6 Logic Functioning bit
 (41 13)  (95 397)  (95 397)  LC_6 Logic Functioning bit
 (42 13)  (96 397)  (96 397)  LC_6 Logic Functioning bit
 (43 13)  (97 397)  (97 397)  LC_6 Logic Functioning bit
 (44 13)  (98 397)  (98 397)  LC_6 Logic Functioning bit
 (0 14)  (54 398)  (54 398)  routing T_1_24.glb_netwk_6 <X> T_1_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 398)  (55 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (69 398)  (69 398)  routing T_1_24.rgt_op_5 <X> T_1_24.lc_trk_g3_5
 (17 14)  (71 398)  (71 398)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (72 398)  (72 398)  routing T_1_24.rgt_op_5 <X> T_1_24.lc_trk_g3_5
 (25 14)  (79 398)  (79 398)  routing T_1_24.wire_logic_cluster/lc_6/out <X> T_1_24.lc_trk_g3_6
 (26 14)  (80 398)  (80 398)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (83 398)  (83 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (86 398)  (86 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (88 398)  (88 398)  routing T_1_24.lc_trk_g1_3 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (41 14)  (95 398)  (95 398)  LC_7 Logic Functioning bit
 (43 14)  (97 398)  (97 398)  LC_7 Logic Functioning bit
 (45 14)  (99 398)  (99 398)  LC_7 Logic Functioning bit
 (52 14)  (106 398)  (106 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (54 399)  (54 399)  routing T_1_24.glb_netwk_6 <X> T_1_24.wire_logic_cluster/lc_7/s_r
 (22 15)  (76 399)  (76 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (80 399)  (80 399)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (82 399)  (82 399)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 399)  (83 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (84 399)  (84 399)  routing T_1_24.lc_trk_g0_2 <X> T_1_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (85 399)  (85 399)  routing T_1_24.lc_trk_g1_3 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (91 399)  (91 399)  LC_7 Logic Functioning bit
 (39 15)  (93 399)  (93 399)  LC_7 Logic Functioning bit
 (40 15)  (94 399)  (94 399)  LC_7 Logic Functioning bit
 (41 15)  (95 399)  (95 399)  LC_7 Logic Functioning bit
 (42 15)  (96 399)  (96 399)  LC_7 Logic Functioning bit
 (43 15)  (97 399)  (97 399)  LC_7 Logic Functioning bit
 (44 15)  (98 399)  (98 399)  LC_7 Logic Functioning bit


LogicTile_2_24

 (8 0)  (116 384)  (116 384)  routing T_2_24.sp4_v_b_7 <X> T_2_24.sp4_h_r_1
 (9 0)  (117 384)  (117 384)  routing T_2_24.sp4_v_b_7 <X> T_2_24.sp4_h_r_1
 (10 0)  (118 384)  (118 384)  routing T_2_24.sp4_v_b_7 <X> T_2_24.sp4_h_r_1
 (27 0)  (135 384)  (135 384)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 384)  (137 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 384)  (139 384)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 384)  (140 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 384)  (141 384)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 384)  (142 384)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (46 0)  (154 384)  (154 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (161 384)  (161 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (130 385)  (130 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (134 385)  (134 385)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 385)  (135 385)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (136 385)  (136 385)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 385)  (137 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (138 385)  (138 385)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 385)  (140 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (142 385)  (142 385)  routing T_2_24.lc_trk_g1_1 <X> T_2_24.input_2_0
 (37 1)  (145 385)  (145 385)  LC_0 Logic Functioning bit
 (0 2)  (108 386)  (108 386)  routing T_2_24.glb_netwk_7 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (1 2)  (109 386)  (109 386)  routing T_2_24.glb_netwk_7 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (2 2)  (110 386)  (110 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (114 386)  (114 386)  routing T_2_24.sp4_v_b_9 <X> T_2_24.sp4_v_t_37
 (26 2)  (134 386)  (134 386)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (137 386)  (137 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 386)  (138 386)  routing T_2_24.lc_trk_g0_4 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 386)  (140 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (142 386)  (142 386)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (40 2)  (148 386)  (148 386)  LC_1 Logic Functioning bit
 (50 2)  (158 386)  (158 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (108 387)  (108 387)  routing T_2_24.glb_netwk_7 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (5 3)  (113 387)  (113 387)  routing T_2_24.sp4_v_b_9 <X> T_2_24.sp4_v_t_37
 (14 3)  (122 387)  (122 387)  routing T_2_24.top_op_4 <X> T_2_24.lc_trk_g0_4
 (15 3)  (123 387)  (123 387)  routing T_2_24.top_op_4 <X> T_2_24.lc_trk_g0_4
 (17 3)  (125 387)  (125 387)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (135 387)  (135 387)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 387)  (136 387)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 387)  (137 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 387)  (139 387)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (40 3)  (148 387)  (148 387)  LC_1 Logic Functioning bit
 (41 3)  (149 387)  (149 387)  LC_1 Logic Functioning bit
 (5 4)  (113 388)  (113 388)  routing T_2_24.sp4_v_t_38 <X> T_2_24.sp4_h_r_3
 (8 4)  (116 388)  (116 388)  routing T_2_24.sp4_v_b_4 <X> T_2_24.sp4_h_r_4
 (9 4)  (117 388)  (117 388)  routing T_2_24.sp4_v_b_4 <X> T_2_24.sp4_h_r_4
 (15 4)  (123 388)  (123 388)  routing T_2_24.top_op_1 <X> T_2_24.lc_trk_g1_1
 (17 4)  (125 388)  (125 388)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (129 388)  (129 388)  routing T_2_24.wire_logic_cluster/lc_3/out <X> T_2_24.lc_trk_g1_3
 (22 4)  (130 388)  (130 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (134 388)  (134 388)  routing T_2_24.lc_trk_g3_5 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (135 388)  (135 388)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 388)  (137 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 388)  (138 388)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (139 388)  (139 388)  routing T_2_24.lc_trk_g2_5 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 388)  (140 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 388)  (141 388)  routing T_2_24.lc_trk_g2_5 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 388)  (144 388)  LC_2 Logic Functioning bit
 (38 4)  (146 388)  (146 388)  LC_2 Logic Functioning bit
 (39 4)  (147 388)  (147 388)  LC_2 Logic Functioning bit
 (40 4)  (148 388)  (148 388)  LC_2 Logic Functioning bit
 (41 4)  (149 388)  (149 388)  LC_2 Logic Functioning bit
 (50 4)  (158 388)  (158 388)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (126 389)  (126 389)  routing T_2_24.top_op_1 <X> T_2_24.lc_trk_g1_1
 (22 5)  (130 389)  (130 389)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (132 389)  (132 389)  routing T_2_24.top_op_2 <X> T_2_24.lc_trk_g1_2
 (25 5)  (133 389)  (133 389)  routing T_2_24.top_op_2 <X> T_2_24.lc_trk_g1_2
 (27 5)  (135 389)  (135 389)  routing T_2_24.lc_trk_g3_5 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 389)  (136 389)  routing T_2_24.lc_trk_g3_5 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 389)  (137 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (145 389)  (145 389)  LC_2 Logic Functioning bit
 (38 5)  (146 389)  (146 389)  LC_2 Logic Functioning bit
 (39 5)  (147 389)  (147 389)  LC_2 Logic Functioning bit
 (40 5)  (148 389)  (148 389)  LC_2 Logic Functioning bit
 (41 5)  (149 389)  (149 389)  LC_2 Logic Functioning bit
 (15 6)  (123 390)  (123 390)  routing T_2_24.sp4_h_r_13 <X> T_2_24.lc_trk_g1_5
 (16 6)  (124 390)  (124 390)  routing T_2_24.sp4_h_r_13 <X> T_2_24.lc_trk_g1_5
 (17 6)  (125 390)  (125 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (126 390)  (126 390)  routing T_2_24.sp4_h_r_13 <X> T_2_24.lc_trk_g1_5
 (21 6)  (129 390)  (129 390)  routing T_2_24.sp4_v_b_7 <X> T_2_24.lc_trk_g1_7
 (22 6)  (130 390)  (130 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (131 390)  (131 390)  routing T_2_24.sp4_v_b_7 <X> T_2_24.lc_trk_g1_7
 (27 6)  (135 390)  (135 390)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 390)  (137 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 390)  (138 390)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 390)  (140 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 390)  (142 390)  routing T_2_24.lc_trk_g1_1 <X> T_2_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (143 390)  (143 390)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.input_2_3
 (36 6)  (144 390)  (144 390)  LC_3 Logic Functioning bit
 (46 6)  (154 390)  (154 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (161 390)  (161 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (122 391)  (122 391)  routing T_2_24.sp4_r_v_b_28 <X> T_2_24.lc_trk_g1_4
 (17 7)  (125 391)  (125 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (135 391)  (135 391)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (136 391)  (136 391)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 391)  (137 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 391)  (138 391)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (140 391)  (140 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (141 391)  (141 391)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.input_2_3
 (34 7)  (142 391)  (142 391)  routing T_2_24.lc_trk_g3_4 <X> T_2_24.input_2_3
 (9 8)  (117 392)  (117 392)  routing T_2_24.sp4_v_t_42 <X> T_2_24.sp4_h_r_7
 (27 8)  (135 392)  (135 392)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 392)  (136 392)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 392)  (137 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 392)  (138 392)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 392)  (139 392)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 392)  (140 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 392)  (141 392)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_4/in_3
 (40 8)  (148 392)  (148 392)  LC_4 Logic Functioning bit
 (42 8)  (150 392)  (150 392)  LC_4 Logic Functioning bit
 (51 8)  (159 392)  (159 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (160 392)  (160 392)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (30 9)  (138 393)  (138 393)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 393)  (139 393)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_4/in_3
 (40 9)  (148 393)  (148 393)  LC_4 Logic Functioning bit
 (42 9)  (150 393)  (150 393)  LC_4 Logic Functioning bit
 (48 9)  (156 393)  (156 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (159 393)  (159 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (125 394)  (125 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (126 394)  (126 394)  routing T_2_24.wire_logic_cluster/lc_5/out <X> T_2_24.lc_trk_g2_5
 (21 10)  (129 394)  (129 394)  routing T_2_24.wire_logic_cluster/lc_7/out <X> T_2_24.lc_trk_g2_7
 (22 10)  (130 394)  (130 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (135 394)  (135 394)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 394)  (137 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 394)  (138 394)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 394)  (140 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 394)  (142 394)  routing T_2_24.lc_trk_g1_1 <X> T_2_24.wire_logic_cluster/lc_5/in_3
 (46 10)  (154 394)  (154 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (158 394)  (158 394)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (159 394)  (159 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (135 395)  (135 395)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 395)  (136 395)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 395)  (137 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 395)  (138 395)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_5/in_1
 (36 11)  (144 395)  (144 395)  LC_5 Logic Functioning bit
 (52 11)  (160 395)  (160 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 12)  (120 396)  (120 396)  routing T_2_24.sp4_v_b_5 <X> T_2_24.sp4_h_r_11
 (14 12)  (122 396)  (122 396)  routing T_2_24.bnl_op_0 <X> T_2_24.lc_trk_g3_0
 (21 12)  (129 396)  (129 396)  routing T_2_24.sp4_v_t_22 <X> T_2_24.lc_trk_g3_3
 (22 12)  (130 396)  (130 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (131 396)  (131 396)  routing T_2_24.sp4_v_t_22 <X> T_2_24.lc_trk_g3_3
 (26 12)  (134 396)  (134 396)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_6/in_0
 (31 12)  (139 396)  (139 396)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 396)  (140 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 396)  (141 396)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (40 12)  (148 396)  (148 396)  LC_6 Logic Functioning bit
 (42 12)  (150 396)  (150 396)  LC_6 Logic Functioning bit
 (45 12)  (153 396)  (153 396)  LC_6 Logic Functioning bit
 (47 12)  (155 396)  (155 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (11 13)  (119 397)  (119 397)  routing T_2_24.sp4_v_b_5 <X> T_2_24.sp4_h_r_11
 (13 13)  (121 397)  (121 397)  routing T_2_24.sp4_v_b_5 <X> T_2_24.sp4_h_r_11
 (14 13)  (122 397)  (122 397)  routing T_2_24.bnl_op_0 <X> T_2_24.lc_trk_g3_0
 (17 13)  (125 397)  (125 397)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (129 397)  (129 397)  routing T_2_24.sp4_v_t_22 <X> T_2_24.lc_trk_g3_3
 (27 13)  (135 397)  (135 397)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 397)  (137 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (139 397)  (139 397)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (41 13)  (149 397)  (149 397)  LC_6 Logic Functioning bit
 (43 13)  (151 397)  (151 397)  LC_6 Logic Functioning bit
 (48 13)  (156 397)  (156 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (108 398)  (108 398)  routing T_2_24.glb_netwk_6 <X> T_2_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 398)  (109 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (122 398)  (122 398)  routing T_2_24.wire_logic_cluster/lc_4/out <X> T_2_24.lc_trk_g3_4
 (16 14)  (124 398)  (124 398)  routing T_2_24.sp12_v_t_10 <X> T_2_24.lc_trk_g3_5
 (17 14)  (125 398)  (125 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (133 398)  (133 398)  routing T_2_24.wire_logic_cluster/lc_6/out <X> T_2_24.lc_trk_g3_6
 (26 14)  (134 398)  (134 398)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (135 398)  (135 398)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 398)  (137 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 398)  (138 398)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 398)  (140 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (143 398)  (143 398)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_7
 (36 14)  (144 398)  (144 398)  LC_7 Logic Functioning bit
 (38 14)  (146 398)  (146 398)  LC_7 Logic Functioning bit
 (41 14)  (149 398)  (149 398)  LC_7 Logic Functioning bit
 (43 14)  (151 398)  (151 398)  LC_7 Logic Functioning bit
 (45 14)  (153 398)  (153 398)  LC_7 Logic Functioning bit
 (0 15)  (108 399)  (108 399)  routing T_2_24.glb_netwk_6 <X> T_2_24.wire_logic_cluster/lc_7/s_r
 (17 15)  (125 399)  (125 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (130 399)  (130 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (134 399)  (134 399)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (136 399)  (136 399)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 399)  (137 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (139 399)  (139 399)  routing T_2_24.lc_trk_g0_2 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (140 399)  (140 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (141 399)  (141 399)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_7
 (34 15)  (142 399)  (142 399)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_7
 (35 15)  (143 399)  (143 399)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.input_2_7
 (36 15)  (144 399)  (144 399)  LC_7 Logic Functioning bit
 (38 15)  (146 399)  (146 399)  LC_7 Logic Functioning bit
 (39 15)  (147 399)  (147 399)  LC_7 Logic Functioning bit
 (41 15)  (149 399)  (149 399)  LC_7 Logic Functioning bit
 (43 15)  (151 399)  (151 399)  LC_7 Logic Functioning bit
 (46 15)  (154 399)  (154 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_3_24

 (14 0)  (176 384)  (176 384)  routing T_3_24.bnr_op_0 <X> T_3_24.lc_trk_g0_0
 (17 0)  (179 384)  (179 384)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (180 384)  (180 384)  routing T_3_24.bnr_op_1 <X> T_3_24.lc_trk_g0_1
 (25 0)  (187 384)  (187 384)  routing T_3_24.wire_logic_cluster/lc_2/out <X> T_3_24.lc_trk_g0_2
 (28 0)  (190 384)  (190 384)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 384)  (191 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 384)  (194 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (196 384)  (196 384)  routing T_3_24.lc_trk_g1_0 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (198 384)  (198 384)  LC_0 Logic Functioning bit
 (38 0)  (200 384)  (200 384)  LC_0 Logic Functioning bit
 (40 0)  (202 384)  (202 384)  LC_0 Logic Functioning bit
 (41 0)  (203 384)  (203 384)  LC_0 Logic Functioning bit
 (43 0)  (205 384)  (205 384)  LC_0 Logic Functioning bit
 (14 1)  (176 385)  (176 385)  routing T_3_24.bnr_op_0 <X> T_3_24.lc_trk_g0_0
 (17 1)  (179 385)  (179 385)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (180 385)  (180 385)  routing T_3_24.bnr_op_1 <X> T_3_24.lc_trk_g0_1
 (22 1)  (184 385)  (184 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (188 385)  (188 385)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 385)  (191 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (194 385)  (194 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (196 385)  (196 385)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.input_2_0
 (35 1)  (197 385)  (197 385)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.input_2_0
 (38 1)  (200 385)  (200 385)  LC_0 Logic Functioning bit
 (40 1)  (202 385)  (202 385)  LC_0 Logic Functioning bit
 (41 1)  (203 385)  (203 385)  LC_0 Logic Functioning bit
 (42 1)  (204 385)  (204 385)  LC_0 Logic Functioning bit
 (0 2)  (162 386)  (162 386)  routing T_3_24.glb_netwk_7 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (1 2)  (163 386)  (163 386)  routing T_3_24.glb_netwk_7 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (2 2)  (164 386)  (164 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (168 386)  (168 386)  routing T_3_24.sp4_v_b_9 <X> T_3_24.sp4_v_t_37
 (8 2)  (170 386)  (170 386)  routing T_3_24.sp4_h_r_5 <X> T_3_24.sp4_h_l_36
 (10 2)  (172 386)  (172 386)  routing T_3_24.sp4_h_r_5 <X> T_3_24.sp4_h_l_36
 (14 2)  (176 386)  (176 386)  routing T_3_24.sp4_v_b_4 <X> T_3_24.lc_trk_g0_4
 (31 2)  (193 386)  (193 386)  routing T_3_24.lc_trk_g0_4 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 386)  (194 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (198 386)  (198 386)  LC_1 Logic Functioning bit
 (37 2)  (199 386)  (199 386)  LC_1 Logic Functioning bit
 (38 2)  (200 386)  (200 386)  LC_1 Logic Functioning bit
 (39 2)  (201 386)  (201 386)  LC_1 Logic Functioning bit
 (45 2)  (207 386)  (207 386)  LC_1 Logic Functioning bit
 (52 2)  (214 386)  (214 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (162 387)  (162 387)  routing T_3_24.glb_netwk_7 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (5 3)  (167 387)  (167 387)  routing T_3_24.sp4_v_b_9 <X> T_3_24.sp4_v_t_37
 (11 3)  (173 387)  (173 387)  routing T_3_24.sp4_h_r_6 <X> T_3_24.sp4_h_l_39
 (13 3)  (175 387)  (175 387)  routing T_3_24.sp4_h_r_6 <X> T_3_24.sp4_h_l_39
 (16 3)  (178 387)  (178 387)  routing T_3_24.sp4_v_b_4 <X> T_3_24.lc_trk_g0_4
 (17 3)  (179 387)  (179 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (36 3)  (198 387)  (198 387)  LC_1 Logic Functioning bit
 (37 3)  (199 387)  (199 387)  LC_1 Logic Functioning bit
 (38 3)  (200 387)  (200 387)  LC_1 Logic Functioning bit
 (39 3)  (201 387)  (201 387)  LC_1 Logic Functioning bit
 (0 4)  (162 388)  (162 388)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (1 4)  (163 388)  (163 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (167 388)  (167 388)  routing T_3_24.sp4_v_b_9 <X> T_3_24.sp4_h_r_3
 (14 4)  (176 388)  (176 388)  routing T_3_24.lft_op_0 <X> T_3_24.lc_trk_g1_0
 (15 4)  (177 388)  (177 388)  routing T_3_24.sp4_h_l_4 <X> T_3_24.lc_trk_g1_1
 (16 4)  (178 388)  (178 388)  routing T_3_24.sp4_h_l_4 <X> T_3_24.lc_trk_g1_1
 (17 4)  (179 388)  (179 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (180 388)  (180 388)  routing T_3_24.sp4_h_l_4 <X> T_3_24.lc_trk_g1_1
 (21 4)  (183 388)  (183 388)  routing T_3_24.lft_op_3 <X> T_3_24.lc_trk_g1_3
 (22 4)  (184 388)  (184 388)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (186 388)  (186 388)  routing T_3_24.lft_op_3 <X> T_3_24.lc_trk_g1_3
 (25 4)  (187 388)  (187 388)  routing T_3_24.bnr_op_2 <X> T_3_24.lc_trk_g1_2
 (31 4)  (193 388)  (193 388)  routing T_3_24.lc_trk_g1_4 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 388)  (194 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 388)  (196 388)  routing T_3_24.lc_trk_g1_4 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (198 388)  (198 388)  LC_2 Logic Functioning bit
 (37 4)  (199 388)  (199 388)  LC_2 Logic Functioning bit
 (38 4)  (200 388)  (200 388)  LC_2 Logic Functioning bit
 (39 4)  (201 388)  (201 388)  LC_2 Logic Functioning bit
 (45 4)  (207 388)  (207 388)  LC_2 Logic Functioning bit
 (0 5)  (162 389)  (162 389)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (1 5)  (163 389)  (163 389)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (4 5)  (166 389)  (166 389)  routing T_3_24.sp4_v_b_9 <X> T_3_24.sp4_h_r_3
 (6 5)  (168 389)  (168 389)  routing T_3_24.sp4_v_b_9 <X> T_3_24.sp4_h_r_3
 (15 5)  (177 389)  (177 389)  routing T_3_24.lft_op_0 <X> T_3_24.lc_trk_g1_0
 (17 5)  (179 389)  (179 389)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (180 389)  (180 389)  routing T_3_24.sp4_h_l_4 <X> T_3_24.lc_trk_g1_1
 (22 5)  (184 389)  (184 389)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (187 389)  (187 389)  routing T_3_24.bnr_op_2 <X> T_3_24.lc_trk_g1_2
 (36 5)  (198 389)  (198 389)  LC_2 Logic Functioning bit
 (37 5)  (199 389)  (199 389)  LC_2 Logic Functioning bit
 (38 5)  (200 389)  (200 389)  LC_2 Logic Functioning bit
 (39 5)  (201 389)  (201 389)  LC_2 Logic Functioning bit
 (4 6)  (166 390)  (166 390)  routing T_3_24.sp4_h_r_3 <X> T_3_24.sp4_v_t_38
 (11 6)  (173 390)  (173 390)  routing T_3_24.sp4_h_l_37 <X> T_3_24.sp4_v_t_40
 (15 6)  (177 390)  (177 390)  routing T_3_24.lft_op_5 <X> T_3_24.lc_trk_g1_5
 (17 6)  (179 390)  (179 390)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (180 390)  (180 390)  routing T_3_24.lft_op_5 <X> T_3_24.lc_trk_g1_5
 (29 6)  (191 390)  (191 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 390)  (194 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (196 390)  (196 390)  routing T_3_24.lc_trk_g1_1 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (198 390)  (198 390)  LC_3 Logic Functioning bit
 (38 6)  (200 390)  (200 390)  LC_3 Logic Functioning bit
 (41 6)  (203 390)  (203 390)  LC_3 Logic Functioning bit
 (43 6)  (205 390)  (205 390)  LC_3 Logic Functioning bit
 (52 6)  (214 390)  (214 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (167 391)  (167 391)  routing T_3_24.sp4_h_r_3 <X> T_3_24.sp4_v_t_38
 (14 7)  (176 391)  (176 391)  routing T_3_24.sp4_h_r_4 <X> T_3_24.lc_trk_g1_4
 (15 7)  (177 391)  (177 391)  routing T_3_24.sp4_h_r_4 <X> T_3_24.lc_trk_g1_4
 (16 7)  (178 391)  (178 391)  routing T_3_24.sp4_h_r_4 <X> T_3_24.lc_trk_g1_4
 (17 7)  (179 391)  (179 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (188 391)  (188 391)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (189 391)  (189 391)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 391)  (190 391)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 391)  (191 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 391)  (192 391)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (198 391)  (198 391)  LC_3 Logic Functioning bit
 (38 7)  (200 391)  (200 391)  LC_3 Logic Functioning bit
 (40 7)  (202 391)  (202 391)  LC_3 Logic Functioning bit
 (42 7)  (204 391)  (204 391)  LC_3 Logic Functioning bit
 (17 8)  (179 392)  (179 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 392)  (180 392)  routing T_3_24.wire_logic_cluster/lc_1/out <X> T_3_24.lc_trk_g2_1
 (15 10)  (177 394)  (177 394)  routing T_3_24.tnl_op_5 <X> T_3_24.lc_trk_g2_5
 (17 10)  (179 394)  (179 394)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (183 394)  (183 394)  routing T_3_24.wire_logic_cluster/lc_7/out <X> T_3_24.lc_trk_g2_7
 (22 10)  (184 394)  (184 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (189 394)  (189 394)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (190 394)  (190 394)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 394)  (191 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 394)  (192 394)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (193 394)  (193 394)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 394)  (194 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 394)  (196 394)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 394)  (197 394)  routing T_3_24.lc_trk_g2_5 <X> T_3_24.input_2_5
 (37 10)  (199 394)  (199 394)  LC_5 Logic Functioning bit
 (39 10)  (201 394)  (201 394)  LC_5 Logic Functioning bit
 (40 10)  (202 394)  (202 394)  LC_5 Logic Functioning bit
 (41 10)  (203 394)  (203 394)  LC_5 Logic Functioning bit
 (42 10)  (204 394)  (204 394)  LC_5 Logic Functioning bit
 (18 11)  (180 395)  (180 395)  routing T_3_24.tnl_op_5 <X> T_3_24.lc_trk_g2_5
 (26 11)  (188 395)  (188 395)  routing T_3_24.lc_trk_g1_2 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (189 395)  (189 395)  routing T_3_24.lc_trk_g1_2 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 395)  (191 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (194 395)  (194 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (195 395)  (195 395)  routing T_3_24.lc_trk_g2_5 <X> T_3_24.input_2_5
 (39 11)  (201 395)  (201 395)  LC_5 Logic Functioning bit
 (40 11)  (202 395)  (202 395)  LC_5 Logic Functioning bit
 (41 11)  (203 395)  (203 395)  LC_5 Logic Functioning bit
 (43 11)  (205 395)  (205 395)  LC_5 Logic Functioning bit
 (17 12)  (179 396)  (179 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (184 396)  (184 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (187 396)  (187 396)  routing T_3_24.sp4_v_t_23 <X> T_3_24.lc_trk_g3_2
 (31 12)  (193 396)  (193 396)  routing T_3_24.lc_trk_g2_7 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 396)  (194 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 396)  (195 396)  routing T_3_24.lc_trk_g2_7 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (38 12)  (200 396)  (200 396)  LC_6 Logic Functioning bit
 (39 12)  (201 396)  (201 396)  LC_6 Logic Functioning bit
 (40 12)  (202 396)  (202 396)  LC_6 Logic Functioning bit
 (41 12)  (203 396)  (203 396)  LC_6 Logic Functioning bit
 (42 12)  (204 396)  (204 396)  LC_6 Logic Functioning bit
 (43 12)  (205 396)  (205 396)  LC_6 Logic Functioning bit
 (50 12)  (212 396)  (212 396)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (183 397)  (183 397)  routing T_3_24.sp4_r_v_b_43 <X> T_3_24.lc_trk_g3_3
 (22 13)  (184 397)  (184 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (185 397)  (185 397)  routing T_3_24.sp4_v_t_23 <X> T_3_24.lc_trk_g3_2
 (25 13)  (187 397)  (187 397)  routing T_3_24.sp4_v_t_23 <X> T_3_24.lc_trk_g3_2
 (27 13)  (189 397)  (189 397)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 397)  (190 397)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 397)  (191 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 397)  (193 397)  routing T_3_24.lc_trk_g2_7 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (38 13)  (200 397)  (200 397)  LC_6 Logic Functioning bit
 (39 13)  (201 397)  (201 397)  LC_6 Logic Functioning bit
 (40 13)  (202 397)  (202 397)  LC_6 Logic Functioning bit
 (41 13)  (203 397)  (203 397)  LC_6 Logic Functioning bit
 (42 13)  (204 397)  (204 397)  LC_6 Logic Functioning bit
 (43 13)  (205 397)  (205 397)  LC_6 Logic Functioning bit
 (0 14)  (162 398)  (162 398)  routing T_3_24.glb_netwk_6 <X> T_3_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 398)  (163 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (178 398)  (178 398)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g3_5
 (17 14)  (179 398)  (179 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (180 398)  (180 398)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g3_5
 (29 14)  (191 398)  (191 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 398)  (194 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (196 398)  (196 398)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (199 398)  (199 398)  LC_7 Logic Functioning bit
 (39 14)  (201 398)  (201 398)  LC_7 Logic Functioning bit
 (40 14)  (202 398)  (202 398)  LC_7 Logic Functioning bit
 (41 14)  (203 398)  (203 398)  LC_7 Logic Functioning bit
 (42 14)  (204 398)  (204 398)  LC_7 Logic Functioning bit
 (0 15)  (162 399)  (162 399)  routing T_3_24.glb_netwk_6 <X> T_3_24.wire_logic_cluster/lc_7/s_r
 (18 15)  (180 399)  (180 399)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g3_5
 (29 15)  (191 399)  (191 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 399)  (193 399)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (194 399)  (194 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (196 399)  (196 399)  routing T_3_24.lc_trk_g1_0 <X> T_3_24.input_2_7
 (38 15)  (200 399)  (200 399)  LC_7 Logic Functioning bit
 (40 15)  (202 399)  (202 399)  LC_7 Logic Functioning bit
 (41 15)  (203 399)  (203 399)  LC_7 Logic Functioning bit
 (42 15)  (204 399)  (204 399)  LC_7 Logic Functioning bit


LogicTile_4_24

 (5 0)  (221 384)  (221 384)  routing T_4_24.sp4_v_b_6 <X> T_4_24.sp4_h_r_0
 (21 0)  (237 384)  (237 384)  routing T_4_24.bnr_op_3 <X> T_4_24.lc_trk_g0_3
 (22 0)  (238 384)  (238 384)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (32 0)  (248 384)  (248 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 384)  (249 384)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (250 384)  (250 384)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (251 384)  (251 384)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.input_2_0
 (38 0)  (254 384)  (254 384)  LC_0 Logic Functioning bit
 (39 0)  (255 384)  (255 384)  LC_0 Logic Functioning bit
 (40 0)  (256 384)  (256 384)  LC_0 Logic Functioning bit
 (41 0)  (257 384)  (257 384)  LC_0 Logic Functioning bit
 (42 0)  (258 384)  (258 384)  LC_0 Logic Functioning bit
 (43 0)  (259 384)  (259 384)  LC_0 Logic Functioning bit
 (4 1)  (220 385)  (220 385)  routing T_4_24.sp4_v_b_6 <X> T_4_24.sp4_h_r_0
 (6 1)  (222 385)  (222 385)  routing T_4_24.sp4_v_b_6 <X> T_4_24.sp4_h_r_0
 (21 1)  (237 385)  (237 385)  routing T_4_24.bnr_op_3 <X> T_4_24.lc_trk_g0_3
 (22 1)  (238 385)  (238 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (242 385)  (242 385)  routing T_4_24.lc_trk_g0_2 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 385)  (245 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 385)  (247 385)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 385)  (248 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (249 385)  (249 385)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.input_2_0
 (34 1)  (250 385)  (250 385)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.input_2_0
 (38 1)  (254 385)  (254 385)  LC_0 Logic Functioning bit
 (39 1)  (255 385)  (255 385)  LC_0 Logic Functioning bit
 (40 1)  (256 385)  (256 385)  LC_0 Logic Functioning bit
 (41 1)  (257 385)  (257 385)  LC_0 Logic Functioning bit
 (42 1)  (258 385)  (258 385)  LC_0 Logic Functioning bit
 (43 1)  (259 385)  (259 385)  LC_0 Logic Functioning bit
 (51 1)  (267 385)  (267 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (230 386)  (230 386)  routing T_4_24.sp4_h_l_1 <X> T_4_24.lc_trk_g0_4
 (15 2)  (231 386)  (231 386)  routing T_4_24.sp4_h_r_5 <X> T_4_24.lc_trk_g0_5
 (16 2)  (232 386)  (232 386)  routing T_4_24.sp4_h_r_5 <X> T_4_24.lc_trk_g0_5
 (17 2)  (233 386)  (233 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (238 386)  (238 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (239 386)  (239 386)  routing T_4_24.sp4_h_r_7 <X> T_4_24.lc_trk_g0_7
 (24 2)  (240 386)  (240 386)  routing T_4_24.sp4_h_r_7 <X> T_4_24.lc_trk_g0_7
 (28 2)  (244 386)  (244 386)  routing T_4_24.lc_trk_g2_0 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 386)  (245 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (247 386)  (247 386)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 386)  (248 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 386)  (249 386)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (251 386)  (251 386)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.input_2_1
 (36 2)  (252 386)  (252 386)  LC_1 Logic Functioning bit
 (40 2)  (256 386)  (256 386)  LC_1 Logic Functioning bit
 (42 2)  (258 386)  (258 386)  LC_1 Logic Functioning bit
 (43 2)  (259 386)  (259 386)  LC_1 Logic Functioning bit
 (12 3)  (228 387)  (228 387)  routing T_4_24.sp4_h_l_39 <X> T_4_24.sp4_v_t_39
 (15 3)  (231 387)  (231 387)  routing T_4_24.sp4_h_l_1 <X> T_4_24.lc_trk_g0_4
 (16 3)  (232 387)  (232 387)  routing T_4_24.sp4_h_l_1 <X> T_4_24.lc_trk_g0_4
 (17 3)  (233 387)  (233 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (234 387)  (234 387)  routing T_4_24.sp4_h_r_5 <X> T_4_24.lc_trk_g0_5
 (21 3)  (237 387)  (237 387)  routing T_4_24.sp4_h_r_7 <X> T_4_24.lc_trk_g0_7
 (26 3)  (242 387)  (242 387)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (243 387)  (243 387)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 387)  (245 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 387)  (247 387)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 387)  (248 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (251 387)  (251 387)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.input_2_1
 (37 3)  (253 387)  (253 387)  LC_1 Logic Functioning bit
 (39 3)  (255 387)  (255 387)  LC_1 Logic Functioning bit
 (40 3)  (256 387)  (256 387)  LC_1 Logic Functioning bit
 (42 3)  (258 387)  (258 387)  LC_1 Logic Functioning bit
 (43 3)  (259 387)  (259 387)  LC_1 Logic Functioning bit
 (12 4)  (228 388)  (228 388)  routing T_4_24.sp4_h_l_39 <X> T_4_24.sp4_h_r_5
 (14 4)  (230 388)  (230 388)  routing T_4_24.sp4_h_r_8 <X> T_4_24.lc_trk_g1_0
 (26 4)  (242 388)  (242 388)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (243 388)  (243 388)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 388)  (245 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 388)  (246 388)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 388)  (248 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 388)  (249 388)  routing T_4_24.lc_trk_g3_0 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 388)  (250 388)  routing T_4_24.lc_trk_g3_0 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (39 4)  (255 388)  (255 388)  LC_2 Logic Functioning bit
 (40 4)  (256 388)  (256 388)  LC_2 Logic Functioning bit
 (42 4)  (258 388)  (258 388)  LC_2 Logic Functioning bit
 (13 5)  (229 389)  (229 389)  routing T_4_24.sp4_h_l_39 <X> T_4_24.sp4_h_r_5
 (15 5)  (231 389)  (231 389)  routing T_4_24.sp4_h_r_8 <X> T_4_24.lc_trk_g1_0
 (16 5)  (232 389)  (232 389)  routing T_4_24.sp4_h_r_8 <X> T_4_24.lc_trk_g1_0
 (17 5)  (233 389)  (233 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (238 389)  (238 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (239 389)  (239 389)  routing T_4_24.sp4_h_r_2 <X> T_4_24.lc_trk_g1_2
 (24 5)  (240 389)  (240 389)  routing T_4_24.sp4_h_r_2 <X> T_4_24.lc_trk_g1_2
 (25 5)  (241 389)  (241 389)  routing T_4_24.sp4_h_r_2 <X> T_4_24.lc_trk_g1_2
 (26 5)  (242 389)  (242 389)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 389)  (244 389)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 389)  (245 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (248 389)  (248 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (249 389)  (249 389)  routing T_4_24.lc_trk_g2_0 <X> T_4_24.input_2_2
 (38 5)  (254 389)  (254 389)  LC_2 Logic Functioning bit
 (39 5)  (255 389)  (255 389)  LC_2 Logic Functioning bit
 (40 5)  (256 389)  (256 389)  LC_2 Logic Functioning bit
 (41 5)  (257 389)  (257 389)  LC_2 Logic Functioning bit
 (42 5)  (258 389)  (258 389)  LC_2 Logic Functioning bit
 (43 5)  (259 389)  (259 389)  LC_2 Logic Functioning bit
 (25 6)  (241 390)  (241 390)  routing T_4_24.sp4_v_b_6 <X> T_4_24.lc_trk_g1_6
 (26 6)  (242 390)  (242 390)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (243 390)  (243 390)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 390)  (244 390)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 390)  (245 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (247 390)  (247 390)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 390)  (248 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 390)  (249 390)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (250 390)  (250 390)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (251 390)  (251 390)  routing T_4_24.lc_trk_g0_5 <X> T_4_24.input_2_3
 (37 6)  (253 390)  (253 390)  LC_3 Logic Functioning bit
 (39 6)  (255 390)  (255 390)  LC_3 Logic Functioning bit
 (40 6)  (256 390)  (256 390)  LC_3 Logic Functioning bit
 (41 6)  (257 390)  (257 390)  LC_3 Logic Functioning bit
 (42 6)  (258 390)  (258 390)  LC_3 Logic Functioning bit
 (14 7)  (230 391)  (230 391)  routing T_4_24.sp4_h_r_4 <X> T_4_24.lc_trk_g1_4
 (15 7)  (231 391)  (231 391)  routing T_4_24.sp4_h_r_4 <X> T_4_24.lc_trk_g1_4
 (16 7)  (232 391)  (232 391)  routing T_4_24.sp4_h_r_4 <X> T_4_24.lc_trk_g1_4
 (17 7)  (233 391)  (233 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (238 391)  (238 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (239 391)  (239 391)  routing T_4_24.sp4_v_b_6 <X> T_4_24.lc_trk_g1_6
 (26 7)  (242 391)  (242 391)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (243 391)  (243 391)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 391)  (245 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 391)  (247 391)  routing T_4_24.lc_trk_g3_7 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (248 391)  (248 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (39 7)  (255 391)  (255 391)  LC_3 Logic Functioning bit
 (40 7)  (256 391)  (256 391)  LC_3 Logic Functioning bit
 (41 7)  (257 391)  (257 391)  LC_3 Logic Functioning bit
 (43 7)  (259 391)  (259 391)  LC_3 Logic Functioning bit
 (14 8)  (230 392)  (230 392)  routing T_4_24.sp4_h_r_40 <X> T_4_24.lc_trk_g2_0
 (26 8)  (242 392)  (242 392)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.wire_logic_cluster/lc_4/in_0
 (31 8)  (247 392)  (247 392)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 392)  (248 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 392)  (249 392)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (38 8)  (254 392)  (254 392)  LC_4 Logic Functioning bit
 (39 8)  (255 392)  (255 392)  LC_4 Logic Functioning bit
 (40 8)  (256 392)  (256 392)  LC_4 Logic Functioning bit
 (41 8)  (257 392)  (257 392)  LC_4 Logic Functioning bit
 (42 8)  (258 392)  (258 392)  LC_4 Logic Functioning bit
 (43 8)  (259 392)  (259 392)  LC_4 Logic Functioning bit
 (50 8)  (266 392)  (266 392)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (267 392)  (267 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (230 393)  (230 393)  routing T_4_24.sp4_h_r_40 <X> T_4_24.lc_trk_g2_0
 (15 9)  (231 393)  (231 393)  routing T_4_24.sp4_h_r_40 <X> T_4_24.lc_trk_g2_0
 (16 9)  (232 393)  (232 393)  routing T_4_24.sp4_h_r_40 <X> T_4_24.lc_trk_g2_0
 (17 9)  (233 393)  (233 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (28 9)  (244 393)  (244 393)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 393)  (245 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (38 9)  (254 393)  (254 393)  LC_4 Logic Functioning bit
 (39 9)  (255 393)  (255 393)  LC_4 Logic Functioning bit
 (40 9)  (256 393)  (256 393)  LC_4 Logic Functioning bit
 (41 9)  (257 393)  (257 393)  LC_4 Logic Functioning bit
 (42 9)  (258 393)  (258 393)  LC_4 Logic Functioning bit
 (43 9)  (259 393)  (259 393)  LC_4 Logic Functioning bit
 (17 10)  (233 394)  (233 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (234 394)  (234 394)  routing T_4_24.wire_logic_cluster/lc_5/out <X> T_4_24.lc_trk_g2_5
 (25 10)  (241 394)  (241 394)  routing T_4_24.sp4_h_r_46 <X> T_4_24.lc_trk_g2_6
 (28 10)  (244 394)  (244 394)  routing T_4_24.lc_trk_g2_0 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 394)  (245 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 394)  (247 394)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 394)  (248 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 394)  (249 394)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (253 394)  (253 394)  LC_5 Logic Functioning bit
 (39 10)  (255 394)  (255 394)  LC_5 Logic Functioning bit
 (40 10)  (256 394)  (256 394)  LC_5 Logic Functioning bit
 (41 10)  (257 394)  (257 394)  LC_5 Logic Functioning bit
 (42 10)  (258 394)  (258 394)  LC_5 Logic Functioning bit
 (8 11)  (224 395)  (224 395)  routing T_4_24.sp4_h_l_42 <X> T_4_24.sp4_v_t_42
 (14 11)  (230 395)  (230 395)  routing T_4_24.sp4_r_v_b_36 <X> T_4_24.lc_trk_g2_4
 (17 11)  (233 395)  (233 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (238 395)  (238 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (239 395)  (239 395)  routing T_4_24.sp4_h_r_46 <X> T_4_24.lc_trk_g2_6
 (24 11)  (240 395)  (240 395)  routing T_4_24.sp4_h_r_46 <X> T_4_24.lc_trk_g2_6
 (25 11)  (241 395)  (241 395)  routing T_4_24.sp4_h_r_46 <X> T_4_24.lc_trk_g2_6
 (27 11)  (243 395)  (243 395)  routing T_4_24.lc_trk_g1_0 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 395)  (245 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 395)  (247 395)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (248 395)  (248 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (251 395)  (251 395)  routing T_4_24.lc_trk_g0_3 <X> T_4_24.input_2_5
 (38 11)  (254 395)  (254 395)  LC_5 Logic Functioning bit
 (40 11)  (256 395)  (256 395)  LC_5 Logic Functioning bit
 (41 11)  (257 395)  (257 395)  LC_5 Logic Functioning bit
 (42 11)  (258 395)  (258 395)  LC_5 Logic Functioning bit
 (14 12)  (230 396)  (230 396)  routing T_4_24.sp4_h_l_21 <X> T_4_24.lc_trk_g3_0
 (16 12)  (232 396)  (232 396)  routing T_4_24.sp4_v_t_12 <X> T_4_24.lc_trk_g3_1
 (17 12)  (233 396)  (233 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (234 396)  (234 396)  routing T_4_24.sp4_v_t_12 <X> T_4_24.lc_trk_g3_1
 (25 12)  (241 396)  (241 396)  routing T_4_24.wire_logic_cluster/lc_2/out <X> T_4_24.lc_trk_g3_2
 (13 13)  (229 397)  (229 397)  routing T_4_24.sp4_v_t_43 <X> T_4_24.sp4_h_r_11
 (15 13)  (231 397)  (231 397)  routing T_4_24.sp4_h_l_21 <X> T_4_24.lc_trk_g3_0
 (16 13)  (232 397)  (232 397)  routing T_4_24.sp4_h_l_21 <X> T_4_24.lc_trk_g3_0
 (17 13)  (233 397)  (233 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (238 397)  (238 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (5 14)  (221 398)  (221 398)  routing T_4_24.sp4_v_t_38 <X> T_4_24.sp4_h_l_44
 (14 14)  (230 398)  (230 398)  routing T_4_24.sp4_v_b_36 <X> T_4_24.lc_trk_g3_4
 (17 14)  (233 398)  (233 398)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (234 398)  (234 398)  routing T_4_24.bnl_op_5 <X> T_4_24.lc_trk_g3_5
 (22 14)  (238 398)  (238 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (239 398)  (239 398)  routing T_4_24.sp4_h_r_31 <X> T_4_24.lc_trk_g3_7
 (24 14)  (240 398)  (240 398)  routing T_4_24.sp4_h_r_31 <X> T_4_24.lc_trk_g3_7
 (26 14)  (242 398)  (242 398)  routing T_4_24.lc_trk_g3_4 <X> T_4_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (245 398)  (245 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 398)  (246 398)  routing T_4_24.lc_trk_g0_4 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 398)  (248 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 398)  (249 398)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 398)  (250 398)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 398)  (252 398)  LC_7 Logic Functioning bit
 (38 14)  (254 398)  (254 398)  LC_7 Logic Functioning bit
 (4 15)  (220 399)  (220 399)  routing T_4_24.sp4_v_t_38 <X> T_4_24.sp4_h_l_44
 (6 15)  (222 399)  (222 399)  routing T_4_24.sp4_v_t_38 <X> T_4_24.sp4_h_l_44
 (14 15)  (230 399)  (230 399)  routing T_4_24.sp4_v_b_36 <X> T_4_24.lc_trk_g3_4
 (16 15)  (232 399)  (232 399)  routing T_4_24.sp4_v_b_36 <X> T_4_24.lc_trk_g3_4
 (17 15)  (233 399)  (233 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (234 399)  (234 399)  routing T_4_24.bnl_op_5 <X> T_4_24.lc_trk_g3_5
 (21 15)  (237 399)  (237 399)  routing T_4_24.sp4_h_r_31 <X> T_4_24.lc_trk_g3_7
 (27 15)  (243 399)  (243 399)  routing T_4_24.lc_trk_g3_4 <X> T_4_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 399)  (244 399)  routing T_4_24.lc_trk_g3_4 <X> T_4_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 399)  (245 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (252 399)  (252 399)  LC_7 Logic Functioning bit
 (37 15)  (253 399)  (253 399)  LC_7 Logic Functioning bit
 (38 15)  (254 399)  (254 399)  LC_7 Logic Functioning bit
 (39 15)  (255 399)  (255 399)  LC_7 Logic Functioning bit
 (40 15)  (256 399)  (256 399)  LC_7 Logic Functioning bit
 (42 15)  (258 399)  (258 399)  LC_7 Logic Functioning bit


LogicTile_5_24

 (22 0)  (292 384)  (292 384)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (294 384)  (294 384)  routing T_5_24.bot_op_3 <X> T_5_24.lc_trk_g0_3
 (5 2)  (275 386)  (275 386)  routing T_5_24.sp4_v_t_37 <X> T_5_24.sp4_h_l_37
 (8 2)  (278 386)  (278 386)  routing T_5_24.sp4_v_t_42 <X> T_5_24.sp4_h_l_36
 (9 2)  (279 386)  (279 386)  routing T_5_24.sp4_v_t_42 <X> T_5_24.sp4_h_l_36
 (10 2)  (280 386)  (280 386)  routing T_5_24.sp4_v_t_42 <X> T_5_24.sp4_h_l_36
 (13 2)  (283 386)  (283 386)  routing T_5_24.sp4_h_r_2 <X> T_5_24.sp4_v_t_39
 (15 2)  (285 386)  (285 386)  routing T_5_24.sp4_h_r_21 <X> T_5_24.lc_trk_g0_5
 (16 2)  (286 386)  (286 386)  routing T_5_24.sp4_h_r_21 <X> T_5_24.lc_trk_g0_5
 (17 2)  (287 386)  (287 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (288 386)  (288 386)  routing T_5_24.sp4_h_r_21 <X> T_5_24.lc_trk_g0_5
 (28 2)  (298 386)  (298 386)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 386)  (299 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 386)  (302 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 386)  (304 386)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 386)  (306 386)  LC_1 Logic Functioning bit
 (52 2)  (322 386)  (322 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (6 3)  (276 387)  (276 387)  routing T_5_24.sp4_v_t_37 <X> T_5_24.sp4_h_l_37
 (12 3)  (282 387)  (282 387)  routing T_5_24.sp4_h_r_2 <X> T_5_24.sp4_v_t_39
 (18 3)  (288 387)  (288 387)  routing T_5_24.sp4_h_r_21 <X> T_5_24.lc_trk_g0_5
 (26 3)  (296 387)  (296 387)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (297 387)  (297 387)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (298 387)  (298 387)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 387)  (299 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (300 387)  (300 387)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (301 387)  (301 387)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (302 387)  (302 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (303 387)  (303 387)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.input_2_1
 (34 3)  (304 387)  (304 387)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.input_2_1
 (4 4)  (274 388)  (274 388)  routing T_5_24.sp4_h_l_38 <X> T_5_24.sp4_v_b_3
 (22 4)  (292 388)  (292 388)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (293 388)  (293 388)  routing T_5_24.sp12_h_r_11 <X> T_5_24.lc_trk_g1_3
 (26 4)  (296 388)  (296 388)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (31 4)  (301 388)  (301 388)  routing T_5_24.lc_trk_g0_5 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 388)  (302 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (305 388)  (305 388)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.input_2_2
 (36 4)  (306 388)  (306 388)  LC_2 Logic Functioning bit
 (37 4)  (307 388)  (307 388)  LC_2 Logic Functioning bit
 (38 4)  (308 388)  (308 388)  LC_2 Logic Functioning bit
 (41 4)  (311 388)  (311 388)  LC_2 Logic Functioning bit
 (5 5)  (275 389)  (275 389)  routing T_5_24.sp4_h_l_38 <X> T_5_24.sp4_v_b_3
 (27 5)  (297 389)  (297 389)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 389)  (299 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (302 389)  (302 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (303 389)  (303 389)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.input_2_2
 (35 5)  (305 389)  (305 389)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.input_2_2
 (36 5)  (306 389)  (306 389)  LC_2 Logic Functioning bit
 (37 5)  (307 389)  (307 389)  LC_2 Logic Functioning bit
 (39 5)  (309 389)  (309 389)  LC_2 Logic Functioning bit
 (40 5)  (310 389)  (310 389)  LC_2 Logic Functioning bit
 (15 6)  (285 390)  (285 390)  routing T_5_24.sp4_h_r_13 <X> T_5_24.lc_trk_g1_5
 (16 6)  (286 390)  (286 390)  routing T_5_24.sp4_h_r_13 <X> T_5_24.lc_trk_g1_5
 (17 6)  (287 390)  (287 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (288 390)  (288 390)  routing T_5_24.sp4_h_r_13 <X> T_5_24.lc_trk_g1_5
 (31 6)  (301 390)  (301 390)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 390)  (302 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 390)  (303 390)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (304 390)  (304 390)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 390)  (306 390)  LC_3 Logic Functioning bit
 (37 6)  (307 390)  (307 390)  LC_3 Logic Functioning bit
 (41 6)  (311 390)  (311 390)  LC_3 Logic Functioning bit
 (43 6)  (313 390)  (313 390)  LC_3 Logic Functioning bit
 (50 6)  (320 390)  (320 390)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (296 391)  (296 391)  routing T_5_24.lc_trk_g0_3 <X> T_5_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 391)  (299 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (301 391)  (301 391)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 391)  (306 391)  LC_3 Logic Functioning bit
 (37 7)  (307 391)  (307 391)  LC_3 Logic Functioning bit
 (40 7)  (310 391)  (310 391)  LC_3 Logic Functioning bit
 (42 7)  (312 391)  (312 391)  LC_3 Logic Functioning bit
 (51 7)  (321 391)  (321 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (275 392)  (275 392)  routing T_5_24.sp4_h_l_38 <X> T_5_24.sp4_h_r_6
 (4 9)  (274 393)  (274 393)  routing T_5_24.sp4_h_l_38 <X> T_5_24.sp4_h_r_6
 (22 9)  (292 393)  (292 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (293 393)  (293 393)  routing T_5_24.sp4_h_l_15 <X> T_5_24.lc_trk_g2_2
 (24 9)  (294 393)  (294 393)  routing T_5_24.sp4_h_l_15 <X> T_5_24.lc_trk_g2_2
 (25 9)  (295 393)  (295 393)  routing T_5_24.sp4_h_l_15 <X> T_5_24.lc_trk_g2_2
 (4 10)  (274 394)  (274 394)  routing T_5_24.sp4_h_r_6 <X> T_5_24.sp4_v_t_43
 (5 10)  (275 394)  (275 394)  routing T_5_24.sp4_h_r_3 <X> T_5_24.sp4_h_l_43
 (11 10)  (281 394)  (281 394)  routing T_5_24.sp4_h_l_38 <X> T_5_24.sp4_v_t_45
 (25 10)  (295 394)  (295 394)  routing T_5_24.sp4_h_r_46 <X> T_5_24.lc_trk_g2_6
 (4 11)  (274 395)  (274 395)  routing T_5_24.sp4_h_r_3 <X> T_5_24.sp4_h_l_43
 (5 11)  (275 395)  (275 395)  routing T_5_24.sp4_h_r_6 <X> T_5_24.sp4_v_t_43
 (22 11)  (292 395)  (292 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (293 395)  (293 395)  routing T_5_24.sp4_h_r_46 <X> T_5_24.lc_trk_g2_6
 (24 11)  (294 395)  (294 395)  routing T_5_24.sp4_h_r_46 <X> T_5_24.lc_trk_g2_6
 (25 11)  (295 395)  (295 395)  routing T_5_24.sp4_h_r_46 <X> T_5_24.lc_trk_g2_6
 (25 12)  (295 396)  (295 396)  routing T_5_24.sp4_h_r_34 <X> T_5_24.lc_trk_g3_2
 (26 12)  (296 396)  (296 396)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 396)  (297 396)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 396)  (298 396)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 396)  (299 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 396)  (300 396)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (301 396)  (301 396)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 396)  (302 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 396)  (303 396)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 396)  (304 396)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (40 12)  (310 396)  (310 396)  LC_6 Logic Functioning bit
 (42 12)  (312 396)  (312 396)  LC_6 Logic Functioning bit
 (14 13)  (284 397)  (284 397)  routing T_5_24.sp4_h_r_24 <X> T_5_24.lc_trk_g3_0
 (15 13)  (285 397)  (285 397)  routing T_5_24.sp4_h_r_24 <X> T_5_24.lc_trk_g3_0
 (16 13)  (286 397)  (286 397)  routing T_5_24.sp4_h_r_24 <X> T_5_24.lc_trk_g3_0
 (17 13)  (287 397)  (287 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (292 397)  (292 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (293 397)  (293 397)  routing T_5_24.sp4_h_r_34 <X> T_5_24.lc_trk_g3_2
 (24 13)  (294 397)  (294 397)  routing T_5_24.sp4_h_r_34 <X> T_5_24.lc_trk_g3_2
 (26 13)  (296 397)  (296 397)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (298 397)  (298 397)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 397)  (299 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (301 397)  (301 397)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (46 13)  (316 397)  (316 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (321 397)  (321 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (323 397)  (323 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (275 398)  (275 398)  routing T_5_24.sp4_v_b_9 <X> T_5_24.sp4_h_l_44
 (14 14)  (284 398)  (284 398)  routing T_5_24.sp4_h_r_36 <X> T_5_24.lc_trk_g3_4
 (21 14)  (291 398)  (291 398)  routing T_5_24.sp4_v_t_26 <X> T_5_24.lc_trk_g3_7
 (22 14)  (292 398)  (292 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (293 398)  (293 398)  routing T_5_24.sp4_v_t_26 <X> T_5_24.lc_trk_g3_7
 (25 14)  (295 398)  (295 398)  routing T_5_24.sp4_h_r_38 <X> T_5_24.lc_trk_g3_6
 (26 14)  (296 398)  (296 398)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (31 14)  (301 398)  (301 398)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 398)  (302 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 398)  (303 398)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 398)  (305 398)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.input_2_7
 (39 14)  (309 398)  (309 398)  LC_7 Logic Functioning bit
 (40 14)  (310 398)  (310 398)  LC_7 Logic Functioning bit
 (42 14)  (312 398)  (312 398)  LC_7 Logic Functioning bit
 (15 15)  (285 399)  (285 399)  routing T_5_24.sp4_h_r_36 <X> T_5_24.lc_trk_g3_4
 (16 15)  (286 399)  (286 399)  routing T_5_24.sp4_h_r_36 <X> T_5_24.lc_trk_g3_4
 (17 15)  (287 399)  (287 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (291 399)  (291 399)  routing T_5_24.sp4_v_t_26 <X> T_5_24.lc_trk_g3_7
 (22 15)  (292 399)  (292 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (293 399)  (293 399)  routing T_5_24.sp4_h_r_38 <X> T_5_24.lc_trk_g3_6
 (24 15)  (294 399)  (294 399)  routing T_5_24.sp4_h_r_38 <X> T_5_24.lc_trk_g3_6
 (26 15)  (296 399)  (296 399)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (297 399)  (297 399)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 399)  (298 399)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 399)  (299 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (301 399)  (301 399)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 399)  (302 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (303 399)  (303 399)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.input_2_7
 (34 15)  (304 399)  (304 399)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.input_2_7
 (38 15)  (308 399)  (308 399)  LC_7 Logic Functioning bit
 (41 15)  (311 399)  (311 399)  LC_7 Logic Functioning bit
 (43 15)  (313 399)  (313 399)  LC_7 Logic Functioning bit
 (46 15)  (316 399)  (316 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (323 399)  (323 399)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_6_24

 (6 8)  (330 392)  (330 392)  routing T_6_24.sp4_h_r_1 <X> T_6_24.sp4_v_b_6
 (12 10)  (336 394)  (336 394)  routing T_6_24.sp4_v_b_8 <X> T_6_24.sp4_h_l_45


LogicTile_7_24

 (26 0)  (392 384)  (392 384)  routing T_7_24.lc_trk_g0_4 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (394 384)  (394 384)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 384)  (395 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 384)  (396 384)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (398 384)  (398 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 384)  (399 384)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 384)  (402 384)  LC_0 Logic Functioning bit
 (38 0)  (404 384)  (404 384)  LC_0 Logic Functioning bit
 (29 1)  (395 385)  (395 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 385)  (396 385)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 385)  (397 385)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (402 385)  (402 385)  LC_0 Logic Functioning bit
 (37 1)  (403 385)  (403 385)  LC_0 Logic Functioning bit
 (38 1)  (404 385)  (404 385)  LC_0 Logic Functioning bit
 (39 1)  (405 385)  (405 385)  LC_0 Logic Functioning bit
 (41 1)  (407 385)  (407 385)  LC_0 Logic Functioning bit
 (43 1)  (409 385)  (409 385)  LC_0 Logic Functioning bit
 (5 2)  (371 386)  (371 386)  routing T_7_24.sp4_v_t_43 <X> T_7_24.sp4_h_l_37
 (8 2)  (374 386)  (374 386)  routing T_7_24.sp4_v_t_36 <X> T_7_24.sp4_h_l_36
 (9 2)  (375 386)  (375 386)  routing T_7_24.sp4_v_t_36 <X> T_7_24.sp4_h_l_36
 (12 2)  (378 386)  (378 386)  routing T_7_24.sp4_v_t_39 <X> T_7_24.sp4_h_l_39
 (25 2)  (391 386)  (391 386)  routing T_7_24.sp4_v_b_6 <X> T_7_24.lc_trk_g0_6
 (26 2)  (392 386)  (392 386)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (31 2)  (397 386)  (397 386)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 386)  (398 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (402 386)  (402 386)  LC_1 Logic Functioning bit
 (37 2)  (403 386)  (403 386)  LC_1 Logic Functioning bit
 (39 2)  (405 386)  (405 386)  LC_1 Logic Functioning bit
 (43 2)  (409 386)  (409 386)  LC_1 Logic Functioning bit
 (50 2)  (416 386)  (416 386)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (370 387)  (370 387)  routing T_7_24.sp4_v_t_43 <X> T_7_24.sp4_h_l_37
 (6 3)  (372 387)  (372 387)  routing T_7_24.sp4_v_t_43 <X> T_7_24.sp4_h_l_37
 (11 3)  (377 387)  (377 387)  routing T_7_24.sp4_v_t_39 <X> T_7_24.sp4_h_l_39
 (14 3)  (380 387)  (380 387)  routing T_7_24.sp4_r_v_b_28 <X> T_7_24.lc_trk_g0_4
 (17 3)  (383 387)  (383 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (388 387)  (388 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (389 387)  (389 387)  routing T_7_24.sp4_v_b_6 <X> T_7_24.lc_trk_g0_6
 (27 3)  (393 387)  (393 387)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 387)  (394 387)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 387)  (395 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (397 387)  (397 387)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (402 387)  (402 387)  LC_1 Logic Functioning bit
 (37 3)  (403 387)  (403 387)  LC_1 Logic Functioning bit
 (38 3)  (404 387)  (404 387)  LC_1 Logic Functioning bit
 (42 3)  (408 387)  (408 387)  LC_1 Logic Functioning bit
 (52 3)  (418 387)  (418 387)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (3 4)  (369 388)  (369 388)  routing T_7_24.sp12_v_b_0 <X> T_7_24.sp12_h_r_0
 (3 5)  (369 389)  (369 389)  routing T_7_24.sp12_v_b_0 <X> T_7_24.sp12_h_r_0
 (9 6)  (375 390)  (375 390)  routing T_7_24.sp4_v_b_4 <X> T_7_24.sp4_h_l_41
 (25 6)  (391 390)  (391 390)  routing T_7_24.sp4_v_t_3 <X> T_7_24.lc_trk_g1_6
 (13 7)  (379 391)  (379 391)  routing T_7_24.sp4_v_b_0 <X> T_7_24.sp4_h_l_40
 (22 7)  (388 391)  (388 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (389 391)  (389 391)  routing T_7_24.sp4_v_t_3 <X> T_7_24.lc_trk_g1_6
 (25 7)  (391 391)  (391 391)  routing T_7_24.sp4_v_t_3 <X> T_7_24.lc_trk_g1_6
 (22 8)  (388 392)  (388 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (389 392)  (389 392)  routing T_7_24.sp4_h_r_27 <X> T_7_24.lc_trk_g2_3
 (24 8)  (390 392)  (390 392)  routing T_7_24.sp4_h_r_27 <X> T_7_24.lc_trk_g2_3
 (27 8)  (393 392)  (393 392)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 392)  (394 392)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 392)  (395 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 392)  (396 392)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (397 392)  (397 392)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 392)  (398 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (400 392)  (400 392)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 392)  (402 392)  LC_4 Logic Functioning bit
 (38 8)  (404 392)  (404 392)  LC_4 Logic Functioning bit
 (21 9)  (387 393)  (387 393)  routing T_7_24.sp4_h_r_27 <X> T_7_24.lc_trk_g2_3
 (26 9)  (392 393)  (392 393)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (393 393)  (393 393)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (394 393)  (394 393)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 393)  (395 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (396 393)  (396 393)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (397 393)  (397 393)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (402 393)  (402 393)  LC_4 Logic Functioning bit
 (37 9)  (403 393)  (403 393)  LC_4 Logic Functioning bit
 (38 9)  (404 393)  (404 393)  LC_4 Logic Functioning bit
 (39 9)  (405 393)  (405 393)  LC_4 Logic Functioning bit
 (41 9)  (407 393)  (407 393)  LC_4 Logic Functioning bit
 (43 9)  (409 393)  (409 393)  LC_4 Logic Functioning bit
 (5 10)  (371 394)  (371 394)  routing T_7_24.sp4_v_b_6 <X> T_7_24.sp4_h_l_43
 (11 10)  (377 394)  (377 394)  routing T_7_24.sp4_v_b_0 <X> T_7_24.sp4_v_t_45
 (13 10)  (379 394)  (379 394)  routing T_7_24.sp4_v_b_0 <X> T_7_24.sp4_v_t_45
 (14 10)  (380 394)  (380 394)  routing T_7_24.sp4_h_r_36 <X> T_7_24.lc_trk_g2_4
 (22 10)  (388 394)  (388 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (391 394)  (391 394)  routing T_7_24.sp4_h_r_38 <X> T_7_24.lc_trk_g2_6
 (28 10)  (394 394)  (394 394)  routing T_7_24.lc_trk_g2_6 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 394)  (395 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 394)  (396 394)  routing T_7_24.lc_trk_g2_6 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (397 394)  (397 394)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 394)  (398 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 394)  (399 394)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 394)  (402 394)  LC_5 Logic Functioning bit
 (37 10)  (403 394)  (403 394)  LC_5 Logic Functioning bit
 (40 10)  (406 394)  (406 394)  LC_5 Logic Functioning bit
 (42 10)  (408 394)  (408 394)  LC_5 Logic Functioning bit
 (46 10)  (412 394)  (412 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (416 394)  (416 394)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (381 395)  (381 395)  routing T_7_24.sp4_h_r_36 <X> T_7_24.lc_trk_g2_4
 (16 11)  (382 395)  (382 395)  routing T_7_24.sp4_h_r_36 <X> T_7_24.lc_trk_g2_4
 (17 11)  (383 395)  (383 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (388 395)  (388 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (389 395)  (389 395)  routing T_7_24.sp4_h_r_38 <X> T_7_24.lc_trk_g2_6
 (24 11)  (390 395)  (390 395)  routing T_7_24.sp4_h_r_38 <X> T_7_24.lc_trk_g2_6
 (30 11)  (396 395)  (396 395)  routing T_7_24.lc_trk_g2_6 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (36 11)  (402 395)  (402 395)  LC_5 Logic Functioning bit
 (37 11)  (403 395)  (403 395)  LC_5 Logic Functioning bit
 (40 11)  (406 395)  (406 395)  LC_5 Logic Functioning bit
 (42 11)  (408 395)  (408 395)  LC_5 Logic Functioning bit
 (4 12)  (370 396)  (370 396)  routing T_7_24.sp4_h_l_38 <X> T_7_24.sp4_v_b_9
 (6 12)  (372 396)  (372 396)  routing T_7_24.sp4_h_l_38 <X> T_7_24.sp4_v_b_9
 (22 12)  (388 396)  (388 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (389 396)  (389 396)  routing T_7_24.sp12_v_b_19 <X> T_7_24.lc_trk_g3_3
 (5 13)  (371 397)  (371 397)  routing T_7_24.sp4_h_l_38 <X> T_7_24.sp4_v_b_9
 (11 13)  (377 397)  (377 397)  routing T_7_24.sp4_h_l_38 <X> T_7_24.sp4_h_r_11
 (13 13)  (379 397)  (379 397)  routing T_7_24.sp4_h_l_38 <X> T_7_24.sp4_h_r_11
 (19 13)  (385 397)  (385 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (387 397)  (387 397)  routing T_7_24.sp12_v_b_19 <X> T_7_24.lc_trk_g3_3
 (8 14)  (374 398)  (374 398)  routing T_7_24.sp4_v_t_41 <X> T_7_24.sp4_h_l_47
 (9 14)  (375 398)  (375 398)  routing T_7_24.sp4_v_t_41 <X> T_7_24.sp4_h_l_47
 (10 14)  (376 398)  (376 398)  routing T_7_24.sp4_v_t_41 <X> T_7_24.sp4_h_l_47
 (25 14)  (391 398)  (391 398)  routing T_7_24.sp4_h_r_46 <X> T_7_24.lc_trk_g3_6
 (17 15)  (383 399)  (383 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (388 399)  (388 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (389 399)  (389 399)  routing T_7_24.sp4_h_r_46 <X> T_7_24.lc_trk_g3_6
 (24 15)  (390 399)  (390 399)  routing T_7_24.sp4_h_r_46 <X> T_7_24.lc_trk_g3_6
 (25 15)  (391 399)  (391 399)  routing T_7_24.sp4_h_r_46 <X> T_7_24.lc_trk_g3_6


LogicTile_8_24

 (8 3)  (428 387)  (428 387)  routing T_8_24.sp4_h_l_36 <X> T_8_24.sp4_v_t_36
 (13 3)  (433 387)  (433 387)  routing T_8_24.sp4_v_b_9 <X> T_8_24.sp4_h_l_39
 (10 6)  (430 390)  (430 390)  routing T_8_24.sp4_v_b_11 <X> T_8_24.sp4_h_l_41
 (11 6)  (431 390)  (431 390)  routing T_8_24.sp4_v_b_9 <X> T_8_24.sp4_v_t_40
 (13 6)  (433 390)  (433 390)  routing T_8_24.sp4_v_b_9 <X> T_8_24.sp4_v_t_40
 (6 10)  (426 394)  (426 394)  routing T_8_24.sp4_v_b_3 <X> T_8_24.sp4_v_t_43
 (10 10)  (430 394)  (430 394)  routing T_8_24.sp4_v_b_2 <X> T_8_24.sp4_h_l_42
 (12 10)  (432 394)  (432 394)  routing T_8_24.sp4_h_r_5 <X> T_8_24.sp4_h_l_45
 (5 11)  (425 395)  (425 395)  routing T_8_24.sp4_v_b_3 <X> T_8_24.sp4_v_t_43
 (13 11)  (433 395)  (433 395)  routing T_8_24.sp4_h_r_5 <X> T_8_24.sp4_h_l_45
 (9 15)  (429 399)  (429 399)  routing T_8_24.sp4_v_b_2 <X> T_8_24.sp4_v_t_47
 (10 15)  (430 399)  (430 399)  routing T_8_24.sp4_v_b_2 <X> T_8_24.sp4_v_t_47


LogicTile_9_24

 (28 0)  (502 384)  (502 384)  routing T_9_24.lc_trk_g2_1 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 384)  (503 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 384)  (506 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (508 384)  (508 384)  routing T_9_24.lc_trk_g1_0 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (38 0)  (512 384)  (512 384)  LC_0 Logic Functioning bit
 (39 0)  (513 384)  (513 384)  LC_0 Logic Functioning bit
 (45 0)  (519 384)  (519 384)  LC_0 Logic Functioning bit
 (46 0)  (520 384)  (520 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (502 385)  (502 385)  routing T_9_24.lc_trk_g2_0 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 385)  (503 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (506 385)  (506 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (507 385)  (507 385)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.input_2_0
 (34 1)  (508 385)  (508 385)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.input_2_0
 (35 1)  (509 385)  (509 385)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.input_2_0
 (36 1)  (510 385)  (510 385)  LC_0 Logic Functioning bit
 (37 1)  (511 385)  (511 385)  LC_0 Logic Functioning bit
 (38 1)  (512 385)  (512 385)  LC_0 Logic Functioning bit
 (39 1)  (513 385)  (513 385)  LC_0 Logic Functioning bit
 (42 1)  (516 385)  (516 385)  LC_0 Logic Functioning bit
 (43 1)  (517 385)  (517 385)  LC_0 Logic Functioning bit
 (44 1)  (518 385)  (518 385)  LC_0 Logic Functioning bit
 (0 2)  (474 386)  (474 386)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (1 2)  (475 386)  (475 386)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (476 386)  (476 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (474 387)  (474 387)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (14 4)  (488 388)  (488 388)  routing T_9_24.sp4_h_l_5 <X> T_9_24.lc_trk_g1_0
 (14 5)  (488 389)  (488 389)  routing T_9_24.sp4_h_l_5 <X> T_9_24.lc_trk_g1_0
 (15 5)  (489 389)  (489 389)  routing T_9_24.sp4_h_l_5 <X> T_9_24.lc_trk_g1_0
 (16 5)  (490 389)  (490 389)  routing T_9_24.sp4_h_l_5 <X> T_9_24.lc_trk_g1_0
 (17 5)  (491 389)  (491 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (4 7)  (478 391)  (478 391)  routing T_9_24.sp4_v_b_10 <X> T_9_24.sp4_h_l_38
 (15 8)  (489 392)  (489 392)  routing T_9_24.sp12_v_b_1 <X> T_9_24.lc_trk_g2_1
 (17 8)  (491 392)  (491 392)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (492 392)  (492 392)  routing T_9_24.sp12_v_b_1 <X> T_9_24.lc_trk_g2_1
 (16 9)  (490 393)  (490 393)  routing T_9_24.sp12_v_b_8 <X> T_9_24.lc_trk_g2_0
 (17 9)  (491 393)  (491 393)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (492 393)  (492 393)  routing T_9_24.sp12_v_b_1 <X> T_9_24.lc_trk_g2_1
 (21 12)  (495 396)  (495 396)  routing T_9_24.sp4_h_r_35 <X> T_9_24.lc_trk_g3_3
 (22 12)  (496 396)  (496 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (497 396)  (497 396)  routing T_9_24.sp4_h_r_35 <X> T_9_24.lc_trk_g3_3
 (24 12)  (498 396)  (498 396)  routing T_9_24.sp4_h_r_35 <X> T_9_24.lc_trk_g3_3
 (0 14)  (474 398)  (474 398)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 398)  (475 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (474 399)  (474 399)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/s_r


DSP_Tile_0_23

 (6 0)  (6 368)  (6 368)  routing T_0_23.sp4_h_r_7 <X> T_0_23.sp4_v_b_0


LogicTile_1_23

 (14 0)  (68 368)  (68 368)  routing T_1_23.sp4_h_l_5 <X> T_1_23.lc_trk_g0_0
 (25 0)  (79 368)  (79 368)  routing T_1_23.sp4_h_r_10 <X> T_1_23.lc_trk_g0_2
 (29 0)  (83 368)  (83 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 368)  (84 368)  routing T_1_23.lc_trk_g0_5 <X> T_1_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (85 368)  (85 368)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 368)  (86 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 368)  (87 368)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 368)  (88 368)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (89 368)  (89 368)  routing T_1_23.lc_trk_g1_7 <X> T_1_23.input_2_0
 (37 0)  (91 368)  (91 368)  LC_0 Logic Functioning bit
 (45 0)  (99 368)  (99 368)  LC_0 Logic Functioning bit
 (46 0)  (100 368)  (100 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (107 368)  (107 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (68 369)  (68 369)  routing T_1_23.sp4_h_l_5 <X> T_1_23.lc_trk_g0_0
 (15 1)  (69 369)  (69 369)  routing T_1_23.sp4_h_l_5 <X> T_1_23.lc_trk_g0_0
 (16 1)  (70 369)  (70 369)  routing T_1_23.sp4_h_l_5 <X> T_1_23.lc_trk_g0_0
 (17 1)  (71 369)  (71 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (76 369)  (76 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (77 369)  (77 369)  routing T_1_23.sp4_h_r_10 <X> T_1_23.lc_trk_g0_2
 (24 1)  (78 369)  (78 369)  routing T_1_23.sp4_h_r_10 <X> T_1_23.lc_trk_g0_2
 (29 1)  (83 369)  (83 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (86 369)  (86 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (88 369)  (88 369)  routing T_1_23.lc_trk_g1_7 <X> T_1_23.input_2_0
 (35 1)  (89 369)  (89 369)  routing T_1_23.lc_trk_g1_7 <X> T_1_23.input_2_0
 (39 1)  (93 369)  (93 369)  LC_0 Logic Functioning bit
 (40 1)  (94 369)  (94 369)  LC_0 Logic Functioning bit
 (42 1)  (96 369)  (96 369)  LC_0 Logic Functioning bit
 (0 2)  (54 370)  (54 370)  routing T_1_23.glb_netwk_7 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (1 2)  (55 370)  (55 370)  routing T_1_23.glb_netwk_7 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (2 2)  (56 370)  (56 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 370)  (68 370)  routing T_1_23.sp4_h_l_1 <X> T_1_23.lc_trk_g0_4
 (17 2)  (71 370)  (71 370)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (76 370)  (76 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (78 370)  (78 370)  routing T_1_23.bot_op_7 <X> T_1_23.lc_trk_g0_7
 (25 2)  (79 370)  (79 370)  routing T_1_23.sp4_h_r_14 <X> T_1_23.lc_trk_g0_6
 (36 2)  (90 370)  (90 370)  LC_1 Logic Functioning bit
 (37 2)  (91 370)  (91 370)  LC_1 Logic Functioning bit
 (38 2)  (92 370)  (92 370)  LC_1 Logic Functioning bit
 (39 2)  (93 370)  (93 370)  LC_1 Logic Functioning bit
 (40 2)  (94 370)  (94 370)  LC_1 Logic Functioning bit
 (41 2)  (95 370)  (95 370)  LC_1 Logic Functioning bit
 (42 2)  (96 370)  (96 370)  LC_1 Logic Functioning bit
 (43 2)  (97 370)  (97 370)  LC_1 Logic Functioning bit
 (46 2)  (100 370)  (100 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (101 370)  (101 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (105 370)  (105 370)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (54 371)  (54 371)  routing T_1_23.glb_netwk_7 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (15 3)  (69 371)  (69 371)  routing T_1_23.sp4_h_l_1 <X> T_1_23.lc_trk_g0_4
 (16 3)  (70 371)  (70 371)  routing T_1_23.sp4_h_l_1 <X> T_1_23.lc_trk_g0_4
 (17 3)  (71 371)  (71 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (76 371)  (76 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (77 371)  (77 371)  routing T_1_23.sp4_h_r_14 <X> T_1_23.lc_trk_g0_6
 (24 3)  (78 371)  (78 371)  routing T_1_23.sp4_h_r_14 <X> T_1_23.lc_trk_g0_6
 (36 3)  (90 371)  (90 371)  LC_1 Logic Functioning bit
 (37 3)  (91 371)  (91 371)  LC_1 Logic Functioning bit
 (38 3)  (92 371)  (92 371)  LC_1 Logic Functioning bit
 (39 3)  (93 371)  (93 371)  LC_1 Logic Functioning bit
 (40 3)  (94 371)  (94 371)  LC_1 Logic Functioning bit
 (41 3)  (95 371)  (95 371)  LC_1 Logic Functioning bit
 (42 3)  (96 371)  (96 371)  LC_1 Logic Functioning bit
 (43 3)  (97 371)  (97 371)  LC_1 Logic Functioning bit
 (53 3)  (107 371)  (107 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (29 4)  (83 372)  (83 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 372)  (84 372)  routing T_1_23.lc_trk_g0_7 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (85 372)  (85 372)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 372)  (86 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 372)  (87 372)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (94 372)  (94 372)  LC_2 Logic Functioning bit
 (47 4)  (101 372)  (101 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (106 372)  (106 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (76 373)  (76 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (77 373)  (77 373)  routing T_1_23.sp4_h_r_2 <X> T_1_23.lc_trk_g1_2
 (24 5)  (78 373)  (78 373)  routing T_1_23.sp4_h_r_2 <X> T_1_23.lc_trk_g1_2
 (25 5)  (79 373)  (79 373)  routing T_1_23.sp4_h_r_2 <X> T_1_23.lc_trk_g1_2
 (29 5)  (83 373)  (83 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (84 373)  (84 373)  routing T_1_23.lc_trk_g0_7 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (85 373)  (85 373)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (86 373)  (86 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (89 373)  (89 373)  routing T_1_23.lc_trk_g0_2 <X> T_1_23.input_2_2
 (21 6)  (75 374)  (75 374)  routing T_1_23.sp4_v_b_7 <X> T_1_23.lc_trk_g1_7
 (22 6)  (76 374)  (76 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (77 374)  (77 374)  routing T_1_23.sp4_v_b_7 <X> T_1_23.lc_trk_g1_7
 (0 8)  (54 376)  (54 376)  routing T_1_23.glb_netwk_6 <X> T_1_23.glb2local_1
 (1 8)  (55 376)  (55 376)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (26 8)  (80 376)  (80 376)  routing T_1_23.lc_trk_g0_4 <X> T_1_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (81 376)  (81 376)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 376)  (82 376)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 376)  (83 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 376)  (84 376)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 376)  (86 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 376)  (87 376)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 376)  (88 376)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (41 8)  (95 376)  (95 376)  LC_4 Logic Functioning bit
 (43 8)  (97 376)  (97 376)  LC_4 Logic Functioning bit
 (1 9)  (55 377)  (55 377)  routing T_1_23.glb_netwk_6 <X> T_1_23.glb2local_1
 (10 9)  (64 377)  (64 377)  routing T_1_23.sp4_h_r_2 <X> T_1_23.sp4_v_b_7
 (29 9)  (83 377)  (83 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (85 377)  (85 377)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (90 377)  (90 377)  LC_4 Logic Functioning bit
 (37 9)  (91 377)  (91 377)  LC_4 Logic Functioning bit
 (38 9)  (92 377)  (92 377)  LC_4 Logic Functioning bit
 (39 9)  (93 377)  (93 377)  LC_4 Logic Functioning bit
 (40 9)  (94 377)  (94 377)  LC_4 Logic Functioning bit
 (42 9)  (96 377)  (96 377)  LC_4 Logic Functioning bit
 (46 9)  (100 377)  (100 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (107 377)  (107 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (76 378)  (76 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (77 378)  (77 378)  routing T_1_23.sp4_v_b_47 <X> T_1_23.lc_trk_g2_7
 (24 10)  (78 378)  (78 378)  routing T_1_23.sp4_v_b_47 <X> T_1_23.lc_trk_g2_7
 (26 10)  (80 378)  (80 378)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (81 378)  (81 378)  routing T_1_23.lc_trk_g3_1 <X> T_1_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 378)  (82 378)  routing T_1_23.lc_trk_g3_1 <X> T_1_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 378)  (83 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (86 378)  (86 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (95 378)  (95 378)  LC_5 Logic Functioning bit
 (43 10)  (97 378)  (97 378)  LC_5 Logic Functioning bit
 (52 10)  (106 378)  (106 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (80 379)  (80 379)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 379)  (82 379)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 379)  (83 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (85 379)  (85 379)  routing T_1_23.lc_trk_g0_2 <X> T_1_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (86 379)  (86 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (88 379)  (88 379)  routing T_1_23.lc_trk_g1_2 <X> T_1_23.input_2_5
 (35 11)  (89 379)  (89 379)  routing T_1_23.lc_trk_g1_2 <X> T_1_23.input_2_5
 (36 11)  (90 379)  (90 379)  LC_5 Logic Functioning bit
 (40 11)  (94 379)  (94 379)  LC_5 Logic Functioning bit
 (42 11)  (96 379)  (96 379)  LC_5 Logic Functioning bit
 (16 12)  (70 380)  (70 380)  routing T_1_23.sp4_v_b_33 <X> T_1_23.lc_trk_g3_1
 (17 12)  (71 380)  (71 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (72 380)  (72 380)  routing T_1_23.sp4_v_b_33 <X> T_1_23.lc_trk_g3_1
 (26 12)  (80 380)  (80 380)  routing T_1_23.lc_trk_g0_6 <X> T_1_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (81 380)  (81 380)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (82 380)  (82 380)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 380)  (83 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 380)  (84 380)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 380)  (86 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 380)  (87 380)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 380)  (88 380)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (41 12)  (95 380)  (95 380)  LC_6 Logic Functioning bit
 (43 12)  (97 380)  (97 380)  LC_6 Logic Functioning bit
 (51 12)  (105 380)  (105 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (72 381)  (72 381)  routing T_1_23.sp4_v_b_33 <X> T_1_23.lc_trk_g3_1
 (22 13)  (76 381)  (76 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (77 381)  (77 381)  routing T_1_23.sp4_v_b_42 <X> T_1_23.lc_trk_g3_2
 (24 13)  (78 381)  (78 381)  routing T_1_23.sp4_v_b_42 <X> T_1_23.lc_trk_g3_2
 (26 13)  (80 381)  (80 381)  routing T_1_23.lc_trk_g0_6 <X> T_1_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 381)  (83 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (85 381)  (85 381)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 381)  (90 381)  LC_6 Logic Functioning bit
 (37 13)  (91 381)  (91 381)  LC_6 Logic Functioning bit
 (38 13)  (92 381)  (92 381)  LC_6 Logic Functioning bit
 (39 13)  (93 381)  (93 381)  LC_6 Logic Functioning bit
 (40 13)  (94 381)  (94 381)  LC_6 Logic Functioning bit
 (42 13)  (96 381)  (96 381)  LC_6 Logic Functioning bit
 (2 14)  (56 382)  (56 382)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (31 14)  (85 382)  (85 382)  routing T_1_23.lc_trk_g0_6 <X> T_1_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 382)  (86 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (89 382)  (89 382)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.input_2_7
 (37 14)  (91 382)  (91 382)  LC_7 Logic Functioning bit
 (38 14)  (92 382)  (92 382)  LC_7 Logic Functioning bit
 (39 14)  (93 382)  (93 382)  LC_7 Logic Functioning bit
 (43 14)  (97 382)  (97 382)  LC_7 Logic Functioning bit
 (51 14)  (105 382)  (105 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (69 383)  (69 383)  routing T_1_23.tnr_op_4 <X> T_1_23.lc_trk_g3_4
 (17 15)  (71 383)  (71 383)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (80 383)  (80 383)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (81 383)  (81 383)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (82 383)  (82 383)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 383)  (83 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (85 383)  (85 383)  routing T_1_23.lc_trk_g0_6 <X> T_1_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (86 383)  (86 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (87 383)  (87 383)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.input_2_7
 (34 15)  (88 383)  (88 383)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.input_2_7
 (36 15)  (90 383)  (90 383)  LC_7 Logic Functioning bit
 (38 15)  (92 383)  (92 383)  LC_7 Logic Functioning bit
 (39 15)  (93 383)  (93 383)  LC_7 Logic Functioning bit
 (42 15)  (96 383)  (96 383)  LC_7 Logic Functioning bit


LogicTile_2_23

 (22 0)  (130 368)  (130 368)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (132 368)  (132 368)  routing T_2_23.top_op_3 <X> T_2_23.lc_trk_g0_3
 (25 0)  (133 368)  (133 368)  routing T_2_23.sp4_h_r_10 <X> T_2_23.lc_trk_g0_2
 (26 0)  (134 368)  (134 368)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (135 368)  (135 368)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (136 368)  (136 368)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 368)  (137 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 368)  (139 368)  routing T_2_23.lc_trk_g0_5 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 368)  (140 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (39 0)  (147 368)  (147 368)  LC_0 Logic Functioning bit
 (40 0)  (148 368)  (148 368)  LC_0 Logic Functioning bit
 (42 0)  (150 368)  (150 368)  LC_0 Logic Functioning bit
 (14 1)  (122 369)  (122 369)  routing T_2_23.top_op_0 <X> T_2_23.lc_trk_g0_0
 (15 1)  (123 369)  (123 369)  routing T_2_23.top_op_0 <X> T_2_23.lc_trk_g0_0
 (17 1)  (125 369)  (125 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (129 369)  (129 369)  routing T_2_23.top_op_3 <X> T_2_23.lc_trk_g0_3
 (22 1)  (130 369)  (130 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (131 369)  (131 369)  routing T_2_23.sp4_h_r_10 <X> T_2_23.lc_trk_g0_2
 (24 1)  (132 369)  (132 369)  routing T_2_23.sp4_h_r_10 <X> T_2_23.lc_trk_g0_2
 (27 1)  (135 369)  (135 369)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 369)  (137 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (138 369)  (138 369)  routing T_2_23.lc_trk_g3_2 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 369)  (140 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (142 369)  (142 369)  routing T_2_23.lc_trk_g1_1 <X> T_2_23.input_2_0
 (38 1)  (146 369)  (146 369)  LC_0 Logic Functioning bit
 (39 1)  (147 369)  (147 369)  LC_0 Logic Functioning bit
 (40 1)  (148 369)  (148 369)  LC_0 Logic Functioning bit
 (41 1)  (149 369)  (149 369)  LC_0 Logic Functioning bit
 (42 1)  (150 369)  (150 369)  LC_0 Logic Functioning bit
 (43 1)  (151 369)  (151 369)  LC_0 Logic Functioning bit
 (0 2)  (108 370)  (108 370)  routing T_2_23.glb_netwk_7 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (1 2)  (109 370)  (109 370)  routing T_2_23.glb_netwk_7 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (2 2)  (110 370)  (110 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (119 370)  (119 370)  routing T_2_23.sp4_v_b_6 <X> T_2_23.sp4_v_t_39
 (13 2)  (121 370)  (121 370)  routing T_2_23.sp4_v_b_6 <X> T_2_23.sp4_v_t_39
 (15 2)  (123 370)  (123 370)  routing T_2_23.top_op_5 <X> T_2_23.lc_trk_g0_5
 (17 2)  (125 370)  (125 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (135 370)  (135 370)  routing T_2_23.lc_trk_g3_3 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 370)  (136 370)  routing T_2_23.lc_trk_g3_3 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 370)  (137 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 370)  (140 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 370)  (141 370)  routing T_2_23.lc_trk_g2_2 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (38 2)  (146 370)  (146 370)  LC_1 Logic Functioning bit
 (39 2)  (147 370)  (147 370)  LC_1 Logic Functioning bit
 (40 2)  (148 370)  (148 370)  LC_1 Logic Functioning bit
 (41 2)  (149 370)  (149 370)  LC_1 Logic Functioning bit
 (42 2)  (150 370)  (150 370)  LC_1 Logic Functioning bit
 (43 2)  (151 370)  (151 370)  LC_1 Logic Functioning bit
 (50 2)  (158 370)  (158 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (108 371)  (108 371)  routing T_2_23.glb_netwk_7 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (15 3)  (123 371)  (123 371)  routing T_2_23.bot_op_4 <X> T_2_23.lc_trk_g0_4
 (17 3)  (125 371)  (125 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (126 371)  (126 371)  routing T_2_23.top_op_5 <X> T_2_23.lc_trk_g0_5
 (30 3)  (138 371)  (138 371)  routing T_2_23.lc_trk_g3_3 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 371)  (139 371)  routing T_2_23.lc_trk_g2_2 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (38 3)  (146 371)  (146 371)  LC_1 Logic Functioning bit
 (39 3)  (147 371)  (147 371)  LC_1 Logic Functioning bit
 (40 3)  (148 371)  (148 371)  LC_1 Logic Functioning bit
 (41 3)  (149 371)  (149 371)  LC_1 Logic Functioning bit
 (42 3)  (150 371)  (150 371)  LC_1 Logic Functioning bit
 (43 3)  (151 371)  (151 371)  LC_1 Logic Functioning bit
 (53 3)  (161 371)  (161 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (16 4)  (124 372)  (124 372)  routing T_2_23.sp4_v_b_9 <X> T_2_23.lc_trk_g1_1
 (17 4)  (125 372)  (125 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (126 372)  (126 372)  routing T_2_23.sp4_v_b_9 <X> T_2_23.lc_trk_g1_1
 (22 4)  (130 372)  (130 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (131 372)  (131 372)  routing T_2_23.sp12_h_r_11 <X> T_2_23.lc_trk_g1_3
 (26 4)  (134 372)  (134 372)  routing T_2_23.lc_trk_g0_4 <X> T_2_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (136 372)  (136 372)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 372)  (137 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 372)  (138 372)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 372)  (140 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (145 372)  (145 372)  LC_2 Logic Functioning bit
 (39 4)  (147 372)  (147 372)  LC_2 Logic Functioning bit
 (40 4)  (148 372)  (148 372)  LC_2 Logic Functioning bit
 (41 4)  (149 372)  (149 372)  LC_2 Logic Functioning bit
 (42 4)  (150 372)  (150 372)  LC_2 Logic Functioning bit
 (18 5)  (126 373)  (126 373)  routing T_2_23.sp4_v_b_9 <X> T_2_23.lc_trk_g1_1
 (22 5)  (130 373)  (130 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (132 373)  (132 373)  routing T_2_23.bot_op_2 <X> T_2_23.lc_trk_g1_2
 (29 5)  (137 373)  (137 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (139 373)  (139 373)  routing T_2_23.lc_trk_g0_3 <X> T_2_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (140 373)  (140 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (146 373)  (146 373)  LC_2 Logic Functioning bit
 (40 5)  (148 373)  (148 373)  LC_2 Logic Functioning bit
 (41 5)  (149 373)  (149 373)  LC_2 Logic Functioning bit
 (42 5)  (150 373)  (150 373)  LC_2 Logic Functioning bit
 (4 6)  (112 374)  (112 374)  routing T_2_23.sp4_v_b_7 <X> T_2_23.sp4_v_t_38
 (6 6)  (114 374)  (114 374)  routing T_2_23.sp4_v_b_7 <X> T_2_23.sp4_v_t_38
 (15 6)  (123 374)  (123 374)  routing T_2_23.sp12_h_r_5 <X> T_2_23.lc_trk_g1_5
 (17 6)  (125 374)  (125 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (126 374)  (126 374)  routing T_2_23.sp12_h_r_5 <X> T_2_23.lc_trk_g1_5
 (28 6)  (136 374)  (136 374)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 374)  (137 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 374)  (138 374)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (139 374)  (139 374)  routing T_2_23.lc_trk_g0_4 <X> T_2_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 374)  (140 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (144 374)  (144 374)  LC_3 Logic Functioning bit
 (38 6)  (146 374)  (146 374)  LC_3 Logic Functioning bit
 (46 6)  (154 374)  (154 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (9 7)  (117 375)  (117 375)  routing T_2_23.sp4_v_b_4 <X> T_2_23.sp4_v_t_41
 (18 7)  (126 375)  (126 375)  routing T_2_23.sp12_h_r_5 <X> T_2_23.lc_trk_g1_5
 (26 7)  (134 375)  (134 375)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (135 375)  (135 375)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 375)  (137 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 375)  (138 375)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (144 375)  (144 375)  LC_3 Logic Functioning bit
 (37 7)  (145 375)  (145 375)  LC_3 Logic Functioning bit
 (38 7)  (146 375)  (146 375)  LC_3 Logic Functioning bit
 (39 7)  (147 375)  (147 375)  LC_3 Logic Functioning bit
 (40 7)  (148 375)  (148 375)  LC_3 Logic Functioning bit
 (42 7)  (150 375)  (150 375)  LC_3 Logic Functioning bit
 (25 8)  (133 376)  (133 376)  routing T_2_23.wire_logic_cluster/lc_2/out <X> T_2_23.lc_trk_g2_2
 (22 9)  (130 377)  (130 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (17 10)  (125 378)  (125 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (126 378)  (126 378)  routing T_2_23.wire_logic_cluster/lc_5/out <X> T_2_23.lc_trk_g2_5
 (25 10)  (133 378)  (133 378)  routing T_2_23.bnl_op_6 <X> T_2_23.lc_trk_g2_6
 (26 10)  (134 378)  (134 378)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (137 378)  (137 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 378)  (140 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 378)  (142 378)  routing T_2_23.lc_trk_g1_3 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 378)  (143 378)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.input_2_5
 (37 10)  (145 378)  (145 378)  LC_5 Logic Functioning bit
 (38 10)  (146 378)  (146 378)  LC_5 Logic Functioning bit
 (41 10)  (149 378)  (149 378)  LC_5 Logic Functioning bit
 (43 10)  (151 378)  (151 378)  LC_5 Logic Functioning bit
 (45 10)  (153 378)  (153 378)  LC_5 Logic Functioning bit
 (47 10)  (155 378)  (155 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (3 11)  (111 379)  (111 379)  routing T_2_23.sp12_v_b_1 <X> T_2_23.sp12_h_l_22
 (22 11)  (130 379)  (130 379)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (133 379)  (133 379)  routing T_2_23.bnl_op_6 <X> T_2_23.lc_trk_g2_6
 (28 11)  (136 379)  (136 379)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 379)  (137 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 379)  (138 379)  routing T_2_23.lc_trk_g0_2 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (139 379)  (139 379)  routing T_2_23.lc_trk_g1_3 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (140 379)  (140 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (141 379)  (141 379)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.input_2_5
 (34 11)  (142 379)  (142 379)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.input_2_5
 (37 11)  (145 379)  (145 379)  LC_5 Logic Functioning bit
 (39 11)  (147 379)  (147 379)  LC_5 Logic Functioning bit
 (40 11)  (148 379)  (148 379)  LC_5 Logic Functioning bit
 (43 11)  (151 379)  (151 379)  LC_5 Logic Functioning bit
 (21 12)  (129 380)  (129 380)  routing T_2_23.sp4_v_t_14 <X> T_2_23.lc_trk_g3_3
 (22 12)  (130 380)  (130 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (131 380)  (131 380)  routing T_2_23.sp4_v_t_14 <X> T_2_23.lc_trk_g3_3
 (25 12)  (133 380)  (133 380)  routing T_2_23.sp4_v_t_23 <X> T_2_23.lc_trk_g3_2
 (22 13)  (130 381)  (130 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (131 381)  (131 381)  routing T_2_23.sp4_v_t_23 <X> T_2_23.lc_trk_g3_2
 (25 13)  (133 381)  (133 381)  routing T_2_23.sp4_v_t_23 <X> T_2_23.lc_trk_g3_2
 (0 14)  (108 382)  (108 382)  routing T_2_23.glb_netwk_6 <X> T_2_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 382)  (109 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (108 383)  (108 383)  routing T_2_23.glb_netwk_6 <X> T_2_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (125 383)  (125 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_3_23

 (14 0)  (176 368)  (176 368)  routing T_3_23.sp4_v_b_8 <X> T_3_23.lc_trk_g0_0
 (22 0)  (184 368)  (184 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (185 368)  (185 368)  routing T_3_23.sp4_h_r_3 <X> T_3_23.lc_trk_g0_3
 (24 0)  (186 368)  (186 368)  routing T_3_23.sp4_h_r_3 <X> T_3_23.lc_trk_g0_3
 (29 0)  (191 368)  (191 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 368)  (193 368)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 368)  (194 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 368)  (195 368)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (198 368)  (198 368)  LC_0 Logic Functioning bit
 (40 0)  (202 368)  (202 368)  LC_0 Logic Functioning bit
 (42 0)  (204 368)  (204 368)  LC_0 Logic Functioning bit
 (43 0)  (205 368)  (205 368)  LC_0 Logic Functioning bit
 (14 1)  (176 369)  (176 369)  routing T_3_23.sp4_v_b_8 <X> T_3_23.lc_trk_g0_0
 (16 1)  (178 369)  (178 369)  routing T_3_23.sp4_v_b_8 <X> T_3_23.lc_trk_g0_0
 (17 1)  (179 369)  (179 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (183 369)  (183 369)  routing T_3_23.sp4_h_r_3 <X> T_3_23.lc_trk_g0_3
 (22 1)  (184 369)  (184 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (185 369)  (185 369)  routing T_3_23.sp4_h_r_2 <X> T_3_23.lc_trk_g0_2
 (24 1)  (186 369)  (186 369)  routing T_3_23.sp4_h_r_2 <X> T_3_23.lc_trk_g0_2
 (25 1)  (187 369)  (187 369)  routing T_3_23.sp4_h_r_2 <X> T_3_23.lc_trk_g0_2
 (27 1)  (189 369)  (189 369)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (190 369)  (190 369)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 369)  (191 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 369)  (192 369)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 369)  (194 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (197 369)  (197 369)  routing T_3_23.lc_trk_g0_2 <X> T_3_23.input_2_0
 (37 1)  (199 369)  (199 369)  LC_0 Logic Functioning bit
 (39 1)  (201 369)  (201 369)  LC_0 Logic Functioning bit
 (40 1)  (202 369)  (202 369)  LC_0 Logic Functioning bit
 (42 1)  (204 369)  (204 369)  LC_0 Logic Functioning bit
 (43 1)  (205 369)  (205 369)  LC_0 Logic Functioning bit
 (4 2)  (166 370)  (166 370)  routing T_3_23.sp4_v_b_4 <X> T_3_23.sp4_v_t_37
 (6 2)  (168 370)  (168 370)  routing T_3_23.sp4_v_b_4 <X> T_3_23.sp4_v_t_37
 (25 2)  (187 370)  (187 370)  routing T_3_23.sp4_v_t_3 <X> T_3_23.lc_trk_g0_6
 (28 2)  (190 370)  (190 370)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 370)  (191 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 370)  (192 370)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 370)  (194 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 370)  (195 370)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 370)  (198 370)  LC_1 Logic Functioning bit
 (37 2)  (199 370)  (199 370)  LC_1 Logic Functioning bit
 (50 2)  (212 370)  (212 370)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (214 370)  (214 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (176 371)  (176 371)  routing T_3_23.sp4_h_r_4 <X> T_3_23.lc_trk_g0_4
 (15 3)  (177 371)  (177 371)  routing T_3_23.sp4_h_r_4 <X> T_3_23.lc_trk_g0_4
 (16 3)  (178 371)  (178 371)  routing T_3_23.sp4_h_r_4 <X> T_3_23.lc_trk_g0_4
 (17 3)  (179 371)  (179 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (184 371)  (184 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (185 371)  (185 371)  routing T_3_23.sp4_v_t_3 <X> T_3_23.lc_trk_g0_6
 (25 3)  (187 371)  (187 371)  routing T_3_23.sp4_v_t_3 <X> T_3_23.lc_trk_g0_6
 (30 3)  (192 371)  (192 371)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (193 371)  (193 371)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (198 371)  (198 371)  LC_1 Logic Functioning bit
 (37 3)  (199 371)  (199 371)  LC_1 Logic Functioning bit
 (5 4)  (167 372)  (167 372)  routing T_3_23.sp4_v_t_38 <X> T_3_23.sp4_h_r_3
 (22 4)  (184 372)  (184 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (185 372)  (185 372)  routing T_3_23.sp4_v_b_19 <X> T_3_23.lc_trk_g1_3
 (24 4)  (186 372)  (186 372)  routing T_3_23.sp4_v_b_19 <X> T_3_23.lc_trk_g1_3
 (26 4)  (188 372)  (188 372)  routing T_3_23.lc_trk_g0_4 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (189 372)  (189 372)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 372)  (191 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 372)  (192 372)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 372)  (194 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 372)  (195 372)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (196 372)  (196 372)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (198 372)  (198 372)  LC_2 Logic Functioning bit
 (38 4)  (200 372)  (200 372)  LC_2 Logic Functioning bit
 (40 4)  (202 372)  (202 372)  LC_2 Logic Functioning bit
 (41 4)  (203 372)  (203 372)  LC_2 Logic Functioning bit
 (43 4)  (205 372)  (205 372)  LC_2 Logic Functioning bit
 (14 5)  (176 373)  (176 373)  routing T_3_23.sp4_h_r_0 <X> T_3_23.lc_trk_g1_0
 (15 5)  (177 373)  (177 373)  routing T_3_23.sp4_h_r_0 <X> T_3_23.lc_trk_g1_0
 (16 5)  (178 373)  (178 373)  routing T_3_23.sp4_h_r_0 <X> T_3_23.lc_trk_g1_0
 (17 5)  (179 373)  (179 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (29 5)  (191 373)  (191 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 373)  (192 373)  routing T_3_23.lc_trk_g1_6 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 373)  (194 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (195 373)  (195 373)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.input_2_2
 (34 5)  (196 373)  (196 373)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.input_2_2
 (35 5)  (197 373)  (197 373)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.input_2_2
 (38 5)  (200 373)  (200 373)  LC_2 Logic Functioning bit
 (40 5)  (202 373)  (202 373)  LC_2 Logic Functioning bit
 (41 5)  (203 373)  (203 373)  LC_2 Logic Functioning bit
 (42 5)  (204 373)  (204 373)  LC_2 Logic Functioning bit
 (15 6)  (177 374)  (177 374)  routing T_3_23.sp4_h_r_5 <X> T_3_23.lc_trk_g1_5
 (16 6)  (178 374)  (178 374)  routing T_3_23.sp4_h_r_5 <X> T_3_23.lc_trk_g1_5
 (17 6)  (179 374)  (179 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (184 374)  (184 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (188 374)  (188 374)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (191 374)  (191 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 374)  (192 374)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (193 374)  (193 374)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 374)  (194 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (196 374)  (196 374)  routing T_3_23.lc_trk_g1_5 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (198 374)  (198 374)  LC_3 Logic Functioning bit
 (37 6)  (199 374)  (199 374)  LC_3 Logic Functioning bit
 (38 6)  (200 374)  (200 374)  LC_3 Logic Functioning bit
 (39 6)  (201 374)  (201 374)  LC_3 Logic Functioning bit
 (40 6)  (202 374)  (202 374)  LC_3 Logic Functioning bit
 (41 6)  (203 374)  (203 374)  LC_3 Logic Functioning bit
 (18 7)  (180 375)  (180 375)  routing T_3_23.sp4_h_r_5 <X> T_3_23.lc_trk_g1_5
 (21 7)  (183 375)  (183 375)  routing T_3_23.sp4_r_v_b_31 <X> T_3_23.lc_trk_g1_7
 (22 7)  (184 375)  (184 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (28 7)  (190 375)  (190 375)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 375)  (191 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 375)  (192 375)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (194 375)  (194 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 375)  (197 375)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.input_2_3
 (36 7)  (198 375)  (198 375)  LC_3 Logic Functioning bit
 (38 7)  (200 375)  (200 375)  LC_3 Logic Functioning bit
 (41 7)  (203 375)  (203 375)  LC_3 Logic Functioning bit
 (6 8)  (168 376)  (168 376)  routing T_3_23.sp4_v_t_38 <X> T_3_23.sp4_v_b_6
 (12 8)  (174 376)  (174 376)  routing T_3_23.sp4_v_b_8 <X> T_3_23.sp4_h_r_8
 (25 8)  (187 376)  (187 376)  routing T_3_23.wire_logic_cluster/lc_2/out <X> T_3_23.lc_trk_g2_2
 (27 8)  (189 376)  (189 376)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (190 376)  (190 376)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 376)  (191 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (193 376)  (193 376)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 376)  (194 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 376)  (195 376)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 376)  (196 376)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 376)  (198 376)  LC_4 Logic Functioning bit
 (37 8)  (199 376)  (199 376)  LC_4 Logic Functioning bit
 (50 8)  (212 376)  (212 376)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (213 376)  (213 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (167 377)  (167 377)  routing T_3_23.sp4_v_t_38 <X> T_3_23.sp4_v_b_6
 (11 9)  (173 377)  (173 377)  routing T_3_23.sp4_v_b_8 <X> T_3_23.sp4_h_r_8
 (22 9)  (184 377)  (184 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (192 377)  (192 377)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (193 377)  (193 377)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (198 377)  (198 377)  LC_4 Logic Functioning bit
 (37 9)  (199 377)  (199 377)  LC_4 Logic Functioning bit
 (11 10)  (173 378)  (173 378)  routing T_3_23.sp4_h_r_2 <X> T_3_23.sp4_v_t_45
 (13 10)  (175 378)  (175 378)  routing T_3_23.sp4_h_r_2 <X> T_3_23.sp4_v_t_45
 (15 10)  (177 378)  (177 378)  routing T_3_23.tnl_op_5 <X> T_3_23.lc_trk_g2_5
 (17 10)  (179 378)  (179 378)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (187 378)  (187 378)  routing T_3_23.sp4_v_b_30 <X> T_3_23.lc_trk_g2_6
 (26 10)  (188 378)  (188 378)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (191 378)  (191 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (194 378)  (194 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 378)  (196 378)  routing T_3_23.lc_trk_g1_3 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (39 10)  (201 378)  (201 378)  LC_5 Logic Functioning bit
 (40 10)  (202 378)  (202 378)  LC_5 Logic Functioning bit
 (42 10)  (204 378)  (204 378)  LC_5 Logic Functioning bit
 (12 11)  (174 379)  (174 379)  routing T_3_23.sp4_h_r_2 <X> T_3_23.sp4_v_t_45
 (18 11)  (180 379)  (180 379)  routing T_3_23.tnl_op_5 <X> T_3_23.lc_trk_g2_5
 (22 11)  (184 379)  (184 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (185 379)  (185 379)  routing T_3_23.sp4_v_b_30 <X> T_3_23.lc_trk_g2_6
 (28 11)  (190 379)  (190 379)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 379)  (191 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 379)  (193 379)  routing T_3_23.lc_trk_g1_3 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 379)  (194 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (197 379)  (197 379)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.input_2_5
 (38 11)  (200 379)  (200 379)  LC_5 Logic Functioning bit
 (39 11)  (201 379)  (201 379)  LC_5 Logic Functioning bit
 (40 11)  (202 379)  (202 379)  LC_5 Logic Functioning bit
 (41 11)  (203 379)  (203 379)  LC_5 Logic Functioning bit
 (42 11)  (204 379)  (204 379)  LC_5 Logic Functioning bit
 (43 11)  (205 379)  (205 379)  LC_5 Logic Functioning bit
 (17 12)  (179 380)  (179 380)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (180 380)  (180 380)  routing T_3_23.bnl_op_1 <X> T_3_23.lc_trk_g3_1
 (22 12)  (184 380)  (184 380)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (186 380)  (186 380)  routing T_3_23.tnl_op_3 <X> T_3_23.lc_trk_g3_3
 (25 12)  (187 380)  (187 380)  routing T_3_23.sp4_v_b_26 <X> T_3_23.lc_trk_g3_2
 (26 12)  (188 380)  (188 380)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (189 380)  (189 380)  routing T_3_23.lc_trk_g1_0 <X> T_3_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 380)  (191 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 380)  (194 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 380)  (195 380)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 380)  (196 380)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 380)  (198 380)  LC_6 Logic Functioning bit
 (38 12)  (200 380)  (200 380)  LC_6 Logic Functioning bit
 (40 12)  (202 380)  (202 380)  LC_6 Logic Functioning bit
 (41 12)  (203 380)  (203 380)  LC_6 Logic Functioning bit
 (43 12)  (205 380)  (205 380)  LC_6 Logic Functioning bit
 (14 13)  (176 381)  (176 381)  routing T_3_23.tnl_op_0 <X> T_3_23.lc_trk_g3_0
 (15 13)  (177 381)  (177 381)  routing T_3_23.tnl_op_0 <X> T_3_23.lc_trk_g3_0
 (17 13)  (179 381)  (179 381)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (180 381)  (180 381)  routing T_3_23.bnl_op_1 <X> T_3_23.lc_trk_g3_1
 (21 13)  (183 381)  (183 381)  routing T_3_23.tnl_op_3 <X> T_3_23.lc_trk_g3_3
 (22 13)  (184 381)  (184 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (185 381)  (185 381)  routing T_3_23.sp4_v_b_26 <X> T_3_23.lc_trk_g3_2
 (26 13)  (188 381)  (188 381)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (189 381)  (189 381)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 381)  (191 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (194 381)  (194 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (195 381)  (195 381)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.input_2_6
 (34 13)  (196 381)  (196 381)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.input_2_6
 (35 13)  (197 381)  (197 381)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.input_2_6
 (38 13)  (200 381)  (200 381)  LC_6 Logic Functioning bit
 (40 13)  (202 381)  (202 381)  LC_6 Logic Functioning bit
 (41 13)  (203 381)  (203 381)  LC_6 Logic Functioning bit
 (42 13)  (204 381)  (204 381)  LC_6 Logic Functioning bit
 (25 14)  (187 382)  (187 382)  routing T_3_23.wire_logic_cluster/lc_6/out <X> T_3_23.lc_trk_g3_6
 (22 15)  (184 383)  (184 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_4_23

 (31 0)  (247 368)  (247 368)  routing T_4_23.lc_trk_g1_4 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 368)  (248 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 368)  (250 368)  routing T_4_23.lc_trk_g1_4 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 368)  (252 368)  LC_0 Logic Functioning bit
 (37 0)  (253 368)  (253 368)  LC_0 Logic Functioning bit
 (38 0)  (254 368)  (254 368)  LC_0 Logic Functioning bit
 (39 0)  (255 368)  (255 368)  LC_0 Logic Functioning bit
 (45 0)  (261 368)  (261 368)  LC_0 Logic Functioning bit
 (36 1)  (252 369)  (252 369)  LC_0 Logic Functioning bit
 (37 1)  (253 369)  (253 369)  LC_0 Logic Functioning bit
 (38 1)  (254 369)  (254 369)  LC_0 Logic Functioning bit
 (39 1)  (255 369)  (255 369)  LC_0 Logic Functioning bit
 (47 1)  (263 369)  (263 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (216 370)  (216 370)  routing T_4_23.glb_netwk_7 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (1 2)  (217 370)  (217 370)  routing T_4_23.glb_netwk_7 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (2 2)  (218 370)  (218 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (222 370)  (222 370)  routing T_4_23.sp4_h_l_42 <X> T_4_23.sp4_v_t_37
 (8 2)  (224 370)  (224 370)  routing T_4_23.sp4_v_t_36 <X> T_4_23.sp4_h_l_36
 (9 2)  (225 370)  (225 370)  routing T_4_23.sp4_v_t_36 <X> T_4_23.sp4_h_l_36
 (31 2)  (247 370)  (247 370)  routing T_4_23.lc_trk_g0_4 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 370)  (248 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (252 370)  (252 370)  LC_1 Logic Functioning bit
 (37 2)  (253 370)  (253 370)  LC_1 Logic Functioning bit
 (38 2)  (254 370)  (254 370)  LC_1 Logic Functioning bit
 (39 2)  (255 370)  (255 370)  LC_1 Logic Functioning bit
 (45 2)  (261 370)  (261 370)  LC_1 Logic Functioning bit
 (0 3)  (216 371)  (216 371)  routing T_4_23.glb_netwk_7 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (14 3)  (230 371)  (230 371)  routing T_4_23.sp4_h_r_4 <X> T_4_23.lc_trk_g0_4
 (15 3)  (231 371)  (231 371)  routing T_4_23.sp4_h_r_4 <X> T_4_23.lc_trk_g0_4
 (16 3)  (232 371)  (232 371)  routing T_4_23.sp4_h_r_4 <X> T_4_23.lc_trk_g0_4
 (17 3)  (233 371)  (233 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (252 371)  (252 371)  LC_1 Logic Functioning bit
 (37 3)  (253 371)  (253 371)  LC_1 Logic Functioning bit
 (38 3)  (254 371)  (254 371)  LC_1 Logic Functioning bit
 (39 3)  (255 371)  (255 371)  LC_1 Logic Functioning bit
 (53 3)  (269 371)  (269 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (216 372)  (216 372)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_7/cen
 (1 4)  (217 372)  (217 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (228 372)  (228 372)  routing T_4_23.sp4_v_b_5 <X> T_4_23.sp4_h_r_5
 (32 4)  (248 372)  (248 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 372)  (249 372)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 372)  (252 372)  LC_2 Logic Functioning bit
 (37 4)  (253 372)  (253 372)  LC_2 Logic Functioning bit
 (38 4)  (254 372)  (254 372)  LC_2 Logic Functioning bit
 (39 4)  (255 372)  (255 372)  LC_2 Logic Functioning bit
 (45 4)  (261 372)  (261 372)  LC_2 Logic Functioning bit
 (1 5)  (217 373)  (217 373)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_7/cen
 (11 5)  (227 373)  (227 373)  routing T_4_23.sp4_v_b_5 <X> T_4_23.sp4_h_r_5
 (31 5)  (247 373)  (247 373)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 373)  (252 373)  LC_2 Logic Functioning bit
 (37 5)  (253 373)  (253 373)  LC_2 Logic Functioning bit
 (38 5)  (254 373)  (254 373)  LC_2 Logic Functioning bit
 (39 5)  (255 373)  (255 373)  LC_2 Logic Functioning bit
 (53 5)  (269 373)  (269 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (221 374)  (221 374)  routing T_4_23.sp4_v_t_38 <X> T_4_23.sp4_h_l_38
 (6 7)  (222 375)  (222 375)  routing T_4_23.sp4_v_t_38 <X> T_4_23.sp4_h_l_38
 (17 7)  (233 375)  (233 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (12 8)  (228 376)  (228 376)  routing T_4_23.sp4_v_t_45 <X> T_4_23.sp4_h_r_8
 (22 8)  (238 376)  (238 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (8 9)  (224 377)  (224 377)  routing T_4_23.sp4_h_l_42 <X> T_4_23.sp4_v_b_7
 (9 9)  (225 377)  (225 377)  routing T_4_23.sp4_h_l_42 <X> T_4_23.sp4_v_b_7
 (22 9)  (238 377)  (238 377)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (239 377)  (239 377)  routing T_4_23.sp12_v_b_18 <X> T_4_23.lc_trk_g2_2
 (25 9)  (241 377)  (241 377)  routing T_4_23.sp12_v_b_18 <X> T_4_23.lc_trk_g2_2
 (8 13)  (224 381)  (224 381)  routing T_4_23.sp4_h_l_47 <X> T_4_23.sp4_v_b_10
 (9 13)  (225 381)  (225 381)  routing T_4_23.sp4_h_l_47 <X> T_4_23.sp4_v_b_10
 (0 14)  (216 382)  (216 382)  routing T_4_23.glb_netwk_6 <X> T_4_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 382)  (217 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (216 383)  (216 383)  routing T_4_23.glb_netwk_6 <X> T_4_23.wire_logic_cluster/lc_7/s_r
 (10 15)  (226 383)  (226 383)  routing T_4_23.sp4_h_l_40 <X> T_4_23.sp4_v_t_47


LogicTile_5_23

 (12 0)  (282 368)  (282 368)  routing T_5_23.sp4_h_l_46 <X> T_5_23.sp4_h_r_2
 (14 0)  (284 368)  (284 368)  routing T_5_23.sp4_h_l_5 <X> T_5_23.lc_trk_g0_0
 (17 0)  (287 368)  (287 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (288 368)  (288 368)  routing T_5_23.wire_logic_cluster/lc_1/out <X> T_5_23.lc_trk_g0_1
 (21 0)  (291 368)  (291 368)  routing T_5_23.wire_logic_cluster/lc_3/out <X> T_5_23.lc_trk_g0_3
 (22 0)  (292 368)  (292 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (297 368)  (297 368)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 368)  (299 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 368)  (300 368)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (302 368)  (302 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (304 368)  (304 368)  routing T_5_23.lc_trk_g1_0 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (305 368)  (305 368)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.input_2_0
 (36 0)  (306 368)  (306 368)  LC_0 Logic Functioning bit
 (37 0)  (307 368)  (307 368)  LC_0 Logic Functioning bit
 (39 0)  (309 368)  (309 368)  LC_0 Logic Functioning bit
 (43 0)  (313 368)  (313 368)  LC_0 Logic Functioning bit
 (45 0)  (315 368)  (315 368)  LC_0 Logic Functioning bit
 (52 0)  (322 368)  (322 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (13 1)  (283 369)  (283 369)  routing T_5_23.sp4_h_l_46 <X> T_5_23.sp4_h_r_2
 (14 1)  (284 369)  (284 369)  routing T_5_23.sp4_h_l_5 <X> T_5_23.lc_trk_g0_0
 (15 1)  (285 369)  (285 369)  routing T_5_23.sp4_h_l_5 <X> T_5_23.lc_trk_g0_0
 (16 1)  (286 369)  (286 369)  routing T_5_23.sp4_h_l_5 <X> T_5_23.lc_trk_g0_0
 (17 1)  (287 369)  (287 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (296 369)  (296 369)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (297 369)  (297 369)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 369)  (298 369)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 369)  (299 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (302 369)  (302 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (304 369)  (304 369)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.input_2_0
 (36 1)  (306 369)  (306 369)  LC_0 Logic Functioning bit
 (38 1)  (308 369)  (308 369)  LC_0 Logic Functioning bit
 (0 2)  (270 370)  (270 370)  routing T_5_23.glb_netwk_7 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (1 2)  (271 370)  (271 370)  routing T_5_23.glb_netwk_7 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (2 2)  (272 370)  (272 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (282 370)  (282 370)  routing T_5_23.sp4_v_t_39 <X> T_5_23.sp4_h_l_39
 (29 2)  (299 370)  (299 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 370)  (302 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 370)  (303 370)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (307 370)  (307 370)  LC_1 Logic Functioning bit
 (41 2)  (311 370)  (311 370)  LC_1 Logic Functioning bit
 (42 2)  (312 370)  (312 370)  LC_1 Logic Functioning bit
 (43 2)  (313 370)  (313 370)  LC_1 Logic Functioning bit
 (45 2)  (315 370)  (315 370)  LC_1 Logic Functioning bit
 (46 2)  (316 370)  (316 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (317 370)  (317 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (270 371)  (270 371)  routing T_5_23.glb_netwk_7 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (10 3)  (280 371)  (280 371)  routing T_5_23.sp4_h_l_45 <X> T_5_23.sp4_v_t_36
 (11 3)  (281 371)  (281 371)  routing T_5_23.sp4_v_t_39 <X> T_5_23.sp4_h_l_39
 (26 3)  (296 371)  (296 371)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (297 371)  (297 371)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 371)  (299 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (301 371)  (301 371)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (302 371)  (302 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (306 371)  (306 371)  LC_1 Logic Functioning bit
 (37 3)  (307 371)  (307 371)  LC_1 Logic Functioning bit
 (38 3)  (308 371)  (308 371)  LC_1 Logic Functioning bit
 (42 3)  (312 371)  (312 371)  LC_1 Logic Functioning bit
 (14 4)  (284 372)  (284 372)  routing T_5_23.wire_logic_cluster/lc_0/out <X> T_5_23.lc_trk_g1_0
 (25 4)  (295 372)  (295 372)  routing T_5_23.sp4_v_b_10 <X> T_5_23.lc_trk_g1_2
 (28 4)  (298 372)  (298 372)  routing T_5_23.lc_trk_g2_1 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 372)  (299 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 372)  (302 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 372)  (303 372)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (304 372)  (304 372)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (307 372)  (307 372)  LC_2 Logic Functioning bit
 (39 4)  (309 372)  (309 372)  LC_2 Logic Functioning bit
 (45 4)  (315 372)  (315 372)  LC_2 Logic Functioning bit
 (17 5)  (287 373)  (287 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (292 373)  (292 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (293 373)  (293 373)  routing T_5_23.sp4_v_b_10 <X> T_5_23.lc_trk_g1_2
 (25 5)  (295 373)  (295 373)  routing T_5_23.sp4_v_b_10 <X> T_5_23.lc_trk_g1_2
 (29 5)  (299 373)  (299 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (301 373)  (301 373)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 373)  (306 373)  LC_2 Logic Functioning bit
 (37 5)  (307 373)  (307 373)  LC_2 Logic Functioning bit
 (38 5)  (308 373)  (308 373)  LC_2 Logic Functioning bit
 (39 5)  (309 373)  (309 373)  LC_2 Logic Functioning bit
 (40 5)  (310 373)  (310 373)  LC_2 Logic Functioning bit
 (42 5)  (312 373)  (312 373)  LC_2 Logic Functioning bit
 (44 5)  (314 373)  (314 373)  LC_2 Logic Functioning bit
 (48 5)  (318 373)  (318 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (321 373)  (321 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (285 374)  (285 374)  routing T_5_23.sp4_h_r_21 <X> T_5_23.lc_trk_g1_5
 (16 6)  (286 374)  (286 374)  routing T_5_23.sp4_h_r_21 <X> T_5_23.lc_trk_g1_5
 (17 6)  (287 374)  (287 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (288 374)  (288 374)  routing T_5_23.sp4_h_r_21 <X> T_5_23.lc_trk_g1_5
 (29 6)  (299 374)  (299 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 374)  (302 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 374)  (303 374)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (307 374)  (307 374)  LC_3 Logic Functioning bit
 (41 6)  (311 374)  (311 374)  LC_3 Logic Functioning bit
 (42 6)  (312 374)  (312 374)  LC_3 Logic Functioning bit
 (43 6)  (313 374)  (313 374)  LC_3 Logic Functioning bit
 (45 6)  (315 374)  (315 374)  LC_3 Logic Functioning bit
 (14 7)  (284 375)  (284 375)  routing T_5_23.sp12_h_r_20 <X> T_5_23.lc_trk_g1_4
 (16 7)  (286 375)  (286 375)  routing T_5_23.sp12_h_r_20 <X> T_5_23.lc_trk_g1_4
 (17 7)  (287 375)  (287 375)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (288 375)  (288 375)  routing T_5_23.sp4_h_r_21 <X> T_5_23.lc_trk_g1_5
 (26 7)  (296 375)  (296 375)  routing T_5_23.lc_trk_g2_3 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 375)  (298 375)  routing T_5_23.lc_trk_g2_3 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 375)  (299 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (302 375)  (302 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (305 375)  (305 375)  routing T_5_23.lc_trk_g0_3 <X> T_5_23.input_2_3
 (36 7)  (306 375)  (306 375)  LC_3 Logic Functioning bit
 (37 7)  (307 375)  (307 375)  LC_3 Logic Functioning bit
 (38 7)  (308 375)  (308 375)  LC_3 Logic Functioning bit
 (42 7)  (312 375)  (312 375)  LC_3 Logic Functioning bit
 (44 7)  (314 375)  (314 375)  LC_3 Logic Functioning bit
 (16 8)  (286 376)  (286 376)  routing T_5_23.sp12_v_t_6 <X> T_5_23.lc_trk_g2_1
 (17 8)  (287 376)  (287 376)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (292 376)  (292 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (295 376)  (295 376)  routing T_5_23.sp4_h_r_34 <X> T_5_23.lc_trk_g2_2
 (17 9)  (287 377)  (287 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (292 377)  (292 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (293 377)  (293 377)  routing T_5_23.sp4_h_r_34 <X> T_5_23.lc_trk_g2_2
 (24 9)  (294 377)  (294 377)  routing T_5_23.sp4_h_r_34 <X> T_5_23.lc_trk_g2_2
 (2 12)  (272 380)  (272 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 12)  (292 380)  (292 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (295 380)  (295 380)  routing T_5_23.wire_logic_cluster/lc_2/out <X> T_5_23.lc_trk_g3_2
 (21 13)  (291 381)  (291 381)  routing T_5_23.sp4_r_v_b_43 <X> T_5_23.lc_trk_g3_3
 (22 13)  (292 381)  (292 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (270 382)  (270 382)  routing T_5_23.glb_netwk_6 <X> T_5_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 382)  (271 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (278 382)  (278 382)  routing T_5_23.sp4_v_t_41 <X> T_5_23.sp4_h_l_47
 (9 14)  (279 382)  (279 382)  routing T_5_23.sp4_v_t_41 <X> T_5_23.sp4_h_l_47
 (10 14)  (280 382)  (280 382)  routing T_5_23.sp4_v_t_41 <X> T_5_23.sp4_h_l_47
 (0 15)  (270 383)  (270 383)  routing T_5_23.glb_netwk_6 <X> T_5_23.wire_logic_cluster/lc_7/s_r


RAM_Tile_6_23

 (10 3)  (334 371)  (334 371)  routing T_6_23.sp4_h_l_45 <X> T_6_23.sp4_v_t_36
 (9 14)  (333 382)  (333 382)  routing T_6_23.sp4_v_b_10 <X> T_6_23.sp4_h_l_47


LogicTile_7_23

 (5 2)  (371 370)  (371 370)  routing T_7_23.sp4_v_b_0 <X> T_7_23.sp4_h_l_37
 (12 2)  (378 370)  (378 370)  routing T_7_23.sp4_v_b_2 <X> T_7_23.sp4_h_l_39
 (14 3)  (380 371)  (380 371)  routing T_7_23.sp4_h_r_4 <X> T_7_23.lc_trk_g0_4
 (15 3)  (381 371)  (381 371)  routing T_7_23.sp4_h_r_4 <X> T_7_23.lc_trk_g0_4
 (16 3)  (382 371)  (382 371)  routing T_7_23.sp4_h_r_4 <X> T_7_23.lc_trk_g0_4
 (17 3)  (383 371)  (383 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (8 4)  (374 372)  (374 372)  routing T_7_23.sp4_h_l_45 <X> T_7_23.sp4_h_r_4
 (10 4)  (376 372)  (376 372)  routing T_7_23.sp4_h_l_45 <X> T_7_23.sp4_h_r_4
 (15 5)  (381 373)  (381 373)  routing T_7_23.sp4_v_t_5 <X> T_7_23.lc_trk_g1_0
 (16 5)  (382 373)  (382 373)  routing T_7_23.sp4_v_t_5 <X> T_7_23.lc_trk_g1_0
 (17 5)  (383 373)  (383 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (9 6)  (375 374)  (375 374)  routing T_7_23.sp4_v_b_4 <X> T_7_23.sp4_h_l_41
 (12 6)  (378 374)  (378 374)  routing T_7_23.sp4_v_b_5 <X> T_7_23.sp4_h_l_40
 (16 6)  (382 374)  (382 374)  routing T_7_23.sp12_h_r_13 <X> T_7_23.lc_trk_g1_5
 (17 6)  (383 374)  (383 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (392 374)  (392 374)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (393 374)  (393 374)  routing T_7_23.lc_trk_g3_1 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (394 374)  (394 374)  routing T_7_23.lc_trk_g3_1 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 374)  (395 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (397 374)  (397 374)  routing T_7_23.lc_trk_g0_4 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 374)  (398 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (402 374)  (402 374)  LC_3 Logic Functioning bit
 (37 6)  (403 374)  (403 374)  LC_3 Logic Functioning bit
 (38 6)  (404 374)  (404 374)  LC_3 Logic Functioning bit
 (39 6)  (405 374)  (405 374)  LC_3 Logic Functioning bit
 (41 6)  (407 374)  (407 374)  LC_3 Logic Functioning bit
 (43 6)  (409 374)  (409 374)  LC_3 Logic Functioning bit
 (26 7)  (392 375)  (392 375)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (393 375)  (393 375)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 375)  (394 375)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 375)  (395 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (403 375)  (403 375)  LC_3 Logic Functioning bit
 (39 7)  (405 375)  (405 375)  LC_3 Logic Functioning bit
 (17 8)  (383 376)  (383 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (394 376)  (394 376)  routing T_7_23.lc_trk_g2_1 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 376)  (395 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (398 376)  (398 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (400 376)  (400 376)  routing T_7_23.lc_trk_g1_0 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 376)  (402 376)  LC_4 Logic Functioning bit
 (37 8)  (403 376)  (403 376)  LC_4 Logic Functioning bit
 (39 8)  (405 376)  (405 376)  LC_4 Logic Functioning bit
 (43 8)  (409 376)  (409 376)  LC_4 Logic Functioning bit
 (50 8)  (416 376)  (416 376)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (419 376)  (419 376)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (18 9)  (384 377)  (384 377)  routing T_7_23.sp4_r_v_b_33 <X> T_7_23.lc_trk_g2_1
 (22 9)  (388 377)  (388 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (389 377)  (389 377)  routing T_7_23.sp4_h_l_15 <X> T_7_23.lc_trk_g2_2
 (24 9)  (390 377)  (390 377)  routing T_7_23.sp4_h_l_15 <X> T_7_23.lc_trk_g2_2
 (25 9)  (391 377)  (391 377)  routing T_7_23.sp4_h_l_15 <X> T_7_23.lc_trk_g2_2
 (36 9)  (402 377)  (402 377)  LC_4 Logic Functioning bit
 (37 9)  (403 377)  (403 377)  LC_4 Logic Functioning bit
 (39 9)  (405 377)  (405 377)  LC_4 Logic Functioning bit
 (43 9)  (409 377)  (409 377)  LC_4 Logic Functioning bit
 (11 10)  (377 378)  (377 378)  routing T_7_23.sp4_v_b_5 <X> T_7_23.sp4_v_t_45
 (28 10)  (394 378)  (394 378)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 378)  (395 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (397 378)  (397 378)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 378)  (398 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (400 378)  (400 378)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 378)  (402 378)  LC_5 Logic Functioning bit
 (37 10)  (403 378)  (403 378)  LC_5 Logic Functioning bit
 (38 10)  (404 378)  (404 378)  LC_5 Logic Functioning bit
 (39 10)  (405 378)  (405 378)  LC_5 Logic Functioning bit
 (41 10)  (407 378)  (407 378)  LC_5 Logic Functioning bit
 (43 10)  (409 378)  (409 378)  LC_5 Logic Functioning bit
 (12 11)  (378 379)  (378 379)  routing T_7_23.sp4_v_b_5 <X> T_7_23.sp4_v_t_45
 (28 11)  (394 379)  (394 379)  routing T_7_23.lc_trk_g2_1 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 379)  (395 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (396 379)  (396 379)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (402 379)  (402 379)  LC_5 Logic Functioning bit
 (38 11)  (404 379)  (404 379)  LC_5 Logic Functioning bit
 (53 11)  (419 379)  (419 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (383 380)  (383 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (384 381)  (384 381)  routing T_7_23.sp4_r_v_b_41 <X> T_7_23.lc_trk_g3_1
 (9 14)  (375 382)  (375 382)  routing T_7_23.sp4_v_b_10 <X> T_7_23.sp4_h_l_47
 (22 15)  (388 383)  (388 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_8_23

 (6 2)  (426 370)  (426 370)  routing T_8_23.sp4_h_l_42 <X> T_8_23.sp4_v_t_37
 (10 6)  (430 374)  (430 374)  routing T_8_23.sp4_v_b_11 <X> T_8_23.sp4_h_l_41
 (10 7)  (430 375)  (430 375)  routing T_8_23.sp4_h_l_46 <X> T_8_23.sp4_v_t_41
 (3 9)  (423 377)  (423 377)  routing T_8_23.sp12_h_l_22 <X> T_8_23.sp12_v_b_1


LogicTile_9_23

 (3 3)  (477 371)  (477 371)  routing T_9_23.sp12_v_b_0 <X> T_9_23.sp12_h_l_23
 (13 6)  (487 374)  (487 374)  routing T_9_23.sp4_v_b_5 <X> T_9_23.sp4_v_t_40


IpCon_Tile_0_22

 (36 0)  (36 352)  (36 352)  LC_0 Logic Functioning bit
 (37 0)  (37 352)  (37 352)  LC_0 Logic Functioning bit
 (42 0)  (42 352)  (42 352)  LC_0 Logic Functioning bit
 (43 0)  (43 352)  (43 352)  LC_0 Logic Functioning bit
 (50 0)  (50 352)  (50 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 353)  (36 353)  LC_0 Logic Functioning bit
 (37 1)  (37 353)  (37 353)  LC_0 Logic Functioning bit
 (42 1)  (42 353)  (42 353)  LC_0 Logic Functioning bit
 (43 1)  (43 353)  (43 353)  LC_0 Logic Functioning bit
 (36 2)  (36 354)  (36 354)  LC_1 Logic Functioning bit
 (37 2)  (37 354)  (37 354)  LC_1 Logic Functioning bit
 (42 2)  (42 354)  (42 354)  LC_1 Logic Functioning bit
 (43 2)  (43 354)  (43 354)  LC_1 Logic Functioning bit
 (50 2)  (50 354)  (50 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 355)  (36 355)  LC_1 Logic Functioning bit
 (37 3)  (37 355)  (37 355)  LC_1 Logic Functioning bit
 (42 3)  (42 355)  (42 355)  LC_1 Logic Functioning bit
 (43 3)  (43 355)  (43 355)  LC_1 Logic Functioning bit
 (36 4)  (36 356)  (36 356)  LC_2 Logic Functioning bit
 (37 4)  (37 356)  (37 356)  LC_2 Logic Functioning bit
 (42 4)  (42 356)  (42 356)  LC_2 Logic Functioning bit
 (43 4)  (43 356)  (43 356)  LC_2 Logic Functioning bit
 (50 4)  (50 356)  (50 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 357)  (36 357)  LC_2 Logic Functioning bit
 (37 5)  (37 357)  (37 357)  LC_2 Logic Functioning bit
 (42 5)  (42 357)  (42 357)  LC_2 Logic Functioning bit
 (43 5)  (43 357)  (43 357)  LC_2 Logic Functioning bit
 (36 6)  (36 358)  (36 358)  LC_3 Logic Functioning bit
 (37 6)  (37 358)  (37 358)  LC_3 Logic Functioning bit
 (42 6)  (42 358)  (42 358)  LC_3 Logic Functioning bit
 (43 6)  (43 358)  (43 358)  LC_3 Logic Functioning bit
 (50 6)  (50 358)  (50 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 359)  (36 359)  LC_3 Logic Functioning bit
 (37 7)  (37 359)  (37 359)  LC_3 Logic Functioning bit
 (42 7)  (42 359)  (42 359)  LC_3 Logic Functioning bit
 (43 7)  (43 359)  (43 359)  LC_3 Logic Functioning bit
 (36 8)  (36 360)  (36 360)  LC_4 Logic Functioning bit
 (37 8)  (37 360)  (37 360)  LC_4 Logic Functioning bit
 (42 8)  (42 360)  (42 360)  LC_4 Logic Functioning bit
 (43 8)  (43 360)  (43 360)  LC_4 Logic Functioning bit
 (50 8)  (50 360)  (50 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 361)  (36 361)  LC_4 Logic Functioning bit
 (37 9)  (37 361)  (37 361)  LC_4 Logic Functioning bit
 (42 9)  (42 361)  (42 361)  LC_4 Logic Functioning bit
 (43 9)  (43 361)  (43 361)  LC_4 Logic Functioning bit
 (36 10)  (36 362)  (36 362)  LC_5 Logic Functioning bit
 (37 10)  (37 362)  (37 362)  LC_5 Logic Functioning bit
 (42 10)  (42 362)  (42 362)  LC_5 Logic Functioning bit
 (43 10)  (43 362)  (43 362)  LC_5 Logic Functioning bit
 (50 10)  (50 362)  (50 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 363)  (36 363)  LC_5 Logic Functioning bit
 (37 11)  (37 363)  (37 363)  LC_5 Logic Functioning bit
 (42 11)  (42 363)  (42 363)  LC_5 Logic Functioning bit
 (43 11)  (43 363)  (43 363)  LC_5 Logic Functioning bit
 (36 12)  (36 364)  (36 364)  LC_6 Logic Functioning bit
 (37 12)  (37 364)  (37 364)  LC_6 Logic Functioning bit
 (42 12)  (42 364)  (42 364)  LC_6 Logic Functioning bit
 (43 12)  (43 364)  (43 364)  LC_6 Logic Functioning bit
 (50 12)  (50 364)  (50 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 365)  (36 365)  LC_6 Logic Functioning bit
 (37 13)  (37 365)  (37 365)  LC_6 Logic Functioning bit
 (42 13)  (42 365)  (42 365)  LC_6 Logic Functioning bit
 (43 13)  (43 365)  (43 365)  LC_6 Logic Functioning bit
 (36 14)  (36 366)  (36 366)  LC_7 Logic Functioning bit
 (37 14)  (37 366)  (37 366)  LC_7 Logic Functioning bit
 (42 14)  (42 366)  (42 366)  LC_7 Logic Functioning bit
 (43 14)  (43 366)  (43 366)  LC_7 Logic Functioning bit
 (50 14)  (50 366)  (50 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 367)  (36 367)  LC_7 Logic Functioning bit
 (37 15)  (37 367)  (37 367)  LC_7 Logic Functioning bit
 (42 15)  (42 367)  (42 367)  LC_7 Logic Functioning bit
 (43 15)  (43 367)  (43 367)  LC_7 Logic Functioning bit


LogicTile_1_22

 (22 0)  (76 352)  (76 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (80 352)  (80 352)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (82 352)  (82 352)  routing T_1_22.lc_trk_g2_1 <X> T_1_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 352)  (83 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (85 352)  (85 352)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 352)  (86 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 352)  (87 352)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 352)  (88 352)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 352)  (90 352)  LC_0 Logic Functioning bit
 (38 0)  (92 352)  (92 352)  LC_0 Logic Functioning bit
 (21 1)  (75 353)  (75 353)  routing T_1_22.sp4_r_v_b_32 <X> T_1_22.lc_trk_g0_3
 (22 1)  (76 353)  (76 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (77 353)  (77 353)  routing T_1_22.sp4_v_b_18 <X> T_1_22.lc_trk_g0_2
 (24 1)  (78 353)  (78 353)  routing T_1_22.sp4_v_b_18 <X> T_1_22.lc_trk_g0_2
 (26 1)  (80 353)  (80 353)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 353)  (82 353)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 353)  (83 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (90 353)  (90 353)  LC_0 Logic Functioning bit
 (37 1)  (91 353)  (91 353)  LC_0 Logic Functioning bit
 (38 1)  (92 353)  (92 353)  LC_0 Logic Functioning bit
 (39 1)  (93 353)  (93 353)  LC_0 Logic Functioning bit
 (41 1)  (95 353)  (95 353)  LC_0 Logic Functioning bit
 (43 1)  (97 353)  (97 353)  LC_0 Logic Functioning bit
 (53 1)  (107 353)  (107 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (54 354)  (54 354)  routing T_1_22.glb_netwk_7 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (1 2)  (55 354)  (55 354)  routing T_1_22.glb_netwk_7 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (2 2)  (56 354)  (56 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (76 354)  (76 354)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (79 354)  (79 354)  routing T_1_22.sp4_h_r_14 <X> T_1_22.lc_trk_g0_6
 (0 3)  (54 355)  (54 355)  routing T_1_22.glb_netwk_7 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (22 3)  (76 355)  (76 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (77 355)  (77 355)  routing T_1_22.sp4_h_r_14 <X> T_1_22.lc_trk_g0_6
 (24 3)  (78 355)  (78 355)  routing T_1_22.sp4_h_r_14 <X> T_1_22.lc_trk_g0_6
 (10 4)  (64 356)  (64 356)  routing T_1_22.sp4_v_t_46 <X> T_1_22.sp4_h_r_4
 (15 8)  (69 360)  (69 360)  routing T_1_22.rgt_op_1 <X> T_1_22.lc_trk_g2_1
 (17 8)  (71 360)  (71 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (72 360)  (72 360)  routing T_1_22.rgt_op_1 <X> T_1_22.lc_trk_g2_1
 (22 9)  (76 361)  (76 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (77 361)  (77 361)  routing T_1_22.sp12_v_t_9 <X> T_1_22.lc_trk_g2_2
 (25 10)  (79 362)  (79 362)  routing T_1_22.wire_logic_cluster/lc_6/out <X> T_1_22.lc_trk_g2_6
 (22 11)  (76 363)  (76 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (0 12)  (54 364)  (54 364)  routing T_1_22.glb_netwk_6 <X> T_1_22.glb2local_3
 (1 12)  (55 364)  (55 364)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (26 12)  (80 364)  (80 364)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (83 364)  (83 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 364)  (84 364)  routing T_1_22.lc_trk_g0_7 <X> T_1_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 364)  (86 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (91 364)  (91 364)  LC_6 Logic Functioning bit
 (45 12)  (99 364)  (99 364)  LC_6 Logic Functioning bit
 (51 12)  (105 364)  (105 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (107 364)  (107 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (1 13)  (55 365)  (55 365)  routing T_1_22.glb_netwk_6 <X> T_1_22.glb2local_3
 (26 13)  (80 365)  (80 365)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (82 365)  (82 365)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 365)  (83 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (84 365)  (84 365)  routing T_1_22.lc_trk_g0_7 <X> T_1_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (85 365)  (85 365)  routing T_1_22.lc_trk_g0_3 <X> T_1_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (86 365)  (86 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (89 365)  (89 365)  routing T_1_22.lc_trk_g0_2 <X> T_1_22.input_2_6
 (39 13)  (93 365)  (93 365)  LC_6 Logic Functioning bit
 (40 13)  (94 365)  (94 365)  LC_6 Logic Functioning bit
 (42 13)  (96 365)  (96 365)  LC_6 Logic Functioning bit
 (46 13)  (100 365)  (100 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (29 14)  (83 366)  (83 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 366)  (84 366)  routing T_1_22.lc_trk_g0_6 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 366)  (86 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 366)  (87 366)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (89 366)  (89 366)  routing T_1_22.lc_trk_g0_7 <X> T_1_22.input_2_7
 (36 14)  (90 366)  (90 366)  LC_7 Logic Functioning bit
 (37 14)  (91 366)  (91 366)  LC_7 Logic Functioning bit
 (42 14)  (96 366)  (96 366)  LC_7 Logic Functioning bit
 (43 14)  (97 366)  (97 366)  LC_7 Logic Functioning bit
 (45 14)  (99 366)  (99 366)  LC_7 Logic Functioning bit
 (53 14)  (107 366)  (107 366)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (68 367)  (68 367)  routing T_1_22.sp4_h_l_17 <X> T_1_22.lc_trk_g3_4
 (15 15)  (69 367)  (69 367)  routing T_1_22.sp4_h_l_17 <X> T_1_22.lc_trk_g3_4
 (16 15)  (70 367)  (70 367)  routing T_1_22.sp4_h_l_17 <X> T_1_22.lc_trk_g3_4
 (17 15)  (71 367)  (71 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (80 367)  (80 367)  routing T_1_22.lc_trk_g0_3 <X> T_1_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 367)  (83 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (84 367)  (84 367)  routing T_1_22.lc_trk_g0_6 <X> T_1_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (85 367)  (85 367)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (86 367)  (86 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (89 367)  (89 367)  routing T_1_22.lc_trk_g0_7 <X> T_1_22.input_2_7
 (36 15)  (90 367)  (90 367)  LC_7 Logic Functioning bit
 (37 15)  (91 367)  (91 367)  LC_7 Logic Functioning bit
 (38 15)  (92 367)  (92 367)  LC_7 Logic Functioning bit
 (40 15)  (94 367)  (94 367)  LC_7 Logic Functioning bit
 (41 15)  (95 367)  (95 367)  LC_7 Logic Functioning bit
 (42 15)  (96 367)  (96 367)  LC_7 Logic Functioning bit
 (43 15)  (97 367)  (97 367)  LC_7 Logic Functioning bit
 (46 15)  (100 367)  (100 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_2_22

 (14 0)  (122 352)  (122 352)  routing T_2_22.sp4_v_b_8 <X> T_2_22.lc_trk_g0_0
 (17 0)  (125 352)  (125 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (126 352)  (126 352)  routing T_2_22.wire_logic_cluster/lc_1/out <X> T_2_22.lc_trk_g0_1
 (26 0)  (134 352)  (134 352)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (137 352)  (137 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 352)  (138 352)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 352)  (140 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (142 352)  (142 352)  routing T_2_22.lc_trk_g1_0 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (38 0)  (146 352)  (146 352)  LC_0 Logic Functioning bit
 (39 0)  (147 352)  (147 352)  LC_0 Logic Functioning bit
 (45 0)  (153 352)  (153 352)  LC_0 Logic Functioning bit
 (53 0)  (161 352)  (161 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (122 353)  (122 353)  routing T_2_22.sp4_v_b_8 <X> T_2_22.lc_trk_g0_0
 (16 1)  (124 353)  (124 353)  routing T_2_22.sp4_v_b_8 <X> T_2_22.lc_trk_g0_0
 (17 1)  (125 353)  (125 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (130 353)  (130 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (133 353)  (133 353)  routing T_2_22.sp4_r_v_b_33 <X> T_2_22.lc_trk_g0_2
 (26 1)  (134 353)  (134 353)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 353)  (135 353)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 353)  (137 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (140 353)  (140 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (143 353)  (143 353)  routing T_2_22.lc_trk_g0_2 <X> T_2_22.input_2_0
 (36 1)  (144 353)  (144 353)  LC_0 Logic Functioning bit
 (37 1)  (145 353)  (145 353)  LC_0 Logic Functioning bit
 (38 1)  (146 353)  (146 353)  LC_0 Logic Functioning bit
 (39 1)  (147 353)  (147 353)  LC_0 Logic Functioning bit
 (42 1)  (150 353)  (150 353)  LC_0 Logic Functioning bit
 (43 1)  (151 353)  (151 353)  LC_0 Logic Functioning bit
 (0 2)  (108 354)  (108 354)  routing T_2_22.glb_netwk_7 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (1 2)  (109 354)  (109 354)  routing T_2_22.glb_netwk_7 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (2 2)  (110 354)  (110 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (119 354)  (119 354)  routing T_2_22.sp4_h_r_8 <X> T_2_22.sp4_v_t_39
 (13 2)  (121 354)  (121 354)  routing T_2_22.sp4_h_r_8 <X> T_2_22.sp4_v_t_39
 (15 2)  (123 354)  (123 354)  routing T_2_22.sp4_v_b_21 <X> T_2_22.lc_trk_g0_5
 (16 2)  (124 354)  (124 354)  routing T_2_22.sp4_v_b_21 <X> T_2_22.lc_trk_g0_5
 (17 2)  (125 354)  (125 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (29 2)  (137 354)  (137 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 354)  (140 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (42 2)  (150 354)  (150 354)  LC_1 Logic Functioning bit
 (43 2)  (151 354)  (151 354)  LC_1 Logic Functioning bit
 (45 2)  (153 354)  (153 354)  LC_1 Logic Functioning bit
 (0 3)  (108 355)  (108 355)  routing T_2_22.glb_netwk_7 <X> T_2_22.wire_logic_cluster/lc_7/clk
 (12 3)  (120 355)  (120 355)  routing T_2_22.sp4_h_r_8 <X> T_2_22.sp4_v_t_39
 (26 3)  (134 355)  (134 355)  routing T_2_22.lc_trk_g2_3 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 355)  (136 355)  routing T_2_22.lc_trk_g2_3 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 355)  (137 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 355)  (139 355)  routing T_2_22.lc_trk_g0_2 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 355)  (140 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (144 355)  (144 355)  LC_1 Logic Functioning bit
 (37 3)  (145 355)  (145 355)  LC_1 Logic Functioning bit
 (38 3)  (146 355)  (146 355)  LC_1 Logic Functioning bit
 (39 3)  (147 355)  (147 355)  LC_1 Logic Functioning bit
 (42 3)  (150 355)  (150 355)  LC_1 Logic Functioning bit
 (43 3)  (151 355)  (151 355)  LC_1 Logic Functioning bit
 (14 4)  (122 356)  (122 356)  routing T_2_22.wire_logic_cluster/lc_0/out <X> T_2_22.lc_trk_g1_0
 (21 4)  (129 356)  (129 356)  routing T_2_22.sp4_v_b_11 <X> T_2_22.lc_trk_g1_3
 (22 4)  (130 356)  (130 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (131 356)  (131 356)  routing T_2_22.sp4_v_b_11 <X> T_2_22.lc_trk_g1_3
 (28 4)  (136 356)  (136 356)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 356)  (137 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 356)  (138 356)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 356)  (140 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 356)  (141 356)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 356)  (142 356)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (146 356)  (146 356)  LC_2 Logic Functioning bit
 (39 4)  (147 356)  (147 356)  LC_2 Logic Functioning bit
 (45 4)  (153 356)  (153 356)  LC_2 Logic Functioning bit
 (17 5)  (125 357)  (125 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (129 357)  (129 357)  routing T_2_22.sp4_v_b_11 <X> T_2_22.lc_trk_g1_3
 (26 5)  (134 357)  (134 357)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (135 357)  (135 357)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 357)  (137 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (139 357)  (139 357)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (140 357)  (140 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (143 357)  (143 357)  routing T_2_22.lc_trk_g0_2 <X> T_2_22.input_2_2
 (36 5)  (144 357)  (144 357)  LC_2 Logic Functioning bit
 (37 5)  (145 357)  (145 357)  LC_2 Logic Functioning bit
 (38 5)  (146 357)  (146 357)  LC_2 Logic Functioning bit
 (39 5)  (147 357)  (147 357)  LC_2 Logic Functioning bit
 (42 5)  (150 357)  (150 357)  LC_2 Logic Functioning bit
 (43 5)  (151 357)  (151 357)  LC_2 Logic Functioning bit
 (48 5)  (156 357)  (156 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (122 358)  (122 358)  routing T_2_22.wire_logic_cluster/lc_4/out <X> T_2_22.lc_trk_g1_4
 (21 6)  (129 358)  (129 358)  routing T_2_22.sp4_v_b_7 <X> T_2_22.lc_trk_g1_7
 (22 6)  (130 358)  (130 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (131 358)  (131 358)  routing T_2_22.sp4_v_b_7 <X> T_2_22.lc_trk_g1_7
 (17 7)  (125 359)  (125 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 8)  (129 360)  (129 360)  routing T_2_22.sp4_v_t_22 <X> T_2_22.lc_trk_g2_3
 (22 8)  (130 360)  (130 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (131 360)  (131 360)  routing T_2_22.sp4_v_t_22 <X> T_2_22.lc_trk_g2_3
 (27 8)  (135 360)  (135 360)  routing T_2_22.lc_trk_g3_4 <X> T_2_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 360)  (136 360)  routing T_2_22.lc_trk_g3_4 <X> T_2_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 360)  (137 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 360)  (138 360)  routing T_2_22.lc_trk_g3_4 <X> T_2_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 360)  (139 360)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 360)  (140 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (142 360)  (142 360)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (146 360)  (146 360)  LC_4 Logic Functioning bit
 (39 8)  (147 360)  (147 360)  LC_4 Logic Functioning bit
 (45 8)  (153 360)  (153 360)  LC_4 Logic Functioning bit
 (21 9)  (129 361)  (129 361)  routing T_2_22.sp4_v_t_22 <X> T_2_22.lc_trk_g2_3
 (22 9)  (130 361)  (130 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (131 361)  (131 361)  routing T_2_22.sp4_v_b_42 <X> T_2_22.lc_trk_g2_2
 (24 9)  (132 361)  (132 361)  routing T_2_22.sp4_v_b_42 <X> T_2_22.lc_trk_g2_2
 (26 9)  (134 361)  (134 361)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 361)  (136 361)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 361)  (137 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (140 361)  (140 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (143 361)  (143 361)  routing T_2_22.lc_trk_g0_2 <X> T_2_22.input_2_4
 (36 9)  (144 361)  (144 361)  LC_4 Logic Functioning bit
 (37 9)  (145 361)  (145 361)  LC_4 Logic Functioning bit
 (38 9)  (146 361)  (146 361)  LC_4 Logic Functioning bit
 (39 9)  (147 361)  (147 361)  LC_4 Logic Functioning bit
 (42 9)  (150 361)  (150 361)  LC_4 Logic Functioning bit
 (43 9)  (151 361)  (151 361)  LC_4 Logic Functioning bit
 (6 10)  (114 362)  (114 362)  routing T_2_22.sp4_v_b_3 <X> T_2_22.sp4_v_t_43
 (15 10)  (123 362)  (123 362)  routing T_2_22.sp4_v_t_32 <X> T_2_22.lc_trk_g2_5
 (16 10)  (124 362)  (124 362)  routing T_2_22.sp4_v_t_32 <X> T_2_22.lc_trk_g2_5
 (17 10)  (125 362)  (125 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (5 11)  (113 363)  (113 363)  routing T_2_22.sp4_v_b_3 <X> T_2_22.sp4_v_t_43
 (25 12)  (133 364)  (133 364)  routing T_2_22.wire_logic_cluster/lc_2/out <X> T_2_22.lc_trk_g3_2
 (22 13)  (130 365)  (130 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (108 366)  (108 366)  routing T_2_22.glb_netwk_6 <X> T_2_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 366)  (109 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (108 367)  (108 367)  routing T_2_22.glb_netwk_6 <X> T_2_22.wire_logic_cluster/lc_7/s_r
 (17 15)  (125 367)  (125 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_3_22

 (15 0)  (177 352)  (177 352)  routing T_3_22.sp12_h_r_1 <X> T_3_22.lc_trk_g0_1
 (17 0)  (179 352)  (179 352)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (180 352)  (180 352)  routing T_3_22.sp12_h_r_1 <X> T_3_22.lc_trk_g0_1
 (21 0)  (183 352)  (183 352)  routing T_3_22.wire_logic_cluster/lc_3/out <X> T_3_22.lc_trk_g0_3
 (22 0)  (184 352)  (184 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (18 1)  (180 353)  (180 353)  routing T_3_22.sp12_h_r_1 <X> T_3_22.lc_trk_g0_1
 (0 2)  (162 354)  (162 354)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (1 2)  (163 354)  (163 354)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (2 2)  (164 354)  (164 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (187 354)  (187 354)  routing T_3_22.wire_logic_cluster/lc_6/out <X> T_3_22.lc_trk_g0_6
 (26 2)  (188 354)  (188 354)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (189 354)  (189 354)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 354)  (191 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 354)  (192 354)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 354)  (194 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 354)  (196 354)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (199 354)  (199 354)  LC_1 Logic Functioning bit
 (39 2)  (201 354)  (201 354)  LC_1 Logic Functioning bit
 (40 2)  (202 354)  (202 354)  LC_1 Logic Functioning bit
 (41 2)  (203 354)  (203 354)  LC_1 Logic Functioning bit
 (42 2)  (204 354)  (204 354)  LC_1 Logic Functioning bit
 (0 3)  (162 355)  (162 355)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (22 3)  (184 355)  (184 355)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (188 355)  (188 355)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (189 355)  (189 355)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 355)  (191 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (192 355)  (192 355)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (193 355)  (193 355)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 355)  (194 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (195 355)  (195 355)  routing T_3_22.lc_trk_g2_3 <X> T_3_22.input_2_1
 (35 3)  (197 355)  (197 355)  routing T_3_22.lc_trk_g2_3 <X> T_3_22.input_2_1
 (38 3)  (200 355)  (200 355)  LC_1 Logic Functioning bit
 (40 3)  (202 355)  (202 355)  LC_1 Logic Functioning bit
 (41 3)  (203 355)  (203 355)  LC_1 Logic Functioning bit
 (42 3)  (204 355)  (204 355)  LC_1 Logic Functioning bit
 (22 4)  (184 356)  (184 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (185 356)  (185 356)  routing T_3_22.sp4_v_b_19 <X> T_3_22.lc_trk_g1_3
 (24 4)  (186 356)  (186 356)  routing T_3_22.sp4_v_b_19 <X> T_3_22.lc_trk_g1_3
 (26 4)  (188 356)  (188 356)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_2/in_0
 (32 4)  (194 356)  (194 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (200 356)  (200 356)  LC_2 Logic Functioning bit
 (39 4)  (201 356)  (201 356)  LC_2 Logic Functioning bit
 (40 4)  (202 356)  (202 356)  LC_2 Logic Functioning bit
 (41 4)  (203 356)  (203 356)  LC_2 Logic Functioning bit
 (42 4)  (204 356)  (204 356)  LC_2 Logic Functioning bit
 (43 4)  (205 356)  (205 356)  LC_2 Logic Functioning bit
 (50 4)  (212 356)  (212 356)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (214 356)  (214 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (28 5)  (190 357)  (190 357)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 357)  (191 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (193 357)  (193 357)  routing T_3_22.lc_trk_g0_3 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (38 5)  (200 357)  (200 357)  LC_2 Logic Functioning bit
 (39 5)  (201 357)  (201 357)  LC_2 Logic Functioning bit
 (40 5)  (202 357)  (202 357)  LC_2 Logic Functioning bit
 (41 5)  (203 357)  (203 357)  LC_2 Logic Functioning bit
 (42 5)  (204 357)  (204 357)  LC_2 Logic Functioning bit
 (43 5)  (205 357)  (205 357)  LC_2 Logic Functioning bit
 (9 6)  (171 358)  (171 358)  routing T_3_22.sp4_h_r_1 <X> T_3_22.sp4_h_l_41
 (10 6)  (172 358)  (172 358)  routing T_3_22.sp4_h_r_1 <X> T_3_22.sp4_h_l_41
 (22 6)  (184 358)  (184 358)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (186 358)  (186 358)  routing T_3_22.bot_op_7 <X> T_3_22.lc_trk_g1_7
 (25 6)  (187 358)  (187 358)  routing T_3_22.sp12_h_l_5 <X> T_3_22.lc_trk_g1_6
 (29 6)  (191 358)  (191 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 358)  (192 358)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (193 358)  (193 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 358)  (194 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 358)  (195 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (196 358)  (196 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (199 358)  (199 358)  LC_3 Logic Functioning bit
 (39 6)  (201 358)  (201 358)  LC_3 Logic Functioning bit
 (40 6)  (202 358)  (202 358)  LC_3 Logic Functioning bit
 (41 6)  (203 358)  (203 358)  LC_3 Logic Functioning bit
 (42 6)  (204 358)  (204 358)  LC_3 Logic Functioning bit
 (22 7)  (184 359)  (184 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (186 359)  (186 359)  routing T_3_22.sp12_h_l_5 <X> T_3_22.lc_trk_g1_6
 (25 7)  (187 359)  (187 359)  routing T_3_22.sp12_h_l_5 <X> T_3_22.lc_trk_g1_6
 (29 7)  (191 359)  (191 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 359)  (192 359)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (193 359)  (193 359)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 359)  (194 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (195 359)  (195 359)  routing T_3_22.lc_trk_g2_1 <X> T_3_22.input_2_3
 (38 7)  (200 359)  (200 359)  LC_3 Logic Functioning bit
 (40 7)  (202 359)  (202 359)  LC_3 Logic Functioning bit
 (41 7)  (203 359)  (203 359)  LC_3 Logic Functioning bit
 (42 7)  (204 359)  (204 359)  LC_3 Logic Functioning bit
 (15 8)  (177 360)  (177 360)  routing T_3_22.sp4_v_t_28 <X> T_3_22.lc_trk_g2_1
 (16 8)  (178 360)  (178 360)  routing T_3_22.sp4_v_t_28 <X> T_3_22.lc_trk_g2_1
 (17 8)  (179 360)  (179 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (183 360)  (183 360)  routing T_3_22.sp4_v_t_22 <X> T_3_22.lc_trk_g2_3
 (22 8)  (184 360)  (184 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (185 360)  (185 360)  routing T_3_22.sp4_v_t_22 <X> T_3_22.lc_trk_g2_3
 (26 8)  (188 360)  (188 360)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (191 360)  (191 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (193 360)  (193 360)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 360)  (194 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 360)  (195 360)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 360)  (196 360)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 360)  (198 360)  LC_4 Logic Functioning bit
 (38 8)  (200 360)  (200 360)  LC_4 Logic Functioning bit
 (41 8)  (203 360)  (203 360)  LC_4 Logic Functioning bit
 (43 8)  (205 360)  (205 360)  LC_4 Logic Functioning bit
 (21 9)  (183 361)  (183 361)  routing T_3_22.sp4_v_t_22 <X> T_3_22.lc_trk_g2_3
 (26 9)  (188 361)  (188 361)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (189 361)  (189 361)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 361)  (191 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (198 361)  (198 361)  LC_4 Logic Functioning bit
 (38 9)  (200 361)  (200 361)  LC_4 Logic Functioning bit
 (40 9)  (202 361)  (202 361)  LC_4 Logic Functioning bit
 (42 9)  (204 361)  (204 361)  LC_4 Logic Functioning bit
 (21 10)  (183 362)  (183 362)  routing T_3_22.sp4_v_t_18 <X> T_3_22.lc_trk_g2_7
 (22 10)  (184 362)  (184 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (185 362)  (185 362)  routing T_3_22.sp4_v_t_18 <X> T_3_22.lc_trk_g2_7
 (26 10)  (188 362)  (188 362)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (31 10)  (193 362)  (193 362)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 362)  (194 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (198 362)  (198 362)  LC_5 Logic Functioning bit
 (37 10)  (199 362)  (199 362)  LC_5 Logic Functioning bit
 (39 10)  (201 362)  (201 362)  LC_5 Logic Functioning bit
 (43 10)  (205 362)  (205 362)  LC_5 Logic Functioning bit
 (50 10)  (212 362)  (212 362)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (176 363)  (176 363)  routing T_3_22.sp4_h_l_17 <X> T_3_22.lc_trk_g2_4
 (15 11)  (177 363)  (177 363)  routing T_3_22.sp4_h_l_17 <X> T_3_22.lc_trk_g2_4
 (16 11)  (178 363)  (178 363)  routing T_3_22.sp4_h_l_17 <X> T_3_22.lc_trk_g2_4
 (17 11)  (179 363)  (179 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (188 363)  (188 363)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (189 363)  (189 363)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 363)  (190 363)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 363)  (191 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 363)  (193 363)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (198 363)  (198 363)  LC_5 Logic Functioning bit
 (37 11)  (199 363)  (199 363)  LC_5 Logic Functioning bit
 (38 11)  (200 363)  (200 363)  LC_5 Logic Functioning bit
 (42 11)  (204 363)  (204 363)  LC_5 Logic Functioning bit
 (53 11)  (215 363)  (215 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (176 364)  (176 364)  routing T_3_22.sp4_h_r_40 <X> T_3_22.lc_trk_g3_0
 (16 12)  (178 364)  (178 364)  routing T_3_22.sp4_v_b_33 <X> T_3_22.lc_trk_g3_1
 (17 12)  (179 364)  (179 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (180 364)  (180 364)  routing T_3_22.sp4_v_b_33 <X> T_3_22.lc_trk_g3_1
 (26 12)  (188 364)  (188 364)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (190 364)  (190 364)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 364)  (191 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 364)  (192 364)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 364)  (194 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 364)  (195 364)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 364)  (196 364)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (199 364)  (199 364)  LC_6 Logic Functioning bit
 (38 12)  (200 364)  (200 364)  LC_6 Logic Functioning bit
 (41 12)  (203 364)  (203 364)  LC_6 Logic Functioning bit
 (43 12)  (205 364)  (205 364)  LC_6 Logic Functioning bit
 (45 12)  (207 364)  (207 364)  LC_6 Logic Functioning bit
 (14 13)  (176 365)  (176 365)  routing T_3_22.sp4_h_r_40 <X> T_3_22.lc_trk_g3_0
 (15 13)  (177 365)  (177 365)  routing T_3_22.sp4_h_r_40 <X> T_3_22.lc_trk_g3_0
 (16 13)  (178 365)  (178 365)  routing T_3_22.sp4_h_r_40 <X> T_3_22.lc_trk_g3_0
 (17 13)  (179 365)  (179 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (180 365)  (180 365)  routing T_3_22.sp4_v_b_33 <X> T_3_22.lc_trk_g3_1
 (26 13)  (188 365)  (188 365)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 365)  (191 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (192 365)  (192 365)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (194 365)  (194 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (195 365)  (195 365)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.input_2_6
 (34 13)  (196 365)  (196 365)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.input_2_6
 (37 13)  (199 365)  (199 365)  LC_6 Logic Functioning bit
 (39 13)  (201 365)  (201 365)  LC_6 Logic Functioning bit
 (40 13)  (202 365)  (202 365)  LC_6 Logic Functioning bit
 (43 13)  (205 365)  (205 365)  LC_6 Logic Functioning bit
 (44 13)  (206 365)  (206 365)  LC_6 Logic Functioning bit
 (0 14)  (162 366)  (162 366)  routing T_3_22.glb_netwk_6 <X> T_3_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 366)  (163 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (176 366)  (176 366)  routing T_3_22.sp4_h_r_36 <X> T_3_22.lc_trk_g3_4
 (22 14)  (184 366)  (184 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (185 366)  (185 366)  routing T_3_22.sp4_v_b_47 <X> T_3_22.lc_trk_g3_7
 (24 14)  (186 366)  (186 366)  routing T_3_22.sp4_v_b_47 <X> T_3_22.lc_trk_g3_7
 (0 15)  (162 367)  (162 367)  routing T_3_22.glb_netwk_6 <X> T_3_22.wire_logic_cluster/lc_7/s_r
 (9 15)  (171 367)  (171 367)  routing T_3_22.sp4_v_b_2 <X> T_3_22.sp4_v_t_47
 (10 15)  (172 367)  (172 367)  routing T_3_22.sp4_v_b_2 <X> T_3_22.sp4_v_t_47
 (15 15)  (177 367)  (177 367)  routing T_3_22.sp4_h_r_36 <X> T_3_22.lc_trk_g3_4
 (16 15)  (178 367)  (178 367)  routing T_3_22.sp4_h_r_36 <X> T_3_22.lc_trk_g3_4
 (17 15)  (179 367)  (179 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (184 367)  (184 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (187 367)  (187 367)  routing T_3_22.sp4_r_v_b_46 <X> T_3_22.lc_trk_g3_6


LogicTile_4_22

 (15 0)  (231 352)  (231 352)  routing T_4_22.sp4_h_r_9 <X> T_4_22.lc_trk_g0_1
 (16 0)  (232 352)  (232 352)  routing T_4_22.sp4_h_r_9 <X> T_4_22.lc_trk_g0_1
 (17 0)  (233 352)  (233 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (234 352)  (234 352)  routing T_4_22.sp4_h_r_9 <X> T_4_22.lc_trk_g0_1
 (22 0)  (238 352)  (238 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 2)  (243 354)  (243 354)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 354)  (244 354)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 354)  (245 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 354)  (248 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 354)  (249 354)  routing T_4_22.lc_trk_g2_2 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 354)  (252 354)  LC_1 Logic Functioning bit
 (38 2)  (254 354)  (254 354)  LC_1 Logic Functioning bit
 (8 3)  (224 355)  (224 355)  routing T_4_22.sp4_h_r_1 <X> T_4_22.sp4_v_t_36
 (9 3)  (225 355)  (225 355)  routing T_4_22.sp4_h_r_1 <X> T_4_22.sp4_v_t_36
 (29 3)  (245 355)  (245 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 355)  (246 355)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (247 355)  (247 355)  routing T_4_22.lc_trk_g2_2 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (252 355)  (252 355)  LC_1 Logic Functioning bit
 (37 3)  (253 355)  (253 355)  LC_1 Logic Functioning bit
 (38 3)  (254 355)  (254 355)  LC_1 Logic Functioning bit
 (39 3)  (255 355)  (255 355)  LC_1 Logic Functioning bit
 (41 3)  (257 355)  (257 355)  LC_1 Logic Functioning bit
 (43 3)  (259 355)  (259 355)  LC_1 Logic Functioning bit
 (9 4)  (225 356)  (225 356)  routing T_4_22.sp4_h_l_36 <X> T_4_22.sp4_h_r_4
 (10 4)  (226 356)  (226 356)  routing T_4_22.sp4_h_l_36 <X> T_4_22.sp4_h_r_4
 (27 4)  (243 356)  (243 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 356)  (244 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 356)  (245 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 356)  (246 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (247 356)  (247 356)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 356)  (248 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 356)  (249 356)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 356)  (252 356)  LC_2 Logic Functioning bit
 (37 4)  (253 356)  (253 356)  LC_2 Logic Functioning bit
 (39 4)  (255 356)  (255 356)  LC_2 Logic Functioning bit
 (43 4)  (259 356)  (259 356)  LC_2 Logic Functioning bit
 (50 4)  (266 356)  (266 356)  Cascade bit: LH_LC02_inmux02_5

 (30 5)  (246 357)  (246 357)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (252 357)  (252 357)  LC_2 Logic Functioning bit
 (37 5)  (253 357)  (253 357)  LC_2 Logic Functioning bit
 (39 5)  (255 357)  (255 357)  LC_2 Logic Functioning bit
 (43 5)  (259 357)  (259 357)  LC_2 Logic Functioning bit
 (51 5)  (267 357)  (267 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (228 358)  (228 358)  routing T_4_22.sp4_h_r_2 <X> T_4_22.sp4_h_l_40
 (5 7)  (221 359)  (221 359)  routing T_4_22.sp4_h_l_38 <X> T_4_22.sp4_v_t_38
 (13 7)  (229 359)  (229 359)  routing T_4_22.sp4_h_r_2 <X> T_4_22.sp4_h_l_40
 (22 9)  (238 361)  (238 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (239 361)  (239 361)  routing T_4_22.sp4_v_b_42 <X> T_4_22.lc_trk_g2_2
 (24 9)  (240 361)  (240 361)  routing T_4_22.sp4_v_b_42 <X> T_4_22.lc_trk_g2_2
 (6 10)  (222 362)  (222 362)  routing T_4_22.sp4_h_l_36 <X> T_4_22.sp4_v_t_43
 (17 10)  (233 362)  (233 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (234 363)  (234 363)  routing T_4_22.sp4_r_v_b_37 <X> T_4_22.lc_trk_g2_5
 (21 12)  (237 364)  (237 364)  routing T_4_22.bnl_op_3 <X> T_4_22.lc_trk_g3_3
 (22 12)  (238 364)  (238 364)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (243 364)  (243 364)  routing T_4_22.lc_trk_g3_4 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (244 364)  (244 364)  routing T_4_22.lc_trk_g3_4 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 364)  (245 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 364)  (246 364)  routing T_4_22.lc_trk_g3_4 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 364)  (248 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (252 364)  (252 364)  LC_6 Logic Functioning bit
 (38 12)  (254 364)  (254 364)  LC_6 Logic Functioning bit
 (4 13)  (220 365)  (220 365)  routing T_4_22.sp4_h_l_36 <X> T_4_22.sp4_h_r_9
 (6 13)  (222 365)  (222 365)  routing T_4_22.sp4_h_l_36 <X> T_4_22.sp4_h_r_9
 (21 13)  (237 365)  (237 365)  routing T_4_22.bnl_op_3 <X> T_4_22.lc_trk_g3_3
 (31 13)  (247 365)  (247 365)  routing T_4_22.lc_trk_g0_3 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (252 365)  (252 365)  LC_6 Logic Functioning bit
 (38 13)  (254 365)  (254 365)  LC_6 Logic Functioning bit
 (14 15)  (230 367)  (230 367)  routing T_4_22.sp12_v_b_20 <X> T_4_22.lc_trk_g3_4
 (16 15)  (232 367)  (232 367)  routing T_4_22.sp12_v_b_20 <X> T_4_22.lc_trk_g3_4
 (17 15)  (233 367)  (233 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (238 367)  (238 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (239 367)  (239 367)  routing T_4_22.sp4_v_b_46 <X> T_4_22.lc_trk_g3_6
 (24 15)  (240 367)  (240 367)  routing T_4_22.sp4_v_b_46 <X> T_4_22.lc_trk_g3_6


LogicTile_5_22

 (19 4)  (289 356)  (289 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


RAM_Tile_6_22

 (5 4)  (329 356)  (329 356)  routing T_6_22.sp4_v_b_3 <X> T_6_22.sp4_h_r_3
 (6 5)  (330 357)  (330 357)  routing T_6_22.sp4_v_b_3 <X> T_6_22.sp4_h_r_3
 (13 11)  (337 363)  (337 363)  routing T_6_22.sp4_v_b_3 <X> T_6_22.sp4_h_l_45


LogicTile_7_22

 (14 0)  (380 352)  (380 352)  routing T_7_22.sp4_h_r_8 <X> T_7_22.lc_trk_g0_0
 (21 0)  (387 352)  (387 352)  routing T_7_22.sp4_v_b_11 <X> T_7_22.lc_trk_g0_3
 (22 0)  (388 352)  (388 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (389 352)  (389 352)  routing T_7_22.sp4_v_b_11 <X> T_7_22.lc_trk_g0_3
 (25 0)  (391 352)  (391 352)  routing T_7_22.wire_logic_cluster/lc_2/out <X> T_7_22.lc_trk_g0_2
 (27 0)  (393 352)  (393 352)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 352)  (395 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 352)  (398 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 352)  (399 352)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (42 0)  (408 352)  (408 352)  LC_0 Logic Functioning bit
 (43 0)  (409 352)  (409 352)  LC_0 Logic Functioning bit
 (45 0)  (411 352)  (411 352)  LC_0 Logic Functioning bit
 (15 1)  (381 353)  (381 353)  routing T_7_22.sp4_h_r_8 <X> T_7_22.lc_trk_g0_0
 (16 1)  (382 353)  (382 353)  routing T_7_22.sp4_h_r_8 <X> T_7_22.lc_trk_g0_0
 (17 1)  (383 353)  (383 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (387 353)  (387 353)  routing T_7_22.sp4_v_b_11 <X> T_7_22.lc_trk_g0_3
 (22 1)  (388 353)  (388 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (393 353)  (393 353)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (394 353)  (394 353)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 353)  (395 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 353)  (396 353)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (398 353)  (398 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (399 353)  (399 353)  routing T_7_22.lc_trk_g2_0 <X> T_7_22.input_2_0
 (36 1)  (402 353)  (402 353)  LC_0 Logic Functioning bit
 (37 1)  (403 353)  (403 353)  LC_0 Logic Functioning bit
 (38 1)  (404 353)  (404 353)  LC_0 Logic Functioning bit
 (39 1)  (405 353)  (405 353)  LC_0 Logic Functioning bit
 (42 1)  (408 353)  (408 353)  LC_0 Logic Functioning bit
 (43 1)  (409 353)  (409 353)  LC_0 Logic Functioning bit
 (48 1)  (414 353)  (414 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (366 354)  (366 354)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (1 2)  (367 354)  (367 354)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (2 2)  (368 354)  (368 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (375 354)  (375 354)  routing T_7_22.sp4_v_b_1 <X> T_7_22.sp4_h_l_36
 (21 2)  (387 354)  (387 354)  routing T_7_22.sp4_v_b_7 <X> T_7_22.lc_trk_g0_7
 (22 2)  (388 354)  (388 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (389 354)  (389 354)  routing T_7_22.sp4_v_b_7 <X> T_7_22.lc_trk_g0_7
 (0 3)  (366 355)  (366 355)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (14 3)  (380 355)  (380 355)  routing T_7_22.sp12_h_r_20 <X> T_7_22.lc_trk_g0_4
 (16 3)  (382 355)  (382 355)  routing T_7_22.sp12_h_r_20 <X> T_7_22.lc_trk_g0_4
 (17 3)  (383 355)  (383 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (388 355)  (388 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (391 355)  (391 355)  routing T_7_22.sp4_r_v_b_30 <X> T_7_22.lc_trk_g0_6
 (16 4)  (382 356)  (382 356)  routing T_7_22.sp4_v_b_9 <X> T_7_22.lc_trk_g1_1
 (17 4)  (383 356)  (383 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (384 356)  (384 356)  routing T_7_22.sp4_v_b_9 <X> T_7_22.lc_trk_g1_1
 (21 4)  (387 356)  (387 356)  routing T_7_22.wire_logic_cluster/lc_3/out <X> T_7_22.lc_trk_g1_3
 (22 4)  (388 356)  (388 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (392 356)  (392 356)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (395 356)  (395 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 356)  (396 356)  routing T_7_22.lc_trk_g0_7 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 356)  (398 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 356)  (399 356)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (42 4)  (408 356)  (408 356)  LC_2 Logic Functioning bit
 (43 4)  (409 356)  (409 356)  LC_2 Logic Functioning bit
 (45 4)  (411 356)  (411 356)  LC_2 Logic Functioning bit
 (18 5)  (384 357)  (384 357)  routing T_7_22.sp4_v_b_9 <X> T_7_22.lc_trk_g1_1
 (22 5)  (388 357)  (388 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (389 357)  (389 357)  routing T_7_22.sp4_v_b_18 <X> T_7_22.lc_trk_g1_2
 (24 5)  (390 357)  (390 357)  routing T_7_22.sp4_v_b_18 <X> T_7_22.lc_trk_g1_2
 (28 5)  (394 357)  (394 357)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 357)  (395 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (396 357)  (396 357)  routing T_7_22.lc_trk_g0_7 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (398 357)  (398 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (401 357)  (401 357)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.input_2_2
 (36 5)  (402 357)  (402 357)  LC_2 Logic Functioning bit
 (37 5)  (403 357)  (403 357)  LC_2 Logic Functioning bit
 (38 5)  (404 357)  (404 357)  LC_2 Logic Functioning bit
 (39 5)  (405 357)  (405 357)  LC_2 Logic Functioning bit
 (42 5)  (408 357)  (408 357)  LC_2 Logic Functioning bit
 (43 5)  (409 357)  (409 357)  LC_2 Logic Functioning bit
 (44 5)  (410 357)  (410 357)  LC_2 Logic Functioning bit
 (47 5)  (413 357)  (413 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (21 6)  (387 358)  (387 358)  routing T_7_22.wire_logic_cluster/lc_7/out <X> T_7_22.lc_trk_g1_7
 (22 6)  (388 358)  (388 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (392 358)  (392 358)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (393 358)  (393 358)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 358)  (395 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 358)  (398 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (400 358)  (400 358)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (38 6)  (404 358)  (404 358)  LC_3 Logic Functioning bit
 (39 6)  (405 358)  (405 358)  LC_3 Logic Functioning bit
 (45 6)  (411 358)  (411 358)  LC_3 Logic Functioning bit
 (47 6)  (413 358)  (413 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (28 7)  (394 359)  (394 359)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 359)  (395 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (397 359)  (397 359)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (398 359)  (398 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (399 359)  (399 359)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.input_2_3
 (36 7)  (402 359)  (402 359)  LC_3 Logic Functioning bit
 (37 7)  (403 359)  (403 359)  LC_3 Logic Functioning bit
 (38 7)  (404 359)  (404 359)  LC_3 Logic Functioning bit
 (39 7)  (405 359)  (405 359)  LC_3 Logic Functioning bit
 (42 7)  (408 359)  (408 359)  LC_3 Logic Functioning bit
 (43 7)  (409 359)  (409 359)  LC_3 Logic Functioning bit
 (44 7)  (410 359)  (410 359)  LC_3 Logic Functioning bit
 (51 7)  (417 359)  (417 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (380 360)  (380 360)  routing T_7_22.wire_logic_cluster/lc_0/out <X> T_7_22.lc_trk_g2_0
 (16 8)  (382 360)  (382 360)  routing T_7_22.sp4_v_b_33 <X> T_7_22.lc_trk_g2_1
 (17 8)  (383 360)  (383 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (384 360)  (384 360)  routing T_7_22.sp4_v_b_33 <X> T_7_22.lc_trk_g2_1
 (22 8)  (388 360)  (388 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (392 360)  (392 360)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (395 360)  (395 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (398 360)  (398 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 360)  (399 360)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 360)  (402 360)  LC_4 Logic Functioning bit
 (37 8)  (403 360)  (403 360)  LC_4 Logic Functioning bit
 (38 8)  (404 360)  (404 360)  LC_4 Logic Functioning bit
 (39 8)  (405 360)  (405 360)  LC_4 Logic Functioning bit
 (42 8)  (408 360)  (408 360)  LC_4 Logic Functioning bit
 (43 8)  (409 360)  (409 360)  LC_4 Logic Functioning bit
 (45 8)  (411 360)  (411 360)  LC_4 Logic Functioning bit
 (17 9)  (383 361)  (383 361)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (384 361)  (384 361)  routing T_7_22.sp4_v_b_33 <X> T_7_22.lc_trk_g2_1
 (26 9)  (392 361)  (392 361)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 361)  (395 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (396 361)  (396 361)  routing T_7_22.lc_trk_g0_3 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (398 361)  (398 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (42 9)  (408 361)  (408 361)  LC_4 Logic Functioning bit
 (43 9)  (409 361)  (409 361)  LC_4 Logic Functioning bit
 (44 9)  (410 361)  (410 361)  LC_4 Logic Functioning bit
 (46 9)  (412 361)  (412 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (417 361)  (417 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (383 362)  (383 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (17 11)  (383 363)  (383 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (16 12)  (382 364)  (382 364)  routing T_7_22.sp12_v_t_14 <X> T_7_22.lc_trk_g3_1
 (17 12)  (383 364)  (383 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (18 13)  (384 365)  (384 365)  routing T_7_22.sp12_v_t_14 <X> T_7_22.lc_trk_g3_1
 (0 14)  (366 366)  (366 366)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 366)  (367 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (395 366)  (395 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 366)  (396 366)  routing T_7_22.lc_trk_g0_4 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (397 366)  (397 366)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 366)  (398 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (400 366)  (400 366)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 366)  (402 366)  LC_7 Logic Functioning bit
 (37 14)  (403 366)  (403 366)  LC_7 Logic Functioning bit
 (38 14)  (404 366)  (404 366)  LC_7 Logic Functioning bit
 (39 14)  (405 366)  (405 366)  LC_7 Logic Functioning bit
 (42 14)  (408 366)  (408 366)  LC_7 Logic Functioning bit
 (43 14)  (409 366)  (409 366)  LC_7 Logic Functioning bit
 (45 14)  (411 366)  (411 366)  LC_7 Logic Functioning bit
 (0 15)  (366 367)  (366 367)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/s_r
 (26 15)  (392 367)  (392 367)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 367)  (394 367)  routing T_7_22.lc_trk_g2_3 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 367)  (395 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (397 367)  (397 367)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (398 367)  (398 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (399 367)  (399 367)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.input_2_7
 (38 15)  (404 367)  (404 367)  LC_7 Logic Functioning bit
 (39 15)  (405 367)  (405 367)  LC_7 Logic Functioning bit
 (44 15)  (410 367)  (410 367)  LC_7 Logic Functioning bit
 (51 15)  (417 367)  (417 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_8_22

 (0 2)  (420 354)  (420 354)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (1 2)  (421 354)  (421 354)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (2 2)  (422 354)  (422 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (442 354)  (442 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (443 354)  (443 354)  routing T_8_22.sp4_v_b_23 <X> T_8_22.lc_trk_g0_7
 (24 2)  (444 354)  (444 354)  routing T_8_22.sp4_v_b_23 <X> T_8_22.lc_trk_g0_7
 (27 2)  (447 354)  (447 354)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 354)  (448 354)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 354)  (449 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 354)  (450 354)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (452 354)  (452 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 354)  (453 354)  routing T_8_22.lc_trk_g3_1 <X> T_8_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (454 354)  (454 354)  routing T_8_22.lc_trk_g3_1 <X> T_8_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (455 354)  (455 354)  routing T_8_22.lc_trk_g0_7 <X> T_8_22.input_2_1
 (38 2)  (458 354)  (458 354)  LC_1 Logic Functioning bit
 (39 2)  (459 354)  (459 354)  LC_1 Logic Functioning bit
 (45 2)  (465 354)  (465 354)  LC_1 Logic Functioning bit
 (47 2)  (467 354)  (467 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (420 355)  (420 355)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (13 3)  (433 355)  (433 355)  routing T_8_22.sp4_v_b_9 <X> T_8_22.sp4_h_l_39
 (28 3)  (448 355)  (448 355)  routing T_8_22.lc_trk_g2_1 <X> T_8_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 355)  (449 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (452 355)  (452 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (455 355)  (455 355)  routing T_8_22.lc_trk_g0_7 <X> T_8_22.input_2_1
 (36 3)  (456 355)  (456 355)  LC_1 Logic Functioning bit
 (37 3)  (457 355)  (457 355)  LC_1 Logic Functioning bit
 (38 3)  (458 355)  (458 355)  LC_1 Logic Functioning bit
 (39 3)  (459 355)  (459 355)  LC_1 Logic Functioning bit
 (42 3)  (462 355)  (462 355)  LC_1 Logic Functioning bit
 (43 3)  (463 355)  (463 355)  LC_1 Logic Functioning bit
 (44 3)  (464 355)  (464 355)  LC_1 Logic Functioning bit
 (8 7)  (428 359)  (428 359)  routing T_8_22.sp4_h_l_41 <X> T_8_22.sp4_v_t_41
 (17 8)  (437 360)  (437 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (13 10)  (433 362)  (433 362)  routing T_8_22.sp4_v_b_8 <X> T_8_22.sp4_v_t_45
 (17 12)  (437 364)  (437 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 364)  (438 364)  routing T_8_22.wire_logic_cluster/lc_1/out <X> T_8_22.lc_trk_g3_1
 (0 14)  (420 366)  (420 366)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 366)  (421 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (436 366)  (436 366)  routing T_8_22.sp12_v_t_10 <X> T_8_22.lc_trk_g3_5
 (17 14)  (437 366)  (437 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (0 15)  (420 367)  (420 367)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_logic_cluster/lc_7/s_r


LogicTile_9_22

 (0 2)  (474 354)  (474 354)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (1 2)  (475 354)  (475 354)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (476 354)  (476 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (500 354)  (500 354)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (501 354)  (501 354)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 354)  (503 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (505 354)  (505 354)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 354)  (506 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (507 354)  (507 354)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (510 354)  (510 354)  LC_1 Logic Functioning bit
 (37 2)  (511 354)  (511 354)  LC_1 Logic Functioning bit
 (38 2)  (512 354)  (512 354)  LC_1 Logic Functioning bit
 (39 2)  (513 354)  (513 354)  LC_1 Logic Functioning bit
 (42 2)  (516 354)  (516 354)  LC_1 Logic Functioning bit
 (43 2)  (517 354)  (517 354)  LC_1 Logic Functioning bit
 (45 2)  (519 354)  (519 354)  LC_1 Logic Functioning bit
 (0 3)  (474 355)  (474 355)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (3 3)  (477 355)  (477 355)  routing T_9_22.sp12_v_b_0 <X> T_9_22.sp12_h_l_23
 (28 3)  (502 355)  (502 355)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 355)  (503 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (504 355)  (504 355)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (505 355)  (505 355)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (506 355)  (506 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (507 355)  (507 355)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.input_2_1
 (42 3)  (516 355)  (516 355)  LC_1 Logic Functioning bit
 (43 3)  (517 355)  (517 355)  LC_1 Logic Functioning bit
 (44 3)  (518 355)  (518 355)  LC_1 Logic Functioning bit
 (51 3)  (525 355)  (525 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (495 356)  (495 356)  routing T_9_22.sp4_v_b_11 <X> T_9_22.lc_trk_g1_3
 (22 4)  (496 356)  (496 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (497 356)  (497 356)  routing T_9_22.sp4_v_b_11 <X> T_9_22.lc_trk_g1_3
 (21 5)  (495 357)  (495 357)  routing T_9_22.sp4_v_b_11 <X> T_9_22.lc_trk_g1_3
 (17 8)  (491 360)  (491 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (492 360)  (492 360)  routing T_9_22.wire_logic_cluster/lc_1/out <X> T_9_22.lc_trk_g2_1
 (15 10)  (489 362)  (489 362)  routing T_9_22.sp4_h_l_16 <X> T_9_22.lc_trk_g2_5
 (16 10)  (490 362)  (490 362)  routing T_9_22.sp4_h_l_16 <X> T_9_22.lc_trk_g2_5
 (17 10)  (491 362)  (491 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (499 362)  (499 362)  routing T_9_22.sp4_h_r_38 <X> T_9_22.lc_trk_g2_6
 (18 11)  (492 363)  (492 363)  routing T_9_22.sp4_h_l_16 <X> T_9_22.lc_trk_g2_5
 (22 11)  (496 363)  (496 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (497 363)  (497 363)  routing T_9_22.sp4_h_r_38 <X> T_9_22.lc_trk_g2_6
 (24 11)  (498 363)  (498 363)  routing T_9_22.sp4_h_r_38 <X> T_9_22.lc_trk_g2_6
 (0 14)  (474 366)  (474 366)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 366)  (475 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (474 367)  (474 367)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/s_r


LogicTile_11_22

 (12 6)  (594 358)  (594 358)  routing T_11_22.sp4_v_b_5 <X> T_11_22.sp4_h_l_40


IpCon_Tile_25_22

 (36 0)  (1366 352)  (1366 352)  LC_0 Logic Functioning bit
 (37 0)  (1367 352)  (1367 352)  LC_0 Logic Functioning bit
 (42 0)  (1372 352)  (1372 352)  LC_0 Logic Functioning bit
 (43 0)  (1373 352)  (1373 352)  LC_0 Logic Functioning bit
 (50 0)  (1380 352)  (1380 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 353)  (1366 353)  LC_0 Logic Functioning bit
 (37 1)  (1367 353)  (1367 353)  LC_0 Logic Functioning bit
 (42 1)  (1372 353)  (1372 353)  LC_0 Logic Functioning bit
 (43 1)  (1373 353)  (1373 353)  LC_0 Logic Functioning bit
 (36 2)  (1366 354)  (1366 354)  LC_1 Logic Functioning bit
 (37 2)  (1367 354)  (1367 354)  LC_1 Logic Functioning bit
 (42 2)  (1372 354)  (1372 354)  LC_1 Logic Functioning bit
 (43 2)  (1373 354)  (1373 354)  LC_1 Logic Functioning bit
 (50 2)  (1380 354)  (1380 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 355)  (1366 355)  LC_1 Logic Functioning bit
 (37 3)  (1367 355)  (1367 355)  LC_1 Logic Functioning bit
 (42 3)  (1372 355)  (1372 355)  LC_1 Logic Functioning bit
 (43 3)  (1373 355)  (1373 355)  LC_1 Logic Functioning bit
 (36 4)  (1366 356)  (1366 356)  LC_2 Logic Functioning bit
 (37 4)  (1367 356)  (1367 356)  LC_2 Logic Functioning bit
 (42 4)  (1372 356)  (1372 356)  LC_2 Logic Functioning bit
 (43 4)  (1373 356)  (1373 356)  LC_2 Logic Functioning bit
 (50 4)  (1380 356)  (1380 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 357)  (1366 357)  LC_2 Logic Functioning bit
 (37 5)  (1367 357)  (1367 357)  LC_2 Logic Functioning bit
 (42 5)  (1372 357)  (1372 357)  LC_2 Logic Functioning bit
 (43 5)  (1373 357)  (1373 357)  LC_2 Logic Functioning bit
 (36 6)  (1366 358)  (1366 358)  LC_3 Logic Functioning bit
 (37 6)  (1367 358)  (1367 358)  LC_3 Logic Functioning bit
 (42 6)  (1372 358)  (1372 358)  LC_3 Logic Functioning bit
 (43 6)  (1373 358)  (1373 358)  LC_3 Logic Functioning bit
 (50 6)  (1380 358)  (1380 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 359)  (1366 359)  LC_3 Logic Functioning bit
 (37 7)  (1367 359)  (1367 359)  LC_3 Logic Functioning bit
 (42 7)  (1372 359)  (1372 359)  LC_3 Logic Functioning bit
 (43 7)  (1373 359)  (1373 359)  LC_3 Logic Functioning bit
 (36 8)  (1366 360)  (1366 360)  LC_4 Logic Functioning bit
 (37 8)  (1367 360)  (1367 360)  LC_4 Logic Functioning bit
 (42 8)  (1372 360)  (1372 360)  LC_4 Logic Functioning bit
 (43 8)  (1373 360)  (1373 360)  LC_4 Logic Functioning bit
 (50 8)  (1380 360)  (1380 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 361)  (1366 361)  LC_4 Logic Functioning bit
 (37 9)  (1367 361)  (1367 361)  LC_4 Logic Functioning bit
 (42 9)  (1372 361)  (1372 361)  LC_4 Logic Functioning bit
 (43 9)  (1373 361)  (1373 361)  LC_4 Logic Functioning bit
 (36 10)  (1366 362)  (1366 362)  LC_5 Logic Functioning bit
 (37 10)  (1367 362)  (1367 362)  LC_5 Logic Functioning bit
 (42 10)  (1372 362)  (1372 362)  LC_5 Logic Functioning bit
 (43 10)  (1373 362)  (1373 362)  LC_5 Logic Functioning bit
 (50 10)  (1380 362)  (1380 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 363)  (1366 363)  LC_5 Logic Functioning bit
 (37 11)  (1367 363)  (1367 363)  LC_5 Logic Functioning bit
 (42 11)  (1372 363)  (1372 363)  LC_5 Logic Functioning bit
 (43 11)  (1373 363)  (1373 363)  LC_5 Logic Functioning bit
 (36 12)  (1366 364)  (1366 364)  LC_6 Logic Functioning bit
 (37 12)  (1367 364)  (1367 364)  LC_6 Logic Functioning bit
 (42 12)  (1372 364)  (1372 364)  LC_6 Logic Functioning bit
 (43 12)  (1373 364)  (1373 364)  LC_6 Logic Functioning bit
 (50 12)  (1380 364)  (1380 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 365)  (1366 365)  LC_6 Logic Functioning bit
 (37 13)  (1367 365)  (1367 365)  LC_6 Logic Functioning bit
 (42 13)  (1372 365)  (1372 365)  LC_6 Logic Functioning bit
 (43 13)  (1373 365)  (1373 365)  LC_6 Logic Functioning bit
 (36 14)  (1366 366)  (1366 366)  LC_7 Logic Functioning bit
 (37 14)  (1367 366)  (1367 366)  LC_7 Logic Functioning bit
 (42 14)  (1372 366)  (1372 366)  LC_7 Logic Functioning bit
 (43 14)  (1373 366)  (1373 366)  LC_7 Logic Functioning bit
 (50 14)  (1380 366)  (1380 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 367)  (1366 367)  LC_7 Logic Functioning bit
 (37 15)  (1367 367)  (1367 367)  LC_7 Logic Functioning bit
 (42 15)  (1372 367)  (1372 367)  LC_7 Logic Functioning bit
 (43 15)  (1373 367)  (1373 367)  LC_7 Logic Functioning bit


IpCon_Tile_0_21

 (36 0)  (36 336)  (36 336)  LC_0 Logic Functioning bit
 (37 0)  (37 336)  (37 336)  LC_0 Logic Functioning bit
 (42 0)  (42 336)  (42 336)  LC_0 Logic Functioning bit
 (43 0)  (43 336)  (43 336)  LC_0 Logic Functioning bit
 (50 0)  (50 336)  (50 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 337)  (36 337)  LC_0 Logic Functioning bit
 (37 1)  (37 337)  (37 337)  LC_0 Logic Functioning bit
 (42 1)  (42 337)  (42 337)  LC_0 Logic Functioning bit
 (43 1)  (43 337)  (43 337)  LC_0 Logic Functioning bit
 (36 2)  (36 338)  (36 338)  LC_1 Logic Functioning bit
 (37 2)  (37 338)  (37 338)  LC_1 Logic Functioning bit
 (42 2)  (42 338)  (42 338)  LC_1 Logic Functioning bit
 (43 2)  (43 338)  (43 338)  LC_1 Logic Functioning bit
 (50 2)  (50 338)  (50 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 339)  (36 339)  LC_1 Logic Functioning bit
 (37 3)  (37 339)  (37 339)  LC_1 Logic Functioning bit
 (42 3)  (42 339)  (42 339)  LC_1 Logic Functioning bit
 (43 3)  (43 339)  (43 339)  LC_1 Logic Functioning bit
 (36 4)  (36 340)  (36 340)  LC_2 Logic Functioning bit
 (37 4)  (37 340)  (37 340)  LC_2 Logic Functioning bit
 (42 4)  (42 340)  (42 340)  LC_2 Logic Functioning bit
 (43 4)  (43 340)  (43 340)  LC_2 Logic Functioning bit
 (50 4)  (50 340)  (50 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 341)  (36 341)  LC_2 Logic Functioning bit
 (37 5)  (37 341)  (37 341)  LC_2 Logic Functioning bit
 (42 5)  (42 341)  (42 341)  LC_2 Logic Functioning bit
 (43 5)  (43 341)  (43 341)  LC_2 Logic Functioning bit
 (36 6)  (36 342)  (36 342)  LC_3 Logic Functioning bit
 (37 6)  (37 342)  (37 342)  LC_3 Logic Functioning bit
 (42 6)  (42 342)  (42 342)  LC_3 Logic Functioning bit
 (43 6)  (43 342)  (43 342)  LC_3 Logic Functioning bit
 (50 6)  (50 342)  (50 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 343)  (36 343)  LC_3 Logic Functioning bit
 (37 7)  (37 343)  (37 343)  LC_3 Logic Functioning bit
 (42 7)  (42 343)  (42 343)  LC_3 Logic Functioning bit
 (43 7)  (43 343)  (43 343)  LC_3 Logic Functioning bit
 (36 8)  (36 344)  (36 344)  LC_4 Logic Functioning bit
 (37 8)  (37 344)  (37 344)  LC_4 Logic Functioning bit
 (42 8)  (42 344)  (42 344)  LC_4 Logic Functioning bit
 (43 8)  (43 344)  (43 344)  LC_4 Logic Functioning bit
 (50 8)  (50 344)  (50 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 345)  (36 345)  LC_4 Logic Functioning bit
 (37 9)  (37 345)  (37 345)  LC_4 Logic Functioning bit
 (42 9)  (42 345)  (42 345)  LC_4 Logic Functioning bit
 (43 9)  (43 345)  (43 345)  LC_4 Logic Functioning bit
 (36 10)  (36 346)  (36 346)  LC_5 Logic Functioning bit
 (37 10)  (37 346)  (37 346)  LC_5 Logic Functioning bit
 (42 10)  (42 346)  (42 346)  LC_5 Logic Functioning bit
 (43 10)  (43 346)  (43 346)  LC_5 Logic Functioning bit
 (50 10)  (50 346)  (50 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 347)  (36 347)  LC_5 Logic Functioning bit
 (37 11)  (37 347)  (37 347)  LC_5 Logic Functioning bit
 (42 11)  (42 347)  (42 347)  LC_5 Logic Functioning bit
 (43 11)  (43 347)  (43 347)  LC_5 Logic Functioning bit
 (36 12)  (36 348)  (36 348)  LC_6 Logic Functioning bit
 (37 12)  (37 348)  (37 348)  LC_6 Logic Functioning bit
 (42 12)  (42 348)  (42 348)  LC_6 Logic Functioning bit
 (43 12)  (43 348)  (43 348)  LC_6 Logic Functioning bit
 (50 12)  (50 348)  (50 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 349)  (36 349)  LC_6 Logic Functioning bit
 (37 13)  (37 349)  (37 349)  LC_6 Logic Functioning bit
 (42 13)  (42 349)  (42 349)  LC_6 Logic Functioning bit
 (43 13)  (43 349)  (43 349)  LC_6 Logic Functioning bit
 (36 14)  (36 350)  (36 350)  LC_7 Logic Functioning bit
 (37 14)  (37 350)  (37 350)  LC_7 Logic Functioning bit
 (42 14)  (42 350)  (42 350)  LC_7 Logic Functioning bit
 (43 14)  (43 350)  (43 350)  LC_7 Logic Functioning bit
 (50 14)  (50 350)  (50 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 351)  (36 351)  LC_7 Logic Functioning bit
 (37 15)  (37 351)  (37 351)  LC_7 Logic Functioning bit
 (42 15)  (42 351)  (42 351)  LC_7 Logic Functioning bit
 (43 15)  (43 351)  (43 351)  LC_7 Logic Functioning bit


LogicTile_1_21

 (14 0)  (68 336)  (68 336)  routing T_1_21.sp4_h_l_5 <X> T_1_21.lc_trk_g0_0
 (14 1)  (68 337)  (68 337)  routing T_1_21.sp4_h_l_5 <X> T_1_21.lc_trk_g0_0
 (15 1)  (69 337)  (69 337)  routing T_1_21.sp4_h_l_5 <X> T_1_21.lc_trk_g0_0
 (16 1)  (70 337)  (70 337)  routing T_1_21.sp4_h_l_5 <X> T_1_21.lc_trk_g0_0
 (17 1)  (71 337)  (71 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 3)  (76 339)  (76 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (78 339)  (78 339)  routing T_1_21.top_op_6 <X> T_1_21.lc_trk_g0_6
 (25 3)  (79 339)  (79 339)  routing T_1_21.top_op_6 <X> T_1_21.lc_trk_g0_6
 (11 6)  (65 342)  (65 342)  routing T_1_21.sp4_h_r_11 <X> T_1_21.sp4_v_t_40
 (13 6)  (67 342)  (67 342)  routing T_1_21.sp4_h_r_11 <X> T_1_21.sp4_v_t_40
 (12 7)  (66 343)  (66 343)  routing T_1_21.sp4_h_r_11 <X> T_1_21.sp4_v_t_40
 (8 8)  (62 344)  (62 344)  routing T_1_21.sp4_v_b_1 <X> T_1_21.sp4_h_r_7
 (9 8)  (63 344)  (63 344)  routing T_1_21.sp4_v_b_1 <X> T_1_21.sp4_h_r_7
 (10 8)  (64 344)  (64 344)  routing T_1_21.sp4_v_b_1 <X> T_1_21.sp4_h_r_7
 (16 10)  (70 346)  (70 346)  routing T_1_21.sp12_v_b_21 <X> T_1_21.lc_trk_g2_5
 (17 10)  (71 346)  (71 346)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (72 347)  (72 347)  routing T_1_21.sp12_v_b_21 <X> T_1_21.lc_trk_g2_5
 (22 12)  (76 348)  (76 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (77 348)  (77 348)  routing T_1_21.sp12_v_b_19 <X> T_1_21.lc_trk_g3_3
 (26 12)  (80 348)  (80 348)  routing T_1_21.lc_trk_g0_6 <X> T_1_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (81 348)  (81 348)  routing T_1_21.lc_trk_g3_0 <X> T_1_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (82 348)  (82 348)  routing T_1_21.lc_trk_g3_0 <X> T_1_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 348)  (83 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (85 348)  (85 348)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 348)  (86 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 348)  (87 348)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 348)  (90 348)  LC_6 Logic Functioning bit
 (38 12)  (92 348)  (92 348)  LC_6 Logic Functioning bit
 (14 13)  (68 349)  (68 349)  routing T_1_21.sp12_v_b_16 <X> T_1_21.lc_trk_g3_0
 (16 13)  (70 349)  (70 349)  routing T_1_21.sp12_v_b_16 <X> T_1_21.lc_trk_g3_0
 (17 13)  (71 349)  (71 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (75 349)  (75 349)  routing T_1_21.sp12_v_b_19 <X> T_1_21.lc_trk_g3_3
 (26 13)  (80 349)  (80 349)  routing T_1_21.lc_trk_g0_6 <X> T_1_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 349)  (83 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (90 349)  (90 349)  LC_6 Logic Functioning bit
 (37 13)  (91 349)  (91 349)  LC_6 Logic Functioning bit
 (38 13)  (92 349)  (92 349)  LC_6 Logic Functioning bit
 (39 13)  (93 349)  (93 349)  LC_6 Logic Functioning bit
 (41 13)  (95 349)  (95 349)  LC_6 Logic Functioning bit
 (43 13)  (97 349)  (97 349)  LC_6 Logic Functioning bit
 (29 14)  (83 350)  (83 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (86 350)  (86 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 350)  (87 350)  routing T_1_21.lc_trk_g3_3 <X> T_1_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (88 350)  (88 350)  routing T_1_21.lc_trk_g3_3 <X> T_1_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 350)  (90 350)  LC_7 Logic Functioning bit
 (37 14)  (91 350)  (91 350)  LC_7 Logic Functioning bit
 (39 14)  (93 350)  (93 350)  LC_7 Logic Functioning bit
 (43 14)  (97 350)  (97 350)  LC_7 Logic Functioning bit
 (50 14)  (104 350)  (104 350)  Cascade bit: LH_LC07_inmux02_5

 (31 15)  (85 351)  (85 351)  routing T_1_21.lc_trk_g3_3 <X> T_1_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 351)  (90 351)  LC_7 Logic Functioning bit
 (37 15)  (91 351)  (91 351)  LC_7 Logic Functioning bit
 (39 15)  (93 351)  (93 351)  LC_7 Logic Functioning bit
 (43 15)  (97 351)  (97 351)  LC_7 Logic Functioning bit
 (46 15)  (100 351)  (100 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_2_21

 (8 0)  (116 336)  (116 336)  routing T_2_21.sp4_v_b_1 <X> T_2_21.sp4_h_r_1
 (9 0)  (117 336)  (117 336)  routing T_2_21.sp4_v_b_1 <X> T_2_21.sp4_h_r_1
 (17 0)  (125 336)  (125 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (126 336)  (126 336)  routing T_2_21.wire_logic_cluster/lc_1/out <X> T_2_21.lc_trk_g0_1
 (25 0)  (133 336)  (133 336)  routing T_2_21.sp4_h_l_7 <X> T_2_21.lc_trk_g0_2
 (22 1)  (130 337)  (130 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (131 337)  (131 337)  routing T_2_21.sp4_h_l_7 <X> T_2_21.lc_trk_g0_2
 (24 1)  (132 337)  (132 337)  routing T_2_21.sp4_h_l_7 <X> T_2_21.lc_trk_g0_2
 (25 1)  (133 337)  (133 337)  routing T_2_21.sp4_h_l_7 <X> T_2_21.lc_trk_g0_2
 (0 2)  (108 338)  (108 338)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (1 2)  (109 338)  (109 338)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (2 2)  (110 338)  (110 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (134 338)  (134 338)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (135 338)  (135 338)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 338)  (136 338)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 338)  (137 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 338)  (139 338)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 338)  (140 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 338)  (141 338)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 338)  (144 338)  LC_1 Logic Functioning bit
 (37 2)  (145 338)  (145 338)  LC_1 Logic Functioning bit
 (38 2)  (146 338)  (146 338)  LC_1 Logic Functioning bit
 (42 2)  (150 338)  (150 338)  LC_1 Logic Functioning bit
 (45 2)  (153 338)  (153 338)  LC_1 Logic Functioning bit
 (52 2)  (160 338)  (160 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (108 339)  (108 339)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (27 3)  (135 339)  (135 339)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 339)  (136 339)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 339)  (137 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 339)  (138 339)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 339)  (139 339)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 339)  (140 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (144 339)  (144 339)  LC_1 Logic Functioning bit
 (40 3)  (148 339)  (148 339)  LC_1 Logic Functioning bit
 (42 3)  (150 339)  (150 339)  LC_1 Logic Functioning bit
 (43 3)  (151 339)  (151 339)  LC_1 Logic Functioning bit
 (10 4)  (118 340)  (118 340)  routing T_2_21.sp4_v_t_46 <X> T_2_21.sp4_h_r_4
 (15 4)  (123 340)  (123 340)  routing T_2_21.sp4_v_b_17 <X> T_2_21.lc_trk_g1_1
 (16 4)  (124 340)  (124 340)  routing T_2_21.sp4_v_b_17 <X> T_2_21.lc_trk_g1_1
 (17 4)  (125 340)  (125 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 5)  (130 341)  (130 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (132 341)  (132 341)  routing T_2_21.bot_op_2 <X> T_2_21.lc_trk_g1_2
 (15 6)  (123 342)  (123 342)  routing T_2_21.bot_op_5 <X> T_2_21.lc_trk_g1_5
 (17 6)  (125 342)  (125 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (8 7)  (116 343)  (116 343)  routing T_2_21.sp4_h_r_10 <X> T_2_21.sp4_v_t_41
 (9 7)  (117 343)  (117 343)  routing T_2_21.sp4_h_r_10 <X> T_2_21.sp4_v_t_41
 (10 7)  (118 343)  (118 343)  routing T_2_21.sp4_h_r_10 <X> T_2_21.sp4_v_t_41
 (25 8)  (133 344)  (133 344)  routing T_2_21.sp4_v_b_26 <X> T_2_21.lc_trk_g2_2
 (27 8)  (135 344)  (135 344)  routing T_2_21.lc_trk_g1_2 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 344)  (137 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (139 344)  (139 344)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 344)  (140 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 344)  (141 344)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (142 344)  (142 344)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (143 344)  (143 344)  routing T_2_21.lc_trk_g2_4 <X> T_2_21.input_2_4
 (42 8)  (150 344)  (150 344)  LC_4 Logic Functioning bit
 (43 8)  (151 344)  (151 344)  LC_4 Logic Functioning bit
 (45 8)  (153 344)  (153 344)  LC_4 Logic Functioning bit
 (46 8)  (154 344)  (154 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (112 345)  (112 345)  routing T_2_21.sp4_v_t_36 <X> T_2_21.sp4_h_r_6
 (22 9)  (130 345)  (130 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (131 345)  (131 345)  routing T_2_21.sp4_v_b_26 <X> T_2_21.lc_trk_g2_2
 (26 9)  (134 345)  (134 345)  routing T_2_21.lc_trk_g0_2 <X> T_2_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 345)  (137 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 345)  (138 345)  routing T_2_21.lc_trk_g1_2 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (140 345)  (140 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (141 345)  (141 345)  routing T_2_21.lc_trk_g2_4 <X> T_2_21.input_2_4
 (36 9)  (144 345)  (144 345)  LC_4 Logic Functioning bit
 (37 9)  (145 345)  (145 345)  LC_4 Logic Functioning bit
 (38 9)  (146 345)  (146 345)  LC_4 Logic Functioning bit
 (39 9)  (147 345)  (147 345)  LC_4 Logic Functioning bit
 (42 9)  (150 345)  (150 345)  LC_4 Logic Functioning bit
 (43 9)  (151 345)  (151 345)  LC_4 Logic Functioning bit
 (13 10)  (121 346)  (121 346)  routing T_2_21.sp4_v_b_8 <X> T_2_21.sp4_v_t_45
 (14 10)  (122 346)  (122 346)  routing T_2_21.wire_logic_cluster/lc_4/out <X> T_2_21.lc_trk_g2_4
 (17 10)  (125 346)  (125 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (126 346)  (126 346)  routing T_2_21.wire_logic_cluster/lc_5/out <X> T_2_21.lc_trk_g2_5
 (21 10)  (129 346)  (129 346)  routing T_2_21.wire_logic_cluster/lc_7/out <X> T_2_21.lc_trk_g2_7
 (22 10)  (130 346)  (130 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (134 346)  (134 346)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (135 346)  (135 346)  routing T_2_21.lc_trk_g1_1 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 346)  (137 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (139 346)  (139 346)  routing T_2_21.lc_trk_g1_5 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 346)  (140 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 346)  (142 346)  routing T_2_21.lc_trk_g1_5 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 346)  (143 346)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.input_2_5
 (36 10)  (144 346)  (144 346)  LC_5 Logic Functioning bit
 (37 10)  (145 346)  (145 346)  LC_5 Logic Functioning bit
 (38 10)  (146 346)  (146 346)  LC_5 Logic Functioning bit
 (42 10)  (150 346)  (150 346)  LC_5 Logic Functioning bit
 (45 10)  (153 346)  (153 346)  LC_5 Logic Functioning bit
 (46 10)  (154 346)  (154 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (116 347)  (116 347)  routing T_2_21.sp4_h_r_7 <X> T_2_21.sp4_v_t_42
 (9 11)  (117 347)  (117 347)  routing T_2_21.sp4_h_r_7 <X> T_2_21.sp4_v_t_42
 (17 11)  (125 347)  (125 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (130 347)  (130 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (131 347)  (131 347)  routing T_2_21.sp12_v_b_14 <X> T_2_21.lc_trk_g2_6
 (27 11)  (135 347)  (135 347)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 347)  (136 347)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 347)  (137 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (140 347)  (140 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (141 347)  (141 347)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.input_2_5
 (36 11)  (144 347)  (144 347)  LC_5 Logic Functioning bit
 (40 11)  (148 347)  (148 347)  LC_5 Logic Functioning bit
 (42 11)  (150 347)  (150 347)  LC_5 Logic Functioning bit
 (43 11)  (151 347)  (151 347)  LC_5 Logic Functioning bit
 (44 11)  (152 347)  (152 347)  LC_5 Logic Functioning bit
 (46 11)  (154 347)  (154 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (6 12)  (114 348)  (114 348)  routing T_2_21.sp4_h_r_4 <X> T_2_21.sp4_v_b_9
 (13 12)  (121 348)  (121 348)  routing T_2_21.sp4_v_t_46 <X> T_2_21.sp4_v_b_11
 (17 12)  (125 348)  (125 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (129 348)  (129 348)  routing T_2_21.sp4_v_t_14 <X> T_2_21.lc_trk_g3_3
 (22 12)  (130 348)  (130 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (131 348)  (131 348)  routing T_2_21.sp4_v_t_14 <X> T_2_21.lc_trk_g3_3
 (0 14)  (108 350)  (108 350)  routing T_2_21.glb_netwk_6 <X> T_2_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 350)  (109 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (134 350)  (134 350)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (136 350)  (136 350)  routing T_2_21.lc_trk_g2_2 <X> T_2_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 350)  (137 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 350)  (140 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 350)  (141 350)  routing T_2_21.lc_trk_g3_1 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 350)  (142 350)  routing T_2_21.lc_trk_g3_1 <X> T_2_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (143 350)  (143 350)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.input_2_7
 (37 14)  (145 350)  (145 350)  LC_7 Logic Functioning bit
 (41 14)  (149 350)  (149 350)  LC_7 Logic Functioning bit
 (42 14)  (150 350)  (150 350)  LC_7 Logic Functioning bit
 (43 14)  (151 350)  (151 350)  LC_7 Logic Functioning bit
 (45 14)  (153 350)  (153 350)  LC_7 Logic Functioning bit
 (0 15)  (108 351)  (108 351)  routing T_2_21.glb_netwk_6 <X> T_2_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (122 351)  (122 351)  routing T_2_21.sp4_r_v_b_44 <X> T_2_21.lc_trk_g3_4
 (17 15)  (125 351)  (125 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (135 351)  (135 351)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (136 351)  (136 351)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 351)  (137 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 351)  (138 351)  routing T_2_21.lc_trk_g2_2 <X> T_2_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (140 351)  (140 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (141 351)  (141 351)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.input_2_7
 (35 15)  (143 351)  (143 351)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.input_2_7
 (36 15)  (144 351)  (144 351)  LC_7 Logic Functioning bit
 (37 15)  (145 351)  (145 351)  LC_7 Logic Functioning bit
 (39 15)  (147 351)  (147 351)  LC_7 Logic Functioning bit
 (43 15)  (151 351)  (151 351)  LC_7 Logic Functioning bit
 (51 15)  (159 351)  (159 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (160 351)  (160 351)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_3_21

 (17 0)  (179 336)  (179 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (180 337)  (180 337)  routing T_3_21.sp4_r_v_b_34 <X> T_3_21.lc_trk_g0_1
 (0 2)  (162 338)  (162 338)  routing T_3_21.glb_netwk_7 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (1 2)  (163 338)  (163 338)  routing T_3_21.glb_netwk_7 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (2 2)  (164 338)  (164 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (179 338)  (179 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (0 3)  (162 339)  (162 339)  routing T_3_21.glb_netwk_7 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (18 3)  (180 339)  (180 339)  routing T_3_21.sp4_r_v_b_29 <X> T_3_21.lc_trk_g0_5
 (21 4)  (183 340)  (183 340)  routing T_3_21.wire_logic_cluster/lc_3/out <X> T_3_21.lc_trk_g1_3
 (22 4)  (184 340)  (184 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 6)  (176 342)  (176 342)  routing T_3_21.sp4_h_l_1 <X> T_3_21.lc_trk_g1_4
 (17 6)  (179 342)  (179 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (180 342)  (180 342)  routing T_3_21.wire_logic_cluster/lc_5/out <X> T_3_21.lc_trk_g1_5
 (21 6)  (183 342)  (183 342)  routing T_3_21.wire_logic_cluster/lc_7/out <X> T_3_21.lc_trk_g1_7
 (22 6)  (184 342)  (184 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (188 342)  (188 342)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (189 342)  (189 342)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (190 342)  (190 342)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 342)  (191 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 342)  (194 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (196 342)  (196 342)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (197 342)  (197 342)  routing T_3_21.lc_trk_g0_5 <X> T_3_21.input_2_3
 (38 6)  (200 342)  (200 342)  LC_3 Logic Functioning bit
 (39 6)  (201 342)  (201 342)  LC_3 Logic Functioning bit
 (45 6)  (207 342)  (207 342)  LC_3 Logic Functioning bit
 (15 7)  (177 343)  (177 343)  routing T_3_21.sp4_h_l_1 <X> T_3_21.lc_trk_g1_4
 (16 7)  (178 343)  (178 343)  routing T_3_21.sp4_h_l_1 <X> T_3_21.lc_trk_g1_4
 (17 7)  (179 343)  (179 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (189 343)  (189 343)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 343)  (191 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (193 343)  (193 343)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 343)  (194 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (198 343)  (198 343)  LC_3 Logic Functioning bit
 (37 7)  (199 343)  (199 343)  LC_3 Logic Functioning bit
 (38 7)  (200 343)  (200 343)  LC_3 Logic Functioning bit
 (39 7)  (201 343)  (201 343)  LC_3 Logic Functioning bit
 (42 7)  (204 343)  (204 343)  LC_3 Logic Functioning bit
 (43 7)  (205 343)  (205 343)  LC_3 Logic Functioning bit
 (51 7)  (213 343)  (213 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 10)  (176 346)  (176 346)  routing T_3_21.bnl_op_4 <X> T_3_21.lc_trk_g2_4
 (27 10)  (189 346)  (189 346)  routing T_3_21.lc_trk_g3_3 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (190 346)  (190 346)  routing T_3_21.lc_trk_g3_3 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 346)  (191 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 346)  (193 346)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 346)  (194 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 346)  (196 346)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 346)  (197 346)  routing T_3_21.lc_trk_g0_5 <X> T_3_21.input_2_5
 (38 10)  (200 346)  (200 346)  LC_5 Logic Functioning bit
 (39 10)  (201 346)  (201 346)  LC_5 Logic Functioning bit
 (45 10)  (207 346)  (207 346)  LC_5 Logic Functioning bit
 (14 11)  (176 347)  (176 347)  routing T_3_21.bnl_op_4 <X> T_3_21.lc_trk_g2_4
 (17 11)  (179 347)  (179 347)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (29 11)  (191 347)  (191 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 347)  (192 347)  routing T_3_21.lc_trk_g3_3 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 347)  (194 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (198 347)  (198 347)  LC_5 Logic Functioning bit
 (37 11)  (199 347)  (199 347)  LC_5 Logic Functioning bit
 (38 11)  (200 347)  (200 347)  LC_5 Logic Functioning bit
 (39 11)  (201 347)  (201 347)  LC_5 Logic Functioning bit
 (42 11)  (204 347)  (204 347)  LC_5 Logic Functioning bit
 (43 11)  (205 347)  (205 347)  LC_5 Logic Functioning bit
 (53 11)  (215 347)  (215 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (179 348)  (179 348)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (180 348)  (180 348)  routing T_3_21.bnl_op_1 <X> T_3_21.lc_trk_g3_1
 (21 12)  (183 348)  (183 348)  routing T_3_21.bnl_op_3 <X> T_3_21.lc_trk_g3_3
 (22 12)  (184 348)  (184 348)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (18 13)  (180 349)  (180 349)  routing T_3_21.bnl_op_1 <X> T_3_21.lc_trk_g3_1
 (21 13)  (183 349)  (183 349)  routing T_3_21.bnl_op_3 <X> T_3_21.lc_trk_g3_3
 (0 14)  (162 350)  (162 350)  routing T_3_21.glb_netwk_6 <X> T_3_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 350)  (163 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (166 350)  (166 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (6 14)  (168 350)  (168 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (26 14)  (188 350)  (188 350)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (190 350)  (190 350)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 350)  (191 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 350)  (192 350)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (193 350)  (193 350)  routing T_3_21.lc_trk_g1_7 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 350)  (194 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (196 350)  (196 350)  routing T_3_21.lc_trk_g1_7 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 350)  (197 350)  routing T_3_21.lc_trk_g0_5 <X> T_3_21.input_2_7
 (38 14)  (200 350)  (200 350)  LC_7 Logic Functioning bit
 (39 14)  (201 350)  (201 350)  LC_7 Logic Functioning bit
 (45 14)  (207 350)  (207 350)  LC_7 Logic Functioning bit
 (0 15)  (162 351)  (162 351)  routing T_3_21.glb_netwk_6 <X> T_3_21.wire_logic_cluster/lc_7/s_r
 (5 15)  (167 351)  (167 351)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (17 15)  (179 351)  (179 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (189 351)  (189 351)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 351)  (190 351)  routing T_3_21.lc_trk_g3_4 <X> T_3_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 351)  (191 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 351)  (193 351)  routing T_3_21.lc_trk_g1_7 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (194 351)  (194 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (198 351)  (198 351)  LC_7 Logic Functioning bit
 (37 15)  (199 351)  (199 351)  LC_7 Logic Functioning bit
 (38 15)  (200 351)  (200 351)  LC_7 Logic Functioning bit
 (39 15)  (201 351)  (201 351)  LC_7 Logic Functioning bit
 (42 15)  (204 351)  (204 351)  LC_7 Logic Functioning bit
 (43 15)  (205 351)  (205 351)  LC_7 Logic Functioning bit


LogicTile_4_21

 (25 0)  (241 336)  (241 336)  routing T_4_21.wire_logic_cluster/lc_2/out <X> T_4_21.lc_trk_g0_2
 (11 1)  (227 337)  (227 337)  routing T_4_21.sp4_h_l_39 <X> T_4_21.sp4_h_r_2
 (22 1)  (238 337)  (238 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (216 338)  (216 338)  routing T_4_21.glb_netwk_7 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (1 2)  (217 338)  (217 338)  routing T_4_21.glb_netwk_7 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (2 2)  (218 338)  (218 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (241 338)  (241 338)  routing T_4_21.sp4_h_r_14 <X> T_4_21.lc_trk_g0_6
 (0 3)  (216 339)  (216 339)  routing T_4_21.glb_netwk_7 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (5 3)  (221 339)  (221 339)  routing T_4_21.sp4_h_l_37 <X> T_4_21.sp4_v_t_37
 (22 3)  (238 339)  (238 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (239 339)  (239 339)  routing T_4_21.sp4_h_r_14 <X> T_4_21.lc_trk_g0_6
 (24 3)  (240 339)  (240 339)  routing T_4_21.sp4_h_r_14 <X> T_4_21.lc_trk_g0_6
 (5 4)  (221 340)  (221 340)  routing T_4_21.sp4_h_l_37 <X> T_4_21.sp4_h_r_3
 (21 4)  (237 340)  (237 340)  routing T_4_21.sp4_h_r_11 <X> T_4_21.lc_trk_g1_3
 (22 4)  (238 340)  (238 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (239 340)  (239 340)  routing T_4_21.sp4_h_r_11 <X> T_4_21.lc_trk_g1_3
 (24 4)  (240 340)  (240 340)  routing T_4_21.sp4_h_r_11 <X> T_4_21.lc_trk_g1_3
 (25 4)  (241 340)  (241 340)  routing T_4_21.sp4_v_b_10 <X> T_4_21.lc_trk_g1_2
 (27 4)  (243 340)  (243 340)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 340)  (245 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 340)  (246 340)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (247 340)  (247 340)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 340)  (248 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 340)  (249 340)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 340)  (250 340)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 340)  (252 340)  LC_2 Logic Functioning bit
 (42 4)  (258 340)  (258 340)  LC_2 Logic Functioning bit
 (43 4)  (259 340)  (259 340)  LC_2 Logic Functioning bit
 (45 4)  (261 340)  (261 340)  LC_2 Logic Functioning bit
 (52 4)  (268 340)  (268 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (220 341)  (220 341)  routing T_4_21.sp4_h_l_37 <X> T_4_21.sp4_h_r_3
 (14 5)  (230 341)  (230 341)  routing T_4_21.sp12_h_r_16 <X> T_4_21.lc_trk_g1_0
 (16 5)  (232 341)  (232 341)  routing T_4_21.sp12_h_r_16 <X> T_4_21.lc_trk_g1_0
 (17 5)  (233 341)  (233 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (238 341)  (238 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (239 341)  (239 341)  routing T_4_21.sp4_v_b_10 <X> T_4_21.lc_trk_g1_2
 (25 5)  (241 341)  (241 341)  routing T_4_21.sp4_v_b_10 <X> T_4_21.lc_trk_g1_2
 (26 5)  (242 341)  (242 341)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (243 341)  (243 341)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 341)  (245 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 341)  (246 341)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 341)  (247 341)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 341)  (248 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (251 341)  (251 341)  routing T_4_21.lc_trk_g0_2 <X> T_4_21.input_2_2
 (36 5)  (252 341)  (252 341)  LC_2 Logic Functioning bit
 (37 5)  (253 341)  (253 341)  LC_2 Logic Functioning bit
 (38 5)  (254 341)  (254 341)  LC_2 Logic Functioning bit
 (41 5)  (257 341)  (257 341)  LC_2 Logic Functioning bit
 (42 5)  (258 341)  (258 341)  LC_2 Logic Functioning bit
 (43 5)  (259 341)  (259 341)  LC_2 Logic Functioning bit
 (44 5)  (260 341)  (260 341)  LC_2 Logic Functioning bit
 (12 6)  (228 342)  (228 342)  routing T_4_21.sp4_v_t_46 <X> T_4_21.sp4_h_l_40
 (11 7)  (227 343)  (227 343)  routing T_4_21.sp4_v_t_46 <X> T_4_21.sp4_h_l_40
 (13 7)  (229 343)  (229 343)  routing T_4_21.sp4_v_t_46 <X> T_4_21.sp4_h_l_40
 (22 7)  (238 343)  (238 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (240 343)  (240 343)  routing T_4_21.top_op_6 <X> T_4_21.lc_trk_g1_6
 (25 7)  (241 343)  (241 343)  routing T_4_21.top_op_6 <X> T_4_21.lc_trk_g1_6
 (11 10)  (227 346)  (227 346)  routing T_4_21.sp4_h_l_38 <X> T_4_21.sp4_v_t_45
 (8 11)  (224 347)  (224 347)  routing T_4_21.sp4_h_r_1 <X> T_4_21.sp4_v_t_42
 (9 11)  (225 347)  (225 347)  routing T_4_21.sp4_h_r_1 <X> T_4_21.sp4_v_t_42
 (10 11)  (226 347)  (226 347)  routing T_4_21.sp4_h_r_1 <X> T_4_21.sp4_v_t_42
 (17 12)  (233 348)  (233 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (234 349)  (234 349)  routing T_4_21.sp4_r_v_b_41 <X> T_4_21.lc_trk_g3_1
 (0 14)  (216 350)  (216 350)  routing T_4_21.glb_netwk_6 <X> T_4_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 350)  (217 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (27 14)  (243 350)  (243 350)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 350)  (244 350)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 350)  (245 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (247 350)  (247 350)  routing T_4_21.lc_trk_g0_6 <X> T_4_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 350)  (248 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (254 350)  (254 350)  LC_7 Logic Functioning bit
 (39 14)  (255 350)  (255 350)  LC_7 Logic Functioning bit
 (45 14)  (261 350)  (261 350)  LC_7 Logic Functioning bit
 (0 15)  (216 351)  (216 351)  routing T_4_21.glb_netwk_6 <X> T_4_21.wire_logic_cluster/lc_7/s_r
 (9 15)  (225 351)  (225 351)  routing T_4_21.sp4_v_b_10 <X> T_4_21.sp4_v_t_47
 (22 15)  (238 351)  (238 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (239 351)  (239 351)  routing T_4_21.sp4_h_r_30 <X> T_4_21.lc_trk_g3_6
 (24 15)  (240 351)  (240 351)  routing T_4_21.sp4_h_r_30 <X> T_4_21.lc_trk_g3_6
 (25 15)  (241 351)  (241 351)  routing T_4_21.sp4_h_r_30 <X> T_4_21.lc_trk_g3_6
 (27 15)  (243 351)  (243 351)  routing T_4_21.lc_trk_g1_0 <X> T_4_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 351)  (245 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (247 351)  (247 351)  routing T_4_21.lc_trk_g0_6 <X> T_4_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (248 351)  (248 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (250 351)  (250 351)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.input_2_7
 (35 15)  (251 351)  (251 351)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.input_2_7
 (36 15)  (252 351)  (252 351)  LC_7 Logic Functioning bit
 (37 15)  (253 351)  (253 351)  LC_7 Logic Functioning bit
 (38 15)  (254 351)  (254 351)  LC_7 Logic Functioning bit
 (39 15)  (255 351)  (255 351)  LC_7 Logic Functioning bit
 (42 15)  (258 351)  (258 351)  LC_7 Logic Functioning bit
 (43 15)  (259 351)  (259 351)  LC_7 Logic Functioning bit
 (46 15)  (262 351)  (262 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (267 351)  (267 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_21

 (14 0)  (284 336)  (284 336)  routing T_5_21.wire_logic_cluster/lc_0/out <X> T_5_21.lc_trk_g0_0
 (27 0)  (297 336)  (297 336)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (298 336)  (298 336)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 336)  (299 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 336)  (300 336)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (302 336)  (302 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 336)  (303 336)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 336)  (306 336)  LC_0 Logic Functioning bit
 (37 0)  (307 336)  (307 336)  LC_0 Logic Functioning bit
 (41 0)  (311 336)  (311 336)  LC_0 Logic Functioning bit
 (42 0)  (312 336)  (312 336)  LC_0 Logic Functioning bit
 (43 0)  (313 336)  (313 336)  LC_0 Logic Functioning bit
 (45 0)  (315 336)  (315 336)  LC_0 Logic Functioning bit
 (17 1)  (287 337)  (287 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (19 1)  (289 337)  (289 337)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (26 1)  (296 337)  (296 337)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (297 337)  (297 337)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 337)  (298 337)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 337)  (299 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (301 337)  (301 337)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (302 337)  (302 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (306 337)  (306 337)  LC_0 Logic Functioning bit
 (37 1)  (307 337)  (307 337)  LC_0 Logic Functioning bit
 (42 1)  (312 337)  (312 337)  LC_0 Logic Functioning bit
 (48 1)  (318 337)  (318 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (270 338)  (270 338)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (1 2)  (271 338)  (271 338)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (272 338)  (272 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (274 338)  (274 338)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_37
 (11 2)  (281 338)  (281 338)  routing T_5_21.sp4_h_r_8 <X> T_5_21.sp4_v_t_39
 (13 2)  (283 338)  (283 338)  routing T_5_21.sp4_h_r_8 <X> T_5_21.sp4_v_t_39
 (0 3)  (270 339)  (270 339)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (5 3)  (275 339)  (275 339)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_37
 (12 3)  (282 339)  (282 339)  routing T_5_21.sp4_h_r_8 <X> T_5_21.sp4_v_t_39
 (21 8)  (291 344)  (291 344)  routing T_5_21.sp4_h_r_35 <X> T_5_21.lc_trk_g2_3
 (22 8)  (292 344)  (292 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (293 344)  (293 344)  routing T_5_21.sp4_h_r_35 <X> T_5_21.lc_trk_g2_3
 (24 8)  (294 344)  (294 344)  routing T_5_21.sp4_h_r_35 <X> T_5_21.lc_trk_g2_3
 (14 11)  (284 347)  (284 347)  routing T_5_21.sp4_h_l_17 <X> T_5_21.lc_trk_g2_4
 (15 11)  (285 347)  (285 347)  routing T_5_21.sp4_h_l_17 <X> T_5_21.lc_trk_g2_4
 (16 11)  (286 347)  (286 347)  routing T_5_21.sp4_h_l_17 <X> T_5_21.lc_trk_g2_4
 (17 11)  (287 347)  (287 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 12)  (292 348)  (292 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (291 349)  (291 349)  routing T_5_21.sp4_r_v_b_43 <X> T_5_21.lc_trk_g3_3
 (0 14)  (270 350)  (270 350)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 350)  (271 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (284 350)  (284 350)  routing T_5_21.sp4_v_b_36 <X> T_5_21.lc_trk_g3_4
 (1 15)  (271 351)  (271 351)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (11 15)  (281 351)  (281 351)  routing T_5_21.sp4_h_r_3 <X> T_5_21.sp4_h_l_46
 (13 15)  (283 351)  (283 351)  routing T_5_21.sp4_h_r_3 <X> T_5_21.sp4_h_l_46
 (14 15)  (284 351)  (284 351)  routing T_5_21.sp4_v_b_36 <X> T_5_21.lc_trk_g3_4
 (16 15)  (286 351)  (286 351)  routing T_5_21.sp4_v_b_36 <X> T_5_21.lc_trk_g3_4
 (17 15)  (287 351)  (287 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


RAM_Tile_6_21

 (8 10)  (332 346)  (332 346)  routing T_6_21.sp4_h_r_11 <X> T_6_21.sp4_h_l_42
 (10 10)  (334 346)  (334 346)  routing T_6_21.sp4_h_r_11 <X> T_6_21.sp4_h_l_42


LogicTile_7_21

 (8 0)  (374 336)  (374 336)  routing T_7_21.sp4_v_b_1 <X> T_7_21.sp4_h_r_1
 (9 0)  (375 336)  (375 336)  routing T_7_21.sp4_v_b_1 <X> T_7_21.sp4_h_r_1
 (21 0)  (387 336)  (387 336)  routing T_7_21.sp4_v_b_3 <X> T_7_21.lc_trk_g0_3
 (22 0)  (388 336)  (388 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (389 336)  (389 336)  routing T_7_21.sp4_v_b_3 <X> T_7_21.lc_trk_g0_3
 (29 0)  (395 336)  (395 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 336)  (396 336)  routing T_7_21.lc_trk_g0_5 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (397 336)  (397 336)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 336)  (398 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 336)  (399 336)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (400 336)  (400 336)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (42 0)  (408 336)  (408 336)  LC_0 Logic Functioning bit
 (43 0)  (409 336)  (409 336)  LC_0 Logic Functioning bit
 (45 0)  (411 336)  (411 336)  LC_0 Logic Functioning bit
 (15 1)  (381 337)  (381 337)  routing T_7_21.sp4_v_t_5 <X> T_7_21.lc_trk_g0_0
 (16 1)  (382 337)  (382 337)  routing T_7_21.sp4_v_t_5 <X> T_7_21.lc_trk_g0_0
 (17 1)  (383 337)  (383 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (388 337)  (388 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (391 337)  (391 337)  routing T_7_21.sp4_r_v_b_33 <X> T_7_21.lc_trk_g0_2
 (29 1)  (395 337)  (395 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (398 337)  (398 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (399 337)  (399 337)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.input_2_0
 (36 1)  (402 337)  (402 337)  LC_0 Logic Functioning bit
 (37 1)  (403 337)  (403 337)  LC_0 Logic Functioning bit
 (38 1)  (404 337)  (404 337)  LC_0 Logic Functioning bit
 (39 1)  (405 337)  (405 337)  LC_0 Logic Functioning bit
 (42 1)  (408 337)  (408 337)  LC_0 Logic Functioning bit
 (43 1)  (409 337)  (409 337)  LC_0 Logic Functioning bit
 (47 1)  (413 337)  (413 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (366 338)  (366 338)  routing T_7_21.glb_netwk_7 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (1 2)  (367 338)  (367 338)  routing T_7_21.glb_netwk_7 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (368 338)  (368 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (380 338)  (380 338)  routing T_7_21.wire_logic_cluster/lc_4/out <X> T_7_21.lc_trk_g0_4
 (17 2)  (383 338)  (383 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (391 338)  (391 338)  routing T_7_21.wire_logic_cluster/lc_6/out <X> T_7_21.lc_trk_g0_6
 (0 3)  (366 339)  (366 339)  routing T_7_21.glb_netwk_7 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (17 3)  (383 339)  (383 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (384 339)  (384 339)  routing T_7_21.sp4_r_v_b_29 <X> T_7_21.lc_trk_g0_5
 (22 3)  (388 339)  (388 339)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (21 4)  (387 340)  (387 340)  routing T_7_21.wire_logic_cluster/lc_3/out <X> T_7_21.lc_trk_g1_3
 (22 4)  (388 340)  (388 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (392 340)  (392 340)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (394 340)  (394 340)  routing T_7_21.lc_trk_g2_3 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 340)  (395 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (397 340)  (397 340)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 340)  (398 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 340)  (399 340)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 340)  (400 340)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (42 4)  (408 340)  (408 340)  LC_2 Logic Functioning bit
 (43 4)  (409 340)  (409 340)  LC_2 Logic Functioning bit
 (45 4)  (411 340)  (411 340)  LC_2 Logic Functioning bit
 (26 5)  (392 341)  (392 341)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (393 341)  (393 341)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 341)  (395 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (396 341)  (396 341)  routing T_7_21.lc_trk_g2_3 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (398 341)  (398 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (399 341)  (399 341)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.input_2_2
 (35 5)  (401 341)  (401 341)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.input_2_2
 (36 5)  (402 341)  (402 341)  LC_2 Logic Functioning bit
 (37 5)  (403 341)  (403 341)  LC_2 Logic Functioning bit
 (38 5)  (404 341)  (404 341)  LC_2 Logic Functioning bit
 (39 5)  (405 341)  (405 341)  LC_2 Logic Functioning bit
 (42 5)  (408 341)  (408 341)  LC_2 Logic Functioning bit
 (43 5)  (409 341)  (409 341)  LC_2 Logic Functioning bit
 (47 5)  (413 341)  (413 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (9 6)  (375 342)  (375 342)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_h_l_41
 (10 6)  (376 342)  (376 342)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_h_l_41
 (17 6)  (383 342)  (383 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (384 342)  (384 342)  routing T_7_21.wire_logic_cluster/lc_5/out <X> T_7_21.lc_trk_g1_5
 (22 6)  (388 342)  (388 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (393 342)  (393 342)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (394 342)  (394 342)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 342)  (395 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 342)  (396 342)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (398 342)  (398 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (400 342)  (400 342)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (401 342)  (401 342)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_3
 (38 6)  (404 342)  (404 342)  LC_3 Logic Functioning bit
 (39 6)  (405 342)  (405 342)  LC_3 Logic Functioning bit
 (45 6)  (411 342)  (411 342)  LC_3 Logic Functioning bit
 (21 7)  (387 343)  (387 343)  routing T_7_21.sp4_r_v_b_31 <X> T_7_21.lc_trk_g1_7
 (28 7)  (394 343)  (394 343)  routing T_7_21.lc_trk_g2_1 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 343)  (395 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (397 343)  (397 343)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (398 343)  (398 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (399 343)  (399 343)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_3
 (34 7)  (400 343)  (400 343)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_3
 (36 7)  (402 343)  (402 343)  LC_3 Logic Functioning bit
 (37 7)  (403 343)  (403 343)  LC_3 Logic Functioning bit
 (38 7)  (404 343)  (404 343)  LC_3 Logic Functioning bit
 (39 7)  (405 343)  (405 343)  LC_3 Logic Functioning bit
 (42 7)  (408 343)  (408 343)  LC_3 Logic Functioning bit
 (43 7)  (409 343)  (409 343)  LC_3 Logic Functioning bit
 (53 7)  (419 343)  (419 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (380 344)  (380 344)  routing T_7_21.wire_logic_cluster/lc_0/out <X> T_7_21.lc_trk_g2_0
 (15 8)  (381 344)  (381 344)  routing T_7_21.sp4_h_r_33 <X> T_7_21.lc_trk_g2_1
 (16 8)  (382 344)  (382 344)  routing T_7_21.sp4_h_r_33 <X> T_7_21.lc_trk_g2_1
 (17 8)  (383 344)  (383 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (384 344)  (384 344)  routing T_7_21.sp4_h_r_33 <X> T_7_21.lc_trk_g2_1
 (21 8)  (387 344)  (387 344)  routing T_7_21.sp4_v_t_22 <X> T_7_21.lc_trk_g2_3
 (22 8)  (388 344)  (388 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (389 344)  (389 344)  routing T_7_21.sp4_v_t_22 <X> T_7_21.lc_trk_g2_3
 (25 8)  (391 344)  (391 344)  routing T_7_21.wire_logic_cluster/lc_2/out <X> T_7_21.lc_trk_g2_2
 (26 8)  (392 344)  (392 344)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (395 344)  (395 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (397 344)  (397 344)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 344)  (398 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 344)  (399 344)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 344)  (400 344)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (401 344)  (401 344)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.input_2_4
 (42 8)  (408 344)  (408 344)  LC_4 Logic Functioning bit
 (43 8)  (409 344)  (409 344)  LC_4 Logic Functioning bit
 (45 8)  (411 344)  (411 344)  LC_4 Logic Functioning bit
 (46 8)  (412 344)  (412 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (17 9)  (383 345)  (383 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (387 345)  (387 345)  routing T_7_21.sp4_v_t_22 <X> T_7_21.lc_trk_g2_3
 (22 9)  (388 345)  (388 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (392 345)  (392 345)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (394 345)  (394 345)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 345)  (395 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (396 345)  (396 345)  routing T_7_21.lc_trk_g0_3 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (398 345)  (398 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (402 345)  (402 345)  LC_4 Logic Functioning bit
 (37 9)  (403 345)  (403 345)  LC_4 Logic Functioning bit
 (38 9)  (404 345)  (404 345)  LC_4 Logic Functioning bit
 (39 9)  (405 345)  (405 345)  LC_4 Logic Functioning bit
 (42 9)  (408 345)  (408 345)  LC_4 Logic Functioning bit
 (43 9)  (409 345)  (409 345)  LC_4 Logic Functioning bit
 (51 9)  (417 345)  (417 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (383 346)  (383 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (392 346)  (392 346)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (393 346)  (393 346)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (394 346)  (394 346)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 346)  (395 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (397 346)  (397 346)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 346)  (398 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (400 346)  (400 346)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (401 346)  (401 346)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_5
 (38 10)  (404 346)  (404 346)  LC_5 Logic Functioning bit
 (39 10)  (405 346)  (405 346)  LC_5 Logic Functioning bit
 (45 10)  (411 346)  (411 346)  LC_5 Logic Functioning bit
 (22 11)  (388 347)  (388 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (394 347)  (394 347)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 347)  (395 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (398 347)  (398 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (399 347)  (399 347)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_5
 (34 11)  (400 347)  (400 347)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_5
 (36 11)  (402 347)  (402 347)  LC_5 Logic Functioning bit
 (37 11)  (403 347)  (403 347)  LC_5 Logic Functioning bit
 (38 11)  (404 347)  (404 347)  LC_5 Logic Functioning bit
 (39 11)  (405 347)  (405 347)  LC_5 Logic Functioning bit
 (42 11)  (408 347)  (408 347)  LC_5 Logic Functioning bit
 (43 11)  (409 347)  (409 347)  LC_5 Logic Functioning bit
 (51 11)  (417 347)  (417 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (380 348)  (380 348)  routing T_7_21.sp4_v_t_21 <X> T_7_21.lc_trk_g3_0
 (16 12)  (382 348)  (382 348)  routing T_7_21.sp4_v_b_33 <X> T_7_21.lc_trk_g3_1
 (17 12)  (383 348)  (383 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (384 348)  (384 348)  routing T_7_21.sp4_v_b_33 <X> T_7_21.lc_trk_g3_1
 (27 12)  (393 348)  (393 348)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 348)  (394 348)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 348)  (395 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (397 348)  (397 348)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 348)  (398 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 348)  (399 348)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 348)  (400 348)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (401 348)  (401 348)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.input_2_6
 (42 12)  (408 348)  (408 348)  LC_6 Logic Functioning bit
 (43 12)  (409 348)  (409 348)  LC_6 Logic Functioning bit
 (45 12)  (411 348)  (411 348)  LC_6 Logic Functioning bit
 (14 13)  (380 349)  (380 349)  routing T_7_21.sp4_v_t_21 <X> T_7_21.lc_trk_g3_0
 (16 13)  (382 349)  (382 349)  routing T_7_21.sp4_v_t_21 <X> T_7_21.lc_trk_g3_0
 (17 13)  (383 349)  (383 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (384 349)  (384 349)  routing T_7_21.sp4_v_b_33 <X> T_7_21.lc_trk_g3_1
 (26 13)  (392 349)  (392 349)  routing T_7_21.lc_trk_g0_2 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 349)  (395 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (398 349)  (398 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (401 349)  (401 349)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.input_2_6
 (36 13)  (402 349)  (402 349)  LC_6 Logic Functioning bit
 (37 13)  (403 349)  (403 349)  LC_6 Logic Functioning bit
 (38 13)  (404 349)  (404 349)  LC_6 Logic Functioning bit
 (39 13)  (405 349)  (405 349)  LC_6 Logic Functioning bit
 (42 13)  (408 349)  (408 349)  LC_6 Logic Functioning bit
 (43 13)  (409 349)  (409 349)  LC_6 Logic Functioning bit
 (48 13)  (414 349)  (414 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (417 349)  (417 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (366 350)  (366 350)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 350)  (367 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (378 350)  (378 350)  routing T_7_21.sp4_v_b_11 <X> T_7_21.sp4_h_l_46
 (15 14)  (381 350)  (381 350)  routing T_7_21.sp4_h_l_24 <X> T_7_21.lc_trk_g3_5
 (16 14)  (382 350)  (382 350)  routing T_7_21.sp4_h_l_24 <X> T_7_21.lc_trk_g3_5
 (17 14)  (383 350)  (383 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (384 350)  (384 350)  routing T_7_21.sp4_h_l_24 <X> T_7_21.lc_trk_g3_5
 (0 15)  (366 351)  (366 351)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/s_r
 (15 15)  (381 351)  (381 351)  routing T_7_21.sp4_v_t_33 <X> T_7_21.lc_trk_g3_4
 (16 15)  (382 351)  (382 351)  routing T_7_21.sp4_v_t_33 <X> T_7_21.lc_trk_g3_4
 (17 15)  (383 351)  (383 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_8_21

 (22 1)  (442 337)  (442 337)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (443 337)  (443 337)  routing T_8_21.sp12_h_l_17 <X> T_8_21.lc_trk_g0_2
 (25 1)  (445 337)  (445 337)  routing T_8_21.sp12_h_l_17 <X> T_8_21.lc_trk_g0_2
 (0 2)  (420 338)  (420 338)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (1 2)  (421 338)  (421 338)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (2 2)  (422 338)  (422 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (425 338)  (425 338)  routing T_8_21.sp4_v_b_0 <X> T_8_21.sp4_h_l_37
 (0 3)  (420 339)  (420 339)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (3 3)  (423 339)  (423 339)  routing T_8_21.sp12_v_b_0 <X> T_8_21.sp12_h_l_23
 (12 3)  (432 339)  (432 339)  routing T_8_21.sp4_h_l_39 <X> T_8_21.sp4_v_t_39
 (5 7)  (425 343)  (425 343)  routing T_8_21.sp4_h_l_38 <X> T_8_21.sp4_v_t_38
 (25 8)  (445 344)  (445 344)  routing T_8_21.sp4_v_t_23 <X> T_8_21.lc_trk_g2_2
 (22 9)  (442 345)  (442 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (443 345)  (443 345)  routing T_8_21.sp4_v_t_23 <X> T_8_21.lc_trk_g2_2
 (25 9)  (445 345)  (445 345)  routing T_8_21.sp4_v_t_23 <X> T_8_21.lc_trk_g2_2
 (27 12)  (447 348)  (447 348)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (448 348)  (448 348)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 348)  (449 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (451 348)  (451 348)  routing T_8_21.lc_trk_g3_6 <X> T_8_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 348)  (452 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 348)  (453 348)  routing T_8_21.lc_trk_g3_6 <X> T_8_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (454 348)  (454 348)  routing T_8_21.lc_trk_g3_6 <X> T_8_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (458 348)  (458 348)  LC_6 Logic Functioning bit
 (39 12)  (459 348)  (459 348)  LC_6 Logic Functioning bit
 (45 12)  (465 348)  (465 348)  LC_6 Logic Functioning bit
 (51 12)  (471 348)  (471 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (437 349)  (437 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (446 349)  (446 349)  routing T_8_21.lc_trk_g0_2 <X> T_8_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 349)  (449 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (451 349)  (451 349)  routing T_8_21.lc_trk_g3_6 <X> T_8_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (452 349)  (452 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (453 349)  (453 349)  routing T_8_21.lc_trk_g2_2 <X> T_8_21.input_2_6
 (35 13)  (455 349)  (455 349)  routing T_8_21.lc_trk_g2_2 <X> T_8_21.input_2_6
 (36 13)  (456 349)  (456 349)  LC_6 Logic Functioning bit
 (37 13)  (457 349)  (457 349)  LC_6 Logic Functioning bit
 (38 13)  (458 349)  (458 349)  LC_6 Logic Functioning bit
 (39 13)  (459 349)  (459 349)  LC_6 Logic Functioning bit
 (42 13)  (462 349)  (462 349)  LC_6 Logic Functioning bit
 (43 13)  (463 349)  (463 349)  LC_6 Logic Functioning bit
 (0 14)  (420 350)  (420 350)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 350)  (421 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (432 350)  (432 350)  routing T_8_21.sp4_v_t_46 <X> T_8_21.sp4_h_l_46
 (25 14)  (445 350)  (445 350)  routing T_8_21.wire_logic_cluster/lc_6/out <X> T_8_21.lc_trk_g3_6
 (0 15)  (420 351)  (420 351)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_logic_cluster/lc_7/s_r
 (11 15)  (431 351)  (431 351)  routing T_8_21.sp4_v_t_46 <X> T_8_21.sp4_h_l_46
 (22 15)  (442 351)  (442 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_9_21

 (5 6)  (479 342)  (479 342)  routing T_9_21.sp4_v_b_3 <X> T_9_21.sp4_h_l_38
 (4 15)  (478 351)  (478 351)  routing T_9_21.sp4_v_b_4 <X> T_9_21.sp4_h_l_44


LogicTile_10_21

 (12 14)  (540 350)  (540 350)  routing T_10_21.sp4_v_b_11 <X> T_10_21.sp4_h_l_46


LogicTile_11_21

 (3 11)  (585 347)  (585 347)  routing T_11_21.sp12_v_b_1 <X> T_11_21.sp12_h_l_22


IpCon_Tile_25_21

 (36 0)  (1366 336)  (1366 336)  LC_0 Logic Functioning bit
 (37 0)  (1367 336)  (1367 336)  LC_0 Logic Functioning bit
 (42 0)  (1372 336)  (1372 336)  LC_0 Logic Functioning bit
 (43 0)  (1373 336)  (1373 336)  LC_0 Logic Functioning bit
 (50 0)  (1380 336)  (1380 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 337)  (1366 337)  LC_0 Logic Functioning bit
 (37 1)  (1367 337)  (1367 337)  LC_0 Logic Functioning bit
 (42 1)  (1372 337)  (1372 337)  LC_0 Logic Functioning bit
 (43 1)  (1373 337)  (1373 337)  LC_0 Logic Functioning bit
 (36 2)  (1366 338)  (1366 338)  LC_1 Logic Functioning bit
 (37 2)  (1367 338)  (1367 338)  LC_1 Logic Functioning bit
 (42 2)  (1372 338)  (1372 338)  LC_1 Logic Functioning bit
 (43 2)  (1373 338)  (1373 338)  LC_1 Logic Functioning bit
 (50 2)  (1380 338)  (1380 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 339)  (1366 339)  LC_1 Logic Functioning bit
 (37 3)  (1367 339)  (1367 339)  LC_1 Logic Functioning bit
 (42 3)  (1372 339)  (1372 339)  LC_1 Logic Functioning bit
 (43 3)  (1373 339)  (1373 339)  LC_1 Logic Functioning bit
 (36 4)  (1366 340)  (1366 340)  LC_2 Logic Functioning bit
 (37 4)  (1367 340)  (1367 340)  LC_2 Logic Functioning bit
 (42 4)  (1372 340)  (1372 340)  LC_2 Logic Functioning bit
 (43 4)  (1373 340)  (1373 340)  LC_2 Logic Functioning bit
 (50 4)  (1380 340)  (1380 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 341)  (1366 341)  LC_2 Logic Functioning bit
 (37 5)  (1367 341)  (1367 341)  LC_2 Logic Functioning bit
 (42 5)  (1372 341)  (1372 341)  LC_2 Logic Functioning bit
 (43 5)  (1373 341)  (1373 341)  LC_2 Logic Functioning bit
 (36 6)  (1366 342)  (1366 342)  LC_3 Logic Functioning bit
 (37 6)  (1367 342)  (1367 342)  LC_3 Logic Functioning bit
 (42 6)  (1372 342)  (1372 342)  LC_3 Logic Functioning bit
 (43 6)  (1373 342)  (1373 342)  LC_3 Logic Functioning bit
 (50 6)  (1380 342)  (1380 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 343)  (1366 343)  LC_3 Logic Functioning bit
 (37 7)  (1367 343)  (1367 343)  LC_3 Logic Functioning bit
 (42 7)  (1372 343)  (1372 343)  LC_3 Logic Functioning bit
 (43 7)  (1373 343)  (1373 343)  LC_3 Logic Functioning bit
 (36 8)  (1366 344)  (1366 344)  LC_4 Logic Functioning bit
 (37 8)  (1367 344)  (1367 344)  LC_4 Logic Functioning bit
 (42 8)  (1372 344)  (1372 344)  LC_4 Logic Functioning bit
 (43 8)  (1373 344)  (1373 344)  LC_4 Logic Functioning bit
 (50 8)  (1380 344)  (1380 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 345)  (1366 345)  LC_4 Logic Functioning bit
 (37 9)  (1367 345)  (1367 345)  LC_4 Logic Functioning bit
 (42 9)  (1372 345)  (1372 345)  LC_4 Logic Functioning bit
 (43 9)  (1373 345)  (1373 345)  LC_4 Logic Functioning bit
 (36 10)  (1366 346)  (1366 346)  LC_5 Logic Functioning bit
 (37 10)  (1367 346)  (1367 346)  LC_5 Logic Functioning bit
 (42 10)  (1372 346)  (1372 346)  LC_5 Logic Functioning bit
 (43 10)  (1373 346)  (1373 346)  LC_5 Logic Functioning bit
 (50 10)  (1380 346)  (1380 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 347)  (1366 347)  LC_5 Logic Functioning bit
 (37 11)  (1367 347)  (1367 347)  LC_5 Logic Functioning bit
 (42 11)  (1372 347)  (1372 347)  LC_5 Logic Functioning bit
 (43 11)  (1373 347)  (1373 347)  LC_5 Logic Functioning bit
 (36 12)  (1366 348)  (1366 348)  LC_6 Logic Functioning bit
 (37 12)  (1367 348)  (1367 348)  LC_6 Logic Functioning bit
 (42 12)  (1372 348)  (1372 348)  LC_6 Logic Functioning bit
 (43 12)  (1373 348)  (1373 348)  LC_6 Logic Functioning bit
 (50 12)  (1380 348)  (1380 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 349)  (1366 349)  LC_6 Logic Functioning bit
 (37 13)  (1367 349)  (1367 349)  LC_6 Logic Functioning bit
 (42 13)  (1372 349)  (1372 349)  LC_6 Logic Functioning bit
 (43 13)  (1373 349)  (1373 349)  LC_6 Logic Functioning bit
 (36 14)  (1366 350)  (1366 350)  LC_7 Logic Functioning bit
 (37 14)  (1367 350)  (1367 350)  LC_7 Logic Functioning bit
 (42 14)  (1372 350)  (1372 350)  LC_7 Logic Functioning bit
 (43 14)  (1373 350)  (1373 350)  LC_7 Logic Functioning bit
 (50 14)  (1380 350)  (1380 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 351)  (1366 351)  LC_7 Logic Functioning bit
 (37 15)  (1367 351)  (1367 351)  LC_7 Logic Functioning bit
 (42 15)  (1372 351)  (1372 351)  LC_7 Logic Functioning bit
 (43 15)  (1373 351)  (1373 351)  LC_7 Logic Functioning bit


IpCon_Tile_0_20

 (36 0)  (36 320)  (36 320)  LC_0 Logic Functioning bit
 (37 0)  (37 320)  (37 320)  LC_0 Logic Functioning bit
 (42 0)  (42 320)  (42 320)  LC_0 Logic Functioning bit
 (43 0)  (43 320)  (43 320)  LC_0 Logic Functioning bit
 (50 0)  (50 320)  (50 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 321)  (36 321)  LC_0 Logic Functioning bit
 (37 1)  (37 321)  (37 321)  LC_0 Logic Functioning bit
 (42 1)  (42 321)  (42 321)  LC_0 Logic Functioning bit
 (43 1)  (43 321)  (43 321)  LC_0 Logic Functioning bit
 (36 2)  (36 322)  (36 322)  LC_1 Logic Functioning bit
 (37 2)  (37 322)  (37 322)  LC_1 Logic Functioning bit
 (42 2)  (42 322)  (42 322)  LC_1 Logic Functioning bit
 (43 2)  (43 322)  (43 322)  LC_1 Logic Functioning bit
 (50 2)  (50 322)  (50 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 323)  (36 323)  LC_1 Logic Functioning bit
 (37 3)  (37 323)  (37 323)  LC_1 Logic Functioning bit
 (42 3)  (42 323)  (42 323)  LC_1 Logic Functioning bit
 (43 3)  (43 323)  (43 323)  LC_1 Logic Functioning bit
 (36 4)  (36 324)  (36 324)  LC_2 Logic Functioning bit
 (37 4)  (37 324)  (37 324)  LC_2 Logic Functioning bit
 (42 4)  (42 324)  (42 324)  LC_2 Logic Functioning bit
 (43 4)  (43 324)  (43 324)  LC_2 Logic Functioning bit
 (50 4)  (50 324)  (50 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 325)  (36 325)  LC_2 Logic Functioning bit
 (37 5)  (37 325)  (37 325)  LC_2 Logic Functioning bit
 (42 5)  (42 325)  (42 325)  LC_2 Logic Functioning bit
 (43 5)  (43 325)  (43 325)  LC_2 Logic Functioning bit
 (36 6)  (36 326)  (36 326)  LC_3 Logic Functioning bit
 (37 6)  (37 326)  (37 326)  LC_3 Logic Functioning bit
 (42 6)  (42 326)  (42 326)  LC_3 Logic Functioning bit
 (43 6)  (43 326)  (43 326)  LC_3 Logic Functioning bit
 (50 6)  (50 326)  (50 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 327)  (36 327)  LC_3 Logic Functioning bit
 (37 7)  (37 327)  (37 327)  LC_3 Logic Functioning bit
 (42 7)  (42 327)  (42 327)  LC_3 Logic Functioning bit
 (43 7)  (43 327)  (43 327)  LC_3 Logic Functioning bit
 (36 8)  (36 328)  (36 328)  LC_4 Logic Functioning bit
 (37 8)  (37 328)  (37 328)  LC_4 Logic Functioning bit
 (42 8)  (42 328)  (42 328)  LC_4 Logic Functioning bit
 (43 8)  (43 328)  (43 328)  LC_4 Logic Functioning bit
 (50 8)  (50 328)  (50 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 329)  (36 329)  LC_4 Logic Functioning bit
 (37 9)  (37 329)  (37 329)  LC_4 Logic Functioning bit
 (42 9)  (42 329)  (42 329)  LC_4 Logic Functioning bit
 (43 9)  (43 329)  (43 329)  LC_4 Logic Functioning bit
 (36 10)  (36 330)  (36 330)  LC_5 Logic Functioning bit
 (37 10)  (37 330)  (37 330)  LC_5 Logic Functioning bit
 (42 10)  (42 330)  (42 330)  LC_5 Logic Functioning bit
 (43 10)  (43 330)  (43 330)  LC_5 Logic Functioning bit
 (50 10)  (50 330)  (50 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 331)  (36 331)  LC_5 Logic Functioning bit
 (37 11)  (37 331)  (37 331)  LC_5 Logic Functioning bit
 (42 11)  (42 331)  (42 331)  LC_5 Logic Functioning bit
 (43 11)  (43 331)  (43 331)  LC_5 Logic Functioning bit
 (36 12)  (36 332)  (36 332)  LC_6 Logic Functioning bit
 (37 12)  (37 332)  (37 332)  LC_6 Logic Functioning bit
 (42 12)  (42 332)  (42 332)  LC_6 Logic Functioning bit
 (43 12)  (43 332)  (43 332)  LC_6 Logic Functioning bit
 (50 12)  (50 332)  (50 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 333)  (36 333)  LC_6 Logic Functioning bit
 (37 13)  (37 333)  (37 333)  LC_6 Logic Functioning bit
 (42 13)  (42 333)  (42 333)  LC_6 Logic Functioning bit
 (43 13)  (43 333)  (43 333)  LC_6 Logic Functioning bit
 (19 14)  (19 334)  (19 334)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (36 14)  (36 334)  (36 334)  LC_7 Logic Functioning bit
 (37 14)  (37 334)  (37 334)  LC_7 Logic Functioning bit
 (42 14)  (42 334)  (42 334)  LC_7 Logic Functioning bit
 (43 14)  (43 334)  (43 334)  LC_7 Logic Functioning bit
 (50 14)  (50 334)  (50 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 335)  (36 335)  LC_7 Logic Functioning bit
 (37 15)  (37 335)  (37 335)  LC_7 Logic Functioning bit
 (42 15)  (42 335)  (42 335)  LC_7 Logic Functioning bit
 (43 15)  (43 335)  (43 335)  LC_7 Logic Functioning bit


LogicTile_1_20

 (32 0)  (86 320)  (86 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (88 320)  (88 320)  routing T_1_20.lc_trk_g1_0 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 320)  (90 320)  LC_0 Logic Functioning bit
 (37 0)  (91 320)  (91 320)  LC_0 Logic Functioning bit
 (38 0)  (92 320)  (92 320)  LC_0 Logic Functioning bit
 (39 0)  (93 320)  (93 320)  LC_0 Logic Functioning bit
 (45 0)  (99 320)  (99 320)  LC_0 Logic Functioning bit
 (19 1)  (73 321)  (73 321)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (36 1)  (90 321)  (90 321)  LC_0 Logic Functioning bit
 (37 1)  (91 321)  (91 321)  LC_0 Logic Functioning bit
 (38 1)  (92 321)  (92 321)  LC_0 Logic Functioning bit
 (39 1)  (93 321)  (93 321)  LC_0 Logic Functioning bit
 (0 2)  (54 322)  (54 322)  routing T_1_20.glb_netwk_7 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (1 2)  (55 322)  (55 322)  routing T_1_20.glb_netwk_7 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (2 2)  (56 322)  (56 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (54 323)  (54 323)  routing T_1_20.glb_netwk_7 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (0 4)  (54 324)  (54 324)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_7/cen
 (1 4)  (55 324)  (55 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (54 325)  (54 325)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_7/cen
 (1 5)  (55 325)  (55 325)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_7/cen
 (17 5)  (71 325)  (71 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (3 12)  (57 332)  (57 332)  routing T_1_20.sp12_v_b_1 <X> T_1_20.sp12_h_r_1
 (22 12)  (76 332)  (76 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (3 13)  (57 333)  (57 333)  routing T_1_20.sp12_v_b_1 <X> T_1_20.sp12_h_r_1
 (0 14)  (54 334)  (54 334)  routing T_1_20.glb_netwk_6 <X> T_1_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 334)  (55 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (54 335)  (54 335)  routing T_1_20.glb_netwk_6 <X> T_1_20.wire_logic_cluster/lc_7/s_r


LogicTile_2_20

 (25 0)  (133 320)  (133 320)  routing T_2_20.sp4_h_r_10 <X> T_2_20.lc_trk_g0_2
 (29 0)  (137 320)  (137 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 320)  (138 320)  routing T_2_20.lc_trk_g0_7 <X> T_2_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 320)  (140 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 320)  (144 320)  LC_0 Logic Functioning bit
 (37 0)  (145 320)  (145 320)  LC_0 Logic Functioning bit
 (38 0)  (146 320)  (146 320)  LC_0 Logic Functioning bit
 (39 0)  (147 320)  (147 320)  LC_0 Logic Functioning bit
 (44 0)  (152 320)  (152 320)  LC_0 Logic Functioning bit
 (22 1)  (130 321)  (130 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (131 321)  (131 321)  routing T_2_20.sp4_h_r_10 <X> T_2_20.lc_trk_g0_2
 (24 1)  (132 321)  (132 321)  routing T_2_20.sp4_h_r_10 <X> T_2_20.lc_trk_g0_2
 (30 1)  (138 321)  (138 321)  routing T_2_20.lc_trk_g0_7 <X> T_2_20.wire_logic_cluster/lc_0/in_1
 (36 1)  (144 321)  (144 321)  LC_0 Logic Functioning bit
 (37 1)  (145 321)  (145 321)  LC_0 Logic Functioning bit
 (38 1)  (146 321)  (146 321)  LC_0 Logic Functioning bit
 (39 1)  (147 321)  (147 321)  LC_0 Logic Functioning bit
 (49 1)  (157 321)  (157 321)  Carry_In_Mux bit 

 (51 1)  (159 321)  (159 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (108 322)  (108 322)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (1 2)  (109 322)  (109 322)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (2 2)  (110 322)  (110 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 322)  (122 322)  routing T_2_20.sp4_v_t_1 <X> T_2_20.lc_trk_g0_4
 (16 2)  (124 322)  (124 322)  routing T_2_20.sp4_v_b_13 <X> T_2_20.lc_trk_g0_5
 (17 2)  (125 322)  (125 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (126 322)  (126 322)  routing T_2_20.sp4_v_b_13 <X> T_2_20.lc_trk_g0_5
 (21 2)  (129 322)  (129 322)  routing T_2_20.sp4_v_b_7 <X> T_2_20.lc_trk_g0_7
 (22 2)  (130 322)  (130 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (131 322)  (131 322)  routing T_2_20.sp4_v_b_7 <X> T_2_20.lc_trk_g0_7
 (29 2)  (137 322)  (137 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 322)  (138 322)  routing T_2_20.lc_trk_g0_4 <X> T_2_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 322)  (140 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 322)  (144 322)  LC_1 Logic Functioning bit
 (37 2)  (145 322)  (145 322)  LC_1 Logic Functioning bit
 (38 2)  (146 322)  (146 322)  LC_1 Logic Functioning bit
 (39 2)  (147 322)  (147 322)  LC_1 Logic Functioning bit
 (44 2)  (152 322)  (152 322)  LC_1 Logic Functioning bit
 (0 3)  (108 323)  (108 323)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (14 3)  (122 323)  (122 323)  routing T_2_20.sp4_v_t_1 <X> T_2_20.lc_trk_g0_4
 (16 3)  (124 323)  (124 323)  routing T_2_20.sp4_v_t_1 <X> T_2_20.lc_trk_g0_4
 (17 3)  (125 323)  (125 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (126 323)  (126 323)  routing T_2_20.sp4_v_b_13 <X> T_2_20.lc_trk_g0_5
 (36 3)  (144 323)  (144 323)  LC_1 Logic Functioning bit
 (37 3)  (145 323)  (145 323)  LC_1 Logic Functioning bit
 (38 3)  (146 323)  (146 323)  LC_1 Logic Functioning bit
 (39 3)  (147 323)  (147 323)  LC_1 Logic Functioning bit
 (1 4)  (109 324)  (109 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (122 324)  (122 324)  routing T_2_20.sp4_v_b_8 <X> T_2_20.lc_trk_g1_0
 (25 4)  (133 324)  (133 324)  routing T_2_20.sp12_h_r_2 <X> T_2_20.lc_trk_g1_2
 (27 4)  (135 324)  (135 324)  routing T_2_20.lc_trk_g1_2 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 324)  (137 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 324)  (140 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 324)  (144 324)  LC_2 Logic Functioning bit
 (37 4)  (145 324)  (145 324)  LC_2 Logic Functioning bit
 (38 4)  (146 324)  (146 324)  LC_2 Logic Functioning bit
 (39 4)  (147 324)  (147 324)  LC_2 Logic Functioning bit
 (44 4)  (152 324)  (152 324)  LC_2 Logic Functioning bit
 (1 5)  (109 325)  (109 325)  routing T_2_20.lc_trk_g0_2 <X> T_2_20.wire_logic_cluster/lc_7/cen
 (14 5)  (122 325)  (122 325)  routing T_2_20.sp4_v_b_8 <X> T_2_20.lc_trk_g1_0
 (16 5)  (124 325)  (124 325)  routing T_2_20.sp4_v_b_8 <X> T_2_20.lc_trk_g1_0
 (17 5)  (125 325)  (125 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (130 325)  (130 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (132 325)  (132 325)  routing T_2_20.sp12_h_r_2 <X> T_2_20.lc_trk_g1_2
 (25 5)  (133 325)  (133 325)  routing T_2_20.sp12_h_r_2 <X> T_2_20.lc_trk_g1_2
 (30 5)  (138 325)  (138 325)  routing T_2_20.lc_trk_g1_2 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (144 325)  (144 325)  LC_2 Logic Functioning bit
 (37 5)  (145 325)  (145 325)  LC_2 Logic Functioning bit
 (38 5)  (146 325)  (146 325)  LC_2 Logic Functioning bit
 (39 5)  (147 325)  (147 325)  LC_2 Logic Functioning bit
 (4 6)  (112 326)  (112 326)  routing T_2_20.sp4_h_r_3 <X> T_2_20.sp4_v_t_38
 (28 6)  (136 326)  (136 326)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 326)  (137 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 326)  (138 326)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 326)  (140 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 326)  (144 326)  LC_3 Logic Functioning bit
 (37 6)  (145 326)  (145 326)  LC_3 Logic Functioning bit
 (38 6)  (146 326)  (146 326)  LC_3 Logic Functioning bit
 (39 6)  (147 326)  (147 326)  LC_3 Logic Functioning bit
 (44 6)  (152 326)  (152 326)  LC_3 Logic Functioning bit
 (5 7)  (113 327)  (113 327)  routing T_2_20.sp4_h_r_3 <X> T_2_20.sp4_v_t_38
 (22 7)  (130 327)  (130 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (131 327)  (131 327)  routing T_2_20.sp4_v_b_22 <X> T_2_20.lc_trk_g1_6
 (24 7)  (132 327)  (132 327)  routing T_2_20.sp4_v_b_22 <X> T_2_20.lc_trk_g1_6
 (30 7)  (138 327)  (138 327)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (144 327)  (144 327)  LC_3 Logic Functioning bit
 (37 7)  (145 327)  (145 327)  LC_3 Logic Functioning bit
 (38 7)  (146 327)  (146 327)  LC_3 Logic Functioning bit
 (39 7)  (147 327)  (147 327)  LC_3 Logic Functioning bit
 (27 8)  (135 328)  (135 328)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 328)  (137 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 328)  (140 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (144 328)  (144 328)  LC_4 Logic Functioning bit
 (37 8)  (145 328)  (145 328)  LC_4 Logic Functioning bit
 (38 8)  (146 328)  (146 328)  LC_4 Logic Functioning bit
 (39 8)  (147 328)  (147 328)  LC_4 Logic Functioning bit
 (44 8)  (152 328)  (152 328)  LC_4 Logic Functioning bit
 (36 9)  (144 329)  (144 329)  LC_4 Logic Functioning bit
 (37 9)  (145 329)  (145 329)  LC_4 Logic Functioning bit
 (38 9)  (146 329)  (146 329)  LC_4 Logic Functioning bit
 (39 9)  (147 329)  (147 329)  LC_4 Logic Functioning bit
 (14 10)  (122 330)  (122 330)  routing T_2_20.sp4_v_t_17 <X> T_2_20.lc_trk_g2_4
 (25 10)  (133 330)  (133 330)  routing T_2_20.sp12_v_b_6 <X> T_2_20.lc_trk_g2_6
 (28 10)  (136 330)  (136 330)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 330)  (137 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 330)  (138 330)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 330)  (140 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (143 330)  (143 330)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.input_2_5
 (36 10)  (144 330)  (144 330)  LC_5 Logic Functioning bit
 (37 10)  (145 330)  (145 330)  LC_5 Logic Functioning bit
 (38 10)  (146 330)  (146 330)  LC_5 Logic Functioning bit
 (39 10)  (147 330)  (147 330)  LC_5 Logic Functioning bit
 (44 10)  (152 330)  (152 330)  LC_5 Logic Functioning bit
 (16 11)  (124 331)  (124 331)  routing T_2_20.sp4_v_t_17 <X> T_2_20.lc_trk_g2_4
 (17 11)  (125 331)  (125 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (130 331)  (130 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (132 331)  (132 331)  routing T_2_20.sp12_v_b_6 <X> T_2_20.lc_trk_g2_6
 (25 11)  (133 331)  (133 331)  routing T_2_20.sp12_v_b_6 <X> T_2_20.lc_trk_g2_6
 (32 11)  (140 331)  (140 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (142 331)  (142 331)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.input_2_5
 (35 11)  (143 331)  (143 331)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.input_2_5
 (36 11)  (144 331)  (144 331)  LC_5 Logic Functioning bit
 (37 11)  (145 331)  (145 331)  LC_5 Logic Functioning bit
 (38 11)  (146 331)  (146 331)  LC_5 Logic Functioning bit
 (39 11)  (147 331)  (147 331)  LC_5 Logic Functioning bit
 (29 12)  (137 332)  (137 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 332)  (138 332)  routing T_2_20.lc_trk_g0_5 <X> T_2_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (140 332)  (140 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (145 332)  (145 332)  LC_6 Logic Functioning bit
 (39 12)  (147 332)  (147 332)  LC_6 Logic Functioning bit
 (41 12)  (149 332)  (149 332)  LC_6 Logic Functioning bit
 (43 12)  (151 332)  (151 332)  LC_6 Logic Functioning bit
 (45 12)  (153 332)  (153 332)  LC_6 Logic Functioning bit
 (37 13)  (145 333)  (145 333)  LC_6 Logic Functioning bit
 (39 13)  (147 333)  (147 333)  LC_6 Logic Functioning bit
 (41 13)  (149 333)  (149 333)  LC_6 Logic Functioning bit
 (43 13)  (151 333)  (151 333)  LC_6 Logic Functioning bit
 (53 13)  (161 333)  (161 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (108 334)  (108 334)  routing T_2_20.glb_netwk_6 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 334)  (109 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (119 334)  (119 334)  routing T_2_20.sp4_v_b_3 <X> T_2_20.sp4_v_t_46
 (13 14)  (121 334)  (121 334)  routing T_2_20.sp4_v_b_3 <X> T_2_20.sp4_v_t_46
 (0 15)  (108 335)  (108 335)  routing T_2_20.glb_netwk_6 <X> T_2_20.wire_logic_cluster/lc_7/s_r


LogicTile_3_20

 (21 0)  (183 320)  (183 320)  routing T_3_20.wire_logic_cluster/lc_3/out <X> T_3_20.lc_trk_g0_3
 (22 0)  (184 320)  (184 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (12 1)  (174 321)  (174 321)  routing T_3_20.sp4_h_r_2 <X> T_3_20.sp4_v_b_2
 (14 1)  (176 321)  (176 321)  routing T_3_20.sp4_r_v_b_35 <X> T_3_20.lc_trk_g0_0
 (17 1)  (179 321)  (179 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (162 322)  (162 322)  routing T_3_20.glb_netwk_7 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (1 2)  (163 322)  (163 322)  routing T_3_20.glb_netwk_7 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (2 2)  (164 322)  (164 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (188 322)  (188 322)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (191 322)  (191 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (198 322)  (198 322)  LC_1 Logic Functioning bit
 (38 2)  (200 322)  (200 322)  LC_1 Logic Functioning bit
 (41 2)  (203 322)  (203 322)  LC_1 Logic Functioning bit
 (43 2)  (205 322)  (205 322)  LC_1 Logic Functioning bit
 (0 3)  (162 323)  (162 323)  routing T_3_20.glb_netwk_7 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (22 3)  (184 323)  (184 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (186 323)  (186 323)  routing T_3_20.bot_op_6 <X> T_3_20.lc_trk_g0_6
 (26 3)  (188 323)  (188 323)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (190 323)  (190 323)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 323)  (191 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (5 4)  (167 324)  (167 324)  routing T_3_20.sp4_v_b_3 <X> T_3_20.sp4_h_r_3
 (26 4)  (188 324)  (188 324)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (189 324)  (189 324)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 324)  (190 324)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 324)  (191 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 324)  (194 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (199 324)  (199 324)  LC_2 Logic Functioning bit
 (45 4)  (207 324)  (207 324)  LC_2 Logic Functioning bit
 (46 4)  (208 324)  (208 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (212 324)  (212 324)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (168 325)  (168 325)  routing T_3_20.sp4_v_b_3 <X> T_3_20.sp4_h_r_3
 (26 5)  (188 325)  (188 325)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 325)  (191 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 325)  (192 325)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (193 325)  (193 325)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (38 5)  (200 325)  (200 325)  LC_2 Logic Functioning bit
 (41 5)  (203 325)  (203 325)  LC_2 Logic Functioning bit
 (43 5)  (205 325)  (205 325)  LC_2 Logic Functioning bit
 (26 6)  (188 326)  (188 326)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (191 326)  (191 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 326)  (193 326)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 326)  (194 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (41 6)  (203 326)  (203 326)  LC_3 Logic Functioning bit
 (42 6)  (204 326)  (204 326)  LC_3 Logic Functioning bit
 (45 6)  (207 326)  (207 326)  LC_3 Logic Functioning bit
 (46 6)  (208 326)  (208 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (9 7)  (171 327)  (171 327)  routing T_3_20.sp4_v_b_8 <X> T_3_20.sp4_v_t_41
 (10 7)  (172 327)  (172 327)  routing T_3_20.sp4_v_b_8 <X> T_3_20.sp4_v_t_41
 (26 7)  (188 327)  (188 327)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 327)  (190 327)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 327)  (191 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (193 327)  (193 327)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 327)  (194 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 327)  (197 327)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.input_2_3
 (42 7)  (204 327)  (204 327)  LC_3 Logic Functioning bit
 (43 7)  (205 327)  (205 327)  LC_3 Logic Functioning bit
 (51 7)  (213 327)  (213 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 10)  (166 330)  (166 330)  routing T_3_20.sp4_h_r_0 <X> T_3_20.sp4_v_t_43
 (6 10)  (168 330)  (168 330)  routing T_3_20.sp4_h_r_0 <X> T_3_20.sp4_v_t_43
 (22 10)  (184 330)  (184 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (5 11)  (167 331)  (167 331)  routing T_3_20.sp4_h_r_0 <X> T_3_20.sp4_v_t_43
 (10 11)  (172 331)  (172 331)  routing T_3_20.sp4_h_l_39 <X> T_3_20.sp4_v_t_42
 (25 12)  (187 332)  (187 332)  routing T_3_20.wire_logic_cluster/lc_2/out <X> T_3_20.lc_trk_g3_2
 (22 13)  (184 333)  (184 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (162 334)  (162 334)  routing T_3_20.glb_netwk_6 <X> T_3_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 334)  (163 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (2 14)  (164 334)  (164 334)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (6 14)  (168 334)  (168 334)  routing T_3_20.sp4_v_b_6 <X> T_3_20.sp4_v_t_44
 (0 15)  (162 335)  (162 335)  routing T_3_20.glb_netwk_6 <X> T_3_20.wire_logic_cluster/lc_7/s_r
 (5 15)  (167 335)  (167 335)  routing T_3_20.sp4_v_b_6 <X> T_3_20.sp4_v_t_44


LogicTile_4_20

 (22 0)  (238 320)  (238 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (240 320)  (240 320)  routing T_4_20.bot_op_3 <X> T_4_20.lc_trk_g0_3
 (26 0)  (242 320)  (242 320)  routing T_4_20.lc_trk_g0_4 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (245 320)  (245 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 320)  (248 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 320)  (250 320)  routing T_4_20.lc_trk_g1_2 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (251 320)  (251 320)  routing T_4_20.lc_trk_g1_5 <X> T_4_20.input_2_0
 (38 0)  (254 320)  (254 320)  LC_0 Logic Functioning bit
 (39 0)  (255 320)  (255 320)  LC_0 Logic Functioning bit
 (40 0)  (256 320)  (256 320)  LC_0 Logic Functioning bit
 (41 0)  (257 320)  (257 320)  LC_0 Logic Functioning bit
 (42 0)  (258 320)  (258 320)  LC_0 Logic Functioning bit
 (29 1)  (245 321)  (245 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (246 321)  (246 321)  routing T_4_20.lc_trk_g0_3 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (247 321)  (247 321)  routing T_4_20.lc_trk_g1_2 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 321)  (248 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (250 321)  (250 321)  routing T_4_20.lc_trk_g1_5 <X> T_4_20.input_2_0
 (38 1)  (254 321)  (254 321)  LC_0 Logic Functioning bit
 (39 1)  (255 321)  (255 321)  LC_0 Logic Functioning bit
 (40 1)  (256 321)  (256 321)  LC_0 Logic Functioning bit
 (41 1)  (257 321)  (257 321)  LC_0 Logic Functioning bit
 (27 2)  (243 322)  (243 322)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 322)  (245 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (247 322)  (247 322)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 322)  (248 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (250 322)  (250 322)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (253 322)  (253 322)  LC_1 Logic Functioning bit
 (39 2)  (255 322)  (255 322)  LC_1 Logic Functioning bit
 (15 3)  (231 323)  (231 323)  routing T_4_20.bot_op_4 <X> T_4_20.lc_trk_g0_4
 (17 3)  (233 323)  (233 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (238 323)  (238 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (239 323)  (239 323)  routing T_4_20.sp4_v_b_22 <X> T_4_20.lc_trk_g0_6
 (24 3)  (240 323)  (240 323)  routing T_4_20.sp4_v_b_22 <X> T_4_20.lc_trk_g0_6
 (28 3)  (244 323)  (244 323)  routing T_4_20.lc_trk_g2_1 <X> T_4_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 323)  (245 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 323)  (246 323)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (247 323)  (247 323)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (14 4)  (230 324)  (230 324)  routing T_4_20.wire_logic_cluster/lc_0/out <X> T_4_20.lc_trk_g1_0
 (21 4)  (237 324)  (237 324)  routing T_4_20.lft_op_3 <X> T_4_20.lc_trk_g1_3
 (22 4)  (238 324)  (238 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (240 324)  (240 324)  routing T_4_20.lft_op_3 <X> T_4_20.lc_trk_g1_3
 (26 4)  (242 324)  (242 324)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_2/in_0
 (32 4)  (248 324)  (248 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 324)  (249 324)  routing T_4_20.lc_trk_g2_1 <X> T_4_20.wire_logic_cluster/lc_2/in_3
 (43 4)  (259 324)  (259 324)  LC_2 Logic Functioning bit
 (17 5)  (233 325)  (233 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (238 325)  (238 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (240 325)  (240 325)  routing T_4_20.bot_op_2 <X> T_4_20.lc_trk_g1_2
 (26 5)  (242 325)  (242 325)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (243 325)  (243 325)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 325)  (245 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (248 325)  (248 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (250 325)  (250 325)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.input_2_2
 (35 5)  (251 325)  (251 325)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.input_2_2
 (42 5)  (258 325)  (258 325)  LC_2 Logic Functioning bit
 (15 6)  (231 326)  (231 326)  routing T_4_20.bot_op_5 <X> T_4_20.lc_trk_g1_5
 (17 6)  (233 326)  (233 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (237 326)  (237 326)  routing T_4_20.sp4_v_b_15 <X> T_4_20.lc_trk_g1_7
 (22 6)  (238 326)  (238 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (239 326)  (239 326)  routing T_4_20.sp4_v_b_15 <X> T_4_20.lc_trk_g1_7
 (27 6)  (243 326)  (243 326)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 326)  (244 326)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 326)  (245 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 326)  (246 326)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (247 326)  (247 326)  routing T_4_20.lc_trk_g0_4 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 326)  (248 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (256 326)  (256 326)  LC_3 Logic Functioning bit
 (42 6)  (258 326)  (258 326)  LC_3 Logic Functioning bit
 (21 7)  (237 327)  (237 327)  routing T_4_20.sp4_v_b_15 <X> T_4_20.lc_trk_g1_7
 (26 7)  (242 327)  (242 327)  routing T_4_20.lc_trk_g0_3 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 327)  (245 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (15 8)  (231 328)  (231 328)  routing T_4_20.sp4_h_r_33 <X> T_4_20.lc_trk_g2_1
 (16 8)  (232 328)  (232 328)  routing T_4_20.sp4_h_r_33 <X> T_4_20.lc_trk_g2_1
 (17 8)  (233 328)  (233 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (234 328)  (234 328)  routing T_4_20.sp4_h_r_33 <X> T_4_20.lc_trk_g2_1
 (21 8)  (237 328)  (237 328)  routing T_4_20.bnl_op_3 <X> T_4_20.lc_trk_g2_3
 (22 8)  (238 328)  (238 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (242 328)  (242 328)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (243 328)  (243 328)  routing T_4_20.lc_trk_g1_0 <X> T_4_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 328)  (245 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (248 328)  (248 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 328)  (249 328)  routing T_4_20.lc_trk_g2_3 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (39 8)  (255 328)  (255 328)  LC_4 Logic Functioning bit
 (40 8)  (256 328)  (256 328)  LC_4 Logic Functioning bit
 (42 8)  (258 328)  (258 328)  LC_4 Logic Functioning bit
 (50 8)  (266 328)  (266 328)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (237 329)  (237 329)  routing T_4_20.bnl_op_3 <X> T_4_20.lc_trk_g2_3
 (26 9)  (242 329)  (242 329)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 329)  (245 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (247 329)  (247 329)  routing T_4_20.lc_trk_g2_3 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (253 329)  (253 329)  LC_4 Logic Functioning bit
 (39 9)  (255 329)  (255 329)  LC_4 Logic Functioning bit
 (40 9)  (256 329)  (256 329)  LC_4 Logic Functioning bit
 (42 9)  (258 329)  (258 329)  LC_4 Logic Functioning bit
 (46 9)  (262 329)  (262 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (268 329)  (268 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (3 10)  (219 330)  (219 330)  routing T_4_20.sp12_v_t_22 <X> T_4_20.sp12_h_l_22
 (27 10)  (243 330)  (243 330)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 330)  (245 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 330)  (247 330)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 330)  (248 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 330)  (250 330)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (28 11)  (244 331)  (244 331)  routing T_4_20.lc_trk_g2_1 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 331)  (245 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 331)  (246 331)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (247 331)  (247 331)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (40 11)  (256 331)  (256 331)  LC_5 Logic Functioning bit
 (42 11)  (258 331)  (258 331)  LC_5 Logic Functioning bit
 (26 12)  (242 332)  (242 332)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (32 12)  (248 332)  (248 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 332)  (249 332)  routing T_4_20.lc_trk_g2_1 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (254 332)  (254 332)  LC_6 Logic Functioning bit
 (26 13)  (242 333)  (242 333)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (243 333)  (243 333)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 333)  (245 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (248 333)  (248 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (250 333)  (250 333)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.input_2_6
 (35 13)  (251 333)  (251 333)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.input_2_6
 (39 13)  (255 333)  (255 333)  LC_6 Logic Functioning bit
 (17 14)  (233 334)  (233 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_5_20

 (14 0)  (284 320)  (284 320)  routing T_5_20.wire_logic_cluster/lc_0/out <X> T_5_20.lc_trk_g0_0
 (25 0)  (295 320)  (295 320)  routing T_5_20.lft_op_2 <X> T_5_20.lc_trk_g0_2
 (28 0)  (298 320)  (298 320)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 320)  (299 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 320)  (302 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 320)  (303 320)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 320)  (306 320)  LC_0 Logic Functioning bit
 (37 0)  (307 320)  (307 320)  LC_0 Logic Functioning bit
 (41 0)  (311 320)  (311 320)  LC_0 Logic Functioning bit
 (42 0)  (312 320)  (312 320)  LC_0 Logic Functioning bit
 (43 0)  (313 320)  (313 320)  LC_0 Logic Functioning bit
 (45 0)  (315 320)  (315 320)  LC_0 Logic Functioning bit
 (51 0)  (321 320)  (321 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (17 1)  (287 321)  (287 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (292 321)  (292 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (294 321)  (294 321)  routing T_5_20.lft_op_2 <X> T_5_20.lc_trk_g0_2
 (28 1)  (298 321)  (298 321)  routing T_5_20.lc_trk_g2_0 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 321)  (299 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (301 321)  (301 321)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (302 321)  (302 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (306 321)  (306 321)  LC_0 Logic Functioning bit
 (37 1)  (307 321)  (307 321)  LC_0 Logic Functioning bit
 (43 1)  (313 321)  (313 321)  LC_0 Logic Functioning bit
 (0 2)  (270 322)  (270 322)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (1 2)  (271 322)  (271 322)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (272 322)  (272 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (295 322)  (295 322)  routing T_5_20.lft_op_6 <X> T_5_20.lc_trk_g0_6
 (27 2)  (297 322)  (297 322)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 322)  (298 322)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 322)  (299 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 322)  (302 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 322)  (304 322)  routing T_5_20.lc_trk_g1_1 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 322)  (306 322)  LC_1 Logic Functioning bit
 (37 2)  (307 322)  (307 322)  LC_1 Logic Functioning bit
 (38 2)  (308 322)  (308 322)  LC_1 Logic Functioning bit
 (41 2)  (311 322)  (311 322)  LC_1 Logic Functioning bit
 (43 2)  (313 322)  (313 322)  LC_1 Logic Functioning bit
 (45 2)  (315 322)  (315 322)  LC_1 Logic Functioning bit
 (53 2)  (323 322)  (323 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (270 323)  (270 323)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (8 3)  (278 323)  (278 323)  routing T_5_20.sp4_v_b_10 <X> T_5_20.sp4_v_t_36
 (10 3)  (280 323)  (280 323)  routing T_5_20.sp4_v_b_10 <X> T_5_20.sp4_v_t_36
 (14 3)  (284 323)  (284 323)  routing T_5_20.sp12_h_r_20 <X> T_5_20.lc_trk_g0_4
 (16 3)  (286 323)  (286 323)  routing T_5_20.sp12_h_r_20 <X> T_5_20.lc_trk_g0_4
 (17 3)  (287 323)  (287 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (292 323)  (292 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (294 323)  (294 323)  routing T_5_20.lft_op_6 <X> T_5_20.lc_trk_g0_6
 (26 3)  (296 323)  (296 323)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (298 323)  (298 323)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 323)  (299 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (302 323)  (302 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (303 323)  (303 323)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.input_2_1
 (36 3)  (306 323)  (306 323)  LC_1 Logic Functioning bit
 (41 3)  (311 323)  (311 323)  LC_1 Logic Functioning bit
 (43 3)  (313 323)  (313 323)  LC_1 Logic Functioning bit
 (15 4)  (285 324)  (285 324)  routing T_5_20.lft_op_1 <X> T_5_20.lc_trk_g1_1
 (17 4)  (287 324)  (287 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (288 324)  (288 324)  routing T_5_20.lft_op_1 <X> T_5_20.lc_trk_g1_1
 (21 4)  (291 324)  (291 324)  routing T_5_20.wire_logic_cluster/lc_3/out <X> T_5_20.lc_trk_g1_3
 (22 4)  (292 324)  (292 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (298 324)  (298 324)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 324)  (299 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 324)  (302 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 324)  (303 324)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 324)  (306 324)  LC_2 Logic Functioning bit
 (37 4)  (307 324)  (307 324)  LC_2 Logic Functioning bit
 (41 4)  (311 324)  (311 324)  LC_2 Logic Functioning bit
 (42 4)  (312 324)  (312 324)  LC_2 Logic Functioning bit
 (43 4)  (313 324)  (313 324)  LC_2 Logic Functioning bit
 (45 4)  (315 324)  (315 324)  LC_2 Logic Functioning bit
 (51 4)  (321 324)  (321 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (296 325)  (296 325)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (297 325)  (297 325)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 325)  (298 325)  routing T_5_20.lc_trk_g3_3 <X> T_5_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 325)  (299 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (301 325)  (301 325)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (302 325)  (302 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (303 325)  (303 325)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.input_2_2
 (35 5)  (305 325)  (305 325)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.input_2_2
 (36 5)  (306 325)  (306 325)  LC_2 Logic Functioning bit
 (37 5)  (307 325)  (307 325)  LC_2 Logic Functioning bit
 (43 5)  (313 325)  (313 325)  LC_2 Logic Functioning bit
 (15 6)  (285 326)  (285 326)  routing T_5_20.lft_op_5 <X> T_5_20.lc_trk_g1_5
 (17 6)  (287 326)  (287 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (288 326)  (288 326)  routing T_5_20.lft_op_5 <X> T_5_20.lc_trk_g1_5
 (21 6)  (291 326)  (291 326)  routing T_5_20.wire_logic_cluster/lc_7/out <X> T_5_20.lc_trk_g1_7
 (22 6)  (292 326)  (292 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (297 326)  (297 326)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 326)  (299 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 326)  (302 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (306 326)  (306 326)  LC_3 Logic Functioning bit
 (37 6)  (307 326)  (307 326)  LC_3 Logic Functioning bit
 (38 6)  (308 326)  (308 326)  LC_3 Logic Functioning bit
 (41 6)  (311 326)  (311 326)  LC_3 Logic Functioning bit
 (43 6)  (313 326)  (313 326)  LC_3 Logic Functioning bit
 (45 6)  (315 326)  (315 326)  LC_3 Logic Functioning bit
 (53 6)  (323 326)  (323 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (278 327)  (278 327)  routing T_5_20.sp4_h_r_4 <X> T_5_20.sp4_v_t_41
 (9 7)  (279 327)  (279 327)  routing T_5_20.sp4_h_r_4 <X> T_5_20.sp4_v_t_41
 (26 7)  (296 327)  (296 327)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 327)  (298 327)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 327)  (299 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (300 327)  (300 327)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (301 327)  (301 327)  routing T_5_20.lc_trk_g0_2 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (302 327)  (302 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (303 327)  (303 327)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.input_2_3
 (36 7)  (306 327)  (306 327)  LC_3 Logic Functioning bit
 (41 7)  (311 327)  (311 327)  LC_3 Logic Functioning bit
 (43 7)  (313 327)  (313 327)  LC_3 Logic Functioning bit
 (15 8)  (285 328)  (285 328)  routing T_5_20.sp4_h_r_33 <X> T_5_20.lc_trk_g2_1
 (16 8)  (286 328)  (286 328)  routing T_5_20.sp4_h_r_33 <X> T_5_20.lc_trk_g2_1
 (17 8)  (287 328)  (287 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (288 328)  (288 328)  routing T_5_20.sp4_h_r_33 <X> T_5_20.lc_trk_g2_1
 (21 8)  (291 328)  (291 328)  routing T_5_20.sp4_h_r_35 <X> T_5_20.lc_trk_g2_3
 (22 8)  (292 328)  (292 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (293 328)  (293 328)  routing T_5_20.sp4_h_r_35 <X> T_5_20.lc_trk_g2_3
 (24 8)  (294 328)  (294 328)  routing T_5_20.sp4_h_r_35 <X> T_5_20.lc_trk_g2_3
 (25 8)  (295 328)  (295 328)  routing T_5_20.wire_logic_cluster/lc_2/out <X> T_5_20.lc_trk_g2_2
 (26 8)  (296 328)  (296 328)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (298 328)  (298 328)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 328)  (299 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (302 328)  (302 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 328)  (303 328)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (305 328)  (305 328)  routing T_5_20.lc_trk_g2_4 <X> T_5_20.input_2_4
 (36 8)  (306 328)  (306 328)  LC_4 Logic Functioning bit
 (37 8)  (307 328)  (307 328)  LC_4 Logic Functioning bit
 (41 8)  (311 328)  (311 328)  LC_4 Logic Functioning bit
 (42 8)  (312 328)  (312 328)  LC_4 Logic Functioning bit
 (43 8)  (313 328)  (313 328)  LC_4 Logic Functioning bit
 (45 8)  (315 328)  (315 328)  LC_4 Logic Functioning bit
 (14 9)  (284 329)  (284 329)  routing T_5_20.sp4_r_v_b_32 <X> T_5_20.lc_trk_g2_0
 (17 9)  (287 329)  (287 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (292 329)  (292 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (297 329)  (297 329)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 329)  (299 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (301 329)  (301 329)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (302 329)  (302 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (303 329)  (303 329)  routing T_5_20.lc_trk_g2_4 <X> T_5_20.input_2_4
 (36 9)  (306 329)  (306 329)  LC_4 Logic Functioning bit
 (37 9)  (307 329)  (307 329)  LC_4 Logic Functioning bit
 (43 9)  (313 329)  (313 329)  LC_4 Logic Functioning bit
 (48 9)  (318 329)  (318 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (284 330)  (284 330)  routing T_5_20.wire_logic_cluster/lc_4/out <X> T_5_20.lc_trk_g2_4
 (27 10)  (297 330)  (297 330)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (298 330)  (298 330)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 330)  (299 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 330)  (300 330)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (301 330)  (301 330)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 330)  (302 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (306 330)  (306 330)  LC_5 Logic Functioning bit
 (37 10)  (307 330)  (307 330)  LC_5 Logic Functioning bit
 (38 10)  (308 330)  (308 330)  LC_5 Logic Functioning bit
 (41 10)  (311 330)  (311 330)  LC_5 Logic Functioning bit
 (43 10)  (313 330)  (313 330)  LC_5 Logic Functioning bit
 (45 10)  (315 330)  (315 330)  LC_5 Logic Functioning bit
 (46 10)  (316 330)  (316 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (287 331)  (287 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (296 331)  (296 331)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 331)  (298 331)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 331)  (299 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (301 331)  (301 331)  routing T_5_20.lc_trk_g0_6 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (302 331)  (302 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (303 331)  (303 331)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.input_2_5
 (36 11)  (306 331)  (306 331)  LC_5 Logic Functioning bit
 (41 11)  (311 331)  (311 331)  LC_5 Logic Functioning bit
 (43 11)  (313 331)  (313 331)  LC_5 Logic Functioning bit
 (17 12)  (287 332)  (287 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 332)  (288 332)  routing T_5_20.wire_logic_cluster/lc_1/out <X> T_5_20.lc_trk_g3_1
 (22 12)  (292 332)  (292 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (293 332)  (293 332)  routing T_5_20.sp4_h_r_27 <X> T_5_20.lc_trk_g3_3
 (24 12)  (294 332)  (294 332)  routing T_5_20.sp4_h_r_27 <X> T_5_20.lc_trk_g3_3
 (21 13)  (291 333)  (291 333)  routing T_5_20.sp4_h_r_27 <X> T_5_20.lc_trk_g3_3
 (1 14)  (271 334)  (271 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (287 334)  (287 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (288 334)  (288 334)  routing T_5_20.wire_logic_cluster/lc_5/out <X> T_5_20.lc_trk_g3_5
 (21 14)  (291 334)  (291 334)  routing T_5_20.sp4_v_t_26 <X> T_5_20.lc_trk_g3_7
 (22 14)  (292 334)  (292 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (293 334)  (293 334)  routing T_5_20.sp4_v_t_26 <X> T_5_20.lc_trk_g3_7
 (27 14)  (297 334)  (297 334)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 334)  (299 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 334)  (300 334)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (301 334)  (301 334)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 334)  (302 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 334)  (303 334)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (304 334)  (304 334)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (306 334)  (306 334)  LC_7 Logic Functioning bit
 (37 14)  (307 334)  (307 334)  LC_7 Logic Functioning bit
 (38 14)  (308 334)  (308 334)  LC_7 Logic Functioning bit
 (41 14)  (311 334)  (311 334)  LC_7 Logic Functioning bit
 (43 14)  (313 334)  (313 334)  LC_7 Logic Functioning bit
 (45 14)  (315 334)  (315 334)  LC_7 Logic Functioning bit
 (1 15)  (271 335)  (271 335)  routing T_5_20.lc_trk_g0_4 <X> T_5_20.wire_logic_cluster/lc_7/s_r
 (21 15)  (291 335)  (291 335)  routing T_5_20.sp4_v_t_26 <X> T_5_20.lc_trk_g3_7
 (26 15)  (296 335)  (296 335)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 335)  (298 335)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 335)  (299 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 335)  (300 335)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (301 335)  (301 335)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 335)  (302 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (303 335)  (303 335)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.input_2_7
 (36 15)  (306 335)  (306 335)  LC_7 Logic Functioning bit
 (41 15)  (311 335)  (311 335)  LC_7 Logic Functioning bit
 (43 15)  (313 335)  (313 335)  LC_7 Logic Functioning bit
 (48 15)  (318 335)  (318 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_6_20

 (4 4)  (328 324)  (328 324)  routing T_6_20.sp4_h_l_44 <X> T_6_20.sp4_v_b_3
 (6 4)  (330 324)  (330 324)  routing T_6_20.sp4_h_l_44 <X> T_6_20.sp4_v_b_3
 (11 4)  (335 324)  (335 324)  routing T_6_20.sp4_h_l_46 <X> T_6_20.sp4_v_b_5
 (13 4)  (337 324)  (337 324)  routing T_6_20.sp4_h_l_46 <X> T_6_20.sp4_v_b_5
 (5 5)  (329 325)  (329 325)  routing T_6_20.sp4_h_l_44 <X> T_6_20.sp4_v_b_3
 (12 5)  (336 325)  (336 325)  routing T_6_20.sp4_h_l_46 <X> T_6_20.sp4_v_b_5
 (5 6)  (329 326)  (329 326)  routing T_6_20.sp4_h_r_0 <X> T_6_20.sp4_h_l_38
 (4 7)  (328 327)  (328 327)  routing T_6_20.sp4_h_r_0 <X> T_6_20.sp4_h_l_38
 (4 9)  (328 329)  (328 329)  routing T_6_20.sp4_h_l_47 <X> T_6_20.sp4_h_r_6
 (6 9)  (330 329)  (330 329)  routing T_6_20.sp4_h_l_47 <X> T_6_20.sp4_h_r_6
 (13 10)  (337 330)  (337 330)  routing T_6_20.sp4_h_r_8 <X> T_6_20.sp4_v_t_45
 (12 11)  (336 331)  (336 331)  routing T_6_20.sp4_h_r_8 <X> T_6_20.sp4_v_t_45
 (8 12)  (332 332)  (332 332)  routing T_6_20.sp4_h_l_47 <X> T_6_20.sp4_h_r_10


LogicTile_7_20

 (27 0)  (393 320)  (393 320)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 320)  (394 320)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 320)  (395 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 320)  (396 320)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (398 320)  (398 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (403 320)  (403 320)  LC_0 Logic Functioning bit
 (39 0)  (405 320)  (405 320)  LC_0 Logic Functioning bit
 (41 0)  (407 320)  (407 320)  LC_0 Logic Functioning bit
 (43 0)  (409 320)  (409 320)  LC_0 Logic Functioning bit
 (45 0)  (411 320)  (411 320)  LC_0 Logic Functioning bit
 (52 0)  (418 320)  (418 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (30 1)  (396 321)  (396 321)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (37 1)  (403 321)  (403 321)  LC_0 Logic Functioning bit
 (39 1)  (405 321)  (405 321)  LC_0 Logic Functioning bit
 (41 1)  (407 321)  (407 321)  LC_0 Logic Functioning bit
 (43 1)  (409 321)  (409 321)  LC_0 Logic Functioning bit
 (46 1)  (412 321)  (412 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (49 1)  (415 321)  (415 321)  Carry_In_Mux bit 

 (0 2)  (366 322)  (366 322)  routing T_7_20.glb_netwk_7 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (1 2)  (367 322)  (367 322)  routing T_7_20.glb_netwk_7 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (368 322)  (368 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (366 323)  (366 323)  routing T_7_20.glb_netwk_7 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (3 3)  (369 323)  (369 323)  routing T_7_20.sp12_v_b_0 <X> T_7_20.sp12_h_l_23
 (6 3)  (372 323)  (372 323)  routing T_7_20.sp4_h_r_0 <X> T_7_20.sp4_h_l_37
 (1 4)  (367 324)  (367 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (387 324)  (387 324)  routing T_7_20.sp4_h_r_19 <X> T_7_20.lc_trk_g1_3
 (22 4)  (388 324)  (388 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (389 324)  (389 324)  routing T_7_20.sp4_h_r_19 <X> T_7_20.lc_trk_g1_3
 (24 4)  (390 324)  (390 324)  routing T_7_20.sp4_h_r_19 <X> T_7_20.lc_trk_g1_3
 (0 5)  (366 325)  (366 325)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_7/cen
 (1 5)  (367 325)  (367 325)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_7/cen
 (21 5)  (387 325)  (387 325)  routing T_7_20.sp4_h_r_19 <X> T_7_20.lc_trk_g1_3
 (13 6)  (379 326)  (379 326)  routing T_7_20.sp4_h_r_5 <X> T_7_20.sp4_v_t_40
 (9 7)  (375 327)  (375 327)  routing T_7_20.sp4_v_b_8 <X> T_7_20.sp4_v_t_41
 (10 7)  (376 327)  (376 327)  routing T_7_20.sp4_v_b_8 <X> T_7_20.sp4_v_t_41
 (12 7)  (378 327)  (378 327)  routing T_7_20.sp4_h_r_5 <X> T_7_20.sp4_v_t_40
 (0 14)  (366 334)  (366 334)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 334)  (367 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (366 335)  (366 335)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/s_r
 (4 15)  (370 335)  (370 335)  routing T_7_20.sp4_v_b_4 <X> T_7_20.sp4_h_l_44
 (13 15)  (379 335)  (379 335)  routing T_7_20.sp4_v_b_6 <X> T_7_20.sp4_h_l_46
 (22 15)  (388 335)  (388 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (389 335)  (389 335)  routing T_7_20.sp4_h_r_30 <X> T_7_20.lc_trk_g3_6
 (24 15)  (390 335)  (390 335)  routing T_7_20.sp4_h_r_30 <X> T_7_20.lc_trk_g3_6
 (25 15)  (391 335)  (391 335)  routing T_7_20.sp4_h_r_30 <X> T_7_20.lc_trk_g3_6


LogicTile_8_20

 (11 0)  (431 320)  (431 320)  routing T_8_20.sp4_h_l_45 <X> T_8_20.sp4_v_b_2
 (13 0)  (433 320)  (433 320)  routing T_8_20.sp4_h_l_45 <X> T_8_20.sp4_v_b_2
 (27 0)  (447 320)  (447 320)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 320)  (449 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 320)  (450 320)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (452 320)  (452 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (457 320)  (457 320)  LC_0 Logic Functioning bit
 (39 0)  (459 320)  (459 320)  LC_0 Logic Functioning bit
 (41 0)  (461 320)  (461 320)  LC_0 Logic Functioning bit
 (43 0)  (463 320)  (463 320)  LC_0 Logic Functioning bit
 (45 0)  (465 320)  (465 320)  LC_0 Logic Functioning bit
 (46 0)  (466 320)  (466 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (432 321)  (432 321)  routing T_8_20.sp4_h_l_45 <X> T_8_20.sp4_v_b_2
 (30 1)  (450 321)  (450 321)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_logic_cluster/lc_0/in_1
 (37 1)  (457 321)  (457 321)  LC_0 Logic Functioning bit
 (39 1)  (459 321)  (459 321)  LC_0 Logic Functioning bit
 (41 1)  (461 321)  (461 321)  LC_0 Logic Functioning bit
 (43 1)  (463 321)  (463 321)  LC_0 Logic Functioning bit
 (47 1)  (467 321)  (467 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (469 321)  (469 321)  Carry_In_Mux bit 

 (0 2)  (420 322)  (420 322)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (1 2)  (421 322)  (421 322)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (2 2)  (422 322)  (422 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (10 2)  (430 322)  (430 322)  routing T_8_20.sp4_v_b_8 <X> T_8_20.sp4_h_l_36
 (0 3)  (420 323)  (420 323)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (0 4)  (420 324)  (420 324)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_logic_cluster/lc_7/cen
 (1 4)  (421 324)  (421 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (421 325)  (421 325)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_logic_cluster/lc_7/cen
 (22 7)  (442 327)  (442 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (25 8)  (445 328)  (445 328)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g2_2
 (22 9)  (442 329)  (442 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (443 329)  (443 329)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g2_2
 (24 9)  (444 329)  (444 329)  routing T_8_20.sp4_h_r_34 <X> T_8_20.lc_trk_g2_2
 (6 10)  (426 330)  (426 330)  routing T_8_20.sp4_h_l_36 <X> T_8_20.sp4_v_t_43
 (0 14)  (420 334)  (420 334)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 334)  (421 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (431 334)  (431 334)  routing T_8_20.sp4_h_r_5 <X> T_8_20.sp4_v_t_46
 (13 14)  (433 334)  (433 334)  routing T_8_20.sp4_h_r_5 <X> T_8_20.sp4_v_t_46
 (0 15)  (420 335)  (420 335)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_logic_cluster/lc_7/s_r
 (12 15)  (432 335)  (432 335)  routing T_8_20.sp4_h_r_5 <X> T_8_20.sp4_v_t_46


LogicTile_9_20

 (29 0)  (503 320)  (503 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 320)  (504 320)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (506 320)  (506 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (511 320)  (511 320)  LC_0 Logic Functioning bit
 (39 0)  (513 320)  (513 320)  LC_0 Logic Functioning bit
 (41 0)  (515 320)  (515 320)  LC_0 Logic Functioning bit
 (43 0)  (517 320)  (517 320)  LC_0 Logic Functioning bit
 (45 0)  (519 320)  (519 320)  LC_0 Logic Functioning bit
 (46 0)  (520 320)  (520 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (30 1)  (504 321)  (504 321)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (37 1)  (511 321)  (511 321)  LC_0 Logic Functioning bit
 (39 1)  (513 321)  (513 321)  LC_0 Logic Functioning bit
 (41 1)  (515 321)  (515 321)  LC_0 Logic Functioning bit
 (43 1)  (517 321)  (517 321)  LC_0 Logic Functioning bit
 (49 1)  (523 321)  (523 321)  Carry_In_Mux bit 

 (0 2)  (474 322)  (474 322)  routing T_9_20.glb_netwk_7 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (1 2)  (475 322)  (475 322)  routing T_9_20.glb_netwk_7 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (476 322)  (476 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (496 322)  (496 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (497 322)  (497 322)  routing T_9_20.sp4_v_b_23 <X> T_9_20.lc_trk_g0_7
 (24 2)  (498 322)  (498 322)  routing T_9_20.sp4_v_b_23 <X> T_9_20.lc_trk_g0_7
 (0 3)  (474 323)  (474 323)  routing T_9_20.glb_netwk_7 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (19 3)  (493 323)  (493 323)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (0 4)  (474 324)  (474 324)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_7/cen
 (1 4)  (475 324)  (475 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (474 325)  (474 325)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_7/cen
 (1 5)  (475 325)  (475 325)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_7/cen
 (10 6)  (484 326)  (484 326)  routing T_9_20.sp4_v_b_11 <X> T_9_20.sp4_h_l_41
 (3 11)  (477 331)  (477 331)  routing T_9_20.sp12_v_b_1 <X> T_9_20.sp12_h_l_22
 (4 11)  (478 331)  (478 331)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_h_l_43
 (21 12)  (495 332)  (495 332)  routing T_9_20.sp4_h_r_43 <X> T_9_20.lc_trk_g3_3
 (22 12)  (496 332)  (496 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (497 332)  (497 332)  routing T_9_20.sp4_h_r_43 <X> T_9_20.lc_trk_g3_3
 (24 12)  (498 332)  (498 332)  routing T_9_20.sp4_h_r_43 <X> T_9_20.lc_trk_g3_3
 (21 13)  (495 333)  (495 333)  routing T_9_20.sp4_h_r_43 <X> T_9_20.lc_trk_g3_3
 (0 14)  (474 334)  (474 334)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 334)  (475 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (474 335)  (474 335)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/s_r


LogicTile_10_20

 (4 3)  (532 323)  (532 323)  routing T_10_20.sp4_v_b_7 <X> T_10_20.sp4_h_l_37


IpCon_Tile_25_20

 (36 0)  (1366 320)  (1366 320)  LC_0 Logic Functioning bit
 (37 0)  (1367 320)  (1367 320)  LC_0 Logic Functioning bit
 (42 0)  (1372 320)  (1372 320)  LC_0 Logic Functioning bit
 (43 0)  (1373 320)  (1373 320)  LC_0 Logic Functioning bit
 (50 0)  (1380 320)  (1380 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 321)  (1366 321)  LC_0 Logic Functioning bit
 (37 1)  (1367 321)  (1367 321)  LC_0 Logic Functioning bit
 (42 1)  (1372 321)  (1372 321)  LC_0 Logic Functioning bit
 (43 1)  (1373 321)  (1373 321)  LC_0 Logic Functioning bit
 (36 2)  (1366 322)  (1366 322)  LC_1 Logic Functioning bit
 (37 2)  (1367 322)  (1367 322)  LC_1 Logic Functioning bit
 (42 2)  (1372 322)  (1372 322)  LC_1 Logic Functioning bit
 (43 2)  (1373 322)  (1373 322)  LC_1 Logic Functioning bit
 (50 2)  (1380 322)  (1380 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 323)  (1366 323)  LC_1 Logic Functioning bit
 (37 3)  (1367 323)  (1367 323)  LC_1 Logic Functioning bit
 (42 3)  (1372 323)  (1372 323)  LC_1 Logic Functioning bit
 (43 3)  (1373 323)  (1373 323)  LC_1 Logic Functioning bit
 (36 4)  (1366 324)  (1366 324)  LC_2 Logic Functioning bit
 (37 4)  (1367 324)  (1367 324)  LC_2 Logic Functioning bit
 (42 4)  (1372 324)  (1372 324)  LC_2 Logic Functioning bit
 (43 4)  (1373 324)  (1373 324)  LC_2 Logic Functioning bit
 (50 4)  (1380 324)  (1380 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 325)  (1366 325)  LC_2 Logic Functioning bit
 (37 5)  (1367 325)  (1367 325)  LC_2 Logic Functioning bit
 (42 5)  (1372 325)  (1372 325)  LC_2 Logic Functioning bit
 (43 5)  (1373 325)  (1373 325)  LC_2 Logic Functioning bit
 (36 6)  (1366 326)  (1366 326)  LC_3 Logic Functioning bit
 (37 6)  (1367 326)  (1367 326)  LC_3 Logic Functioning bit
 (42 6)  (1372 326)  (1372 326)  LC_3 Logic Functioning bit
 (43 6)  (1373 326)  (1373 326)  LC_3 Logic Functioning bit
 (50 6)  (1380 326)  (1380 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 327)  (1366 327)  LC_3 Logic Functioning bit
 (37 7)  (1367 327)  (1367 327)  LC_3 Logic Functioning bit
 (42 7)  (1372 327)  (1372 327)  LC_3 Logic Functioning bit
 (43 7)  (1373 327)  (1373 327)  LC_3 Logic Functioning bit
 (36 8)  (1366 328)  (1366 328)  LC_4 Logic Functioning bit
 (37 8)  (1367 328)  (1367 328)  LC_4 Logic Functioning bit
 (42 8)  (1372 328)  (1372 328)  LC_4 Logic Functioning bit
 (43 8)  (1373 328)  (1373 328)  LC_4 Logic Functioning bit
 (50 8)  (1380 328)  (1380 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 329)  (1366 329)  LC_4 Logic Functioning bit
 (37 9)  (1367 329)  (1367 329)  LC_4 Logic Functioning bit
 (42 9)  (1372 329)  (1372 329)  LC_4 Logic Functioning bit
 (43 9)  (1373 329)  (1373 329)  LC_4 Logic Functioning bit
 (36 10)  (1366 330)  (1366 330)  LC_5 Logic Functioning bit
 (37 10)  (1367 330)  (1367 330)  LC_5 Logic Functioning bit
 (42 10)  (1372 330)  (1372 330)  LC_5 Logic Functioning bit
 (43 10)  (1373 330)  (1373 330)  LC_5 Logic Functioning bit
 (50 10)  (1380 330)  (1380 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 331)  (1366 331)  LC_5 Logic Functioning bit
 (37 11)  (1367 331)  (1367 331)  LC_5 Logic Functioning bit
 (42 11)  (1372 331)  (1372 331)  LC_5 Logic Functioning bit
 (43 11)  (1373 331)  (1373 331)  LC_5 Logic Functioning bit
 (36 12)  (1366 332)  (1366 332)  LC_6 Logic Functioning bit
 (37 12)  (1367 332)  (1367 332)  LC_6 Logic Functioning bit
 (42 12)  (1372 332)  (1372 332)  LC_6 Logic Functioning bit
 (43 12)  (1373 332)  (1373 332)  LC_6 Logic Functioning bit
 (50 12)  (1380 332)  (1380 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 333)  (1366 333)  LC_6 Logic Functioning bit
 (37 13)  (1367 333)  (1367 333)  LC_6 Logic Functioning bit
 (42 13)  (1372 333)  (1372 333)  LC_6 Logic Functioning bit
 (43 13)  (1373 333)  (1373 333)  LC_6 Logic Functioning bit
 (36 14)  (1366 334)  (1366 334)  LC_7 Logic Functioning bit
 (37 14)  (1367 334)  (1367 334)  LC_7 Logic Functioning bit
 (42 14)  (1372 334)  (1372 334)  LC_7 Logic Functioning bit
 (43 14)  (1373 334)  (1373 334)  LC_7 Logic Functioning bit
 (50 14)  (1380 334)  (1380 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 335)  (1366 335)  LC_7 Logic Functioning bit
 (37 15)  (1367 335)  (1367 335)  LC_7 Logic Functioning bit
 (42 15)  (1372 335)  (1372 335)  LC_7 Logic Functioning bit
 (43 15)  (1373 335)  (1373 335)  LC_7 Logic Functioning bit


IpCon_Tile_0_19

 (4 0)  (4 304)  (4 304)  routing T_0_19.sp4_v_t_37 <X> T_0_19.sp4_v_b_0
 (36 0)  (36 304)  (36 304)  LC_0 Logic Functioning bit
 (37 0)  (37 304)  (37 304)  LC_0 Logic Functioning bit
 (42 0)  (42 304)  (42 304)  LC_0 Logic Functioning bit
 (43 0)  (43 304)  (43 304)  LC_0 Logic Functioning bit
 (50 0)  (50 304)  (50 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 305)  (36 305)  LC_0 Logic Functioning bit
 (37 1)  (37 305)  (37 305)  LC_0 Logic Functioning bit
 (42 1)  (42 305)  (42 305)  LC_0 Logic Functioning bit
 (43 1)  (43 305)  (43 305)  LC_0 Logic Functioning bit
 (36 2)  (36 306)  (36 306)  LC_1 Logic Functioning bit
 (37 2)  (37 306)  (37 306)  LC_1 Logic Functioning bit
 (42 2)  (42 306)  (42 306)  LC_1 Logic Functioning bit
 (43 2)  (43 306)  (43 306)  LC_1 Logic Functioning bit
 (50 2)  (50 306)  (50 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 307)  (36 307)  LC_1 Logic Functioning bit
 (37 3)  (37 307)  (37 307)  LC_1 Logic Functioning bit
 (42 3)  (42 307)  (42 307)  LC_1 Logic Functioning bit
 (43 3)  (43 307)  (43 307)  LC_1 Logic Functioning bit
 (36 4)  (36 308)  (36 308)  LC_2 Logic Functioning bit
 (37 4)  (37 308)  (37 308)  LC_2 Logic Functioning bit
 (42 4)  (42 308)  (42 308)  LC_2 Logic Functioning bit
 (43 4)  (43 308)  (43 308)  LC_2 Logic Functioning bit
 (50 4)  (50 308)  (50 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 309)  (36 309)  LC_2 Logic Functioning bit
 (37 5)  (37 309)  (37 309)  LC_2 Logic Functioning bit
 (42 5)  (42 309)  (42 309)  LC_2 Logic Functioning bit
 (43 5)  (43 309)  (43 309)  LC_2 Logic Functioning bit
 (36 6)  (36 310)  (36 310)  LC_3 Logic Functioning bit
 (37 6)  (37 310)  (37 310)  LC_3 Logic Functioning bit
 (42 6)  (42 310)  (42 310)  LC_3 Logic Functioning bit
 (43 6)  (43 310)  (43 310)  LC_3 Logic Functioning bit
 (50 6)  (50 310)  (50 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 311)  (36 311)  LC_3 Logic Functioning bit
 (37 7)  (37 311)  (37 311)  LC_3 Logic Functioning bit
 (42 7)  (42 311)  (42 311)  LC_3 Logic Functioning bit
 (43 7)  (43 311)  (43 311)  LC_3 Logic Functioning bit
 (36 8)  (36 312)  (36 312)  LC_4 Logic Functioning bit
 (37 8)  (37 312)  (37 312)  LC_4 Logic Functioning bit
 (42 8)  (42 312)  (42 312)  LC_4 Logic Functioning bit
 (43 8)  (43 312)  (43 312)  LC_4 Logic Functioning bit
 (50 8)  (50 312)  (50 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 313)  (36 313)  LC_4 Logic Functioning bit
 (37 9)  (37 313)  (37 313)  LC_4 Logic Functioning bit
 (42 9)  (42 313)  (42 313)  LC_4 Logic Functioning bit
 (43 9)  (43 313)  (43 313)  LC_4 Logic Functioning bit
 (36 10)  (36 314)  (36 314)  LC_5 Logic Functioning bit
 (37 10)  (37 314)  (37 314)  LC_5 Logic Functioning bit
 (42 10)  (42 314)  (42 314)  LC_5 Logic Functioning bit
 (43 10)  (43 314)  (43 314)  LC_5 Logic Functioning bit
 (50 10)  (50 314)  (50 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 315)  (36 315)  LC_5 Logic Functioning bit
 (37 11)  (37 315)  (37 315)  LC_5 Logic Functioning bit
 (42 11)  (42 315)  (42 315)  LC_5 Logic Functioning bit
 (43 11)  (43 315)  (43 315)  LC_5 Logic Functioning bit
 (36 12)  (36 316)  (36 316)  LC_6 Logic Functioning bit
 (37 12)  (37 316)  (37 316)  LC_6 Logic Functioning bit
 (42 12)  (42 316)  (42 316)  LC_6 Logic Functioning bit
 (43 12)  (43 316)  (43 316)  LC_6 Logic Functioning bit
 (50 12)  (50 316)  (50 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 317)  (36 317)  LC_6 Logic Functioning bit
 (37 13)  (37 317)  (37 317)  LC_6 Logic Functioning bit
 (42 13)  (42 317)  (42 317)  LC_6 Logic Functioning bit
 (43 13)  (43 317)  (43 317)  LC_6 Logic Functioning bit
 (36 14)  (36 318)  (36 318)  LC_7 Logic Functioning bit
 (37 14)  (37 318)  (37 318)  LC_7 Logic Functioning bit
 (42 14)  (42 318)  (42 318)  LC_7 Logic Functioning bit
 (43 14)  (43 318)  (43 318)  LC_7 Logic Functioning bit
 (50 14)  (50 318)  (50 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 319)  (36 319)  LC_7 Logic Functioning bit
 (37 15)  (37 319)  (37 319)  LC_7 Logic Functioning bit
 (42 15)  (42 319)  (42 319)  LC_7 Logic Functioning bit
 (43 15)  (43 319)  (43 319)  LC_7 Logic Functioning bit


LogicTile_1_19

 (25 0)  (79 304)  (79 304)  routing T_1_19.wire_logic_cluster/lc_2/out <X> T_1_19.lc_trk_g0_2
 (14 1)  (68 305)  (68 305)  routing T_1_19.top_op_0 <X> T_1_19.lc_trk_g0_0
 (15 1)  (69 305)  (69 305)  routing T_1_19.top_op_0 <X> T_1_19.lc_trk_g0_0
 (17 1)  (71 305)  (71 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (76 305)  (76 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (54 306)  (54 306)  routing T_1_19.glb_netwk_7 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (1 2)  (55 306)  (55 306)  routing T_1_19.glb_netwk_7 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (2 2)  (56 306)  (56 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (54 307)  (54 307)  routing T_1_19.glb_netwk_7 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (3 4)  (57 308)  (57 308)  routing T_1_19.sp12_v_b_0 <X> T_1_19.sp12_h_r_0
 (26 4)  (80 308)  (80 308)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (81 308)  (81 308)  routing T_1_19.lc_trk_g3_0 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (82 308)  (82 308)  routing T_1_19.lc_trk_g3_0 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 308)  (83 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (85 308)  (85 308)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 308)  (86 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 308)  (87 308)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 308)  (88 308)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 308)  (90 308)  LC_2 Logic Functioning bit
 (37 4)  (91 308)  (91 308)  LC_2 Logic Functioning bit
 (38 4)  (92 308)  (92 308)  LC_2 Logic Functioning bit
 (39 4)  (93 308)  (93 308)  LC_2 Logic Functioning bit
 (42 4)  (96 308)  (96 308)  LC_2 Logic Functioning bit
 (43 4)  (97 308)  (97 308)  LC_2 Logic Functioning bit
 (45 4)  (99 308)  (99 308)  LC_2 Logic Functioning bit
 (52 4)  (106 308)  (106 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (3 5)  (57 309)  (57 309)  routing T_1_19.sp12_v_b_0 <X> T_1_19.sp12_h_r_0
 (26 5)  (80 309)  (80 309)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (82 309)  (82 309)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 309)  (83 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (86 309)  (86 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (89 309)  (89 309)  routing T_1_19.lc_trk_g0_2 <X> T_1_19.input_2_2
 (42 5)  (96 309)  (96 309)  LC_2 Logic Functioning bit
 (43 5)  (97 309)  (97 309)  LC_2 Logic Functioning bit
 (44 5)  (98 309)  (98 309)  LC_2 Logic Functioning bit
 (3 6)  (57 310)  (57 310)  routing T_1_19.sp12_v_b_0 <X> T_1_19.sp12_v_t_23
 (25 10)  (79 314)  (79 314)  routing T_1_19.rgt_op_6 <X> T_1_19.lc_trk_g2_6
 (22 11)  (76 315)  (76 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (78 315)  (78 315)  routing T_1_19.rgt_op_6 <X> T_1_19.lc_trk_g2_6
 (17 13)  (71 317)  (71 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (54 318)  (54 318)  routing T_1_19.glb_netwk_6 <X> T_1_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 318)  (55 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (83 318)  (83 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (37 14)  (91 318)  (91 318)  LC_7 Logic Functioning bit
 (39 14)  (93 318)  (93 318)  LC_7 Logic Functioning bit
 (40 14)  (94 318)  (94 318)  LC_7 Logic Functioning bit
 (42 14)  (96 318)  (96 318)  LC_7 Logic Functioning bit
 (52 14)  (106 318)  (106 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (54 319)  (54 319)  routing T_1_19.glb_netwk_6 <X> T_1_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (68 319)  (68 319)  routing T_1_19.sp4_r_v_b_44 <X> T_1_19.lc_trk_g3_4
 (17 15)  (71 319)  (71 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (37 15)  (91 319)  (91 319)  LC_7 Logic Functioning bit
 (39 15)  (93 319)  (93 319)  LC_7 Logic Functioning bit
 (40 15)  (94 319)  (94 319)  LC_7 Logic Functioning bit
 (42 15)  (96 319)  (96 319)  LC_7 Logic Functioning bit


LogicTile_2_19

 (14 0)  (122 304)  (122 304)  routing T_2_19.sp4_v_b_0 <X> T_2_19.lc_trk_g0_0
 (16 0)  (124 304)  (124 304)  routing T_2_19.sp4_v_b_1 <X> T_2_19.lc_trk_g0_1
 (17 0)  (125 304)  (125 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (126 304)  (126 304)  routing T_2_19.sp4_v_b_1 <X> T_2_19.lc_trk_g0_1
 (29 0)  (137 304)  (137 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (152 304)  (152 304)  LC_0 Logic Functioning bit
 (16 1)  (124 305)  (124 305)  routing T_2_19.sp4_v_b_0 <X> T_2_19.lc_trk_g0_0
 (17 1)  (125 305)  (125 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (50 1)  (158 305)  (158 305)  Carry_In_Mux bit 

 (11 2)  (119 306)  (119 306)  routing T_2_19.sp4_v_b_6 <X> T_2_19.sp4_v_t_39
 (13 2)  (121 306)  (121 306)  routing T_2_19.sp4_v_b_6 <X> T_2_19.sp4_v_t_39
 (21 2)  (129 306)  (129 306)  routing T_2_19.sp4_v_b_7 <X> T_2_19.lc_trk_g0_7
 (22 2)  (130 306)  (130 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (131 306)  (131 306)  routing T_2_19.sp4_v_b_7 <X> T_2_19.lc_trk_g0_7
 (29 2)  (137 306)  (137 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 306)  (140 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 306)  (144 306)  LC_1 Logic Functioning bit
 (37 2)  (145 306)  (145 306)  LC_1 Logic Functioning bit
 (38 2)  (146 306)  (146 306)  LC_1 Logic Functioning bit
 (39 2)  (147 306)  (147 306)  LC_1 Logic Functioning bit
 (44 2)  (152 306)  (152 306)  LC_1 Logic Functioning bit
 (52 2)  (160 306)  (160 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (32 3)  (140 307)  (140 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (141 307)  (141 307)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.input_2_1
 (35 3)  (143 307)  (143 307)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.input_2_1
 (36 3)  (144 307)  (144 307)  LC_1 Logic Functioning bit
 (37 3)  (145 307)  (145 307)  LC_1 Logic Functioning bit
 (38 3)  (146 307)  (146 307)  LC_1 Logic Functioning bit
 (39 3)  (147 307)  (147 307)  LC_1 Logic Functioning bit
 (21 4)  (129 308)  (129 308)  routing T_2_19.sp12_h_r_3 <X> T_2_19.lc_trk_g1_3
 (22 4)  (130 308)  (130 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (132 308)  (132 308)  routing T_2_19.sp12_h_r_3 <X> T_2_19.lc_trk_g1_3
 (29 4)  (137 308)  (137 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 308)  (138 308)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 308)  (140 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 308)  (144 308)  LC_2 Logic Functioning bit
 (37 4)  (145 308)  (145 308)  LC_2 Logic Functioning bit
 (38 4)  (146 308)  (146 308)  LC_2 Logic Functioning bit
 (39 4)  (147 308)  (147 308)  LC_2 Logic Functioning bit
 (44 4)  (152 308)  (152 308)  LC_2 Logic Functioning bit
 (52 4)  (160 308)  (160 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (123 309)  (123 309)  routing T_2_19.sp4_v_t_5 <X> T_2_19.lc_trk_g1_0
 (16 5)  (124 309)  (124 309)  routing T_2_19.sp4_v_t_5 <X> T_2_19.lc_trk_g1_0
 (17 5)  (125 309)  (125 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (129 309)  (129 309)  routing T_2_19.sp12_h_r_3 <X> T_2_19.lc_trk_g1_3
 (30 5)  (138 309)  (138 309)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (144 309)  (144 309)  LC_2 Logic Functioning bit
 (37 5)  (145 309)  (145 309)  LC_2 Logic Functioning bit
 (38 5)  (146 309)  (146 309)  LC_2 Logic Functioning bit
 (39 5)  (147 309)  (147 309)  LC_2 Logic Functioning bit
 (6 6)  (114 310)  (114 310)  routing T_2_19.sp4_v_b_0 <X> T_2_19.sp4_v_t_38
 (16 6)  (124 310)  (124 310)  routing T_2_19.sp4_v_b_5 <X> T_2_19.lc_trk_g1_5
 (17 6)  (125 310)  (125 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (126 310)  (126 310)  routing T_2_19.sp4_v_b_5 <X> T_2_19.lc_trk_g1_5
 (25 6)  (133 310)  (133 310)  routing T_2_19.sp4_v_b_6 <X> T_2_19.lc_trk_g1_6
 (27 6)  (135 310)  (135 310)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 310)  (137 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 310)  (140 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 310)  (144 310)  LC_3 Logic Functioning bit
 (37 6)  (145 310)  (145 310)  LC_3 Logic Functioning bit
 (38 6)  (146 310)  (146 310)  LC_3 Logic Functioning bit
 (39 6)  (147 310)  (147 310)  LC_3 Logic Functioning bit
 (44 6)  (152 310)  (152 310)  LC_3 Logic Functioning bit
 (5 7)  (113 311)  (113 311)  routing T_2_19.sp4_v_b_0 <X> T_2_19.sp4_v_t_38
 (8 7)  (116 311)  (116 311)  routing T_2_19.sp4_v_b_1 <X> T_2_19.sp4_v_t_41
 (10 7)  (118 311)  (118 311)  routing T_2_19.sp4_v_b_1 <X> T_2_19.sp4_v_t_41
 (22 7)  (130 311)  (130 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (131 311)  (131 311)  routing T_2_19.sp4_v_b_6 <X> T_2_19.lc_trk_g1_6
 (30 7)  (138 311)  (138 311)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (140 311)  (140 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (141 311)  (141 311)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.input_2_3
 (35 7)  (143 311)  (143 311)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.input_2_3
 (36 7)  (144 311)  (144 311)  LC_3 Logic Functioning bit
 (37 7)  (145 311)  (145 311)  LC_3 Logic Functioning bit
 (38 7)  (146 311)  (146 311)  LC_3 Logic Functioning bit
 (39 7)  (147 311)  (147 311)  LC_3 Logic Functioning bit
 (51 7)  (159 311)  (159 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (122 312)  (122 312)  routing T_2_19.sp4_v_t_21 <X> T_2_19.lc_trk_g2_0
 (21 8)  (129 312)  (129 312)  routing T_2_19.sp4_v_t_22 <X> T_2_19.lc_trk_g2_3
 (22 8)  (130 312)  (130 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (131 312)  (131 312)  routing T_2_19.sp4_v_t_22 <X> T_2_19.lc_trk_g2_3
 (27 8)  (135 312)  (135 312)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 312)  (137 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 312)  (138 312)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (140 312)  (140 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (144 312)  (144 312)  LC_4 Logic Functioning bit
 (37 8)  (145 312)  (145 312)  LC_4 Logic Functioning bit
 (38 8)  (146 312)  (146 312)  LC_4 Logic Functioning bit
 (39 8)  (147 312)  (147 312)  LC_4 Logic Functioning bit
 (44 8)  (152 312)  (152 312)  LC_4 Logic Functioning bit
 (14 9)  (122 313)  (122 313)  routing T_2_19.sp4_v_t_21 <X> T_2_19.lc_trk_g2_0
 (16 9)  (124 313)  (124 313)  routing T_2_19.sp4_v_t_21 <X> T_2_19.lc_trk_g2_0
 (17 9)  (125 313)  (125 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (129 313)  (129 313)  routing T_2_19.sp4_v_t_22 <X> T_2_19.lc_trk_g2_3
 (30 9)  (138 313)  (138 313)  routing T_2_19.lc_trk_g1_6 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (144 313)  (144 313)  LC_4 Logic Functioning bit
 (37 9)  (145 313)  (145 313)  LC_4 Logic Functioning bit
 (38 9)  (146 313)  (146 313)  LC_4 Logic Functioning bit
 (39 9)  (147 313)  (147 313)  LC_4 Logic Functioning bit
 (53 9)  (161 313)  (161 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 10)  (119 314)  (119 314)  routing T_2_19.sp4_v_b_5 <X> T_2_19.sp4_v_t_45
 (27 10)  (135 314)  (135 314)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 314)  (137 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 314)  (138 314)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 314)  (140 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (144 314)  (144 314)  LC_5 Logic Functioning bit
 (37 10)  (145 314)  (145 314)  LC_5 Logic Functioning bit
 (38 10)  (146 314)  (146 314)  LC_5 Logic Functioning bit
 (39 10)  (147 314)  (147 314)  LC_5 Logic Functioning bit
 (44 10)  (152 314)  (152 314)  LC_5 Logic Functioning bit
 (51 10)  (159 314)  (159 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (117 315)  (117 315)  routing T_2_19.sp4_v_b_7 <X> T_2_19.sp4_v_t_42
 (12 11)  (120 315)  (120 315)  routing T_2_19.sp4_v_b_5 <X> T_2_19.sp4_v_t_45
 (36 11)  (144 315)  (144 315)  LC_5 Logic Functioning bit
 (37 11)  (145 315)  (145 315)  LC_5 Logic Functioning bit
 (38 11)  (146 315)  (146 315)  LC_5 Logic Functioning bit
 (39 11)  (147 315)  (147 315)  LC_5 Logic Functioning bit
 (21 12)  (129 316)  (129 316)  routing T_2_19.sp4_v_t_22 <X> T_2_19.lc_trk_g3_3
 (22 12)  (130 316)  (130 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (131 316)  (131 316)  routing T_2_19.sp4_v_t_22 <X> T_2_19.lc_trk_g3_3
 (27 12)  (135 316)  (135 316)  routing T_2_19.lc_trk_g1_0 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 316)  (137 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 316)  (140 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (144 316)  (144 316)  LC_6 Logic Functioning bit
 (37 12)  (145 316)  (145 316)  LC_6 Logic Functioning bit
 (38 12)  (146 316)  (146 316)  LC_6 Logic Functioning bit
 (39 12)  (147 316)  (147 316)  LC_6 Logic Functioning bit
 (44 12)  (152 316)  (152 316)  LC_6 Logic Functioning bit
 (21 13)  (129 317)  (129 317)  routing T_2_19.sp4_v_t_22 <X> T_2_19.lc_trk_g3_3
 (32 13)  (140 317)  (140 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (141 317)  (141 317)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.input_2_6
 (34 13)  (142 317)  (142 317)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.input_2_6
 (35 13)  (143 317)  (143 317)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.input_2_6
 (36 13)  (144 317)  (144 317)  LC_6 Logic Functioning bit
 (37 13)  (145 317)  (145 317)  LC_6 Logic Functioning bit
 (38 13)  (146 317)  (146 317)  LC_6 Logic Functioning bit
 (39 13)  (147 317)  (147 317)  LC_6 Logic Functioning bit
 (28 14)  (136 318)  (136 318)  routing T_2_19.lc_trk_g2_0 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 318)  (137 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 318)  (140 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (144 318)  (144 318)  LC_7 Logic Functioning bit
 (37 14)  (145 318)  (145 318)  LC_7 Logic Functioning bit
 (38 14)  (146 318)  (146 318)  LC_7 Logic Functioning bit
 (39 14)  (147 318)  (147 318)  LC_7 Logic Functioning bit
 (44 14)  (152 318)  (152 318)  LC_7 Logic Functioning bit
 (51 14)  (159 318)  (159 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (36 15)  (144 319)  (144 319)  LC_7 Logic Functioning bit
 (37 15)  (145 319)  (145 319)  LC_7 Logic Functioning bit
 (38 15)  (146 319)  (146 319)  LC_7 Logic Functioning bit
 (39 15)  (147 319)  (147 319)  LC_7 Logic Functioning bit


LogicTile_3_19

 (15 0)  (177 304)  (177 304)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g0_1
 (16 0)  (178 304)  (178 304)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g0_1
 (17 0)  (179 304)  (179 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (184 304)  (184 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (186 304)  (186 304)  routing T_3_19.top_op_3 <X> T_3_19.lc_trk_g0_3
 (18 1)  (180 305)  (180 305)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g0_1
 (21 1)  (183 305)  (183 305)  routing T_3_19.top_op_3 <X> T_3_19.lc_trk_g0_3
 (22 1)  (184 305)  (184 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (186 305)  (186 305)  routing T_3_19.top_op_2 <X> T_3_19.lc_trk_g0_2
 (25 1)  (187 305)  (187 305)  routing T_3_19.top_op_2 <X> T_3_19.lc_trk_g0_2
 (14 2)  (176 306)  (176 306)  routing T_3_19.bnr_op_4 <X> T_3_19.lc_trk_g0_4
 (14 3)  (176 307)  (176 307)  routing T_3_19.bnr_op_4 <X> T_3_19.lc_trk_g0_4
 (17 3)  (179 307)  (179 307)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 4)  (184 308)  (184 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (186 308)  (186 308)  routing T_3_19.bot_op_3 <X> T_3_19.lc_trk_g1_3
 (17 6)  (179 310)  (179 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (180 310)  (180 310)  routing T_3_19.bnr_op_5 <X> T_3_19.lc_trk_g1_5
 (27 6)  (189 310)  (189 310)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 310)  (191 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 310)  (192 310)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (193 310)  (193 310)  routing T_3_19.lc_trk_g0_4 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 310)  (194 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (202 310)  (202 310)  LC_3 Logic Functioning bit
 (18 7)  (180 311)  (180 311)  routing T_3_19.bnr_op_5 <X> T_3_19.lc_trk_g1_5
 (27 7)  (189 311)  (189 311)  routing T_3_19.lc_trk_g3_0 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 311)  (190 311)  routing T_3_19.lc_trk_g3_0 <X> T_3_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 311)  (191 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (194 311)  (194 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (195 311)  (195 311)  routing T_3_19.lc_trk_g2_1 <X> T_3_19.input_2_3
 (6 8)  (168 312)  (168 312)  routing T_3_19.sp4_h_r_1 <X> T_3_19.sp4_v_b_6
 (15 8)  (177 312)  (177 312)  routing T_3_19.rgt_op_1 <X> T_3_19.lc_trk_g2_1
 (17 8)  (179 312)  (179 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (180 312)  (180 312)  routing T_3_19.rgt_op_1 <X> T_3_19.lc_trk_g2_1
 (13 9)  (175 313)  (175 313)  routing T_3_19.sp4_v_t_38 <X> T_3_19.sp4_h_r_8
 (29 10)  (191 314)  (191 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (194 314)  (194 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 314)  (196 314)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 314)  (198 314)  LC_5 Logic Functioning bit
 (38 10)  (200 314)  (200 314)  LC_5 Logic Functioning bit
 (46 10)  (208 314)  (208 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (53 10)  (215 314)  (215 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (26 11)  (188 315)  (188 315)  routing T_3_19.lc_trk_g0_3 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 315)  (191 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 315)  (192 315)  routing T_3_19.lc_trk_g0_2 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (193 315)  (193 315)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (14 12)  (176 316)  (176 316)  routing T_3_19.rgt_op_0 <X> T_3_19.lc_trk_g3_0
 (29 12)  (191 316)  (191 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (193 316)  (193 316)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 316)  (194 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 316)  (195 316)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 316)  (196 316)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 316)  (198 316)  LC_6 Logic Functioning bit
 (37 12)  (199 316)  (199 316)  LC_6 Logic Functioning bit
 (39 12)  (201 316)  (201 316)  LC_6 Logic Functioning bit
 (50 12)  (212 316)  (212 316)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (177 317)  (177 317)  routing T_3_19.rgt_op_0 <X> T_3_19.lc_trk_g3_0
 (17 13)  (179 317)  (179 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (31 13)  (193 317)  (193 317)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (198 317)  (198 317)  LC_6 Logic Functioning bit
 (37 13)  (199 317)  (199 317)  LC_6 Logic Functioning bit
 (39 13)  (201 317)  (201 317)  LC_6 Logic Functioning bit
 (4 14)  (166 318)  (166 318)  routing T_3_19.sp4_h_r_9 <X> T_3_19.sp4_v_t_44
 (29 14)  (191 318)  (191 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 318)  (194 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (196 318)  (196 318)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (5 15)  (167 319)  (167 319)  routing T_3_19.sp4_h_r_9 <X> T_3_19.sp4_v_t_44
 (22 15)  (184 319)  (184 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (187 319)  (187 319)  routing T_3_19.sp4_r_v_b_46 <X> T_3_19.lc_trk_g3_6
 (26 15)  (188 319)  (188 319)  routing T_3_19.lc_trk_g0_3 <X> T_3_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 319)  (191 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (192 319)  (192 319)  routing T_3_19.lc_trk_g0_2 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (193 319)  (193 319)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (40 15)  (202 319)  (202 319)  LC_7 Logic Functioning bit
 (42 15)  (204 319)  (204 319)  LC_7 Logic Functioning bit
 (48 15)  (210 319)  (210 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_4_19

 (3 0)  (219 304)  (219 304)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_v_b_0
 (27 0)  (243 304)  (243 304)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 304)  (244 304)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 304)  (245 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 304)  (248 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (252 304)  (252 304)  LC_0 Logic Functioning bit
 (37 0)  (253 304)  (253 304)  LC_0 Logic Functioning bit
 (38 0)  (254 304)  (254 304)  LC_0 Logic Functioning bit
 (39 0)  (255 304)  (255 304)  LC_0 Logic Functioning bit
 (44 0)  (260 304)  (260 304)  LC_0 Logic Functioning bit
 (45 0)  (261 304)  (261 304)  LC_0 Logic Functioning bit
 (40 1)  (256 305)  (256 305)  LC_0 Logic Functioning bit
 (41 1)  (257 305)  (257 305)  LC_0 Logic Functioning bit
 (42 1)  (258 305)  (258 305)  LC_0 Logic Functioning bit
 (43 1)  (259 305)  (259 305)  LC_0 Logic Functioning bit
 (49 1)  (265 305)  (265 305)  Carry_In_Mux bit 

 (0 2)  (216 306)  (216 306)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (1 2)  (217 306)  (217 306)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (2 2)  (218 306)  (218 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (243 306)  (243 306)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 306)  (244 306)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 306)  (245 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 306)  (248 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 306)  (252 306)  LC_1 Logic Functioning bit
 (37 2)  (253 306)  (253 306)  LC_1 Logic Functioning bit
 (38 2)  (254 306)  (254 306)  LC_1 Logic Functioning bit
 (39 2)  (255 306)  (255 306)  LC_1 Logic Functioning bit
 (44 2)  (260 306)  (260 306)  LC_1 Logic Functioning bit
 (45 2)  (261 306)  (261 306)  LC_1 Logic Functioning bit
 (0 3)  (216 307)  (216 307)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (40 3)  (256 307)  (256 307)  LC_1 Logic Functioning bit
 (41 3)  (257 307)  (257 307)  LC_1 Logic Functioning bit
 (42 3)  (258 307)  (258 307)  LC_1 Logic Functioning bit
 (43 3)  (259 307)  (259 307)  LC_1 Logic Functioning bit
 (21 4)  (237 308)  (237 308)  routing T_4_19.wire_logic_cluster/lc_3/out <X> T_4_19.lc_trk_g1_3
 (22 4)  (238 308)  (238 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (241 308)  (241 308)  routing T_4_19.wire_logic_cluster/lc_2/out <X> T_4_19.lc_trk_g1_2
 (27 4)  (243 308)  (243 308)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 308)  (245 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 308)  (248 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 308)  (252 308)  LC_2 Logic Functioning bit
 (37 4)  (253 308)  (253 308)  LC_2 Logic Functioning bit
 (38 4)  (254 308)  (254 308)  LC_2 Logic Functioning bit
 (39 4)  (255 308)  (255 308)  LC_2 Logic Functioning bit
 (44 4)  (260 308)  (260 308)  LC_2 Logic Functioning bit
 (45 4)  (261 308)  (261 308)  LC_2 Logic Functioning bit
 (22 5)  (238 309)  (238 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (246 309)  (246 309)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (256 309)  (256 309)  LC_2 Logic Functioning bit
 (41 5)  (257 309)  (257 309)  LC_2 Logic Functioning bit
 (42 5)  (258 309)  (258 309)  LC_2 Logic Functioning bit
 (43 5)  (259 309)  (259 309)  LC_2 Logic Functioning bit
 (11 6)  (227 310)  (227 310)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_v_t_40
 (17 6)  (233 310)  (233 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (234 310)  (234 310)  routing T_4_19.wire_logic_cluster/lc_5/out <X> T_4_19.lc_trk_g1_5
 (21 6)  (237 310)  (237 310)  routing T_4_19.wire_logic_cluster/lc_7/out <X> T_4_19.lc_trk_g1_7
 (22 6)  (238 310)  (238 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (241 310)  (241 310)  routing T_4_19.wire_logic_cluster/lc_6/out <X> T_4_19.lc_trk_g1_6
 (27 6)  (243 310)  (243 310)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 310)  (245 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 310)  (248 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 310)  (252 310)  LC_3 Logic Functioning bit
 (37 6)  (253 310)  (253 310)  LC_3 Logic Functioning bit
 (38 6)  (254 310)  (254 310)  LC_3 Logic Functioning bit
 (39 6)  (255 310)  (255 310)  LC_3 Logic Functioning bit
 (44 6)  (260 310)  (260 310)  LC_3 Logic Functioning bit
 (45 6)  (261 310)  (261 310)  LC_3 Logic Functioning bit
 (12 7)  (228 311)  (228 311)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_v_t_40
 (22 7)  (238 311)  (238 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (246 311)  (246 311)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (256 311)  (256 311)  LC_3 Logic Functioning bit
 (41 7)  (257 311)  (257 311)  LC_3 Logic Functioning bit
 (42 7)  (258 311)  (258 311)  LC_3 Logic Functioning bit
 (43 7)  (259 311)  (259 311)  LC_3 Logic Functioning bit
 (9 8)  (225 312)  (225 312)  routing T_4_19.sp4_v_t_42 <X> T_4_19.sp4_h_r_7
 (27 8)  (243 312)  (243 312)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 312)  (244 312)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 312)  (245 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 312)  (246 312)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 312)  (248 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (252 312)  (252 312)  LC_4 Logic Functioning bit
 (37 8)  (253 312)  (253 312)  LC_4 Logic Functioning bit
 (38 8)  (254 312)  (254 312)  LC_4 Logic Functioning bit
 (39 8)  (255 312)  (255 312)  LC_4 Logic Functioning bit
 (44 8)  (260 312)  (260 312)  LC_4 Logic Functioning bit
 (45 8)  (261 312)  (261 312)  LC_4 Logic Functioning bit
 (40 9)  (256 313)  (256 313)  LC_4 Logic Functioning bit
 (41 9)  (257 313)  (257 313)  LC_4 Logic Functioning bit
 (42 9)  (258 313)  (258 313)  LC_4 Logic Functioning bit
 (43 9)  (259 313)  (259 313)  LC_4 Logic Functioning bit
 (27 10)  (243 314)  (243 314)  routing T_4_19.lc_trk_g1_5 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 314)  (245 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 314)  (246 314)  routing T_4_19.lc_trk_g1_5 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 314)  (248 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (252 314)  (252 314)  LC_5 Logic Functioning bit
 (37 10)  (253 314)  (253 314)  LC_5 Logic Functioning bit
 (38 10)  (254 314)  (254 314)  LC_5 Logic Functioning bit
 (39 10)  (255 314)  (255 314)  LC_5 Logic Functioning bit
 (44 10)  (260 314)  (260 314)  LC_5 Logic Functioning bit
 (45 10)  (261 314)  (261 314)  LC_5 Logic Functioning bit
 (14 11)  (230 315)  (230 315)  routing T_4_19.sp4_r_v_b_36 <X> T_4_19.lc_trk_g2_4
 (17 11)  (233 315)  (233 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (40 11)  (256 315)  (256 315)  LC_5 Logic Functioning bit
 (41 11)  (257 315)  (257 315)  LC_5 Logic Functioning bit
 (42 11)  (258 315)  (258 315)  LC_5 Logic Functioning bit
 (43 11)  (259 315)  (259 315)  LC_5 Logic Functioning bit
 (10 12)  (226 316)  (226 316)  routing T_4_19.sp4_v_t_40 <X> T_4_19.sp4_h_r_10
 (14 12)  (230 316)  (230 316)  routing T_4_19.wire_logic_cluster/lc_0/out <X> T_4_19.lc_trk_g3_0
 (17 12)  (233 316)  (233 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (234 316)  (234 316)  routing T_4_19.wire_logic_cluster/lc_1/out <X> T_4_19.lc_trk_g3_1
 (27 12)  (243 316)  (243 316)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 316)  (245 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 316)  (246 316)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 316)  (248 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (252 316)  (252 316)  LC_6 Logic Functioning bit
 (37 12)  (253 316)  (253 316)  LC_6 Logic Functioning bit
 (38 12)  (254 316)  (254 316)  LC_6 Logic Functioning bit
 (39 12)  (255 316)  (255 316)  LC_6 Logic Functioning bit
 (44 12)  (260 316)  (260 316)  LC_6 Logic Functioning bit
 (45 12)  (261 316)  (261 316)  LC_6 Logic Functioning bit
 (17 13)  (233 317)  (233 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (246 317)  (246 317)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (40 13)  (256 317)  (256 317)  LC_6 Logic Functioning bit
 (41 13)  (257 317)  (257 317)  LC_6 Logic Functioning bit
 (42 13)  (258 317)  (258 317)  LC_6 Logic Functioning bit
 (43 13)  (259 317)  (259 317)  LC_6 Logic Functioning bit
 (51 13)  (267 317)  (267 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (268 317)  (268 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (216 318)  (216 318)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 318)  (217 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (230 318)  (230 318)  routing T_4_19.wire_logic_cluster/lc_4/out <X> T_4_19.lc_trk_g3_4
 (27 14)  (243 318)  (243 318)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 318)  (245 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 318)  (246 318)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 318)  (248 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (253 318)  (253 318)  LC_7 Logic Functioning bit
 (39 14)  (255 318)  (255 318)  LC_7 Logic Functioning bit
 (41 14)  (257 318)  (257 318)  LC_7 Logic Functioning bit
 (43 14)  (259 318)  (259 318)  LC_7 Logic Functioning bit
 (45 14)  (261 318)  (261 318)  LC_7 Logic Functioning bit
 (1 15)  (217 319)  (217 319)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_7/s_r
 (17 15)  (233 319)  (233 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (246 319)  (246 319)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (253 319)  (253 319)  LC_7 Logic Functioning bit
 (39 15)  (255 319)  (255 319)  LC_7 Logic Functioning bit
 (41 15)  (257 319)  (257 319)  LC_7 Logic Functioning bit
 (43 15)  (259 319)  (259 319)  LC_7 Logic Functioning bit
 (52 15)  (268 319)  (268 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_5_19

 (25 0)  (295 304)  (295 304)  routing T_5_19.sp4_v_b_10 <X> T_5_19.lc_trk_g0_2
 (27 0)  (297 304)  (297 304)  routing T_5_19.lc_trk_g1_0 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 304)  (299 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (37 0)  (307 304)  (307 304)  LC_0 Logic Functioning bit
 (39 0)  (309 304)  (309 304)  LC_0 Logic Functioning bit
 (40 0)  (310 304)  (310 304)  LC_0 Logic Functioning bit
 (42 0)  (312 304)  (312 304)  LC_0 Logic Functioning bit
 (44 0)  (314 304)  (314 304)  LC_0 Logic Functioning bit
 (15 1)  (285 305)  (285 305)  routing T_5_19.bot_op_0 <X> T_5_19.lc_trk_g0_0
 (17 1)  (287 305)  (287 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (292 305)  (292 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (293 305)  (293 305)  routing T_5_19.sp4_v_b_10 <X> T_5_19.lc_trk_g0_2
 (25 1)  (295 305)  (295 305)  routing T_5_19.sp4_v_b_10 <X> T_5_19.lc_trk_g0_2
 (26 1)  (296 305)  (296 305)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 305)  (299 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (302 305)  (302 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (305 305)  (305 305)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.input_2_0
 (52 1)  (322 305)  (322 305)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (21 2)  (291 306)  (291 306)  routing T_5_19.lft_op_7 <X> T_5_19.lc_trk_g0_7
 (22 2)  (292 306)  (292 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (294 306)  (294 306)  routing T_5_19.lft_op_7 <X> T_5_19.lc_trk_g0_7
 (25 2)  (295 306)  (295 306)  routing T_5_19.lft_op_6 <X> T_5_19.lc_trk_g0_6
 (29 2)  (299 306)  (299 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 306)  (302 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (306 306)  (306 306)  LC_1 Logic Functioning bit
 (37 2)  (307 306)  (307 306)  LC_1 Logic Functioning bit
 (38 2)  (308 306)  (308 306)  LC_1 Logic Functioning bit
 (39 2)  (309 306)  (309 306)  LC_1 Logic Functioning bit
 (44 2)  (314 306)  (314 306)  LC_1 Logic Functioning bit
 (12 3)  (282 307)  (282 307)  routing T_5_19.sp4_h_l_39 <X> T_5_19.sp4_v_t_39
 (22 3)  (292 307)  (292 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (294 307)  (294 307)  routing T_5_19.lft_op_6 <X> T_5_19.lc_trk_g0_6
 (40 3)  (310 307)  (310 307)  LC_1 Logic Functioning bit
 (41 3)  (311 307)  (311 307)  LC_1 Logic Functioning bit
 (42 3)  (312 307)  (312 307)  LC_1 Logic Functioning bit
 (43 3)  (313 307)  (313 307)  LC_1 Logic Functioning bit
 (15 4)  (285 308)  (285 308)  routing T_5_19.sp4_h_r_1 <X> T_5_19.lc_trk_g1_1
 (16 4)  (286 308)  (286 308)  routing T_5_19.sp4_h_r_1 <X> T_5_19.lc_trk_g1_1
 (17 4)  (287 308)  (287 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (297 308)  (297 308)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 308)  (299 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 308)  (300 308)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (302 308)  (302 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (306 308)  (306 308)  LC_2 Logic Functioning bit
 (37 4)  (307 308)  (307 308)  LC_2 Logic Functioning bit
 (38 4)  (308 308)  (308 308)  LC_2 Logic Functioning bit
 (39 4)  (309 308)  (309 308)  LC_2 Logic Functioning bit
 (44 4)  (314 308)  (314 308)  LC_2 Logic Functioning bit
 (15 5)  (285 309)  (285 309)  routing T_5_19.sp4_v_t_5 <X> T_5_19.lc_trk_g1_0
 (16 5)  (286 309)  (286 309)  routing T_5_19.sp4_v_t_5 <X> T_5_19.lc_trk_g1_0
 (17 5)  (287 309)  (287 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (288 309)  (288 309)  routing T_5_19.sp4_h_r_1 <X> T_5_19.lc_trk_g1_1
 (30 5)  (300 309)  (300 309)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (310 309)  (310 309)  LC_2 Logic Functioning bit
 (41 5)  (311 309)  (311 309)  LC_2 Logic Functioning bit
 (42 5)  (312 309)  (312 309)  LC_2 Logic Functioning bit
 (43 5)  (313 309)  (313 309)  LC_2 Logic Functioning bit
 (22 6)  (292 310)  (292 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (294 310)  (294 310)  routing T_5_19.bot_op_7 <X> T_5_19.lc_trk_g1_7
 (27 6)  (297 310)  (297 310)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 310)  (299 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 310)  (300 310)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (302 310)  (302 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (307 310)  (307 310)  LC_3 Logic Functioning bit
 (39 6)  (309 310)  (309 310)  LC_3 Logic Functioning bit
 (41 6)  (311 310)  (311 310)  LC_3 Logic Functioning bit
 (43 6)  (313 310)  (313 310)  LC_3 Logic Functioning bit
 (22 7)  (292 311)  (292 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (294 311)  (294 311)  routing T_5_19.bot_op_6 <X> T_5_19.lc_trk_g1_6
 (30 7)  (300 311)  (300 311)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (307 311)  (307 311)  LC_3 Logic Functioning bit
 (39 7)  (309 311)  (309 311)  LC_3 Logic Functioning bit
 (41 7)  (311 311)  (311 311)  LC_3 Logic Functioning bit
 (43 7)  (313 311)  (313 311)  LC_3 Logic Functioning bit
 (26 8)  (296 312)  (296 312)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (299 312)  (299 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 312)  (300 312)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 312)  (301 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 312)  (302 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 312)  (303 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 312)  (304 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (39 8)  (309 312)  (309 312)  LC_4 Logic Functioning bit
 (40 8)  (310 312)  (310 312)  LC_4 Logic Functioning bit
 (26 9)  (296 313)  (296 313)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 313)  (299 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (300 313)  (300 313)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (302 313)  (302 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (304 313)  (304 313)  routing T_5_19.lc_trk_g1_1 <X> T_5_19.input_2_4
 (39 9)  (309 313)  (309 313)  LC_4 Logic Functioning bit
 (40 9)  (310 313)  (310 313)  LC_4 Logic Functioning bit
 (41 9)  (311 313)  (311 313)  LC_4 Logic Functioning bit
 (51 9)  (321 313)  (321 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 11)  (292 315)  (292 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (3 12)  (273 316)  (273 316)  routing T_5_19.sp12_v_b_1 <X> T_5_19.sp12_h_r_1
 (14 12)  (284 316)  (284 316)  routing T_5_19.sp4_h_l_21 <X> T_5_19.lc_trk_g3_0
 (26 12)  (296 316)  (296 316)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 316)  (297 316)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 316)  (298 316)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 316)  (299 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (301 316)  (301 316)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 316)  (302 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 316)  (303 316)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 316)  (304 316)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (310 316)  (310 316)  LC_6 Logic Functioning bit
 (42 12)  (312 316)  (312 316)  LC_6 Logic Functioning bit
 (3 13)  (273 317)  (273 317)  routing T_5_19.sp12_v_b_1 <X> T_5_19.sp12_h_r_1
 (15 13)  (285 317)  (285 317)  routing T_5_19.sp4_h_l_21 <X> T_5_19.lc_trk_g3_0
 (16 13)  (286 317)  (286 317)  routing T_5_19.sp4_h_l_21 <X> T_5_19.lc_trk_g3_0
 (17 13)  (287 317)  (287 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (296 317)  (296 317)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (298 317)  (298 317)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 317)  (299 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (301 317)  (301 317)  routing T_5_19.lc_trk_g3_6 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (53 13)  (323 317)  (323 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (3 14)  (273 318)  (273 318)  routing T_5_19.sp12_v_b_1 <X> T_5_19.sp12_v_t_22
 (13 14)  (283 318)  (283 318)  routing T_5_19.sp4_v_b_11 <X> T_5_19.sp4_v_t_46
 (8 15)  (278 319)  (278 319)  routing T_5_19.sp4_h_r_10 <X> T_5_19.sp4_v_t_47
 (9 15)  (279 319)  (279 319)  routing T_5_19.sp4_h_r_10 <X> T_5_19.sp4_v_t_47
 (14 15)  (284 319)  (284 319)  routing T_5_19.tnl_op_4 <X> T_5_19.lc_trk_g3_4
 (15 15)  (285 319)  (285 319)  routing T_5_19.tnl_op_4 <X> T_5_19.lc_trk_g3_4
 (17 15)  (287 319)  (287 319)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (292 319)  (292 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (295 319)  (295 319)  routing T_5_19.sp4_r_v_b_46 <X> T_5_19.lc_trk_g3_6


RAM_Tile_6_19

 (11 10)  (335 314)  (335 314)  routing T_6_19.sp4_h_r_2 <X> T_6_19.sp4_v_t_45
 (13 10)  (337 314)  (337 314)  routing T_6_19.sp4_h_r_2 <X> T_6_19.sp4_v_t_45
 (12 11)  (336 315)  (336 315)  routing T_6_19.sp4_h_r_2 <X> T_6_19.sp4_v_t_45
 (13 14)  (337 318)  (337 318)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_t_46
 (8 15)  (332 319)  (332 319)  routing T_6_19.sp4_h_r_10 <X> T_6_19.sp4_v_t_47
 (9 15)  (333 319)  (333 319)  routing T_6_19.sp4_h_r_10 <X> T_6_19.sp4_v_t_47
 (12 15)  (336 319)  (336 319)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_t_46


LogicTile_7_19

 (16 0)  (382 304)  (382 304)  routing T_7_19.sp4_v_b_9 <X> T_7_19.lc_trk_g0_1
 (17 0)  (383 304)  (383 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (384 304)  (384 304)  routing T_7_19.sp4_v_b_9 <X> T_7_19.lc_trk_g0_1
 (27 0)  (393 304)  (393 304)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 304)  (395 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 304)  (396 304)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (44 0)  (410 304)  (410 304)  LC_0 Logic Functioning bit
 (18 1)  (384 305)  (384 305)  routing T_7_19.sp4_v_b_9 <X> T_7_19.lc_trk_g0_1
 (50 1)  (416 305)  (416 305)  Carry_In_Mux bit 

 (10 2)  (376 306)  (376 306)  routing T_7_19.sp4_v_b_8 <X> T_7_19.sp4_h_l_36
 (27 2)  (393 306)  (393 306)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 306)  (395 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 306)  (396 306)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (398 306)  (398 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (402 306)  (402 306)  LC_1 Logic Functioning bit
 (37 2)  (403 306)  (403 306)  LC_1 Logic Functioning bit
 (38 2)  (404 306)  (404 306)  LC_1 Logic Functioning bit
 (39 2)  (405 306)  (405 306)  LC_1 Logic Functioning bit
 (44 2)  (410 306)  (410 306)  LC_1 Logic Functioning bit
 (30 3)  (396 307)  (396 307)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (402 307)  (402 307)  LC_1 Logic Functioning bit
 (37 3)  (403 307)  (403 307)  LC_1 Logic Functioning bit
 (38 3)  (404 307)  (404 307)  LC_1 Logic Functioning bit
 (39 3)  (405 307)  (405 307)  LC_1 Logic Functioning bit
 (47 3)  (413 307)  (413 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (19 4)  (385 308)  (385 308)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (387 308)  (387 308)  routing T_7_19.sp4_v_b_11 <X> T_7_19.lc_trk_g1_3
 (22 4)  (388 308)  (388 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (389 308)  (389 308)  routing T_7_19.sp4_v_b_11 <X> T_7_19.lc_trk_g1_3
 (29 4)  (395 308)  (395 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (398 308)  (398 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (402 308)  (402 308)  LC_2 Logic Functioning bit
 (37 4)  (403 308)  (403 308)  LC_2 Logic Functioning bit
 (38 4)  (404 308)  (404 308)  LC_2 Logic Functioning bit
 (39 4)  (405 308)  (405 308)  LC_2 Logic Functioning bit
 (44 4)  (410 308)  (410 308)  LC_2 Logic Functioning bit
 (17 5)  (383 309)  (383 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (387 309)  (387 309)  routing T_7_19.sp4_v_b_11 <X> T_7_19.lc_trk_g1_3
 (22 5)  (388 309)  (388 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (36 5)  (402 309)  (402 309)  LC_2 Logic Functioning bit
 (37 5)  (403 309)  (403 309)  LC_2 Logic Functioning bit
 (38 5)  (404 309)  (404 309)  LC_2 Logic Functioning bit
 (39 5)  (405 309)  (405 309)  LC_2 Logic Functioning bit
 (53 5)  (419 309)  (419 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (387 310)  (387 310)  routing T_7_19.sp4_v_b_7 <X> T_7_19.lc_trk_g1_7
 (22 6)  (388 310)  (388 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (389 310)  (389 310)  routing T_7_19.sp4_v_b_7 <X> T_7_19.lc_trk_g1_7
 (27 6)  (393 310)  (393 310)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 310)  (395 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 310)  (398 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (402 310)  (402 310)  LC_3 Logic Functioning bit
 (37 6)  (403 310)  (403 310)  LC_3 Logic Functioning bit
 (38 6)  (404 310)  (404 310)  LC_3 Logic Functioning bit
 (39 6)  (405 310)  (405 310)  LC_3 Logic Functioning bit
 (44 6)  (410 310)  (410 310)  LC_3 Logic Functioning bit
 (52 6)  (418 310)  (418 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (383 311)  (383 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (30 7)  (396 311)  (396 311)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (402 311)  (402 311)  LC_3 Logic Functioning bit
 (37 7)  (403 311)  (403 311)  LC_3 Logic Functioning bit
 (38 7)  (404 311)  (404 311)  LC_3 Logic Functioning bit
 (39 7)  (405 311)  (405 311)  LC_3 Logic Functioning bit
 (27 8)  (393 312)  (393 312)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 312)  (395 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (398 312)  (398 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (402 312)  (402 312)  LC_4 Logic Functioning bit
 (37 8)  (403 312)  (403 312)  LC_4 Logic Functioning bit
 (38 8)  (404 312)  (404 312)  LC_4 Logic Functioning bit
 (39 8)  (405 312)  (405 312)  LC_4 Logic Functioning bit
 (44 8)  (410 312)  (410 312)  LC_4 Logic Functioning bit
 (51 8)  (417 312)  (417 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (388 313)  (388 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (396 313)  (396 313)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (402 313)  (402 313)  LC_4 Logic Functioning bit
 (37 9)  (403 313)  (403 313)  LC_4 Logic Functioning bit
 (38 9)  (404 313)  (404 313)  LC_4 Logic Functioning bit
 (39 9)  (405 313)  (405 313)  LC_4 Logic Functioning bit
 (13 10)  (379 314)  (379 314)  routing T_7_19.sp4_h_r_8 <X> T_7_19.sp4_v_t_45
 (28 10)  (394 314)  (394 314)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 314)  (395 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (398 314)  (398 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (402 314)  (402 314)  LC_5 Logic Functioning bit
 (37 10)  (403 314)  (403 314)  LC_5 Logic Functioning bit
 (38 10)  (404 314)  (404 314)  LC_5 Logic Functioning bit
 (39 10)  (405 314)  (405 314)  LC_5 Logic Functioning bit
 (44 10)  (410 314)  (410 314)  LC_5 Logic Functioning bit
 (51 10)  (417 314)  (417 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (375 315)  (375 315)  routing T_7_19.sp4_v_b_11 <X> T_7_19.sp4_v_t_42
 (10 11)  (376 315)  (376 315)  routing T_7_19.sp4_v_b_11 <X> T_7_19.sp4_v_t_42
 (12 11)  (378 315)  (378 315)  routing T_7_19.sp4_h_r_8 <X> T_7_19.sp4_v_t_45
 (30 11)  (396 315)  (396 315)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (402 315)  (402 315)  LC_5 Logic Functioning bit
 (37 11)  (403 315)  (403 315)  LC_5 Logic Functioning bit
 (38 11)  (404 315)  (404 315)  LC_5 Logic Functioning bit
 (39 11)  (405 315)  (405 315)  LC_5 Logic Functioning bit
 (2 12)  (368 316)  (368 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (25 12)  (391 316)  (391 316)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g3_2
 (27 12)  (393 316)  (393 316)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 316)  (395 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (398 316)  (398 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (402 316)  (402 316)  LC_6 Logic Functioning bit
 (37 12)  (403 316)  (403 316)  LC_6 Logic Functioning bit
 (38 12)  (404 316)  (404 316)  LC_6 Logic Functioning bit
 (39 12)  (405 316)  (405 316)  LC_6 Logic Functioning bit
 (44 12)  (410 316)  (410 316)  LC_6 Logic Functioning bit
 (51 12)  (417 316)  (417 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (388 317)  (388 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (389 317)  (389 317)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g3_2
 (24 13)  (390 317)  (390 317)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g3_2
 (25 13)  (391 317)  (391 317)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g3_2
 (36 13)  (402 317)  (402 317)  LC_6 Logic Functioning bit
 (37 13)  (403 317)  (403 317)  LC_6 Logic Functioning bit
 (38 13)  (404 317)  (404 317)  LC_6 Logic Functioning bit
 (39 13)  (405 317)  (405 317)  LC_6 Logic Functioning bit
 (4 14)  (370 318)  (370 318)  routing T_7_19.sp4_v_b_9 <X> T_7_19.sp4_v_t_44
 (11 14)  (377 318)  (377 318)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_v_t_46
 (13 14)  (379 318)  (379 318)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_v_t_46
 (17 14)  (383 318)  (383 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (393 318)  (393 318)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 318)  (394 318)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 318)  (395 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 318)  (396 318)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (398 318)  (398 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (402 318)  (402 318)  LC_7 Logic Functioning bit
 (37 14)  (403 318)  (403 318)  LC_7 Logic Functioning bit
 (38 14)  (404 318)  (404 318)  LC_7 Logic Functioning bit
 (39 14)  (405 318)  (405 318)  LC_7 Logic Functioning bit
 (44 14)  (410 318)  (410 318)  LC_7 Logic Functioning bit
 (51 14)  (417 318)  (417 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (370 319)  (370 319)  routing T_7_19.sp4_h_r_1 <X> T_7_19.sp4_h_l_44
 (6 15)  (372 319)  (372 319)  routing T_7_19.sp4_h_r_1 <X> T_7_19.sp4_h_l_44
 (8 15)  (374 319)  (374 319)  routing T_7_19.sp4_v_b_7 <X> T_7_19.sp4_v_t_47
 (10 15)  (376 319)  (376 319)  routing T_7_19.sp4_v_b_7 <X> T_7_19.sp4_v_t_47
 (12 15)  (378 319)  (378 319)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_v_t_46
 (32 15)  (398 319)  (398 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (399 319)  (399 319)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.input_2_7
 (34 15)  (400 319)  (400 319)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.input_2_7
 (35 15)  (401 319)  (401 319)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.input_2_7
 (36 15)  (402 319)  (402 319)  LC_7 Logic Functioning bit
 (37 15)  (403 319)  (403 319)  LC_7 Logic Functioning bit
 (38 15)  (404 319)  (404 319)  LC_7 Logic Functioning bit
 (39 15)  (405 319)  (405 319)  LC_7 Logic Functioning bit


LogicTile_8_19

 (22 0)  (442 304)  (442 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (449 304)  (449 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (464 304)  (464 304)  LC_0 Logic Functioning bit
 (30 1)  (450 305)  (450 305)  routing T_8_19.lc_trk_g0_3 <X> T_8_19.wire_logic_cluster/lc_0/in_1
 (50 1)  (470 305)  (470 305)  Carry_In_Mux bit 

 (4 2)  (424 306)  (424 306)  routing T_8_19.sp4_v_b_0 <X> T_8_19.sp4_v_t_37
 (12 2)  (432 306)  (432 306)  routing T_8_19.sp4_h_r_11 <X> T_8_19.sp4_h_l_39
 (27 2)  (447 306)  (447 306)  routing T_8_19.lc_trk_g3_1 <X> T_8_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 306)  (448 306)  routing T_8_19.lc_trk_g3_1 <X> T_8_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 306)  (449 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 306)  (452 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 306)  (456 306)  LC_1 Logic Functioning bit
 (37 2)  (457 306)  (457 306)  LC_1 Logic Functioning bit
 (38 2)  (458 306)  (458 306)  LC_1 Logic Functioning bit
 (39 2)  (459 306)  (459 306)  LC_1 Logic Functioning bit
 (44 2)  (464 306)  (464 306)  LC_1 Logic Functioning bit
 (8 3)  (428 307)  (428 307)  routing T_8_19.sp4_v_b_10 <X> T_8_19.sp4_v_t_36
 (10 3)  (430 307)  (430 307)  routing T_8_19.sp4_v_b_10 <X> T_8_19.sp4_v_t_36
 (13 3)  (433 307)  (433 307)  routing T_8_19.sp4_h_r_11 <X> T_8_19.sp4_h_l_39
 (36 3)  (456 307)  (456 307)  LC_1 Logic Functioning bit
 (37 3)  (457 307)  (457 307)  LC_1 Logic Functioning bit
 (38 3)  (458 307)  (458 307)  LC_1 Logic Functioning bit
 (39 3)  (459 307)  (459 307)  LC_1 Logic Functioning bit
 (47 3)  (467 307)  (467 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (25 4)  (445 308)  (445 308)  routing T_8_19.sp4_h_r_10 <X> T_8_19.lc_trk_g1_2
 (27 4)  (447 308)  (447 308)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 308)  (448 308)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 308)  (449 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 308)  (450 308)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 308)  (452 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 308)  (456 308)  LC_2 Logic Functioning bit
 (37 4)  (457 308)  (457 308)  LC_2 Logic Functioning bit
 (38 4)  (458 308)  (458 308)  LC_2 Logic Functioning bit
 (39 4)  (459 308)  (459 308)  LC_2 Logic Functioning bit
 (44 4)  (464 308)  (464 308)  LC_2 Logic Functioning bit
 (51 4)  (471 308)  (471 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (442 309)  (442 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (443 309)  (443 309)  routing T_8_19.sp4_h_r_10 <X> T_8_19.lc_trk_g1_2
 (24 5)  (444 309)  (444 309)  routing T_8_19.sp4_h_r_10 <X> T_8_19.lc_trk_g1_2
 (30 5)  (450 309)  (450 309)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (456 309)  (456 309)  LC_2 Logic Functioning bit
 (37 5)  (457 309)  (457 309)  LC_2 Logic Functioning bit
 (38 5)  (458 309)  (458 309)  LC_2 Logic Functioning bit
 (39 5)  (459 309)  (459 309)  LC_2 Logic Functioning bit
 (11 6)  (431 310)  (431 310)  routing T_8_19.sp4_v_b_2 <X> T_8_19.sp4_v_t_40
 (17 6)  (437 310)  (437 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (442 310)  (442 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (443 310)  (443 310)  routing T_8_19.sp12_h_r_23 <X> T_8_19.lc_trk_g1_7
 (27 6)  (447 310)  (447 310)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 310)  (448 310)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 310)  (449 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 310)  (450 310)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (452 310)  (452 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 310)  (456 310)  LC_3 Logic Functioning bit
 (37 6)  (457 310)  (457 310)  LC_3 Logic Functioning bit
 (38 6)  (458 310)  (458 310)  LC_3 Logic Functioning bit
 (39 6)  (459 310)  (459 310)  LC_3 Logic Functioning bit
 (44 6)  (464 310)  (464 310)  LC_3 Logic Functioning bit
 (12 7)  (432 311)  (432 311)  routing T_8_19.sp4_v_b_2 <X> T_8_19.sp4_v_t_40
 (21 7)  (441 311)  (441 311)  routing T_8_19.sp12_h_r_23 <X> T_8_19.lc_trk_g1_7
 (36 7)  (456 311)  (456 311)  LC_3 Logic Functioning bit
 (37 7)  (457 311)  (457 311)  LC_3 Logic Functioning bit
 (38 7)  (458 311)  (458 311)  LC_3 Logic Functioning bit
 (39 7)  (459 311)  (459 311)  LC_3 Logic Functioning bit
 (51 7)  (471 311)  (471 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (428 312)  (428 312)  routing T_8_19.sp4_h_l_42 <X> T_8_19.sp4_h_r_7
 (27 8)  (447 312)  (447 312)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 312)  (448 312)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 312)  (449 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (452 312)  (452 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (456 312)  (456 312)  LC_4 Logic Functioning bit
 (37 8)  (457 312)  (457 312)  LC_4 Logic Functioning bit
 (38 8)  (458 312)  (458 312)  LC_4 Logic Functioning bit
 (39 8)  (459 312)  (459 312)  LC_4 Logic Functioning bit
 (44 8)  (464 312)  (464 312)  LC_4 Logic Functioning bit
 (8 9)  (428 313)  (428 313)  routing T_8_19.sp4_h_l_42 <X> T_8_19.sp4_v_b_7
 (9 9)  (429 313)  (429 313)  routing T_8_19.sp4_h_l_42 <X> T_8_19.sp4_v_b_7
 (30 9)  (450 313)  (450 313)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (456 313)  (456 313)  LC_4 Logic Functioning bit
 (37 9)  (457 313)  (457 313)  LC_4 Logic Functioning bit
 (38 9)  (458 313)  (458 313)  LC_4 Logic Functioning bit
 (39 9)  (459 313)  (459 313)  LC_4 Logic Functioning bit
 (51 9)  (471 313)  (471 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (442 314)  (442 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (447 314)  (447 314)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 314)  (449 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 314)  (450 314)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 314)  (452 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (456 314)  (456 314)  LC_5 Logic Functioning bit
 (37 10)  (457 314)  (457 314)  LC_5 Logic Functioning bit
 (38 10)  (458 314)  (458 314)  LC_5 Logic Functioning bit
 (39 10)  (459 314)  (459 314)  LC_5 Logic Functioning bit
 (44 10)  (464 314)  (464 314)  LC_5 Logic Functioning bit
 (46 10)  (466 314)  (466 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (10 11)  (430 315)  (430 315)  routing T_8_19.sp4_h_l_39 <X> T_8_19.sp4_v_t_42
 (30 11)  (450 315)  (450 315)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (456 315)  (456 315)  LC_5 Logic Functioning bit
 (37 11)  (457 315)  (457 315)  LC_5 Logic Functioning bit
 (38 11)  (458 315)  (458 315)  LC_5 Logic Functioning bit
 (39 11)  (459 315)  (459 315)  LC_5 Logic Functioning bit
 (9 12)  (429 316)  (429 316)  routing T_8_19.sp4_h_l_42 <X> T_8_19.sp4_h_r_10
 (10 12)  (430 316)  (430 316)  routing T_8_19.sp4_h_l_42 <X> T_8_19.sp4_h_r_10
 (17 12)  (437 316)  (437 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (28 12)  (448 316)  (448 316)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 316)  (449 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 316)  (450 316)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 316)  (452 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (456 316)  (456 316)  LC_6 Logic Functioning bit
 (37 12)  (457 316)  (457 316)  LC_6 Logic Functioning bit
 (38 12)  (458 316)  (458 316)  LC_6 Logic Functioning bit
 (39 12)  (459 316)  (459 316)  LC_6 Logic Functioning bit
 (44 12)  (464 316)  (464 316)  LC_6 Logic Functioning bit
 (51 12)  (471 316)  (471 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (442 317)  (442 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (450 317)  (450 317)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (456 317)  (456 317)  LC_6 Logic Functioning bit
 (37 13)  (457 317)  (457 317)  LC_6 Logic Functioning bit
 (38 13)  (458 317)  (458 317)  LC_6 Logic Functioning bit
 (39 13)  (459 317)  (459 317)  LC_6 Logic Functioning bit
 (4 14)  (424 318)  (424 318)  routing T_8_19.sp4_h_r_9 <X> T_8_19.sp4_v_t_44
 (11 14)  (431 318)  (431 318)  routing T_8_19.sp4_v_b_3 <X> T_8_19.sp4_v_t_46
 (13 14)  (433 318)  (433 318)  routing T_8_19.sp4_v_b_3 <X> T_8_19.sp4_v_t_46
 (17 14)  (437 318)  (437 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (447 318)  (447 318)  routing T_8_19.lc_trk_g1_5 <X> T_8_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 318)  (449 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 318)  (450 318)  routing T_8_19.lc_trk_g1_5 <X> T_8_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 318)  (452 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (456 318)  (456 318)  LC_7 Logic Functioning bit
 (37 14)  (457 318)  (457 318)  LC_7 Logic Functioning bit
 (38 14)  (458 318)  (458 318)  LC_7 Logic Functioning bit
 (39 14)  (459 318)  (459 318)  LC_7 Logic Functioning bit
 (44 14)  (464 318)  (464 318)  LC_7 Logic Functioning bit
 (51 14)  (471 318)  (471 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (425 319)  (425 319)  routing T_8_19.sp4_h_r_9 <X> T_8_19.sp4_v_t_44
 (8 15)  (428 319)  (428 319)  routing T_8_19.sp4_h_l_47 <X> T_8_19.sp4_v_t_47
 (22 15)  (442 319)  (442 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (32 15)  (452 319)  (452 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (454 319)  (454 319)  routing T_8_19.lc_trk_g1_2 <X> T_8_19.input_2_7
 (35 15)  (455 319)  (455 319)  routing T_8_19.lc_trk_g1_2 <X> T_8_19.input_2_7
 (36 15)  (456 319)  (456 319)  LC_7 Logic Functioning bit
 (37 15)  (457 319)  (457 319)  LC_7 Logic Functioning bit
 (38 15)  (458 319)  (458 319)  LC_7 Logic Functioning bit
 (39 15)  (459 319)  (459 319)  LC_7 Logic Functioning bit


LogicTile_9_19

 (27 0)  (501 304)  (501 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 304)  (502 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 304)  (503 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (518 304)  (518 304)  LC_0 Logic Functioning bit
 (30 1)  (504 305)  (504 305)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (50 1)  (524 305)  (524 305)  Carry_In_Mux bit 

 (9 2)  (483 306)  (483 306)  routing T_9_19.sp4_v_b_1 <X> T_9_19.sp4_h_l_36
 (21 2)  (495 306)  (495 306)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g0_7
 (22 2)  (496 306)  (496 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (497 306)  (497 306)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g0_7
 (24 2)  (498 306)  (498 306)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g0_7
 (27 2)  (501 306)  (501 306)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 306)  (502 306)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 306)  (503 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 306)  (506 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 306)  (510 306)  LC_1 Logic Functioning bit
 (37 2)  (511 306)  (511 306)  LC_1 Logic Functioning bit
 (38 2)  (512 306)  (512 306)  LC_1 Logic Functioning bit
 (39 2)  (513 306)  (513 306)  LC_1 Logic Functioning bit
 (44 2)  (518 306)  (518 306)  LC_1 Logic Functioning bit
 (3 3)  (477 307)  (477 307)  routing T_9_19.sp12_v_b_0 <X> T_9_19.sp12_h_l_23
 (21 3)  (495 307)  (495 307)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g0_7
 (36 3)  (510 307)  (510 307)  LC_1 Logic Functioning bit
 (37 3)  (511 307)  (511 307)  LC_1 Logic Functioning bit
 (38 3)  (512 307)  (512 307)  LC_1 Logic Functioning bit
 (39 3)  (513 307)  (513 307)  LC_1 Logic Functioning bit
 (53 3)  (527 307)  (527 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (27 4)  (501 308)  (501 308)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (502 308)  (502 308)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 308)  (503 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 308)  (506 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (510 308)  (510 308)  LC_2 Logic Functioning bit
 (37 4)  (511 308)  (511 308)  LC_2 Logic Functioning bit
 (38 4)  (512 308)  (512 308)  LC_2 Logic Functioning bit
 (39 4)  (513 308)  (513 308)  LC_2 Logic Functioning bit
 (44 4)  (518 308)  (518 308)  LC_2 Logic Functioning bit
 (46 4)  (520 308)  (520 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (36 5)  (510 309)  (510 309)  LC_2 Logic Functioning bit
 (37 5)  (511 309)  (511 309)  LC_2 Logic Functioning bit
 (38 5)  (512 309)  (512 309)  LC_2 Logic Functioning bit
 (39 5)  (513 309)  (513 309)  LC_2 Logic Functioning bit
 (11 6)  (485 310)  (485 310)  routing T_9_19.sp4_v_b_9 <X> T_9_19.sp4_v_t_40
 (13 6)  (487 310)  (487 310)  routing T_9_19.sp4_v_b_9 <X> T_9_19.sp4_v_t_40
 (15 6)  (489 310)  (489 310)  routing T_9_19.sp4_h_r_21 <X> T_9_19.lc_trk_g1_5
 (16 6)  (490 310)  (490 310)  routing T_9_19.sp4_h_r_21 <X> T_9_19.lc_trk_g1_5
 (17 6)  (491 310)  (491 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (492 310)  (492 310)  routing T_9_19.sp4_h_r_21 <X> T_9_19.lc_trk_g1_5
 (21 6)  (495 310)  (495 310)  routing T_9_19.sp4_h_l_2 <X> T_9_19.lc_trk_g1_7
 (22 6)  (496 310)  (496 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (497 310)  (497 310)  routing T_9_19.sp4_h_l_2 <X> T_9_19.lc_trk_g1_7
 (24 6)  (498 310)  (498 310)  routing T_9_19.sp4_h_l_2 <X> T_9_19.lc_trk_g1_7
 (28 6)  (502 310)  (502 310)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 310)  (503 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 310)  (506 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 310)  (510 310)  LC_3 Logic Functioning bit
 (37 6)  (511 310)  (511 310)  LC_3 Logic Functioning bit
 (38 6)  (512 310)  (512 310)  LC_3 Logic Functioning bit
 (39 6)  (513 310)  (513 310)  LC_3 Logic Functioning bit
 (44 6)  (518 310)  (518 310)  LC_3 Logic Functioning bit
 (46 6)  (520 310)  (520 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (492 311)  (492 311)  routing T_9_19.sp4_h_r_21 <X> T_9_19.lc_trk_g1_5
 (30 7)  (504 311)  (504 311)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (510 311)  (510 311)  LC_3 Logic Functioning bit
 (37 7)  (511 311)  (511 311)  LC_3 Logic Functioning bit
 (38 7)  (512 311)  (512 311)  LC_3 Logic Functioning bit
 (39 7)  (513 311)  (513 311)  LC_3 Logic Functioning bit
 (21 8)  (495 312)  (495 312)  routing T_9_19.sp4_h_r_35 <X> T_9_19.lc_trk_g2_3
 (22 8)  (496 312)  (496 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (497 312)  (497 312)  routing T_9_19.sp4_h_r_35 <X> T_9_19.lc_trk_g2_3
 (24 8)  (498 312)  (498 312)  routing T_9_19.sp4_h_r_35 <X> T_9_19.lc_trk_g2_3
 (25 8)  (499 312)  (499 312)  routing T_9_19.sp4_h_r_34 <X> T_9_19.lc_trk_g2_2
 (28 8)  (502 312)  (502 312)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 312)  (503 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 312)  (504 312)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 312)  (506 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (510 312)  (510 312)  LC_4 Logic Functioning bit
 (37 8)  (511 312)  (511 312)  LC_4 Logic Functioning bit
 (38 8)  (512 312)  (512 312)  LC_4 Logic Functioning bit
 (39 8)  (513 312)  (513 312)  LC_4 Logic Functioning bit
 (44 8)  (518 312)  (518 312)  LC_4 Logic Functioning bit
 (51 8)  (525 312)  (525 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (496 313)  (496 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (497 313)  (497 313)  routing T_9_19.sp4_h_r_34 <X> T_9_19.lc_trk_g2_2
 (24 9)  (498 313)  (498 313)  routing T_9_19.sp4_h_r_34 <X> T_9_19.lc_trk_g2_2
 (30 9)  (504 313)  (504 313)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (510 313)  (510 313)  LC_4 Logic Functioning bit
 (37 9)  (511 313)  (511 313)  LC_4 Logic Functioning bit
 (38 9)  (512 313)  (512 313)  LC_4 Logic Functioning bit
 (39 9)  (513 313)  (513 313)  LC_4 Logic Functioning bit
 (22 10)  (496 314)  (496 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (497 314)  (497 314)  routing T_9_19.sp4_h_r_31 <X> T_9_19.lc_trk_g2_7
 (24 10)  (498 314)  (498 314)  routing T_9_19.sp4_h_r_31 <X> T_9_19.lc_trk_g2_7
 (27 10)  (501 314)  (501 314)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 314)  (503 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 314)  (504 314)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 314)  (506 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (510 314)  (510 314)  LC_5 Logic Functioning bit
 (37 10)  (511 314)  (511 314)  LC_5 Logic Functioning bit
 (38 10)  (512 314)  (512 314)  LC_5 Logic Functioning bit
 (39 10)  (513 314)  (513 314)  LC_5 Logic Functioning bit
 (44 10)  (518 314)  (518 314)  LC_5 Logic Functioning bit
 (52 10)  (526 314)  (526 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (495 315)  (495 315)  routing T_9_19.sp4_h_r_31 <X> T_9_19.lc_trk_g2_7
 (36 11)  (510 315)  (510 315)  LC_5 Logic Functioning bit
 (37 11)  (511 315)  (511 315)  LC_5 Logic Functioning bit
 (38 11)  (512 315)  (512 315)  LC_5 Logic Functioning bit
 (39 11)  (513 315)  (513 315)  LC_5 Logic Functioning bit
 (14 12)  (488 316)  (488 316)  routing T_9_19.sp4_h_l_21 <X> T_9_19.lc_trk_g3_0
 (15 12)  (489 316)  (489 316)  routing T_9_19.sp4_h_r_25 <X> T_9_19.lc_trk_g3_1
 (16 12)  (490 316)  (490 316)  routing T_9_19.sp4_h_r_25 <X> T_9_19.lc_trk_g3_1
 (17 12)  (491 316)  (491 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (28 12)  (502 316)  (502 316)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 316)  (503 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (506 316)  (506 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (510 316)  (510 316)  LC_6 Logic Functioning bit
 (37 12)  (511 316)  (511 316)  LC_6 Logic Functioning bit
 (38 12)  (512 316)  (512 316)  LC_6 Logic Functioning bit
 (39 12)  (513 316)  (513 316)  LC_6 Logic Functioning bit
 (44 12)  (518 316)  (518 316)  LC_6 Logic Functioning bit
 (51 12)  (525 316)  (525 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (489 317)  (489 317)  routing T_9_19.sp4_h_l_21 <X> T_9_19.lc_trk_g3_0
 (16 13)  (490 317)  (490 317)  routing T_9_19.sp4_h_l_21 <X> T_9_19.lc_trk_g3_0
 (17 13)  (491 317)  (491 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (492 317)  (492 317)  routing T_9_19.sp4_h_r_25 <X> T_9_19.lc_trk_g3_1
 (22 13)  (496 317)  (496 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (504 317)  (504 317)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (510 317)  (510 317)  LC_6 Logic Functioning bit
 (37 13)  (511 317)  (511 317)  LC_6 Logic Functioning bit
 (38 13)  (512 317)  (512 317)  LC_6 Logic Functioning bit
 (39 13)  (513 317)  (513 317)  LC_6 Logic Functioning bit
 (27 14)  (501 318)  (501 318)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 318)  (503 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 318)  (504 318)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (506 318)  (506 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (509 318)  (509 318)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.input_2_7
 (36 14)  (510 318)  (510 318)  LC_7 Logic Functioning bit
 (37 14)  (511 318)  (511 318)  LC_7 Logic Functioning bit
 (38 14)  (512 318)  (512 318)  LC_7 Logic Functioning bit
 (39 14)  (513 318)  (513 318)  LC_7 Logic Functioning bit
 (44 14)  (518 318)  (518 318)  LC_7 Logic Functioning bit
 (51 14)  (525 318)  (525 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (30 15)  (504 319)  (504 319)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (506 319)  (506 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (509 319)  (509 319)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.input_2_7
 (36 15)  (510 319)  (510 319)  LC_7 Logic Functioning bit
 (37 15)  (511 319)  (511 319)  LC_7 Logic Functioning bit
 (38 15)  (512 319)  (512 319)  LC_7 Logic Functioning bit
 (39 15)  (513 319)  (513 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (22 0)  (604 304)  (604 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (606 304)  (606 304)  routing T_11_19.bot_op_3 <X> T_11_19.lc_trk_g0_3
 (27 0)  (609 304)  (609 304)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (610 304)  (610 304)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 304)  (611 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (626 304)  (626 304)  LC_0 Logic Functioning bit
 (50 1)  (632 305)  (632 305)  Carry_In_Mux bit 

 (0 2)  (582 306)  (582 306)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (583 306)  (583 306)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (584 306)  (584 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (591 306)  (591 306)  routing T_11_19.sp4_v_b_1 <X> T_11_19.sp4_h_l_36
 (14 2)  (596 306)  (596 306)  routing T_11_19.wire_logic_cluster/lc_4/out <X> T_11_19.lc_trk_g0_4
 (17 2)  (599 306)  (599 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (600 306)  (600 306)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g0_5
 (27 2)  (609 306)  (609 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 306)  (610 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 306)  (611 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (613 306)  (613 306)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (614 306)  (614 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (615 306)  (615 306)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (616 306)  (616 306)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (622 306)  (622 306)  LC_1 Logic Functioning bit
 (41 2)  (623 306)  (623 306)  LC_1 Logic Functioning bit
 (42 2)  (624 306)  (624 306)  LC_1 Logic Functioning bit
 (43 2)  (625 306)  (625 306)  LC_1 Logic Functioning bit
 (44 2)  (626 306)  (626 306)  LC_1 Logic Functioning bit
 (0 3)  (582 307)  (582 307)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (17 3)  (599 307)  (599 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (613 307)  (613 307)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (622 307)  (622 307)  LC_1 Logic Functioning bit
 (41 3)  (623 307)  (623 307)  LC_1 Logic Functioning bit
 (42 3)  (624 307)  (624 307)  LC_1 Logic Functioning bit
 (43 3)  (625 307)  (625 307)  LC_1 Logic Functioning bit
 (25 4)  (607 308)  (607 308)  routing T_11_19.wire_logic_cluster/lc_2/out <X> T_11_19.lc_trk_g1_2
 (27 4)  (609 308)  (609 308)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 308)  (611 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (613 308)  (613 308)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (614 308)  (614 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (622 308)  (622 308)  LC_2 Logic Functioning bit
 (41 4)  (623 308)  (623 308)  LC_2 Logic Functioning bit
 (42 4)  (624 308)  (624 308)  LC_2 Logic Functioning bit
 (43 4)  (625 308)  (625 308)  LC_2 Logic Functioning bit
 (44 4)  (626 308)  (626 308)  LC_2 Logic Functioning bit
 (22 5)  (604 309)  (604 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (612 309)  (612 309)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (614 309)  (614 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (615 309)  (615 309)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.input_2_2
 (35 5)  (617 309)  (617 309)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.input_2_2
 (40 5)  (622 309)  (622 309)  LC_2 Logic Functioning bit
 (41 5)  (623 309)  (623 309)  LC_2 Logic Functioning bit
 (42 5)  (624 309)  (624 309)  LC_2 Logic Functioning bit
 (43 5)  (625 309)  (625 309)  LC_2 Logic Functioning bit
 (12 6)  (594 310)  (594 310)  routing T_11_19.sp4_v_b_5 <X> T_11_19.sp4_h_l_40
 (16 6)  (598 310)  (598 310)  routing T_11_19.sp12_h_r_13 <X> T_11_19.lc_trk_g1_5
 (17 6)  (599 310)  (599 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (32 6)  (614 310)  (614 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (618 310)  (618 310)  LC_3 Logic Functioning bit
 (37 6)  (619 310)  (619 310)  LC_3 Logic Functioning bit
 (38 6)  (620 310)  (620 310)  LC_3 Logic Functioning bit
 (39 6)  (621 310)  (621 310)  LC_3 Logic Functioning bit
 (36 7)  (618 311)  (618 311)  LC_3 Logic Functioning bit
 (37 7)  (619 311)  (619 311)  LC_3 Logic Functioning bit
 (38 7)  (620 311)  (620 311)  LC_3 Logic Functioning bit
 (39 7)  (621 311)  (621 311)  LC_3 Logic Functioning bit
 (25 8)  (607 312)  (607 312)  routing T_11_19.sp4_h_r_42 <X> T_11_19.lc_trk_g2_2
 (26 8)  (608 312)  (608 312)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (32 8)  (614 312)  (614 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (619 312)  (619 312)  LC_4 Logic Functioning bit
 (40 8)  (622 312)  (622 312)  LC_4 Logic Functioning bit
 (42 8)  (624 312)  (624 312)  LC_4 Logic Functioning bit
 (50 8)  (632 312)  (632 312)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (604 313)  (604 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (605 313)  (605 313)  routing T_11_19.sp4_h_r_42 <X> T_11_19.lc_trk_g2_2
 (24 9)  (606 313)  (606 313)  routing T_11_19.sp4_h_r_42 <X> T_11_19.lc_trk_g2_2
 (25 9)  (607 313)  (607 313)  routing T_11_19.sp4_h_r_42 <X> T_11_19.lc_trk_g2_2
 (27 9)  (609 313)  (609 313)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (611 313)  (611 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (613 313)  (613 313)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (618 313)  (618 313)  LC_4 Logic Functioning bit
 (41 9)  (623 313)  (623 313)  LC_4 Logic Functioning bit
 (43 9)  (625 313)  (625 313)  LC_4 Logic Functioning bit
 (9 10)  (591 314)  (591 314)  routing T_11_19.sp4_v_b_7 <X> T_11_19.sp4_h_l_42
 (25 10)  (607 314)  (607 314)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g2_6
 (26 10)  (608 314)  (608 314)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (610 314)  (610 314)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 314)  (611 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (612 314)  (612 314)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (613 314)  (613 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (614 314)  (614 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (615 314)  (615 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (616 314)  (616 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (43 10)  (625 314)  (625 314)  LC_5 Logic Functioning bit
 (45 10)  (627 314)  (627 314)  LC_5 Logic Functioning bit
 (50 10)  (632 314)  (632 314)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (595 315)  (595 315)  routing T_11_19.sp4_v_b_3 <X> T_11_19.sp4_h_l_45
 (22 11)  (604 315)  (604 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (611 315)  (611 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (612 315)  (612 315)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (613 315)  (613 315)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (618 315)  (618 315)  LC_5 Logic Functioning bit
 (37 11)  (619 315)  (619 315)  LC_5 Logic Functioning bit
 (42 11)  (624 315)  (624 315)  LC_5 Logic Functioning bit
 (14 12)  (596 316)  (596 316)  routing T_11_19.rgt_op_0 <X> T_11_19.lc_trk_g3_0
 (17 12)  (599 316)  (599 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (600 316)  (600 316)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g3_1
 (29 12)  (611 316)  (611 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (613 316)  (613 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (614 316)  (614 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (615 316)  (615 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (616 316)  (616 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (618 316)  (618 316)  LC_6 Logic Functioning bit
 (38 12)  (620 316)  (620 316)  LC_6 Logic Functioning bit
 (15 13)  (597 317)  (597 317)  routing T_11_19.rgt_op_0 <X> T_11_19.lc_trk_g3_0
 (17 13)  (599 317)  (599 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (30 13)  (612 317)  (612 317)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (618 317)  (618 317)  LC_6 Logic Functioning bit
 (38 13)  (620 317)  (620 317)  LC_6 Logic Functioning bit
 (10 14)  (592 318)  (592 318)  routing T_11_19.sp4_v_b_5 <X> T_11_19.sp4_h_l_47
 (12 14)  (594 318)  (594 318)  routing T_11_19.sp4_v_b_11 <X> T_11_19.sp4_h_l_46
 (14 14)  (596 318)  (596 318)  routing T_11_19.rgt_op_4 <X> T_11_19.lc_trk_g3_4
 (21 14)  (603 318)  (603 318)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g3_7
 (22 14)  (604 318)  (604 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (611 318)  (611 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (612 318)  (612 318)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (613 318)  (613 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (614 318)  (614 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (615 318)  (615 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (616 318)  (616 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (38 14)  (620 318)  (620 318)  LC_7 Logic Functioning bit
 (43 14)  (625 318)  (625 318)  LC_7 Logic Functioning bit
 (45 14)  (627 318)  (627 318)  LC_7 Logic Functioning bit
 (50 14)  (632 318)  (632 318)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (597 319)  (597 319)  routing T_11_19.rgt_op_4 <X> T_11_19.lc_trk_g3_4
 (17 15)  (599 319)  (599 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (31 15)  (613 319)  (613 319)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (38 15)  (620 319)  (620 319)  LC_7 Logic Functioning bit
 (43 15)  (625 319)  (625 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (14 0)  (650 304)  (650 304)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g0_0
 (27 0)  (663 304)  (663 304)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 304)  (665 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (667 304)  (667 304)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (668 304)  (668 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (670 304)  (670 304)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (676 304)  (676 304)  LC_0 Logic Functioning bit
 (41 0)  (677 304)  (677 304)  LC_0 Logic Functioning bit
 (42 0)  (678 304)  (678 304)  LC_0 Logic Functioning bit
 (43 0)  (679 304)  (679 304)  LC_0 Logic Functioning bit
 (8 1)  (644 305)  (644 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (9 1)  (645 305)  (645 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (10 1)  (646 305)  (646 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (17 1)  (653 305)  (653 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (665 305)  (665 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (666 305)  (666 305)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (40 1)  (676 305)  (676 305)  LC_0 Logic Functioning bit
 (41 1)  (677 305)  (677 305)  LC_0 Logic Functioning bit
 (42 1)  (678 305)  (678 305)  LC_0 Logic Functioning bit
 (43 1)  (679 305)  (679 305)  LC_0 Logic Functioning bit
 (0 2)  (636 306)  (636 306)  routing T_12_19.glb_netwk_7 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (637 306)  (637 306)  routing T_12_19.glb_netwk_7 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (638 306)  (638 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (650 306)  (650 306)  routing T_12_19.lft_op_4 <X> T_12_19.lc_trk_g0_4
 (0 3)  (636 307)  (636 307)  routing T_12_19.glb_netwk_7 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (13 3)  (649 307)  (649 307)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_h_l_39
 (15 3)  (651 307)  (651 307)  routing T_12_19.lft_op_4 <X> T_12_19.lc_trk_g0_4
 (17 3)  (653 307)  (653 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (25 4)  (661 308)  (661 308)  routing T_12_19.sp4_h_r_10 <X> T_12_19.lc_trk_g1_2
 (22 5)  (658 309)  (658 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (659 309)  (659 309)  routing T_12_19.sp4_h_r_10 <X> T_12_19.lc_trk_g1_2
 (24 5)  (660 309)  (660 309)  routing T_12_19.sp4_h_r_10 <X> T_12_19.lc_trk_g1_2
 (14 6)  (650 310)  (650 310)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g1_4
 (17 7)  (653 311)  (653 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 8)  (657 312)  (657 312)  routing T_12_19.bnl_op_3 <X> T_12_19.lc_trk_g2_3
 (22 8)  (658 312)  (658 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (662 312)  (662 312)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (664 312)  (664 312)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 312)  (665 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (667 312)  (667 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (668 312)  (668 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (670 312)  (670 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (41 8)  (677 312)  (677 312)  LC_4 Logic Functioning bit
 (43 8)  (679 312)  (679 312)  LC_4 Logic Functioning bit
 (45 8)  (681 312)  (681 312)  LC_4 Logic Functioning bit
 (21 9)  (657 313)  (657 313)  routing T_12_19.bnl_op_3 <X> T_12_19.lc_trk_g2_3
 (29 9)  (665 313)  (665 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (666 313)  (666 313)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (37 9)  (673 313)  (673 313)  LC_4 Logic Functioning bit
 (39 9)  (675 313)  (675 313)  LC_4 Logic Functioning bit
 (12 10)  (648 314)  (648 314)  routing T_12_19.sp4_v_b_8 <X> T_12_19.sp4_h_l_45
 (8 12)  (644 316)  (644 316)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_h_r_10


IpCon_Tile_25_19

 (36 0)  (1366 304)  (1366 304)  LC_0 Logic Functioning bit
 (37 0)  (1367 304)  (1367 304)  LC_0 Logic Functioning bit
 (42 0)  (1372 304)  (1372 304)  LC_0 Logic Functioning bit
 (43 0)  (1373 304)  (1373 304)  LC_0 Logic Functioning bit
 (50 0)  (1380 304)  (1380 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 305)  (1366 305)  LC_0 Logic Functioning bit
 (37 1)  (1367 305)  (1367 305)  LC_0 Logic Functioning bit
 (42 1)  (1372 305)  (1372 305)  LC_0 Logic Functioning bit
 (43 1)  (1373 305)  (1373 305)  LC_0 Logic Functioning bit
 (36 2)  (1366 306)  (1366 306)  LC_1 Logic Functioning bit
 (37 2)  (1367 306)  (1367 306)  LC_1 Logic Functioning bit
 (42 2)  (1372 306)  (1372 306)  LC_1 Logic Functioning bit
 (43 2)  (1373 306)  (1373 306)  LC_1 Logic Functioning bit
 (50 2)  (1380 306)  (1380 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 307)  (1366 307)  LC_1 Logic Functioning bit
 (37 3)  (1367 307)  (1367 307)  LC_1 Logic Functioning bit
 (42 3)  (1372 307)  (1372 307)  LC_1 Logic Functioning bit
 (43 3)  (1373 307)  (1373 307)  LC_1 Logic Functioning bit
 (36 4)  (1366 308)  (1366 308)  LC_2 Logic Functioning bit
 (37 4)  (1367 308)  (1367 308)  LC_2 Logic Functioning bit
 (42 4)  (1372 308)  (1372 308)  LC_2 Logic Functioning bit
 (43 4)  (1373 308)  (1373 308)  LC_2 Logic Functioning bit
 (50 4)  (1380 308)  (1380 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 309)  (1366 309)  LC_2 Logic Functioning bit
 (37 5)  (1367 309)  (1367 309)  LC_2 Logic Functioning bit
 (42 5)  (1372 309)  (1372 309)  LC_2 Logic Functioning bit
 (43 5)  (1373 309)  (1373 309)  LC_2 Logic Functioning bit
 (36 6)  (1366 310)  (1366 310)  LC_3 Logic Functioning bit
 (37 6)  (1367 310)  (1367 310)  LC_3 Logic Functioning bit
 (42 6)  (1372 310)  (1372 310)  LC_3 Logic Functioning bit
 (43 6)  (1373 310)  (1373 310)  LC_3 Logic Functioning bit
 (50 6)  (1380 310)  (1380 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 311)  (1366 311)  LC_3 Logic Functioning bit
 (37 7)  (1367 311)  (1367 311)  LC_3 Logic Functioning bit
 (42 7)  (1372 311)  (1372 311)  LC_3 Logic Functioning bit
 (43 7)  (1373 311)  (1373 311)  LC_3 Logic Functioning bit
 (36 8)  (1366 312)  (1366 312)  LC_4 Logic Functioning bit
 (37 8)  (1367 312)  (1367 312)  LC_4 Logic Functioning bit
 (42 8)  (1372 312)  (1372 312)  LC_4 Logic Functioning bit
 (43 8)  (1373 312)  (1373 312)  LC_4 Logic Functioning bit
 (50 8)  (1380 312)  (1380 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 313)  (1366 313)  LC_4 Logic Functioning bit
 (37 9)  (1367 313)  (1367 313)  LC_4 Logic Functioning bit
 (42 9)  (1372 313)  (1372 313)  LC_4 Logic Functioning bit
 (43 9)  (1373 313)  (1373 313)  LC_4 Logic Functioning bit
 (36 10)  (1366 314)  (1366 314)  LC_5 Logic Functioning bit
 (37 10)  (1367 314)  (1367 314)  LC_5 Logic Functioning bit
 (42 10)  (1372 314)  (1372 314)  LC_5 Logic Functioning bit
 (43 10)  (1373 314)  (1373 314)  LC_5 Logic Functioning bit
 (50 10)  (1380 314)  (1380 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 315)  (1366 315)  LC_5 Logic Functioning bit
 (37 11)  (1367 315)  (1367 315)  LC_5 Logic Functioning bit
 (42 11)  (1372 315)  (1372 315)  LC_5 Logic Functioning bit
 (43 11)  (1373 315)  (1373 315)  LC_5 Logic Functioning bit
 (36 12)  (1366 316)  (1366 316)  LC_6 Logic Functioning bit
 (37 12)  (1367 316)  (1367 316)  LC_6 Logic Functioning bit
 (42 12)  (1372 316)  (1372 316)  LC_6 Logic Functioning bit
 (43 12)  (1373 316)  (1373 316)  LC_6 Logic Functioning bit
 (50 12)  (1380 316)  (1380 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 317)  (1366 317)  LC_6 Logic Functioning bit
 (37 13)  (1367 317)  (1367 317)  LC_6 Logic Functioning bit
 (42 13)  (1372 317)  (1372 317)  LC_6 Logic Functioning bit
 (43 13)  (1373 317)  (1373 317)  LC_6 Logic Functioning bit
 (36 14)  (1366 318)  (1366 318)  LC_7 Logic Functioning bit
 (37 14)  (1367 318)  (1367 318)  LC_7 Logic Functioning bit
 (42 14)  (1372 318)  (1372 318)  LC_7 Logic Functioning bit
 (43 14)  (1373 318)  (1373 318)  LC_7 Logic Functioning bit
 (50 14)  (1380 318)  (1380 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 319)  (1366 319)  LC_7 Logic Functioning bit
 (37 15)  (1367 319)  (1367 319)  LC_7 Logic Functioning bit
 (42 15)  (1372 319)  (1372 319)  LC_7 Logic Functioning bit
 (43 15)  (1373 319)  (1373 319)  LC_7 Logic Functioning bit


LogicTile_1_18

 (32 0)  (86 288)  (86 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 288)  (87 288)  routing T_1_18.lc_trk_g2_1 <X> T_1_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (94 288)  (94 288)  LC_0 Logic Functioning bit
 (41 0)  (95 288)  (95 288)  LC_0 Logic Functioning bit
 (42 0)  (96 288)  (96 288)  LC_0 Logic Functioning bit
 (43 0)  (97 288)  (97 288)  LC_0 Logic Functioning bit
 (40 1)  (94 289)  (94 289)  LC_0 Logic Functioning bit
 (41 1)  (95 289)  (95 289)  LC_0 Logic Functioning bit
 (42 1)  (96 289)  (96 289)  LC_0 Logic Functioning bit
 (43 1)  (97 289)  (97 289)  LC_0 Logic Functioning bit
 (48 1)  (102 289)  (102 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (54 290)  (54 290)  routing T_1_18.glb_netwk_7 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (1 2)  (55 290)  (55 290)  routing T_1_18.glb_netwk_7 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (2 2)  (56 290)  (56 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 290)  (68 290)  routing T_1_18.sp4_h_l_1 <X> T_1_18.lc_trk_g0_4
 (0 3)  (54 291)  (54 291)  routing T_1_18.glb_netwk_7 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (15 3)  (69 291)  (69 291)  routing T_1_18.sp4_h_l_1 <X> T_1_18.lc_trk_g0_4
 (16 3)  (70 291)  (70 291)  routing T_1_18.sp4_h_l_1 <X> T_1_18.lc_trk_g0_4
 (17 3)  (71 291)  (71 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (0 4)  (54 292)  (54 292)  routing T_1_18.lc_trk_g3_3 <X> T_1_18.wire_logic_cluster/lc_7/cen
 (1 4)  (55 292)  (55 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (86 292)  (86 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (88 292)  (88 292)  routing T_1_18.lc_trk_g1_0 <X> T_1_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 292)  (90 292)  LC_2 Logic Functioning bit
 (37 4)  (91 292)  (91 292)  LC_2 Logic Functioning bit
 (38 4)  (92 292)  (92 292)  LC_2 Logic Functioning bit
 (39 4)  (93 292)  (93 292)  LC_2 Logic Functioning bit
 (45 4)  (99 292)  (99 292)  LC_2 Logic Functioning bit
 (53 4)  (107 292)  (107 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (54 293)  (54 293)  routing T_1_18.lc_trk_g3_3 <X> T_1_18.wire_logic_cluster/lc_7/cen
 (1 5)  (55 293)  (55 293)  routing T_1_18.lc_trk_g3_3 <X> T_1_18.wire_logic_cluster/lc_7/cen
 (14 5)  (68 293)  (68 293)  routing T_1_18.sp4_r_v_b_24 <X> T_1_18.lc_trk_g1_0
 (17 5)  (71 293)  (71 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (36 5)  (90 293)  (90 293)  LC_2 Logic Functioning bit
 (37 5)  (91 293)  (91 293)  LC_2 Logic Functioning bit
 (38 5)  (92 293)  (92 293)  LC_2 Logic Functioning bit
 (39 5)  (93 293)  (93 293)  LC_2 Logic Functioning bit
 (31 6)  (85 294)  (85 294)  routing T_1_18.lc_trk_g0_4 <X> T_1_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 294)  (86 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (90 294)  (90 294)  LC_3 Logic Functioning bit
 (37 6)  (91 294)  (91 294)  LC_3 Logic Functioning bit
 (38 6)  (92 294)  (92 294)  LC_3 Logic Functioning bit
 (39 6)  (93 294)  (93 294)  LC_3 Logic Functioning bit
 (45 6)  (99 294)  (99 294)  LC_3 Logic Functioning bit
 (36 7)  (90 295)  (90 295)  LC_3 Logic Functioning bit
 (37 7)  (91 295)  (91 295)  LC_3 Logic Functioning bit
 (38 7)  (92 295)  (92 295)  LC_3 Logic Functioning bit
 (39 7)  (93 295)  (93 295)  LC_3 Logic Functioning bit
 (15 8)  (69 296)  (69 296)  routing T_1_18.rgt_op_1 <X> T_1_18.lc_trk_g2_1
 (17 8)  (71 296)  (71 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (72 296)  (72 296)  routing T_1_18.rgt_op_1 <X> T_1_18.lc_trk_g2_1
 (22 12)  (76 300)  (76 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (77 300)  (77 300)  routing T_1_18.sp4_v_t_30 <X> T_1_18.lc_trk_g3_3
 (24 12)  (78 300)  (78 300)  routing T_1_18.sp4_v_t_30 <X> T_1_18.lc_trk_g3_3
 (0 14)  (54 302)  (54 302)  routing T_1_18.glb_netwk_6 <X> T_1_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 302)  (55 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (54 303)  (54 303)  routing T_1_18.glb_netwk_6 <X> T_1_18.wire_logic_cluster/lc_7/s_r


LogicTile_2_18

 (0 2)  (108 290)  (108 290)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (1 2)  (109 290)  (109 290)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (2 2)  (110 290)  (110 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (139 290)  (139 290)  routing T_2_18.lc_trk_g2_4 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 290)  (140 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 290)  (141 290)  routing T_2_18.lc_trk_g2_4 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 290)  (144 290)  LC_1 Logic Functioning bit
 (37 2)  (145 290)  (145 290)  LC_1 Logic Functioning bit
 (38 2)  (146 290)  (146 290)  LC_1 Logic Functioning bit
 (39 2)  (147 290)  (147 290)  LC_1 Logic Functioning bit
 (45 2)  (153 290)  (153 290)  LC_1 Logic Functioning bit
 (0 3)  (108 291)  (108 291)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (36 3)  (144 291)  (144 291)  LC_1 Logic Functioning bit
 (37 3)  (145 291)  (145 291)  LC_1 Logic Functioning bit
 (38 3)  (146 291)  (146 291)  LC_1 Logic Functioning bit
 (39 3)  (147 291)  (147 291)  LC_1 Logic Functioning bit
 (0 4)  (108 292)  (108 292)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_7/cen
 (1 4)  (109 292)  (109 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (109 293)  (109 293)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_7/cen
 (9 7)  (117 295)  (117 295)  routing T_2_18.sp4_v_b_4 <X> T_2_18.sp4_v_t_41
 (31 8)  (139 296)  (139 296)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 296)  (140 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 296)  (141 296)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (142 296)  (142 296)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 296)  (144 296)  LC_4 Logic Functioning bit
 (37 8)  (145 296)  (145 296)  LC_4 Logic Functioning bit
 (38 8)  (146 296)  (146 296)  LC_4 Logic Functioning bit
 (39 8)  (147 296)  (147 296)  LC_4 Logic Functioning bit
 (45 8)  (153 296)  (153 296)  LC_4 Logic Functioning bit
 (22 9)  (130 297)  (130 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (133 297)  (133 297)  routing T_2_18.sp4_r_v_b_34 <X> T_2_18.lc_trk_g2_2
 (36 9)  (144 297)  (144 297)  LC_4 Logic Functioning bit
 (37 9)  (145 297)  (145 297)  LC_4 Logic Functioning bit
 (38 9)  (146 297)  (146 297)  LC_4 Logic Functioning bit
 (39 9)  (147 297)  (147 297)  LC_4 Logic Functioning bit
 (14 11)  (122 299)  (122 299)  routing T_2_18.sp4_h_l_17 <X> T_2_18.lc_trk_g2_4
 (15 11)  (123 299)  (123 299)  routing T_2_18.sp4_h_l_17 <X> T_2_18.lc_trk_g2_4
 (16 11)  (124 299)  (124 299)  routing T_2_18.sp4_h_l_17 <X> T_2_18.lc_trk_g2_4
 (17 11)  (125 299)  (125 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (108 302)  (108 302)  routing T_2_18.glb_netwk_6 <X> T_2_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 302)  (109 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (112 302)  (112 302)  routing T_2_18.sp4_h_r_3 <X> T_2_18.sp4_v_t_44
 (6 14)  (114 302)  (114 302)  routing T_2_18.sp4_h_r_3 <X> T_2_18.sp4_v_t_44
 (14 14)  (122 302)  (122 302)  routing T_2_18.sp4_v_t_17 <X> T_2_18.lc_trk_g3_4
 (0 15)  (108 303)  (108 303)  routing T_2_18.glb_netwk_6 <X> T_2_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (113 303)  (113 303)  routing T_2_18.sp4_h_r_3 <X> T_2_18.sp4_v_t_44
 (16 15)  (124 303)  (124 303)  routing T_2_18.sp4_v_t_17 <X> T_2_18.lc_trk_g3_4
 (17 15)  (125 303)  (125 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_3_18

 (14 0)  (176 288)  (176 288)  routing T_3_18.wire_logic_cluster/lc_0/out <X> T_3_18.lc_trk_g0_0
 (21 0)  (183 288)  (183 288)  routing T_3_18.wire_logic_cluster/lc_3/out <X> T_3_18.lc_trk_g0_3
 (22 0)  (184 288)  (184 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (190 288)  (190 288)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 288)  (191 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 288)  (193 288)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 288)  (194 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (196 288)  (196 288)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (198 288)  (198 288)  LC_0 Logic Functioning bit
 (38 0)  (200 288)  (200 288)  LC_0 Logic Functioning bit
 (45 0)  (207 288)  (207 288)  LC_0 Logic Functioning bit
 (51 0)  (213 288)  (213 288)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (17 1)  (179 289)  (179 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (191 289)  (191 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 289)  (192 289)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (198 289)  (198 289)  LC_0 Logic Functioning bit
 (37 1)  (199 289)  (199 289)  LC_0 Logic Functioning bit
 (38 1)  (200 289)  (200 289)  LC_0 Logic Functioning bit
 (39 1)  (201 289)  (201 289)  LC_0 Logic Functioning bit
 (0 2)  (162 290)  (162 290)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (1 2)  (163 290)  (163 290)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (2 2)  (164 290)  (164 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (176 290)  (176 290)  routing T_3_18.sp4_h_l_1 <X> T_3_18.lc_trk_g0_4
 (15 2)  (177 290)  (177 290)  routing T_3_18.top_op_5 <X> T_3_18.lc_trk_g0_5
 (17 2)  (179 290)  (179 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (162 291)  (162 291)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (15 3)  (177 291)  (177 291)  routing T_3_18.sp4_h_l_1 <X> T_3_18.lc_trk_g0_4
 (16 3)  (178 291)  (178 291)  routing T_3_18.sp4_h_l_1 <X> T_3_18.lc_trk_g0_4
 (17 3)  (179 291)  (179 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (180 291)  (180 291)  routing T_3_18.top_op_5 <X> T_3_18.lc_trk_g0_5
 (22 4)  (184 292)  (184 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (185 292)  (185 292)  routing T_3_18.sp4_v_b_19 <X> T_3_18.lc_trk_g1_3
 (24 4)  (186 292)  (186 292)  routing T_3_18.sp4_v_b_19 <X> T_3_18.lc_trk_g1_3
 (14 5)  (176 293)  (176 293)  routing T_3_18.sp4_r_v_b_24 <X> T_3_18.lc_trk_g1_0
 (17 5)  (179 293)  (179 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (14 6)  (176 294)  (176 294)  routing T_3_18.wire_logic_cluster/lc_4/out <X> T_3_18.lc_trk_g1_4
 (26 6)  (188 294)  (188 294)  routing T_3_18.lc_trk_g0_5 <X> T_3_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (189 294)  (189 294)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 294)  (191 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 294)  (194 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 294)  (195 294)  routing T_3_18.lc_trk_g2_0 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (42 6)  (204 294)  (204 294)  LC_3 Logic Functioning bit
 (43 6)  (205 294)  (205 294)  LC_3 Logic Functioning bit
 (45 6)  (207 294)  (207 294)  LC_3 Logic Functioning bit
 (46 6)  (208 294)  (208 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (179 295)  (179 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (191 295)  (191 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 295)  (192 295)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (194 295)  (194 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 295)  (197 295)  routing T_3_18.lc_trk_g0_3 <X> T_3_18.input_2_3
 (38 7)  (200 295)  (200 295)  LC_3 Logic Functioning bit
 (42 7)  (204 295)  (204 295)  LC_3 Logic Functioning bit
 (43 7)  (205 295)  (205 295)  LC_3 Logic Functioning bit
 (53 7)  (215 295)  (215 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (176 296)  (176 296)  routing T_3_18.sp4_h_r_40 <X> T_3_18.lc_trk_g2_0
 (22 8)  (184 296)  (184 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (185 296)  (185 296)  routing T_3_18.sp12_v_b_11 <X> T_3_18.lc_trk_g2_3
 (26 8)  (188 296)  (188 296)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (194 296)  (194 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (196 296)  (196 296)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 296)  (198 296)  LC_4 Logic Functioning bit
 (38 8)  (200 296)  (200 296)  LC_4 Logic Functioning bit
 (45 8)  (207 296)  (207 296)  LC_4 Logic Functioning bit
 (52 8)  (214 296)  (214 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (176 297)  (176 297)  routing T_3_18.sp4_h_r_40 <X> T_3_18.lc_trk_g2_0
 (15 9)  (177 297)  (177 297)  routing T_3_18.sp4_h_r_40 <X> T_3_18.lc_trk_g2_0
 (16 9)  (178 297)  (178 297)  routing T_3_18.sp4_h_r_40 <X> T_3_18.lc_trk_g2_0
 (17 9)  (179 297)  (179 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (29 9)  (191 297)  (191 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (199 297)  (199 297)  LC_4 Logic Functioning bit
 (39 9)  (201 297)  (201 297)  LC_4 Logic Functioning bit
 (48 9)  (210 297)  (210 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (0 14)  (162 302)  (162 302)  routing T_3_18.glb_netwk_6 <X> T_3_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 302)  (163 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (191 302)  (191 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (198 302)  (198 302)  LC_7 Logic Functioning bit
 (38 14)  (200 302)  (200 302)  LC_7 Logic Functioning bit
 (41 14)  (203 302)  (203 302)  LC_7 Logic Functioning bit
 (43 14)  (205 302)  (205 302)  LC_7 Logic Functioning bit
 (45 14)  (207 302)  (207 302)  LC_7 Logic Functioning bit
 (0 15)  (162 303)  (162 303)  routing T_3_18.glb_netwk_6 <X> T_3_18.wire_logic_cluster/lc_7/s_r
 (36 15)  (198 303)  (198 303)  LC_7 Logic Functioning bit
 (38 15)  (200 303)  (200 303)  LC_7 Logic Functioning bit
 (41 15)  (203 303)  (203 303)  LC_7 Logic Functioning bit
 (43 15)  (205 303)  (205 303)  LC_7 Logic Functioning bit
 (46 15)  (208 303)  (208 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (213 303)  (213 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (214 303)  (214 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (215 303)  (215 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_18

 (27 0)  (243 288)  (243 288)  routing T_4_18.lc_trk_g1_0 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 288)  (245 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (247 288)  (247 288)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 288)  (248 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 288)  (249 288)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (251 288)  (251 288)  routing T_4_18.lc_trk_g2_4 <X> T_4_18.input_2_0
 (36 0)  (252 288)  (252 288)  LC_0 Logic Functioning bit
 (37 0)  (253 288)  (253 288)  LC_0 Logic Functioning bit
 (38 0)  (254 288)  (254 288)  LC_0 Logic Functioning bit
 (39 0)  (255 288)  (255 288)  LC_0 Logic Functioning bit
 (44 0)  (260 288)  (260 288)  LC_0 Logic Functioning bit
 (45 0)  (261 288)  (261 288)  LC_0 Logic Functioning bit
 (32 1)  (248 289)  (248 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (249 289)  (249 289)  routing T_4_18.lc_trk_g2_4 <X> T_4_18.input_2_0
 (40 1)  (256 289)  (256 289)  LC_0 Logic Functioning bit
 (41 1)  (257 289)  (257 289)  LC_0 Logic Functioning bit
 (42 1)  (258 289)  (258 289)  LC_0 Logic Functioning bit
 (43 1)  (259 289)  (259 289)  LC_0 Logic Functioning bit
 (0 2)  (216 290)  (216 290)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (1 2)  (217 290)  (217 290)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (218 290)  (218 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (10 2)  (226 290)  (226 290)  routing T_4_18.sp4_v_b_8 <X> T_4_18.sp4_h_l_36
 (27 2)  (243 290)  (243 290)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 290)  (244 290)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 290)  (245 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 290)  (248 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 290)  (252 290)  LC_1 Logic Functioning bit
 (37 2)  (253 290)  (253 290)  LC_1 Logic Functioning bit
 (38 2)  (254 290)  (254 290)  LC_1 Logic Functioning bit
 (39 2)  (255 290)  (255 290)  LC_1 Logic Functioning bit
 (44 2)  (260 290)  (260 290)  LC_1 Logic Functioning bit
 (45 2)  (261 290)  (261 290)  LC_1 Logic Functioning bit
 (0 3)  (216 291)  (216 291)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (40 3)  (256 291)  (256 291)  LC_1 Logic Functioning bit
 (41 3)  (257 291)  (257 291)  LC_1 Logic Functioning bit
 (42 3)  (258 291)  (258 291)  LC_1 Logic Functioning bit
 (43 3)  (259 291)  (259 291)  LC_1 Logic Functioning bit
 (5 4)  (221 292)  (221 292)  routing T_4_18.sp4_v_b_9 <X> T_4_18.sp4_h_r_3
 (14 4)  (230 292)  (230 292)  routing T_4_18.wire_logic_cluster/lc_0/out <X> T_4_18.lc_trk_g1_0
 (21 4)  (237 292)  (237 292)  routing T_4_18.wire_logic_cluster/lc_3/out <X> T_4_18.lc_trk_g1_3
 (22 4)  (238 292)  (238 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (241 292)  (241 292)  routing T_4_18.wire_logic_cluster/lc_2/out <X> T_4_18.lc_trk_g1_2
 (27 4)  (243 292)  (243 292)  routing T_4_18.lc_trk_g1_2 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 292)  (245 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 292)  (248 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 292)  (252 292)  LC_2 Logic Functioning bit
 (37 4)  (253 292)  (253 292)  LC_2 Logic Functioning bit
 (38 4)  (254 292)  (254 292)  LC_2 Logic Functioning bit
 (39 4)  (255 292)  (255 292)  LC_2 Logic Functioning bit
 (44 4)  (260 292)  (260 292)  LC_2 Logic Functioning bit
 (45 4)  (261 292)  (261 292)  LC_2 Logic Functioning bit
 (4 5)  (220 293)  (220 293)  routing T_4_18.sp4_v_b_9 <X> T_4_18.sp4_h_r_3
 (6 5)  (222 293)  (222 293)  routing T_4_18.sp4_v_b_9 <X> T_4_18.sp4_h_r_3
 (17 5)  (233 293)  (233 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (238 293)  (238 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (246 293)  (246 293)  routing T_4_18.lc_trk_g1_2 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (256 293)  (256 293)  LC_2 Logic Functioning bit
 (41 5)  (257 293)  (257 293)  LC_2 Logic Functioning bit
 (42 5)  (258 293)  (258 293)  LC_2 Logic Functioning bit
 (43 5)  (259 293)  (259 293)  LC_2 Logic Functioning bit
 (9 6)  (225 294)  (225 294)  routing T_4_18.sp4_v_b_4 <X> T_4_18.sp4_h_l_41
 (16 6)  (232 294)  (232 294)  routing T_4_18.sp12_h_r_13 <X> T_4_18.lc_trk_g1_5
 (17 6)  (233 294)  (233 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 6)  (241 294)  (241 294)  routing T_4_18.wire_logic_cluster/lc_6/out <X> T_4_18.lc_trk_g1_6
 (27 6)  (243 294)  (243 294)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 294)  (245 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 294)  (248 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 294)  (252 294)  LC_3 Logic Functioning bit
 (37 6)  (253 294)  (253 294)  LC_3 Logic Functioning bit
 (38 6)  (254 294)  (254 294)  LC_3 Logic Functioning bit
 (39 6)  (255 294)  (255 294)  LC_3 Logic Functioning bit
 (44 6)  (260 294)  (260 294)  LC_3 Logic Functioning bit
 (45 6)  (261 294)  (261 294)  LC_3 Logic Functioning bit
 (11 7)  (227 295)  (227 295)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_h_l_40
 (22 7)  (238 295)  (238 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (246 295)  (246 295)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (256 295)  (256 295)  LC_3 Logic Functioning bit
 (41 7)  (257 295)  (257 295)  LC_3 Logic Functioning bit
 (42 7)  (258 295)  (258 295)  LC_3 Logic Functioning bit
 (43 7)  (259 295)  (259 295)  LC_3 Logic Functioning bit
 (27 8)  (243 296)  (243 296)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 296)  (244 296)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 296)  (245 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 296)  (246 296)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 296)  (248 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (252 296)  (252 296)  LC_4 Logic Functioning bit
 (37 8)  (253 296)  (253 296)  LC_4 Logic Functioning bit
 (38 8)  (254 296)  (254 296)  LC_4 Logic Functioning bit
 (39 8)  (255 296)  (255 296)  LC_4 Logic Functioning bit
 (44 8)  (260 296)  (260 296)  LC_4 Logic Functioning bit
 (45 8)  (261 296)  (261 296)  LC_4 Logic Functioning bit
 (40 9)  (256 297)  (256 297)  LC_4 Logic Functioning bit
 (41 9)  (257 297)  (257 297)  LC_4 Logic Functioning bit
 (42 9)  (258 297)  (258 297)  LC_4 Logic Functioning bit
 (43 9)  (259 297)  (259 297)  LC_4 Logic Functioning bit
 (17 10)  (233 298)  (233 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (243 298)  (243 298)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 298)  (244 298)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 298)  (245 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 298)  (246 298)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 298)  (248 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (252 298)  (252 298)  LC_5 Logic Functioning bit
 (37 10)  (253 298)  (253 298)  LC_5 Logic Functioning bit
 (38 10)  (254 298)  (254 298)  LC_5 Logic Functioning bit
 (39 10)  (255 298)  (255 298)  LC_5 Logic Functioning bit
 (44 10)  (260 298)  (260 298)  LC_5 Logic Functioning bit
 (45 10)  (261 298)  (261 298)  LC_5 Logic Functioning bit
 (15 11)  (231 299)  (231 299)  routing T_4_18.tnr_op_4 <X> T_4_18.lc_trk_g2_4
 (17 11)  (233 299)  (233 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (234 299)  (234 299)  routing T_4_18.sp4_r_v_b_37 <X> T_4_18.lc_trk_g2_5
 (40 11)  (256 299)  (256 299)  LC_5 Logic Functioning bit
 (41 11)  (257 299)  (257 299)  LC_5 Logic Functioning bit
 (42 11)  (258 299)  (258 299)  LC_5 Logic Functioning bit
 (43 11)  (259 299)  (259 299)  LC_5 Logic Functioning bit
 (17 12)  (233 300)  (233 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (234 300)  (234 300)  routing T_4_18.wire_logic_cluster/lc_1/out <X> T_4_18.lc_trk_g3_1
 (27 12)  (243 300)  (243 300)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 300)  (245 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 300)  (246 300)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 300)  (248 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (252 300)  (252 300)  LC_6 Logic Functioning bit
 (37 12)  (253 300)  (253 300)  LC_6 Logic Functioning bit
 (38 12)  (254 300)  (254 300)  LC_6 Logic Functioning bit
 (39 12)  (255 300)  (255 300)  LC_6 Logic Functioning bit
 (44 12)  (260 300)  (260 300)  LC_6 Logic Functioning bit
 (45 12)  (261 300)  (261 300)  LC_6 Logic Functioning bit
 (30 13)  (246 301)  (246 301)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (256 301)  (256 301)  LC_6 Logic Functioning bit
 (41 13)  (257 301)  (257 301)  LC_6 Logic Functioning bit
 (42 13)  (258 301)  (258 301)  LC_6 Logic Functioning bit
 (43 13)  (259 301)  (259 301)  LC_6 Logic Functioning bit
 (53 13)  (269 301)  (269 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (217 302)  (217 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (220 302)  (220 302)  routing T_4_18.sp4_v_b_1 <X> T_4_18.sp4_v_t_44
 (6 14)  (222 302)  (222 302)  routing T_4_18.sp4_v_b_1 <X> T_4_18.sp4_v_t_44
 (11 14)  (227 302)  (227 302)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_v_t_46
 (13 14)  (229 302)  (229 302)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_v_t_46
 (14 14)  (230 302)  (230 302)  routing T_4_18.wire_logic_cluster/lc_4/out <X> T_4_18.lc_trk_g3_4
 (17 14)  (233 302)  (233 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (234 302)  (234 302)  routing T_4_18.wire_logic_cluster/lc_5/out <X> T_4_18.lc_trk_g3_5
 (21 14)  (237 302)  (237 302)  routing T_4_18.wire_logic_cluster/lc_7/out <X> T_4_18.lc_trk_g3_7
 (22 14)  (238 302)  (238 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (243 302)  (243 302)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 302)  (244 302)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 302)  (245 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 302)  (246 302)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 302)  (248 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (252 302)  (252 302)  LC_7 Logic Functioning bit
 (37 14)  (253 302)  (253 302)  LC_7 Logic Functioning bit
 (38 14)  (254 302)  (254 302)  LC_7 Logic Functioning bit
 (39 14)  (255 302)  (255 302)  LC_7 Logic Functioning bit
 (44 14)  (260 302)  (260 302)  LC_7 Logic Functioning bit
 (45 14)  (261 302)  (261 302)  LC_7 Logic Functioning bit
 (51 14)  (267 302)  (267 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (216 303)  (216 303)  routing T_4_18.lc_trk_g1_5 <X> T_4_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (217 303)  (217 303)  routing T_4_18.lc_trk_g1_5 <X> T_4_18.wire_logic_cluster/lc_7/s_r
 (12 15)  (228 303)  (228 303)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_v_t_46
 (17 15)  (233 303)  (233 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (246 303)  (246 303)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_7/in_1
 (40 15)  (256 303)  (256 303)  LC_7 Logic Functioning bit
 (41 15)  (257 303)  (257 303)  LC_7 Logic Functioning bit
 (42 15)  (258 303)  (258 303)  LC_7 Logic Functioning bit
 (43 15)  (259 303)  (259 303)  LC_7 Logic Functioning bit


LogicTile_5_18

 (15 0)  (285 288)  (285 288)  routing T_5_18.top_op_1 <X> T_5_18.lc_trk_g0_1
 (17 0)  (287 288)  (287 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (292 288)  (292 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (294 288)  (294 288)  routing T_5_18.top_op_3 <X> T_5_18.lc_trk_g0_3
 (29 0)  (299 288)  (299 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 288)  (301 288)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 288)  (302 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 288)  (303 288)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (305 288)  (305 288)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.input_2_0
 (45 0)  (315 288)  (315 288)  LC_0 Logic Functioning bit
 (18 1)  (288 289)  (288 289)  routing T_5_18.top_op_1 <X> T_5_18.lc_trk_g0_1
 (21 1)  (291 289)  (291 289)  routing T_5_18.top_op_3 <X> T_5_18.lc_trk_g0_3
 (26 1)  (296 289)  (296 289)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 289)  (298 289)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 289)  (299 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (302 289)  (302 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (303 289)  (303 289)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.input_2_0
 (34 1)  (304 289)  (304 289)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.input_2_0
 (36 1)  (306 289)  (306 289)  LC_0 Logic Functioning bit
 (38 1)  (308 289)  (308 289)  LC_0 Logic Functioning bit
 (43 1)  (313 289)  (313 289)  LC_0 Logic Functioning bit
 (0 2)  (270 290)  (270 290)  routing T_5_18.glb_netwk_7 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (1 2)  (271 290)  (271 290)  routing T_5_18.glb_netwk_7 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (2 2)  (272 290)  (272 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (296 290)  (296 290)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (297 290)  (297 290)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 290)  (299 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (301 290)  (301 290)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 290)  (302 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 290)  (304 290)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (0 3)  (270 291)  (270 291)  routing T_5_18.glb_netwk_7 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (17 3)  (287 291)  (287 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (296 291)  (296 291)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (297 291)  (297 291)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (298 291)  (298 291)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 291)  (299 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (300 291)  (300 291)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (306 291)  (306 291)  LC_1 Logic Functioning bit
 (38 3)  (308 291)  (308 291)  LC_1 Logic Functioning bit
 (51 3)  (321 291)  (321 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (284 292)  (284 292)  routing T_5_18.wire_logic_cluster/lc_0/out <X> T_5_18.lc_trk_g1_0
 (22 4)  (292 292)  (292 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (296 292)  (296 292)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (297 292)  (297 292)  routing T_5_18.lc_trk_g1_0 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 292)  (299 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (301 292)  (301 292)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 292)  (302 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 292)  (304 292)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (305 292)  (305 292)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.input_2_2
 (36 4)  (306 292)  (306 292)  LC_2 Logic Functioning bit
 (37 4)  (307 292)  (307 292)  LC_2 Logic Functioning bit
 (38 4)  (308 292)  (308 292)  LC_2 Logic Functioning bit
 (48 4)  (318 292)  (318 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (287 293)  (287 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (291 293)  (291 293)  routing T_5_18.sp4_r_v_b_27 <X> T_5_18.lc_trk_g1_3
 (22 5)  (292 293)  (292 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (294 293)  (294 293)  routing T_5_18.top_op_2 <X> T_5_18.lc_trk_g1_2
 (25 5)  (295 293)  (295 293)  routing T_5_18.top_op_2 <X> T_5_18.lc_trk_g1_2
 (26 5)  (296 293)  (296 293)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 293)  (298 293)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 293)  (299 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (302 293)  (302 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (304 293)  (304 293)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.input_2_2
 (35 5)  (305 293)  (305 293)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.input_2_2
 (36 5)  (306 293)  (306 293)  LC_2 Logic Functioning bit
 (37 5)  (307 293)  (307 293)  LC_2 Logic Functioning bit
 (47 5)  (317 293)  (317 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (0 6)  (270 294)  (270 294)  routing T_5_18.glb_netwk_6 <X> T_5_18.glb2local_0
 (1 6)  (271 294)  (271 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (14 6)  (284 294)  (284 294)  routing T_5_18.sp4_h_l_1 <X> T_5_18.lc_trk_g1_4
 (17 6)  (287 294)  (287 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (291 294)  (291 294)  routing T_5_18.wire_logic_cluster/lc_7/out <X> T_5_18.lc_trk_g1_7
 (22 6)  (292 294)  (292 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (297 294)  (297 294)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (298 294)  (298 294)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 294)  (299 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 294)  (300 294)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (301 294)  (301 294)  routing T_5_18.lc_trk_g0_4 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 294)  (302 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (306 294)  (306 294)  LC_3 Logic Functioning bit
 (37 6)  (307 294)  (307 294)  LC_3 Logic Functioning bit
 (38 6)  (308 294)  (308 294)  LC_3 Logic Functioning bit
 (39 6)  (309 294)  (309 294)  LC_3 Logic Functioning bit
 (41 6)  (311 294)  (311 294)  LC_3 Logic Functioning bit
 (43 6)  (313 294)  (313 294)  LC_3 Logic Functioning bit
 (47 6)  (317 294)  (317 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (321 294)  (321 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (1 7)  (271 295)  (271 295)  routing T_5_18.glb_netwk_6 <X> T_5_18.glb2local_0
 (15 7)  (285 295)  (285 295)  routing T_5_18.sp4_h_l_1 <X> T_5_18.lc_trk_g1_4
 (16 7)  (286 295)  (286 295)  routing T_5_18.sp4_h_l_1 <X> T_5_18.lc_trk_g1_4
 (17 7)  (287 295)  (287 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (288 295)  (288 295)  routing T_5_18.sp4_r_v_b_29 <X> T_5_18.lc_trk_g1_5
 (30 7)  (300 295)  (300 295)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (306 295)  (306 295)  LC_3 Logic Functioning bit
 (37 7)  (307 295)  (307 295)  LC_3 Logic Functioning bit
 (38 7)  (308 295)  (308 295)  LC_3 Logic Functioning bit
 (39 7)  (309 295)  (309 295)  LC_3 Logic Functioning bit
 (41 7)  (311 295)  (311 295)  LC_3 Logic Functioning bit
 (43 7)  (313 295)  (313 295)  LC_3 Logic Functioning bit
 (11 8)  (281 296)  (281 296)  routing T_5_18.sp4_v_t_40 <X> T_5_18.sp4_v_b_8
 (25 8)  (295 296)  (295 296)  routing T_5_18.sp12_v_t_1 <X> T_5_18.lc_trk_g2_2
 (26 8)  (296 296)  (296 296)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (302 296)  (302 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (304 296)  (304 296)  routing T_5_18.lc_trk_g1_0 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 296)  (306 296)  LC_4 Logic Functioning bit
 (38 8)  (308 296)  (308 296)  LC_4 Logic Functioning bit
 (53 8)  (323 296)  (323 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (12 9)  (282 297)  (282 297)  routing T_5_18.sp4_v_t_40 <X> T_5_18.sp4_v_b_8
 (22 9)  (292 297)  (292 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (294 297)  (294 297)  routing T_5_18.sp12_v_t_1 <X> T_5_18.lc_trk_g2_2
 (25 9)  (295 297)  (295 297)  routing T_5_18.sp12_v_t_1 <X> T_5_18.lc_trk_g2_2
 (26 9)  (296 297)  (296 297)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 297)  (298 297)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 297)  (299 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (307 297)  (307 297)  LC_4 Logic Functioning bit
 (39 9)  (309 297)  (309 297)  LC_4 Logic Functioning bit
 (17 10)  (287 298)  (287 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (288 298)  (288 298)  routing T_5_18.wire_logic_cluster/lc_5/out <X> T_5_18.lc_trk_g2_5
 (25 10)  (295 298)  (295 298)  routing T_5_18.wire_logic_cluster/lc_6/out <X> T_5_18.lc_trk_g2_6
 (26 10)  (296 298)  (296 298)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 298)  (297 298)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 298)  (299 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 298)  (300 298)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 298)  (302 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 298)  (303 298)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (50 10)  (320 298)  (320 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (321 298)  (321 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (292 299)  (292 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (297 299)  (297 299)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 299)  (299 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 299)  (300 299)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (301 299)  (301 299)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (310 299)  (310 299)  LC_5 Logic Functioning bit
 (5 12)  (275 300)  (275 300)  routing T_5_18.sp4_v_b_3 <X> T_5_18.sp4_h_r_9
 (25 12)  (295 300)  (295 300)  routing T_5_18.sp12_v_t_1 <X> T_5_18.lc_trk_g3_2
 (26 12)  (296 300)  (296 300)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 300)  (297 300)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 300)  (298 300)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 300)  (299 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (302 300)  (302 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 300)  (304 300)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (307 300)  (307 300)  LC_6 Logic Functioning bit
 (45 12)  (315 300)  (315 300)  LC_6 Logic Functioning bit
 (47 12)  (317 300)  (317 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (320 300)  (320 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (321 300)  (321 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (274 301)  (274 301)  routing T_5_18.sp4_v_b_3 <X> T_5_18.sp4_h_r_9
 (6 13)  (276 301)  (276 301)  routing T_5_18.sp4_v_b_3 <X> T_5_18.sp4_h_r_9
 (22 13)  (292 301)  (292 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (294 301)  (294 301)  routing T_5_18.sp12_v_t_1 <X> T_5_18.lc_trk_g3_2
 (25 13)  (295 301)  (295 301)  routing T_5_18.sp12_v_t_1 <X> T_5_18.lc_trk_g3_2
 (27 13)  (297 301)  (297 301)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (298 301)  (298 301)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 301)  (299 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 301)  (300 301)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (301 301)  (301 301)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (307 301)  (307 301)  LC_6 Logic Functioning bit
 (39 13)  (309 301)  (309 301)  LC_6 Logic Functioning bit
 (48 13)  (318 301)  (318 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (287 302)  (287 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (292 302)  (292 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (293 302)  (293 302)  routing T_5_18.sp4_v_b_47 <X> T_5_18.lc_trk_g3_7
 (24 14)  (294 302)  (294 302)  routing T_5_18.sp4_v_b_47 <X> T_5_18.lc_trk_g3_7
 (25 14)  (295 302)  (295 302)  routing T_5_18.sp4_h_r_46 <X> T_5_18.lc_trk_g3_6
 (27 14)  (297 302)  (297 302)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 302)  (298 302)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 302)  (299 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 302)  (300 302)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (302 302)  (302 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 302)  (303 302)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 302)  (305 302)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.input_2_7
 (41 14)  (311 302)  (311 302)  LC_7 Logic Functioning bit
 (43 14)  (313 302)  (313 302)  LC_7 Logic Functioning bit
 (45 14)  (315 302)  (315 302)  LC_7 Logic Functioning bit
 (47 14)  (317 302)  (317 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (321 302)  (321 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (288 303)  (288 303)  routing T_5_18.sp4_r_v_b_45 <X> T_5_18.lc_trk_g3_5
 (22 15)  (292 303)  (292 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (293 303)  (293 303)  routing T_5_18.sp4_h_r_46 <X> T_5_18.lc_trk_g3_6
 (24 15)  (294 303)  (294 303)  routing T_5_18.sp4_h_r_46 <X> T_5_18.lc_trk_g3_6
 (25 15)  (295 303)  (295 303)  routing T_5_18.sp4_h_r_46 <X> T_5_18.lc_trk_g3_6
 (26 15)  (296 303)  (296 303)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 303)  (299 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (301 303)  (301 303)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 303)  (302 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (303 303)  (303 303)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.input_2_7
 (42 15)  (312 303)  (312 303)  LC_7 Logic Functioning bit
 (48 15)  (318 303)  (318 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (321 303)  (321 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_6_18

 (5 7)  (329 295)  (329 295)  routing T_6_18.sp4_h_l_38 <X> T_6_18.sp4_v_t_38
 (12 15)  (336 303)  (336 303)  routing T_6_18.sp4_h_l_46 <X> T_6_18.sp4_v_t_46


LogicTile_7_18

 (3 0)  (369 288)  (369 288)  routing T_7_18.sp12_h_r_0 <X> T_7_18.sp12_v_b_0
 (17 0)  (383 288)  (383 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (384 288)  (384 288)  routing T_7_18.wire_logic_cluster/lc_1/out <X> T_7_18.lc_trk_g0_1
 (26 0)  (392 288)  (392 288)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (393 288)  (393 288)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 288)  (395 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 288)  (398 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 288)  (399 288)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (3 1)  (369 289)  (369 289)  routing T_7_18.sp12_h_r_0 <X> T_7_18.sp12_v_b_0
 (15 1)  (381 289)  (381 289)  routing T_7_18.bot_op_0 <X> T_7_18.lc_trk_g0_0
 (17 1)  (383 289)  (383 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (392 289)  (392 289)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (394 289)  (394 289)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 289)  (395 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 289)  (396 289)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (398 289)  (398 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (400 289)  (400 289)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.input_2_0
 (35 1)  (401 289)  (401 289)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.input_2_0
 (41 1)  (407 289)  (407 289)  LC_0 Logic Functioning bit
 (0 2)  (366 290)  (366 290)  routing T_7_18.glb_netwk_7 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (1 2)  (367 290)  (367 290)  routing T_7_18.glb_netwk_7 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (368 290)  (368 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (388 290)  (388 290)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (29 2)  (395 290)  (395 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 290)  (396 290)  routing T_7_18.lc_trk_g0_6 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (398 290)  (398 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 290)  (399 290)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 290)  (400 290)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (403 290)  (403 290)  LC_1 Logic Functioning bit
 (45 2)  (411 290)  (411 290)  LC_1 Logic Functioning bit
 (50 2)  (416 290)  (416 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (366 291)  (366 291)  routing T_7_18.glb_netwk_7 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (22 3)  (388 291)  (388 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (390 291)  (390 291)  routing T_7_18.bot_op_6 <X> T_7_18.lc_trk_g0_6
 (28 3)  (394 291)  (394 291)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 291)  (395 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (396 291)  (396 291)  routing T_7_18.lc_trk_g0_6 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (402 291)  (402 291)  LC_1 Logic Functioning bit
 (38 3)  (404 291)  (404 291)  LC_1 Logic Functioning bit
 (21 4)  (387 292)  (387 292)  routing T_7_18.wire_logic_cluster/lc_3/out <X> T_7_18.lc_trk_g1_3
 (22 4)  (388 292)  (388 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (393 292)  (393 292)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 292)  (395 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (397 292)  (397 292)  routing T_7_18.lc_trk_g0_7 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 292)  (398 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (402 292)  (402 292)  LC_2 Logic Functioning bit
 (37 4)  (403 292)  (403 292)  LC_2 Logic Functioning bit
 (38 4)  (404 292)  (404 292)  LC_2 Logic Functioning bit
 (39 4)  (405 292)  (405 292)  LC_2 Logic Functioning bit
 (40 4)  (406 292)  (406 292)  LC_2 Logic Functioning bit
 (42 4)  (408 292)  (408 292)  LC_2 Logic Functioning bit
 (51 4)  (417 292)  (417 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (15 5)  (381 293)  (381 293)  routing T_7_18.bot_op_0 <X> T_7_18.lc_trk_g1_0
 (17 5)  (383 293)  (383 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (388 293)  (388 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (390 293)  (390 293)  routing T_7_18.bot_op_2 <X> T_7_18.lc_trk_g1_2
 (29 5)  (395 293)  (395 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (396 293)  (396 293)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (397 293)  (397 293)  routing T_7_18.lc_trk_g0_7 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (402 293)  (402 293)  LC_2 Logic Functioning bit
 (37 5)  (403 293)  (403 293)  LC_2 Logic Functioning bit
 (38 5)  (404 293)  (404 293)  LC_2 Logic Functioning bit
 (39 5)  (405 293)  (405 293)  LC_2 Logic Functioning bit
 (51 5)  (417 293)  (417 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (387 294)  (387 294)  routing T_7_18.sp12_h_l_4 <X> T_7_18.lc_trk_g1_7
 (22 6)  (388 294)  (388 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (390 294)  (390 294)  routing T_7_18.sp12_h_l_4 <X> T_7_18.lc_trk_g1_7
 (27 6)  (393 294)  (393 294)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (394 294)  (394 294)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 294)  (395 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 294)  (398 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 294)  (399 294)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (401 294)  (401 294)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.input_2_3
 (45 6)  (411 294)  (411 294)  LC_3 Logic Functioning bit
 (46 6)  (412 294)  (412 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (414 294)  (414 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (21 7)  (387 295)  (387 295)  routing T_7_18.sp12_h_l_4 <X> T_7_18.lc_trk_g1_7
 (22 7)  (388 295)  (388 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (390 295)  (390 295)  routing T_7_18.bot_op_6 <X> T_7_18.lc_trk_g1_6
 (28 7)  (394 295)  (394 295)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 295)  (395 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 295)  (396 295)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (398 295)  (398 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (400 295)  (400 295)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.input_2_3
 (35 7)  (401 295)  (401 295)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.input_2_3
 (36 7)  (402 295)  (402 295)  LC_3 Logic Functioning bit
 (38 7)  (404 295)  (404 295)  LC_3 Logic Functioning bit
 (43 7)  (409 295)  (409 295)  LC_3 Logic Functioning bit
 (14 8)  (380 296)  (380 296)  routing T_7_18.wire_logic_cluster/lc_0/out <X> T_7_18.lc_trk_g2_0
 (15 8)  (381 296)  (381 296)  routing T_7_18.sp4_h_r_33 <X> T_7_18.lc_trk_g2_1
 (16 8)  (382 296)  (382 296)  routing T_7_18.sp4_h_r_33 <X> T_7_18.lc_trk_g2_1
 (17 8)  (383 296)  (383 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (384 296)  (384 296)  routing T_7_18.sp4_h_r_33 <X> T_7_18.lc_trk_g2_1
 (26 8)  (392 296)  (392 296)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (393 296)  (393 296)  routing T_7_18.lc_trk_g1_0 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 296)  (395 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (398 296)  (398 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (400 296)  (400 296)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (406 296)  (406 296)  LC_4 Logic Functioning bit
 (42 8)  (408 296)  (408 296)  LC_4 Logic Functioning bit
 (43 8)  (409 296)  (409 296)  LC_4 Logic Functioning bit
 (17 9)  (383 297)  (383 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (393 297)  (393 297)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (394 297)  (394 297)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 297)  (395 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (397 297)  (397 297)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (398 297)  (398 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (400 297)  (400 297)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.input_2_4
 (35 9)  (401 297)  (401 297)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.input_2_4
 (40 9)  (406 297)  (406 297)  LC_4 Logic Functioning bit
 (42 9)  (408 297)  (408 297)  LC_4 Logic Functioning bit
 (47 9)  (413 297)  (413 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (17 10)  (383 298)  (383 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (384 298)  (384 298)  routing T_7_18.wire_logic_cluster/lc_5/out <X> T_7_18.lc_trk_g2_5
 (25 10)  (391 298)  (391 298)  routing T_7_18.wire_logic_cluster/lc_6/out <X> T_7_18.lc_trk_g2_6
 (29 10)  (395 298)  (395 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 298)  (396 298)  routing T_7_18.lc_trk_g0_6 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 298)  (398 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 298)  (399 298)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (401 298)  (401 298)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_5
 (39 10)  (405 298)  (405 298)  LC_5 Logic Functioning bit
 (45 10)  (411 298)  (411 298)  LC_5 Logic Functioning bit
 (22 11)  (388 299)  (388 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (394 299)  (394 299)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 299)  (395 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (396 299)  (396 299)  routing T_7_18.lc_trk_g0_6 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (398 299)  (398 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (399 299)  (399 299)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_5
 (38 11)  (404 299)  (404 299)  LC_5 Logic Functioning bit
 (41 11)  (407 299)  (407 299)  LC_5 Logic Functioning bit
 (0 12)  (366 300)  (366 300)  routing T_7_18.glb_netwk_6 <X> T_7_18.glb2local_3
 (1 12)  (367 300)  (367 300)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (15 12)  (381 300)  (381 300)  routing T_7_18.rgt_op_1 <X> T_7_18.lc_trk_g3_1
 (17 12)  (383 300)  (383 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (384 300)  (384 300)  routing T_7_18.rgt_op_1 <X> T_7_18.lc_trk_g3_1
 (21 12)  (387 300)  (387 300)  routing T_7_18.rgt_op_3 <X> T_7_18.lc_trk_g3_3
 (22 12)  (388 300)  (388 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (390 300)  (390 300)  routing T_7_18.rgt_op_3 <X> T_7_18.lc_trk_g3_3
 (26 12)  (392 300)  (392 300)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (395 300)  (395 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (402 300)  (402 300)  LC_6 Logic Functioning bit
 (38 12)  (404 300)  (404 300)  LC_6 Logic Functioning bit
 (41 12)  (407 300)  (407 300)  LC_6 Logic Functioning bit
 (43 12)  (409 300)  (409 300)  LC_6 Logic Functioning bit
 (1 13)  (367 301)  (367 301)  routing T_7_18.glb_netwk_6 <X> T_7_18.glb2local_3
 (27 13)  (393 301)  (393 301)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 301)  (394 301)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 301)  (395 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (48 13)  (414 301)  (414 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (381 302)  (381 302)  routing T_7_18.rgt_op_5 <X> T_7_18.lc_trk_g3_5
 (17 14)  (383 302)  (383 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (384 302)  (384 302)  routing T_7_18.rgt_op_5 <X> T_7_18.lc_trk_g3_5
 (29 14)  (395 302)  (395 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (397 302)  (397 302)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 302)  (398 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (400 302)  (400 302)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 302)  (402 302)  LC_7 Logic Functioning bit
 (38 14)  (404 302)  (404 302)  LC_7 Logic Functioning bit
 (41 14)  (407 302)  (407 302)  LC_7 Logic Functioning bit
 (43 14)  (409 302)  (409 302)  LC_7 Logic Functioning bit
 (50 14)  (416 302)  (416 302)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (417 302)  (417 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (392 303)  (392 303)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (393 303)  (393 303)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 303)  (395 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (397 303)  (397 303)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (403 303)  (403 303)  LC_7 Logic Functioning bit
 (38 15)  (404 303)  (404 303)  LC_7 Logic Functioning bit
 (39 15)  (405 303)  (405 303)  LC_7 Logic Functioning bit
 (40 15)  (406 303)  (406 303)  LC_7 Logic Functioning bit
 (41 15)  (407 303)  (407 303)  LC_7 Logic Functioning bit
 (42 15)  (408 303)  (408 303)  LC_7 Logic Functioning bit
 (43 15)  (409 303)  (409 303)  LC_7 Logic Functioning bit
 (51 15)  (417 303)  (417 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_8_18

 (14 0)  (434 288)  (434 288)  routing T_8_18.lft_op_0 <X> T_8_18.lc_trk_g0_0
 (22 0)  (442 288)  (442 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (444 288)  (444 288)  routing T_8_18.bot_op_3 <X> T_8_18.lc_trk_g0_3
 (26 0)  (446 288)  (446 288)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (448 288)  (448 288)  routing T_8_18.lc_trk_g2_7 <X> T_8_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 288)  (449 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 288)  (450 288)  routing T_8_18.lc_trk_g2_7 <X> T_8_18.wire_logic_cluster/lc_0/in_1
 (35 0)  (455 288)  (455 288)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.input_2_0
 (37 0)  (457 288)  (457 288)  LC_0 Logic Functioning bit
 (39 0)  (459 288)  (459 288)  LC_0 Logic Functioning bit
 (40 0)  (460 288)  (460 288)  LC_0 Logic Functioning bit
 (42 0)  (462 288)  (462 288)  LC_0 Logic Functioning bit
 (44 0)  (464 288)  (464 288)  LC_0 Logic Functioning bit
 (47 0)  (467 288)  (467 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (435 289)  (435 289)  routing T_8_18.lft_op_0 <X> T_8_18.lc_trk_g0_0
 (17 1)  (437 289)  (437 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (447 289)  (447 289)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 289)  (449 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 289)  (450 289)  routing T_8_18.lc_trk_g2_7 <X> T_8_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (452 289)  (452 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (454 289)  (454 289)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.input_2_0
 (0 2)  (420 290)  (420 290)  routing T_8_18.glb_netwk_7 <X> T_8_18.wire_logic_cluster/lc_7/clk
 (1 2)  (421 290)  (421 290)  routing T_8_18.glb_netwk_7 <X> T_8_18.wire_logic_cluster/lc_7/clk
 (2 2)  (422 290)  (422 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (429 290)  (429 290)  routing T_8_18.sp4_v_b_1 <X> T_8_18.sp4_h_l_36
 (16 2)  (436 290)  (436 290)  routing T_8_18.sp12_h_r_13 <X> T_8_18.lc_trk_g0_5
 (17 2)  (437 290)  (437 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (447 290)  (447 290)  routing T_8_18.lc_trk_g1_1 <X> T_8_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 290)  (449 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 290)  (452 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 290)  (456 290)  LC_1 Logic Functioning bit
 (37 2)  (457 290)  (457 290)  LC_1 Logic Functioning bit
 (38 2)  (458 290)  (458 290)  LC_1 Logic Functioning bit
 (39 2)  (459 290)  (459 290)  LC_1 Logic Functioning bit
 (44 2)  (464 290)  (464 290)  LC_1 Logic Functioning bit
 (0 3)  (420 291)  (420 291)  routing T_8_18.glb_netwk_7 <X> T_8_18.wire_logic_cluster/lc_7/clk
 (22 3)  (442 291)  (442 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (444 291)  (444 291)  routing T_8_18.bot_op_6 <X> T_8_18.lc_trk_g0_6
 (40 3)  (460 291)  (460 291)  LC_1 Logic Functioning bit
 (41 3)  (461 291)  (461 291)  LC_1 Logic Functioning bit
 (42 3)  (462 291)  (462 291)  LC_1 Logic Functioning bit
 (43 3)  (463 291)  (463 291)  LC_1 Logic Functioning bit
 (12 4)  (432 292)  (432 292)  routing T_8_18.sp4_v_b_11 <X> T_8_18.sp4_h_r_5
 (15 4)  (435 292)  (435 292)  routing T_8_18.lft_op_1 <X> T_8_18.lc_trk_g1_1
 (17 4)  (437 292)  (437 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (438 292)  (438 292)  routing T_8_18.lft_op_1 <X> T_8_18.lc_trk_g1_1
 (22 4)  (442 292)  (442 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (443 292)  (443 292)  routing T_8_18.sp12_h_r_11 <X> T_8_18.lc_trk_g1_3
 (28 4)  (448 292)  (448 292)  routing T_8_18.lc_trk_g2_5 <X> T_8_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 292)  (449 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 292)  (450 292)  routing T_8_18.lc_trk_g2_5 <X> T_8_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 292)  (452 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 292)  (456 292)  LC_2 Logic Functioning bit
 (37 4)  (457 292)  (457 292)  LC_2 Logic Functioning bit
 (38 4)  (458 292)  (458 292)  LC_2 Logic Functioning bit
 (39 4)  (459 292)  (459 292)  LC_2 Logic Functioning bit
 (44 4)  (464 292)  (464 292)  LC_2 Logic Functioning bit
 (10 5)  (430 293)  (430 293)  routing T_8_18.sp4_h_r_11 <X> T_8_18.sp4_v_b_4
 (11 5)  (431 293)  (431 293)  routing T_8_18.sp4_v_b_11 <X> T_8_18.sp4_h_r_5
 (13 5)  (433 293)  (433 293)  routing T_8_18.sp4_v_b_11 <X> T_8_18.sp4_h_r_5
 (40 5)  (460 293)  (460 293)  LC_2 Logic Functioning bit
 (41 5)  (461 293)  (461 293)  LC_2 Logic Functioning bit
 (42 5)  (462 293)  (462 293)  LC_2 Logic Functioning bit
 (43 5)  (463 293)  (463 293)  LC_2 Logic Functioning bit
 (15 6)  (435 294)  (435 294)  routing T_8_18.lft_op_5 <X> T_8_18.lc_trk_g1_5
 (17 6)  (437 294)  (437 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (438 294)  (438 294)  routing T_8_18.lft_op_5 <X> T_8_18.lc_trk_g1_5
 (21 6)  (441 294)  (441 294)  routing T_8_18.sp4_v_b_7 <X> T_8_18.lc_trk_g1_7
 (22 6)  (442 294)  (442 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (443 294)  (443 294)  routing T_8_18.sp4_v_b_7 <X> T_8_18.lc_trk_g1_7
 (27 6)  (447 294)  (447 294)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 294)  (448 294)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 294)  (449 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 294)  (452 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (457 294)  (457 294)  LC_3 Logic Functioning bit
 (39 6)  (459 294)  (459 294)  LC_3 Logic Functioning bit
 (41 6)  (461 294)  (461 294)  LC_3 Logic Functioning bit
 (43 6)  (463 294)  (463 294)  LC_3 Logic Functioning bit
 (30 7)  (450 295)  (450 295)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (457 295)  (457 295)  LC_3 Logic Functioning bit
 (39 7)  (459 295)  (459 295)  LC_3 Logic Functioning bit
 (41 7)  (461 295)  (461 295)  LC_3 Logic Functioning bit
 (43 7)  (463 295)  (463 295)  LC_3 Logic Functioning bit
 (26 8)  (446 296)  (446 296)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_logic_cluster/lc_4/in_0
 (31 8)  (451 296)  (451 296)  routing T_8_18.lc_trk_g2_7 <X> T_8_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 296)  (452 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 296)  (453 296)  routing T_8_18.lc_trk_g2_7 <X> T_8_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (456 296)  (456 296)  LC_4 Logic Functioning bit
 (39 8)  (459 296)  (459 296)  LC_4 Logic Functioning bit
 (41 8)  (461 296)  (461 296)  LC_4 Logic Functioning bit
 (42 8)  (462 296)  (462 296)  LC_4 Logic Functioning bit
 (27 9)  (447 297)  (447 297)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 297)  (449 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (451 297)  (451 297)  routing T_8_18.lc_trk_g2_7 <X> T_8_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (457 297)  (457 297)  LC_4 Logic Functioning bit
 (38 9)  (458 297)  (458 297)  LC_4 Logic Functioning bit
 (40 9)  (460 297)  (460 297)  LC_4 Logic Functioning bit
 (43 9)  (463 297)  (463 297)  LC_4 Logic Functioning bit
 (52 9)  (472 297)  (472 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (11 10)  (431 298)  (431 298)  routing T_8_18.sp4_h_l_38 <X> T_8_18.sp4_v_t_45
 (17 10)  (437 298)  (437 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (438 298)  (438 298)  routing T_8_18.wire_logic_cluster/lc_5/out <X> T_8_18.lc_trk_g2_5
 (21 10)  (441 298)  (441 298)  routing T_8_18.sp4_v_t_18 <X> T_8_18.lc_trk_g2_7
 (22 10)  (442 298)  (442 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (443 298)  (443 298)  routing T_8_18.sp4_v_t_18 <X> T_8_18.lc_trk_g2_7
 (29 10)  (449 298)  (449 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (451 298)  (451 298)  routing T_8_18.lc_trk_g1_7 <X> T_8_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 298)  (452 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (454 298)  (454 298)  routing T_8_18.lc_trk_g1_7 <X> T_8_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (455 298)  (455 298)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.input_2_5
 (41 10)  (461 298)  (461 298)  LC_5 Logic Functioning bit
 (43 10)  (463 298)  (463 298)  LC_5 Logic Functioning bit
 (45 10)  (465 298)  (465 298)  LC_5 Logic Functioning bit
 (26 11)  (446 299)  (446 299)  routing T_8_18.lc_trk_g3_2 <X> T_8_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (447 299)  (447 299)  routing T_8_18.lc_trk_g3_2 <X> T_8_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (448 299)  (448 299)  routing T_8_18.lc_trk_g3_2 <X> T_8_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 299)  (449 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (451 299)  (451 299)  routing T_8_18.lc_trk_g1_7 <X> T_8_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (452 299)  (452 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (453 299)  (453 299)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.input_2_5
 (34 11)  (454 299)  (454 299)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.input_2_5
 (35 11)  (455 299)  (455 299)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.input_2_5
 (42 11)  (462 299)  (462 299)  LC_5 Logic Functioning bit
 (48 11)  (468 299)  (468 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (21 12)  (441 300)  (441 300)  routing T_8_18.sp4_h_r_35 <X> T_8_18.lc_trk_g3_3
 (22 12)  (442 300)  (442 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (443 300)  (443 300)  routing T_8_18.sp4_h_r_35 <X> T_8_18.lc_trk_g3_3
 (24 12)  (444 300)  (444 300)  routing T_8_18.sp4_h_r_35 <X> T_8_18.lc_trk_g3_3
 (25 12)  (445 300)  (445 300)  routing T_8_18.wire_logic_cluster/lc_2/out <X> T_8_18.lc_trk_g3_2
 (22 13)  (442 301)  (442 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (25 14)  (445 302)  (445 302)  routing T_8_18.bnl_op_6 <X> T_8_18.lc_trk_g3_6
 (26 14)  (446 302)  (446 302)  routing T_8_18.lc_trk_g0_5 <X> T_8_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (447 302)  (447 302)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 302)  (449 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (451 302)  (451 302)  routing T_8_18.lc_trk_g0_6 <X> T_8_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 302)  (452 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (460 302)  (460 302)  LC_7 Logic Functioning bit
 (41 14)  (461 302)  (461 302)  LC_7 Logic Functioning bit
 (43 14)  (463 302)  (463 302)  LC_7 Logic Functioning bit
 (22 15)  (442 303)  (442 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (445 303)  (445 303)  routing T_8_18.bnl_op_6 <X> T_8_18.lc_trk_g3_6
 (29 15)  (449 303)  (449 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 303)  (450 303)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (451 303)  (451 303)  routing T_8_18.lc_trk_g0_6 <X> T_8_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 303)  (452 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (455 303)  (455 303)  routing T_8_18.lc_trk_g0_3 <X> T_8_18.input_2_7
 (40 15)  (460 303)  (460 303)  LC_7 Logic Functioning bit
 (41 15)  (461 303)  (461 303)  LC_7 Logic Functioning bit
 (46 15)  (466 303)  (466 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_9_18

 (21 0)  (495 288)  (495 288)  routing T_9_18.wire_logic_cluster/lc_3/out <X> T_9_18.lc_trk_g0_3
 (22 0)  (496 288)  (496 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (496 289)  (496 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (497 289)  (497 289)  routing T_9_18.sp4_h_r_2 <X> T_9_18.lc_trk_g0_2
 (24 1)  (498 289)  (498 289)  routing T_9_18.sp4_h_r_2 <X> T_9_18.lc_trk_g0_2
 (25 1)  (499 289)  (499 289)  routing T_9_18.sp4_h_r_2 <X> T_9_18.lc_trk_g0_2
 (0 2)  (474 290)  (474 290)  routing T_9_18.glb_netwk_7 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (475 290)  (475 290)  routing T_9_18.glb_netwk_7 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (476 290)  (476 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (474 291)  (474 291)  routing T_9_18.glb_netwk_7 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (25 4)  (499 292)  (499 292)  routing T_9_18.bnr_op_2 <X> T_9_18.lc_trk_g1_2
 (22 5)  (496 293)  (496 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (499 293)  (499 293)  routing T_9_18.bnr_op_2 <X> T_9_18.lc_trk_g1_2
 (26 6)  (500 294)  (500 294)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (503 294)  (503 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (505 294)  (505 294)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 294)  (506 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (507 294)  (507 294)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (511 294)  (511 294)  LC_3 Logic Functioning bit
 (42 6)  (516 294)  (516 294)  LC_3 Logic Functioning bit
 (45 6)  (519 294)  (519 294)  LC_3 Logic Functioning bit
 (46 6)  (520 294)  (520 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (525 294)  (525 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (500 295)  (500 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (501 295)  (501 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (502 295)  (502 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 295)  (503 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 295)  (504 295)  routing T_9_18.lc_trk_g0_2 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (505 295)  (505 295)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (506 295)  (506 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (509 295)  (509 295)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.input_2_3
 (38 7)  (512 295)  (512 295)  LC_3 Logic Functioning bit
 (43 7)  (517 295)  (517 295)  LC_3 Logic Functioning bit
 (8 8)  (482 296)  (482 296)  routing T_9_18.sp4_v_b_1 <X> T_9_18.sp4_h_r_7
 (9 8)  (483 296)  (483 296)  routing T_9_18.sp4_v_b_1 <X> T_9_18.sp4_h_r_7
 (10 8)  (484 296)  (484 296)  routing T_9_18.sp4_v_b_1 <X> T_9_18.sp4_h_r_7
 (25 10)  (499 298)  (499 298)  routing T_9_18.wire_logic_cluster/lc_6/out <X> T_9_18.lc_trk_g2_6
 (22 11)  (496 299)  (496 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (22 12)  (496 300)  (496 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (497 300)  (497 300)  routing T_9_18.sp4_h_r_27 <X> T_9_18.lc_trk_g3_3
 (24 12)  (498 300)  (498 300)  routing T_9_18.sp4_h_r_27 <X> T_9_18.lc_trk_g3_3
 (26 12)  (500 300)  (500 300)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (501 300)  (501 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 300)  (502 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 300)  (503 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 300)  (504 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 300)  (506 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (508 300)  (508 300)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (511 300)  (511 300)  LC_6 Logic Functioning bit
 (45 12)  (519 300)  (519 300)  LC_6 Logic Functioning bit
 (47 12)  (521 300)  (521 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (526 300)  (526 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (495 301)  (495 301)  routing T_9_18.sp4_h_r_27 <X> T_9_18.lc_trk_g3_3
 (26 13)  (500 301)  (500 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (502 301)  (502 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 301)  (503 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 301)  (504 301)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (505 301)  (505 301)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (506 301)  (506 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (507 301)  (507 301)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.input_2_6
 (34 13)  (508 301)  (508 301)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.input_2_6
 (35 13)  (509 301)  (509 301)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.input_2_6
 (39 13)  (513 301)  (513 301)  LC_6 Logic Functioning bit
 (40 13)  (514 301)  (514 301)  LC_6 Logic Functioning bit
 (42 13)  (516 301)  (516 301)  LC_6 Logic Functioning bit
 (0 14)  (474 302)  (474 302)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 302)  (475 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (499 302)  (499 302)  routing T_9_18.rgt_op_6 <X> T_9_18.lc_trk_g3_6
 (0 15)  (474 303)  (474 303)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (496 303)  (496 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (498 303)  (498 303)  routing T_9_18.rgt_op_6 <X> T_9_18.lc_trk_g3_6


LogicTile_10_18

 (21 2)  (549 290)  (549 290)  routing T_10_18.sp4_v_b_7 <X> T_10_18.lc_trk_g0_7
 (22 2)  (550 290)  (550 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (551 290)  (551 290)  routing T_10_18.sp4_v_b_7 <X> T_10_18.lc_trk_g0_7
 (22 3)  (550 291)  (550 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (552 291)  (552 291)  routing T_10_18.bot_op_6 <X> T_10_18.lc_trk_g0_6
 (22 6)  (550 294)  (550 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 12)  (554 300)  (554 300)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (555 300)  (555 300)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (556 300)  (556 300)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 300)  (557 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 300)  (558 300)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (559 300)  (559 300)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 300)  (560 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (564 300)  (564 300)  LC_6 Logic Functioning bit
 (38 12)  (566 300)  (566 300)  LC_6 Logic Functioning bit
 (27 13)  (555 301)  (555 301)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (556 301)  (556 301)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 301)  (557 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 301)  (558 301)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (559 301)  (559 301)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (564 301)  (564 301)  LC_6 Logic Functioning bit
 (38 13)  (566 301)  (566 301)  LC_6 Logic Functioning bit
 (41 13)  (569 301)  (569 301)  LC_6 Logic Functioning bit
 (43 13)  (571 301)  (571 301)  LC_6 Logic Functioning bit
 (15 14)  (543 302)  (543 302)  routing T_10_18.sp4_h_l_16 <X> T_10_18.lc_trk_g3_5
 (16 14)  (544 302)  (544 302)  routing T_10_18.sp4_h_l_16 <X> T_10_18.lc_trk_g3_5
 (17 14)  (545 302)  (545 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (553 302)  (553 302)  routing T_10_18.sp4_h_r_38 <X> T_10_18.lc_trk_g3_6
 (29 14)  (557 302)  (557 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (558 302)  (558 302)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (559 302)  (559 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (560 302)  (560 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (562 302)  (562 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (564 302)  (564 302)  LC_7 Logic Functioning bit
 (38 14)  (566 302)  (566 302)  LC_7 Logic Functioning bit
 (18 15)  (546 303)  (546 303)  routing T_10_18.sp4_h_l_16 <X> T_10_18.lc_trk_g3_5
 (22 15)  (550 303)  (550 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (551 303)  (551 303)  routing T_10_18.sp4_h_r_38 <X> T_10_18.lc_trk_g3_6
 (24 15)  (552 303)  (552 303)  routing T_10_18.sp4_h_r_38 <X> T_10_18.lc_trk_g3_6
 (30 15)  (558 303)  (558 303)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (559 303)  (559 303)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (564 303)  (564 303)  LC_7 Logic Functioning bit
 (38 15)  (566 303)  (566 303)  LC_7 Logic Functioning bit
 (51 15)  (579 303)  (579 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (581 303)  (581 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_18

 (8 0)  (590 288)  (590 288)  routing T_11_18.sp4_v_b_7 <X> T_11_18.sp4_h_r_1
 (9 0)  (591 288)  (591 288)  routing T_11_18.sp4_v_b_7 <X> T_11_18.sp4_h_r_1
 (10 0)  (592 288)  (592 288)  routing T_11_18.sp4_v_b_7 <X> T_11_18.sp4_h_r_1
 (22 0)  (604 288)  (604 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (606 288)  (606 288)  routing T_11_18.top_op_3 <X> T_11_18.lc_trk_g0_3
 (27 0)  (609 288)  (609 288)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (610 288)  (610 288)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 288)  (611 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (612 288)  (612 288)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (614 288)  (614 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (616 288)  (616 288)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (21 1)  (603 289)  (603 289)  routing T_11_18.top_op_3 <X> T_11_18.lc_trk_g0_3
 (26 1)  (608 289)  (608 289)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (610 289)  (610 289)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (611 289)  (611 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (612 289)  (612 289)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (40 1)  (622 289)  (622 289)  LC_0 Logic Functioning bit
 (42 1)  (624 289)  (624 289)  LC_0 Logic Functioning bit
 (51 1)  (633 289)  (633 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 2)  (604 290)  (604 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (606 290)  (606 290)  routing T_11_18.top_op_7 <X> T_11_18.lc_trk_g0_7
 (21 3)  (603 291)  (603 291)  routing T_11_18.top_op_7 <X> T_11_18.lc_trk_g0_7
 (4 4)  (586 292)  (586 292)  routing T_11_18.sp4_h_l_38 <X> T_11_18.sp4_v_b_3
 (22 4)  (604 292)  (604 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (605 292)  (605 292)  routing T_11_18.sp4_h_r_3 <X> T_11_18.lc_trk_g1_3
 (24 4)  (606 292)  (606 292)  routing T_11_18.sp4_h_r_3 <X> T_11_18.lc_trk_g1_3
 (26 4)  (608 292)  (608 292)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (32 4)  (614 292)  (614 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (41 4)  (623 292)  (623 292)  LC_2 Logic Functioning bit
 (43 4)  (625 292)  (625 292)  LC_2 Logic Functioning bit
 (5 5)  (587 293)  (587 293)  routing T_11_18.sp4_h_l_38 <X> T_11_18.sp4_v_b_3
 (6 5)  (588 293)  (588 293)  routing T_11_18.sp4_h_l_38 <X> T_11_18.sp4_h_r_3
 (16 5)  (598 293)  (598 293)  routing T_11_18.sp12_h_r_8 <X> T_11_18.lc_trk_g1_0
 (17 5)  (599 293)  (599 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (603 293)  (603 293)  routing T_11_18.sp4_h_r_3 <X> T_11_18.lc_trk_g1_3
 (26 5)  (608 293)  (608 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (609 293)  (609 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (610 293)  (610 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (611 293)  (611 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (613 293)  (613 293)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (622 293)  (622 293)  LC_2 Logic Functioning bit
 (42 5)  (624 293)  (624 293)  LC_2 Logic Functioning bit
 (13 6)  (595 294)  (595 294)  routing T_11_18.sp4_v_b_5 <X> T_11_18.sp4_v_t_40
 (15 6)  (597 294)  (597 294)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g1_5
 (17 6)  (599 294)  (599 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (603 294)  (603 294)  routing T_11_18.sp4_v_b_7 <X> T_11_18.lc_trk_g1_7
 (22 6)  (604 294)  (604 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (605 294)  (605 294)  routing T_11_18.sp4_v_b_7 <X> T_11_18.lc_trk_g1_7
 (27 6)  (609 294)  (609 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 294)  (611 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (612 294)  (612 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (613 294)  (613 294)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (614 294)  (614 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (615 294)  (615 294)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (616 294)  (616 294)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (618 294)  (618 294)  LC_3 Logic Functioning bit
 (38 6)  (620 294)  (620 294)  LC_3 Logic Functioning bit
 (18 7)  (600 295)  (600 295)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g1_5
 (30 7)  (612 295)  (612 295)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (613 295)  (613 295)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (618 295)  (618 295)  LC_3 Logic Functioning bit
 (38 7)  (620 295)  (620 295)  LC_3 Logic Functioning bit
 (25 8)  (607 296)  (607 296)  routing T_11_18.bnl_op_2 <X> T_11_18.lc_trk_g2_2
 (26 8)  (608 296)  (608 296)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (611 296)  (611 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (612 296)  (612 296)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (613 296)  (613 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (614 296)  (614 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (615 296)  (615 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (616 296)  (616 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (619 296)  (619 296)  LC_4 Logic Functioning bit
 (42 8)  (624 296)  (624 296)  LC_4 Logic Functioning bit
 (50 8)  (632 296)  (632 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (633 296)  (633 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (604 297)  (604 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (607 297)  (607 297)  routing T_11_18.bnl_op_2 <X> T_11_18.lc_trk_g2_2
 (27 9)  (609 297)  (609 297)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (611 297)  (611 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (612 297)  (612 297)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (618 297)  (618 297)  LC_4 Logic Functioning bit
 (42 9)  (624 297)  (624 297)  LC_4 Logic Functioning bit
 (43 9)  (625 297)  (625 297)  LC_4 Logic Functioning bit
 (27 10)  (609 298)  (609 298)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 298)  (611 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (614 298)  (614 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (615 298)  (615 298)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (618 298)  (618 298)  LC_5 Logic Functioning bit
 (38 10)  (620 298)  (620 298)  LC_5 Logic Functioning bit
 (46 10)  (628 298)  (628 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (30 11)  (612 299)  (612 299)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (613 299)  (613 299)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (618 299)  (618 299)  LC_5 Logic Functioning bit
 (38 11)  (620 299)  (620 299)  LC_5 Logic Functioning bit
 (22 14)  (604 302)  (604 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (605 302)  (605 302)  routing T_11_18.sp4_h_r_31 <X> T_11_18.lc_trk_g3_7
 (24 14)  (606 302)  (606 302)  routing T_11_18.sp4_h_r_31 <X> T_11_18.lc_trk_g3_7
 (25 14)  (607 302)  (607 302)  routing T_11_18.sp4_h_r_46 <X> T_11_18.lc_trk_g3_6
 (15 15)  (597 303)  (597 303)  routing T_11_18.tnr_op_4 <X> T_11_18.lc_trk_g3_4
 (17 15)  (599 303)  (599 303)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (603 303)  (603 303)  routing T_11_18.sp4_h_r_31 <X> T_11_18.lc_trk_g3_7
 (22 15)  (604 303)  (604 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (605 303)  (605 303)  routing T_11_18.sp4_h_r_46 <X> T_11_18.lc_trk_g3_6
 (24 15)  (606 303)  (606 303)  routing T_11_18.sp4_h_r_46 <X> T_11_18.lc_trk_g3_6
 (25 15)  (607 303)  (607 303)  routing T_11_18.sp4_h_r_46 <X> T_11_18.lc_trk_g3_6


LogicTile_12_18

 (25 0)  (661 288)  (661 288)  routing T_12_18.lft_op_2 <X> T_12_18.lc_trk_g0_2
 (22 1)  (658 289)  (658 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (660 289)  (660 289)  routing T_12_18.lft_op_2 <X> T_12_18.lc_trk_g0_2
 (0 2)  (636 290)  (636 290)  routing T_12_18.glb_netwk_7 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (637 290)  (637 290)  routing T_12_18.glb_netwk_7 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (638 290)  (638 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (650 290)  (650 290)  routing T_12_18.sp4_h_l_1 <X> T_12_18.lc_trk_g0_4
 (0 3)  (636 291)  (636 291)  routing T_12_18.glb_netwk_7 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (15 3)  (651 291)  (651 291)  routing T_12_18.sp4_h_l_1 <X> T_12_18.lc_trk_g0_4
 (16 3)  (652 291)  (652 291)  routing T_12_18.sp4_h_l_1 <X> T_12_18.lc_trk_g0_4
 (17 3)  (653 291)  (653 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 10)  (657 298)  (657 298)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g2_7
 (22 10)  (658 298)  (658 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 12)  (661 300)  (661 300)  routing T_12_18.sp4_v_b_26 <X> T_12_18.lc_trk_g3_2
 (22 13)  (658 301)  (658 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (659 301)  (659 301)  routing T_12_18.sp4_v_b_26 <X> T_12_18.lc_trk_g3_2
 (0 14)  (636 302)  (636 302)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 302)  (637 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (665 302)  (665 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (666 302)  (666 302)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (668 302)  (668 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (671 302)  (671 302)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_7
 (36 14)  (672 302)  (672 302)  LC_7 Logic Functioning bit
 (38 14)  (674 302)  (674 302)  LC_7 Logic Functioning bit
 (43 14)  (679 302)  (679 302)  LC_7 Logic Functioning bit
 (45 14)  (681 302)  (681 302)  LC_7 Logic Functioning bit
 (52 14)  (688 302)  (688 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (636 303)  (636 303)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (26 15)  (662 303)  (662 303)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (663 303)  (663 303)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (664 303)  (664 303)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (665 303)  (665 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (667 303)  (667 303)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (668 303)  (668 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (669 303)  (669 303)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_7
 (35 15)  (671 303)  (671 303)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_7
 (36 15)  (672 303)  (672 303)  LC_7 Logic Functioning bit
 (37 15)  (673 303)  (673 303)  LC_7 Logic Functioning bit
 (38 15)  (674 303)  (674 303)  LC_7 Logic Functioning bit
 (39 15)  (675 303)  (675 303)  LC_7 Logic Functioning bit
 (40 15)  (676 303)  (676 303)  LC_7 Logic Functioning bit
 (42 15)  (678 303)  (678 303)  LC_7 Logic Functioning bit
 (43 15)  (679 303)  (679 303)  LC_7 Logic Functioning bit
 (51 15)  (687 303)  (687 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_1_17

 (21 0)  (75 272)  (75 272)  routing T_1_17.wire_logic_cluster/lc_3/out <X> T_1_17.lc_trk_g0_3
 (22 0)  (76 272)  (76 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (79 272)  (79 272)  routing T_1_17.sp4_h_l_7 <X> T_1_17.lc_trk_g0_2
 (32 0)  (86 272)  (86 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 272)  (87 272)  routing T_1_17.lc_trk_g2_1 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (94 272)  (94 272)  LC_0 Logic Functioning bit
 (41 0)  (95 272)  (95 272)  LC_0 Logic Functioning bit
 (42 0)  (96 272)  (96 272)  LC_0 Logic Functioning bit
 (43 0)  (97 272)  (97 272)  LC_0 Logic Functioning bit
 (22 1)  (76 273)  (76 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (77 273)  (77 273)  routing T_1_17.sp4_h_l_7 <X> T_1_17.lc_trk_g0_2
 (24 1)  (78 273)  (78 273)  routing T_1_17.sp4_h_l_7 <X> T_1_17.lc_trk_g0_2
 (25 1)  (79 273)  (79 273)  routing T_1_17.sp4_h_l_7 <X> T_1_17.lc_trk_g0_2
 (40 1)  (94 273)  (94 273)  LC_0 Logic Functioning bit
 (41 1)  (95 273)  (95 273)  LC_0 Logic Functioning bit
 (42 1)  (96 273)  (96 273)  LC_0 Logic Functioning bit
 (43 1)  (97 273)  (97 273)  LC_0 Logic Functioning bit
 (0 2)  (54 274)  (54 274)  routing T_1_17.glb_netwk_7 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (1 2)  (55 274)  (55 274)  routing T_1_17.glb_netwk_7 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (2 2)  (56 274)  (56 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 274)  (68 274)  routing T_1_17.sp4_h_l_9 <X> T_1_17.lc_trk_g0_4
 (31 2)  (85 274)  (85 274)  routing T_1_17.lc_trk_g0_4 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 274)  (86 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (90 274)  (90 274)  LC_1 Logic Functioning bit
 (37 2)  (91 274)  (91 274)  LC_1 Logic Functioning bit
 (38 2)  (92 274)  (92 274)  LC_1 Logic Functioning bit
 (39 2)  (93 274)  (93 274)  LC_1 Logic Functioning bit
 (45 2)  (99 274)  (99 274)  LC_1 Logic Functioning bit
 (0 3)  (54 275)  (54 275)  routing T_1_17.glb_netwk_7 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (14 3)  (68 275)  (68 275)  routing T_1_17.sp4_h_l_9 <X> T_1_17.lc_trk_g0_4
 (15 3)  (69 275)  (69 275)  routing T_1_17.sp4_h_l_9 <X> T_1_17.lc_trk_g0_4
 (16 3)  (70 275)  (70 275)  routing T_1_17.sp4_h_l_9 <X> T_1_17.lc_trk_g0_4
 (17 3)  (71 275)  (71 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (90 275)  (90 275)  LC_1 Logic Functioning bit
 (37 3)  (91 275)  (91 275)  LC_1 Logic Functioning bit
 (38 3)  (92 275)  (92 275)  LC_1 Logic Functioning bit
 (39 3)  (93 275)  (93 275)  LC_1 Logic Functioning bit
 (1 4)  (55 276)  (55 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (56 276)  (56 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 4)  (69 276)  (69 276)  routing T_1_17.sp4_h_l_4 <X> T_1_17.lc_trk_g1_1
 (16 4)  (70 276)  (70 276)  routing T_1_17.sp4_h_l_4 <X> T_1_17.lc_trk_g1_1
 (17 4)  (71 276)  (71 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (72 276)  (72 276)  routing T_1_17.sp4_h_l_4 <X> T_1_17.lc_trk_g1_1
 (32 4)  (86 276)  (86 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (94 276)  (94 276)  LC_2 Logic Functioning bit
 (41 4)  (95 276)  (95 276)  LC_2 Logic Functioning bit
 (42 4)  (96 276)  (96 276)  LC_2 Logic Functioning bit
 (43 4)  (97 276)  (97 276)  LC_2 Logic Functioning bit
 (1 5)  (55 277)  (55 277)  routing T_1_17.lc_trk_g0_2 <X> T_1_17.wire_logic_cluster/lc_7/cen
 (18 5)  (72 277)  (72 277)  routing T_1_17.sp4_h_l_4 <X> T_1_17.lc_trk_g1_1
 (31 5)  (85 277)  (85 277)  routing T_1_17.lc_trk_g0_3 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (94 277)  (94 277)  LC_2 Logic Functioning bit
 (41 5)  (95 277)  (95 277)  LC_2 Logic Functioning bit
 (42 5)  (96 277)  (96 277)  LC_2 Logic Functioning bit
 (43 5)  (97 277)  (97 277)  LC_2 Logic Functioning bit
 (32 6)  (86 278)  (86 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (88 278)  (88 278)  routing T_1_17.lc_trk_g1_1 <X> T_1_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 278)  (90 278)  LC_3 Logic Functioning bit
 (37 6)  (91 278)  (91 278)  LC_3 Logic Functioning bit
 (38 6)  (92 278)  (92 278)  LC_3 Logic Functioning bit
 (39 6)  (93 278)  (93 278)  LC_3 Logic Functioning bit
 (45 6)  (99 278)  (99 278)  LC_3 Logic Functioning bit
 (36 7)  (90 279)  (90 279)  LC_3 Logic Functioning bit
 (37 7)  (91 279)  (91 279)  LC_3 Logic Functioning bit
 (38 7)  (92 279)  (92 279)  LC_3 Logic Functioning bit
 (39 7)  (93 279)  (93 279)  LC_3 Logic Functioning bit
 (17 8)  (71 280)  (71 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (72 280)  (72 280)  routing T_1_17.wire_logic_cluster/lc_1/out <X> T_1_17.lc_trk_g2_1
 (31 8)  (85 280)  (85 280)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 280)  (86 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 280)  (87 280)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (94 280)  (94 280)  LC_4 Logic Functioning bit
 (41 8)  (95 280)  (95 280)  LC_4 Logic Functioning bit
 (42 8)  (96 280)  (96 280)  LC_4 Logic Functioning bit
 (43 8)  (97 280)  (97 280)  LC_4 Logic Functioning bit
 (40 9)  (94 281)  (94 281)  LC_4 Logic Functioning bit
 (41 9)  (95 281)  (95 281)  LC_4 Logic Functioning bit
 (42 9)  (96 281)  (96 281)  LC_4 Logic Functioning bit
 (43 9)  (97 281)  (97 281)  LC_4 Logic Functioning bit
 (4 10)  (58 282)  (58 282)  routing T_1_17.sp4_h_r_0 <X> T_1_17.sp4_v_t_43
 (6 10)  (60 282)  (60 282)  routing T_1_17.sp4_h_r_0 <X> T_1_17.sp4_v_t_43
 (17 10)  (71 282)  (71 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (72 282)  (72 282)  routing T_1_17.wire_logic_cluster/lc_5/out <X> T_1_17.lc_trk_g2_5
 (21 10)  (75 282)  (75 282)  routing T_1_17.wire_logic_cluster/lc_7/out <X> T_1_17.lc_trk_g2_7
 (22 10)  (76 282)  (76 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (79 282)  (79 282)  routing T_1_17.sp4_v_b_30 <X> T_1_17.lc_trk_g2_6
 (32 10)  (86 282)  (86 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 282)  (87 282)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 282)  (88 282)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 282)  (90 282)  LC_5 Logic Functioning bit
 (37 10)  (91 282)  (91 282)  LC_5 Logic Functioning bit
 (38 10)  (92 282)  (92 282)  LC_5 Logic Functioning bit
 (39 10)  (93 282)  (93 282)  LC_5 Logic Functioning bit
 (45 10)  (99 282)  (99 282)  LC_5 Logic Functioning bit
 (5 11)  (59 283)  (59 283)  routing T_1_17.sp4_h_r_0 <X> T_1_17.sp4_v_t_43
 (22 11)  (76 283)  (76 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (77 283)  (77 283)  routing T_1_17.sp4_v_b_30 <X> T_1_17.lc_trk_g2_6
 (31 11)  (85 283)  (85 283)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 283)  (90 283)  LC_5 Logic Functioning bit
 (37 11)  (91 283)  (91 283)  LC_5 Logic Functioning bit
 (38 11)  (92 283)  (92 283)  LC_5 Logic Functioning bit
 (39 11)  (93 283)  (93 283)  LC_5 Logic Functioning bit
 (22 12)  (76 284)  (76 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (85 284)  (85 284)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 284)  (86 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 284)  (87 284)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (94 284)  (94 284)  LC_6 Logic Functioning bit
 (41 12)  (95 284)  (95 284)  LC_6 Logic Functioning bit
 (42 12)  (96 284)  (96 284)  LC_6 Logic Functioning bit
 (43 12)  (97 284)  (97 284)  LC_6 Logic Functioning bit
 (21 13)  (75 285)  (75 285)  routing T_1_17.sp4_r_v_b_43 <X> T_1_17.lc_trk_g3_3
 (31 13)  (85 285)  (85 285)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (40 13)  (94 285)  (94 285)  LC_6 Logic Functioning bit
 (41 13)  (95 285)  (95 285)  LC_6 Logic Functioning bit
 (42 13)  (96 285)  (96 285)  LC_6 Logic Functioning bit
 (43 13)  (97 285)  (97 285)  LC_6 Logic Functioning bit
 (0 14)  (54 286)  (54 286)  routing T_1_17.glb_netwk_6 <X> T_1_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 286)  (55 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (31 14)  (85 286)  (85 286)  routing T_1_17.lc_trk_g2_6 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 286)  (86 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 286)  (87 286)  routing T_1_17.lc_trk_g2_6 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 286)  (90 286)  LC_7 Logic Functioning bit
 (37 14)  (91 286)  (91 286)  LC_7 Logic Functioning bit
 (38 14)  (92 286)  (92 286)  LC_7 Logic Functioning bit
 (39 14)  (93 286)  (93 286)  LC_7 Logic Functioning bit
 (45 14)  (99 286)  (99 286)  LC_7 Logic Functioning bit
 (0 15)  (54 287)  (54 287)  routing T_1_17.glb_netwk_6 <X> T_1_17.wire_logic_cluster/lc_7/s_r
 (31 15)  (85 287)  (85 287)  routing T_1_17.lc_trk_g2_6 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 287)  (90 287)  LC_7 Logic Functioning bit
 (37 15)  (91 287)  (91 287)  LC_7 Logic Functioning bit
 (38 15)  (92 287)  (92 287)  LC_7 Logic Functioning bit
 (39 15)  (93 287)  (93 287)  LC_7 Logic Functioning bit


LogicTile_2_17

 (11 0)  (119 272)  (119 272)  routing T_2_17.sp4_v_t_43 <X> T_2_17.sp4_v_b_2
 (13 0)  (121 272)  (121 272)  routing T_2_17.sp4_v_t_43 <X> T_2_17.sp4_v_b_2
 (14 0)  (122 272)  (122 272)  routing T_2_17.sp4_h_r_8 <X> T_2_17.lc_trk_g0_0
 (21 0)  (129 272)  (129 272)  routing T_2_17.sp12_h_r_3 <X> T_2_17.lc_trk_g0_3
 (22 0)  (130 272)  (130 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (132 272)  (132 272)  routing T_2_17.sp12_h_r_3 <X> T_2_17.lc_trk_g0_3
 (29 0)  (137 272)  (137 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 272)  (139 272)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 272)  (140 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (142 272)  (142 272)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 272)  (144 272)  LC_0 Logic Functioning bit
 (38 0)  (146 272)  (146 272)  LC_0 Logic Functioning bit
 (41 0)  (149 272)  (149 272)  LC_0 Logic Functioning bit
 (43 0)  (151 272)  (151 272)  LC_0 Logic Functioning bit
 (15 1)  (123 273)  (123 273)  routing T_2_17.sp4_h_r_8 <X> T_2_17.lc_trk_g0_0
 (16 1)  (124 273)  (124 273)  routing T_2_17.sp4_h_r_8 <X> T_2_17.lc_trk_g0_0
 (17 1)  (125 273)  (125 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (129 273)  (129 273)  routing T_2_17.sp12_h_r_3 <X> T_2_17.lc_trk_g0_3
 (29 1)  (137 273)  (137 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (138 273)  (138 273)  routing T_2_17.lc_trk_g0_3 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (139 273)  (139 273)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (145 273)  (145 273)  LC_0 Logic Functioning bit
 (39 1)  (147 273)  (147 273)  LC_0 Logic Functioning bit
 (0 2)  (108 274)  (108 274)  routing T_2_17.glb_netwk_7 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (1 2)  (109 274)  (109 274)  routing T_2_17.glb_netwk_7 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (2 2)  (110 274)  (110 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (112 274)  (112 274)  routing T_2_17.sp4_v_b_4 <X> T_2_17.sp4_v_t_37
 (6 2)  (114 274)  (114 274)  routing T_2_17.sp4_v_b_4 <X> T_2_17.sp4_v_t_37
 (8 2)  (116 274)  (116 274)  routing T_2_17.sp4_h_r_5 <X> T_2_17.sp4_h_l_36
 (10 2)  (118 274)  (118 274)  routing T_2_17.sp4_h_r_5 <X> T_2_17.sp4_h_l_36
 (0 3)  (108 275)  (108 275)  routing T_2_17.glb_netwk_7 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (8 3)  (116 275)  (116 275)  routing T_2_17.sp4_v_b_10 <X> T_2_17.sp4_v_t_36
 (10 3)  (118 275)  (118 275)  routing T_2_17.sp4_v_b_10 <X> T_2_17.sp4_v_t_36
 (14 3)  (122 275)  (122 275)  routing T_2_17.top_op_4 <X> T_2_17.lc_trk_g0_4
 (15 3)  (123 275)  (123 275)  routing T_2_17.top_op_4 <X> T_2_17.lc_trk_g0_4
 (17 3)  (125 275)  (125 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 4)  (129 276)  (129 276)  routing T_2_17.wire_logic_cluster/lc_3/out <X> T_2_17.lc_trk_g1_3
 (22 4)  (130 276)  (130 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 6)  (122 278)  (122 278)  routing T_2_17.sp4_h_l_1 <X> T_2_17.lc_trk_g1_4
 (25 6)  (133 278)  (133 278)  routing T_2_17.sp4_h_r_14 <X> T_2_17.lc_trk_g1_6
 (26 6)  (134 278)  (134 278)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (136 278)  (136 278)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 278)  (137 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 278)  (140 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 278)  (142 278)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (143 278)  (143 278)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.input_2_3
 (37 6)  (145 278)  (145 278)  LC_3 Logic Functioning bit
 (39 6)  (147 278)  (147 278)  LC_3 Logic Functioning bit
 (45 6)  (153 278)  (153 278)  LC_3 Logic Functioning bit
 (46 6)  (154 278)  (154 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (123 279)  (123 279)  routing T_2_17.sp4_h_l_1 <X> T_2_17.lc_trk_g1_4
 (16 7)  (124 279)  (124 279)  routing T_2_17.sp4_h_l_1 <X> T_2_17.lc_trk_g1_4
 (17 7)  (125 279)  (125 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (130 279)  (130 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (131 279)  (131 279)  routing T_2_17.sp4_h_r_14 <X> T_2_17.lc_trk_g1_6
 (24 7)  (132 279)  (132 279)  routing T_2_17.sp4_h_r_14 <X> T_2_17.lc_trk_g1_6
 (27 7)  (135 279)  (135 279)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 279)  (137 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 279)  (138 279)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 279)  (139 279)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (140 279)  (140 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (141 279)  (141 279)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.input_2_3
 (35 7)  (143 279)  (143 279)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.input_2_3
 (36 7)  (144 279)  (144 279)  LC_3 Logic Functioning bit
 (37 7)  (145 279)  (145 279)  LC_3 Logic Functioning bit
 (38 7)  (146 279)  (146 279)  LC_3 Logic Functioning bit
 (42 7)  (150 279)  (150 279)  LC_3 Logic Functioning bit
 (46 7)  (154 279)  (154 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (52 7)  (160 279)  (160 279)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (22 8)  (130 280)  (130 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (132 280)  (132 280)  routing T_2_17.tnl_op_3 <X> T_2_17.lc_trk_g2_3
 (25 8)  (133 280)  (133 280)  routing T_2_17.sp4_v_b_26 <X> T_2_17.lc_trk_g2_2
 (8 9)  (116 281)  (116 281)  routing T_2_17.sp4_h_l_36 <X> T_2_17.sp4_v_b_7
 (9 9)  (117 281)  (117 281)  routing T_2_17.sp4_h_l_36 <X> T_2_17.sp4_v_b_7
 (10 9)  (118 281)  (118 281)  routing T_2_17.sp4_h_l_36 <X> T_2_17.sp4_v_b_7
 (12 9)  (120 281)  (120 281)  routing T_2_17.sp4_h_r_8 <X> T_2_17.sp4_v_b_8
 (21 9)  (129 281)  (129 281)  routing T_2_17.tnl_op_3 <X> T_2_17.lc_trk_g2_3
 (22 9)  (130 281)  (130 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (131 281)  (131 281)  routing T_2_17.sp4_v_b_26 <X> T_2_17.lc_trk_g2_2
 (6 10)  (114 282)  (114 282)  routing T_2_17.sp4_h_l_36 <X> T_2_17.sp4_v_t_43
 (11 10)  (119 282)  (119 282)  routing T_2_17.sp4_v_b_0 <X> T_2_17.sp4_v_t_45
 (13 10)  (121 282)  (121 282)  routing T_2_17.sp4_v_b_0 <X> T_2_17.sp4_v_t_45
 (22 10)  (130 282)  (130 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (129 283)  (129 283)  routing T_2_17.sp4_r_v_b_39 <X> T_2_17.lc_trk_g2_7
 (4 12)  (112 284)  (112 284)  routing T_2_17.sp4_v_t_44 <X> T_2_17.sp4_v_b_9
 (12 12)  (120 284)  (120 284)  routing T_2_17.sp4_v_b_11 <X> T_2_17.sp4_h_r_11
 (32 12)  (140 284)  (140 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 284)  (141 284)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (148 284)  (148 284)  LC_6 Logic Functioning bit
 (41 12)  (149 284)  (149 284)  LC_6 Logic Functioning bit
 (42 12)  (150 284)  (150 284)  LC_6 Logic Functioning bit
 (43 12)  (151 284)  (151 284)  LC_6 Logic Functioning bit
 (11 13)  (119 285)  (119 285)  routing T_2_17.sp4_v_b_11 <X> T_2_17.sp4_h_r_11
 (31 13)  (139 285)  (139 285)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (40 13)  (148 285)  (148 285)  LC_6 Logic Functioning bit
 (41 13)  (149 285)  (149 285)  LC_6 Logic Functioning bit
 (42 13)  (150 285)  (150 285)  LC_6 Logic Functioning bit
 (43 13)  (151 285)  (151 285)  LC_6 Logic Functioning bit
 (31 14)  (139 286)  (139 286)  routing T_2_17.lc_trk_g0_4 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 286)  (140 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (148 286)  (148 286)  LC_7 Logic Functioning bit
 (41 14)  (149 286)  (149 286)  LC_7 Logic Functioning bit
 (42 14)  (150 286)  (150 286)  LC_7 Logic Functioning bit
 (43 14)  (151 286)  (151 286)  LC_7 Logic Functioning bit
 (40 15)  (148 287)  (148 287)  LC_7 Logic Functioning bit
 (41 15)  (149 287)  (149 287)  LC_7 Logic Functioning bit
 (42 15)  (150 287)  (150 287)  LC_7 Logic Functioning bit
 (43 15)  (151 287)  (151 287)  LC_7 Logic Functioning bit


LogicTile_3_17

 (3 0)  (165 272)  (165 272)  routing T_3_17.sp12_h_r_0 <X> T_3_17.sp12_v_b_0
 (26 0)  (188 272)  (188 272)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (189 272)  (189 272)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 272)  (190 272)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 272)  (191 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 272)  (193 272)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 272)  (194 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (198 272)  (198 272)  LC_0 Logic Functioning bit
 (37 0)  (199 272)  (199 272)  LC_0 Logic Functioning bit
 (38 0)  (200 272)  (200 272)  LC_0 Logic Functioning bit
 (39 0)  (201 272)  (201 272)  LC_0 Logic Functioning bit
 (41 0)  (203 272)  (203 272)  LC_0 Logic Functioning bit
 (46 0)  (208 272)  (208 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (165 273)  (165 273)  routing T_3_17.sp12_h_r_0 <X> T_3_17.sp12_v_b_0
 (27 1)  (189 273)  (189 273)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (190 273)  (190 273)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 273)  (191 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 273)  (192 273)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (193 273)  (193 273)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 273)  (194 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (195 273)  (195 273)  routing T_3_17.lc_trk_g2_0 <X> T_3_17.input_2_0
 (36 1)  (198 273)  (198 273)  LC_0 Logic Functioning bit
 (37 1)  (199 273)  (199 273)  LC_0 Logic Functioning bit
 (38 1)  (200 273)  (200 273)  LC_0 Logic Functioning bit
 (39 1)  (201 273)  (201 273)  LC_0 Logic Functioning bit
 (0 2)  (162 274)  (162 274)  routing T_3_17.glb_netwk_7 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (1 2)  (163 274)  (163 274)  routing T_3_17.glb_netwk_7 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (2 2)  (164 274)  (164 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (184 274)  (184 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (188 274)  (188 274)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (190 274)  (190 274)  routing T_3_17.lc_trk_g2_0 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 274)  (191 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 274)  (194 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 274)  (196 274)  routing T_3_17.lc_trk_g1_1 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 274)  (198 274)  LC_1 Logic Functioning bit
 (37 2)  (199 274)  (199 274)  LC_1 Logic Functioning bit
 (38 2)  (200 274)  (200 274)  LC_1 Logic Functioning bit
 (41 2)  (203 274)  (203 274)  LC_1 Logic Functioning bit
 (43 2)  (205 274)  (205 274)  LC_1 Logic Functioning bit
 (45 2)  (207 274)  (207 274)  LC_1 Logic Functioning bit
 (51 2)  (213 274)  (213 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (162 275)  (162 275)  routing T_3_17.glb_netwk_7 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (27 3)  (189 275)  (189 275)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 275)  (191 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (194 275)  (194 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 275)  (195 275)  routing T_3_17.lc_trk_g2_1 <X> T_3_17.input_2_1
 (36 3)  (198 275)  (198 275)  LC_1 Logic Functioning bit
 (37 3)  (199 275)  (199 275)  LC_1 Logic Functioning bit
 (17 4)  (179 276)  (179 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 4)  (190 276)  (190 276)  routing T_3_17.lc_trk_g2_1 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 276)  (191 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (193 276)  (193 276)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 276)  (194 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 276)  (196 276)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (199 276)  (199 276)  LC_2 Logic Functioning bit
 (39 4)  (201 276)  (201 276)  LC_2 Logic Functioning bit
 (37 5)  (199 277)  (199 277)  LC_2 Logic Functioning bit
 (39 5)  (201 277)  (201 277)  LC_2 Logic Functioning bit
 (26 6)  (188 278)  (188 278)  routing T_3_17.lc_trk_g2_5 <X> T_3_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (190 278)  (190 278)  routing T_3_17.lc_trk_g2_0 <X> T_3_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 278)  (191 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 278)  (193 278)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 278)  (194 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 278)  (195 278)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (196 278)  (196 278)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (50 6)  (212 278)  (212 278)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (176 279)  (176 279)  routing T_3_17.top_op_4 <X> T_3_17.lc_trk_g1_4
 (15 7)  (177 279)  (177 279)  routing T_3_17.top_op_4 <X> T_3_17.lc_trk_g1_4
 (17 7)  (179 279)  (179 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (28 7)  (190 279)  (190 279)  routing T_3_17.lc_trk_g2_5 <X> T_3_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 279)  (191 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (42 7)  (204 279)  (204 279)  LC_3 Logic Functioning bit
 (17 8)  (179 280)  (179 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 280)  (180 280)  routing T_3_17.wire_logic_cluster/lc_1/out <X> T_3_17.lc_trk_g2_1
 (31 8)  (193 280)  (193 280)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 280)  (194 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 280)  (195 280)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 280)  (196 280)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 280)  (198 280)  LC_4 Logic Functioning bit
 (37 8)  (199 280)  (199 280)  LC_4 Logic Functioning bit
 (38 8)  (200 280)  (200 280)  LC_4 Logic Functioning bit
 (39 8)  (201 280)  (201 280)  LC_4 Logic Functioning bit
 (42 8)  (204 280)  (204 280)  LC_4 Logic Functioning bit
 (43 8)  (205 280)  (205 280)  LC_4 Logic Functioning bit
 (46 8)  (208 280)  (208 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (210 280)  (210 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (212 280)  (212 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (213 280)  (213 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (174 281)  (174 281)  routing T_3_17.sp4_h_r_8 <X> T_3_17.sp4_v_b_8
 (16 9)  (178 281)  (178 281)  routing T_3_17.sp12_v_b_8 <X> T_3_17.lc_trk_g2_0
 (17 9)  (179 281)  (179 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (36 9)  (198 281)  (198 281)  LC_4 Logic Functioning bit
 (37 9)  (199 281)  (199 281)  LC_4 Logic Functioning bit
 (38 9)  (200 281)  (200 281)  LC_4 Logic Functioning bit
 (39 9)  (201 281)  (201 281)  LC_4 Logic Functioning bit
 (42 9)  (204 281)  (204 281)  LC_4 Logic Functioning bit
 (43 9)  (205 281)  (205 281)  LC_4 Logic Functioning bit
 (16 10)  (178 282)  (178 282)  routing T_3_17.sp4_v_b_37 <X> T_3_17.lc_trk_g2_5
 (17 10)  (179 282)  (179 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (180 282)  (180 282)  routing T_3_17.sp4_v_b_37 <X> T_3_17.lc_trk_g2_5
 (18 11)  (180 283)  (180 283)  routing T_3_17.sp4_v_b_37 <X> T_3_17.lc_trk_g2_5
 (0 12)  (162 284)  (162 284)  routing T_3_17.glb_netwk_6 <X> T_3_17.glb2local_3
 (1 12)  (163 284)  (163 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (25 12)  (187 284)  (187 284)  routing T_3_17.wire_logic_cluster/lc_2/out <X> T_3_17.lc_trk_g3_2
 (1 13)  (163 285)  (163 285)  routing T_3_17.glb_netwk_6 <X> T_3_17.glb2local_3
 (22 13)  (184 285)  (184 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (162 286)  (162 286)  routing T_3_17.glb_netwk_6 <X> T_3_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 286)  (163 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (179 286)  (179 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (162 287)  (162 287)  routing T_3_17.glb_netwk_6 <X> T_3_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (179 287)  (179 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (180 287)  (180 287)  routing T_3_17.sp4_r_v_b_45 <X> T_3_17.lc_trk_g3_5


LogicTile_4_17

 (22 0)  (238 272)  (238 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (239 272)  (239 272)  routing T_4_17.sp4_h_r_3 <X> T_4_17.lc_trk_g0_3
 (24 0)  (240 272)  (240 272)  routing T_4_17.sp4_h_r_3 <X> T_4_17.lc_trk_g0_3
 (27 0)  (243 272)  (243 272)  routing T_4_17.lc_trk_g1_0 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 272)  (245 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 272)  (248 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 272)  (249 272)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (250 272)  (250 272)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (251 272)  (251 272)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.input_2_0
 (37 0)  (253 272)  (253 272)  LC_0 Logic Functioning bit
 (41 0)  (257 272)  (257 272)  LC_0 Logic Functioning bit
 (43 0)  (259 272)  (259 272)  LC_0 Logic Functioning bit
 (45 0)  (261 272)  (261 272)  LC_0 Logic Functioning bit
 (47 0)  (263 272)  (263 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (233 273)  (233 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (237 273)  (237 273)  routing T_4_17.sp4_h_r_3 <X> T_4_17.lc_trk_g0_3
 (29 1)  (245 273)  (245 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 273)  (247 273)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 273)  (248 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (249 273)  (249 273)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.input_2_0
 (36 1)  (252 273)  (252 273)  LC_0 Logic Functioning bit
 (41 1)  (257 273)  (257 273)  LC_0 Logic Functioning bit
 (43 1)  (259 273)  (259 273)  LC_0 Logic Functioning bit
 (47 1)  (263 273)  (263 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (52 1)  (268 273)  (268 273)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (216 274)  (216 274)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (1 2)  (217 274)  (217 274)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (2 2)  (218 274)  (218 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (216 275)  (216 275)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (14 4)  (230 276)  (230 276)  routing T_4_17.wire_logic_cluster/lc_0/out <X> T_4_17.lc_trk_g1_0
 (21 4)  (237 276)  (237 276)  routing T_4_17.wire_logic_cluster/lc_3/out <X> T_4_17.lc_trk_g1_3
 (22 4)  (238 276)  (238 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (242 276)  (242 276)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (248 276)  (248 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (252 276)  (252 276)  LC_2 Logic Functioning bit
 (37 4)  (253 276)  (253 276)  LC_2 Logic Functioning bit
 (38 4)  (254 276)  (254 276)  LC_2 Logic Functioning bit
 (39 4)  (255 276)  (255 276)  LC_2 Logic Functioning bit
 (41 4)  (257 276)  (257 276)  LC_2 Logic Functioning bit
 (43 4)  (259 276)  (259 276)  LC_2 Logic Functioning bit
 (48 4)  (264 276)  (264 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (233 277)  (233 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (242 277)  (242 277)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 277)  (244 277)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 277)  (245 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (247 277)  (247 277)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 277)  (252 277)  LC_2 Logic Functioning bit
 (37 5)  (253 277)  (253 277)  LC_2 Logic Functioning bit
 (38 5)  (254 277)  (254 277)  LC_2 Logic Functioning bit
 (39 5)  (255 277)  (255 277)  LC_2 Logic Functioning bit
 (40 5)  (256 277)  (256 277)  LC_2 Logic Functioning bit
 (42 5)  (258 277)  (258 277)  LC_2 Logic Functioning bit
 (47 5)  (263 277)  (263 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (10 6)  (226 278)  (226 278)  routing T_4_17.sp4_v_b_11 <X> T_4_17.sp4_h_l_41
 (29 6)  (245 278)  (245 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 278)  (248 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 278)  (250 278)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (254 278)  (254 278)  LC_3 Logic Functioning bit
 (39 6)  (255 278)  (255 278)  LC_3 Logic Functioning bit
 (45 6)  (261 278)  (261 278)  LC_3 Logic Functioning bit
 (48 6)  (264 278)  (264 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (266 278)  (266 278)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (243 279)  (243 279)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (244 279)  (244 279)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 279)  (245 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 279)  (247 279)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (253 279)  (253 279)  LC_3 Logic Functioning bit
 (38 7)  (254 279)  (254 279)  LC_3 Logic Functioning bit
 (39 7)  (255 279)  (255 279)  LC_3 Logic Functioning bit
 (42 7)  (258 279)  (258 279)  LC_3 Logic Functioning bit
 (47 7)  (263 279)  (263 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (264 279)  (264 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (267 279)  (267 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (13 9)  (229 281)  (229 281)  routing T_4_17.sp4_v_t_38 <X> T_4_17.sp4_h_r_8
 (17 10)  (233 282)  (233 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (234 282)  (234 282)  routing T_4_17.wire_logic_cluster/lc_5/out <X> T_4_17.lc_trk_g2_5
 (29 10)  (245 282)  (245 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 282)  (247 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 282)  (248 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 282)  (249 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (250 282)  (250 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (251 282)  (251 282)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.input_2_5
 (37 10)  (253 282)  (253 282)  LC_5 Logic Functioning bit
 (42 10)  (258 282)  (258 282)  LC_5 Logic Functioning bit
 (45 10)  (261 282)  (261 282)  LC_5 Logic Functioning bit
 (46 10)  (262 282)  (262 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (267 282)  (267 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (230 283)  (230 283)  routing T_4_17.sp4_h_l_17 <X> T_4_17.lc_trk_g2_4
 (15 11)  (231 283)  (231 283)  routing T_4_17.sp4_h_l_17 <X> T_4_17.lc_trk_g2_4
 (16 11)  (232 283)  (232 283)  routing T_4_17.sp4_h_l_17 <X> T_4_17.lc_trk_g2_4
 (17 11)  (233 283)  (233 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (238 283)  (238 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (242 283)  (242 283)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 283)  (245 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (248 283)  (248 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (249 283)  (249 283)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.input_2_5
 (37 11)  (253 283)  (253 283)  LC_5 Logic Functioning bit
 (39 11)  (255 283)  (255 283)  LC_5 Logic Functioning bit
 (48 11)  (264 283)  (264 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (268 283)  (268 283)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (25 12)  (241 284)  (241 284)  routing T_4_17.wire_logic_cluster/lc_2/out <X> T_4_17.lc_trk_g3_2
 (4 13)  (220 285)  (220 285)  routing T_4_17.sp4_v_t_41 <X> T_4_17.sp4_h_r_9
 (14 13)  (230 285)  (230 285)  routing T_4_17.sp4_h_r_24 <X> T_4_17.lc_trk_g3_0
 (15 13)  (231 285)  (231 285)  routing T_4_17.sp4_h_r_24 <X> T_4_17.lc_trk_g3_0
 (16 13)  (232 285)  (232 285)  routing T_4_17.sp4_h_r_24 <X> T_4_17.lc_trk_g3_0
 (17 13)  (233 285)  (233 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (238 285)  (238 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (5 14)  (221 286)  (221 286)  routing T_4_17.sp4_v_b_9 <X> T_4_17.sp4_h_l_44
 (17 14)  (233 286)  (233 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (234 287)  (234 287)  routing T_4_17.sp4_r_v_b_45 <X> T_4_17.lc_trk_g3_5


LogicTile_5_17

 (14 0)  (284 272)  (284 272)  routing T_5_17.sp4_h_r_8 <X> T_5_17.lc_trk_g0_0
 (17 0)  (287 272)  (287 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (295 272)  (295 272)  routing T_5_17.lft_op_2 <X> T_5_17.lc_trk_g0_2
 (27 0)  (297 272)  (297 272)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (298 272)  (298 272)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 272)  (299 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 272)  (302 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (304 272)  (304 272)  routing T_5_17.lc_trk_g1_0 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (307 272)  (307 272)  LC_0 Logic Functioning bit
 (39 0)  (309 272)  (309 272)  LC_0 Logic Functioning bit
 (45 0)  (315 272)  (315 272)  LC_0 Logic Functioning bit
 (47 0)  (317 272)  (317 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (322 272)  (322 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (274 273)  (274 273)  routing T_5_17.sp4_v_t_42 <X> T_5_17.sp4_h_r_0
 (13 1)  (283 273)  (283 273)  routing T_5_17.sp4_v_t_44 <X> T_5_17.sp4_h_r_2
 (15 1)  (285 273)  (285 273)  routing T_5_17.sp4_h_r_8 <X> T_5_17.lc_trk_g0_0
 (16 1)  (286 273)  (286 273)  routing T_5_17.sp4_h_r_8 <X> T_5_17.lc_trk_g0_0
 (17 1)  (287 273)  (287 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (292 273)  (292 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (294 273)  (294 273)  routing T_5_17.lft_op_2 <X> T_5_17.lc_trk_g0_2
 (26 1)  (296 273)  (296 273)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 273)  (299 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (302 273)  (302 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (303 273)  (303 273)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.input_2_0
 (34 1)  (304 273)  (304 273)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.input_2_0
 (35 1)  (305 273)  (305 273)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.input_2_0
 (36 1)  (306 273)  (306 273)  LC_0 Logic Functioning bit
 (37 1)  (307 273)  (307 273)  LC_0 Logic Functioning bit
 (38 1)  (308 273)  (308 273)  LC_0 Logic Functioning bit
 (42 1)  (312 273)  (312 273)  LC_0 Logic Functioning bit
 (47 1)  (317 273)  (317 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (318 273)  (318 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (270 274)  (270 274)  routing T_5_17.glb_netwk_7 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (1 2)  (271 274)  (271 274)  routing T_5_17.glb_netwk_7 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (2 2)  (272 274)  (272 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (284 274)  (284 274)  routing T_5_17.wire_logic_cluster/lc_4/out <X> T_5_17.lc_trk_g0_4
 (15 2)  (285 274)  (285 274)  routing T_5_17.top_op_5 <X> T_5_17.lc_trk_g0_5
 (17 2)  (287 274)  (287 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (296 274)  (296 274)  routing T_5_17.lc_trk_g0_5 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (297 274)  (297 274)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 274)  (298 274)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 274)  (299 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (301 274)  (301 274)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 274)  (302 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 274)  (303 274)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (304 274)  (304 274)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (42 2)  (312 274)  (312 274)  LC_1 Logic Functioning bit
 (45 2)  (315 274)  (315 274)  LC_1 Logic Functioning bit
 (0 3)  (270 275)  (270 275)  routing T_5_17.glb_netwk_7 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (17 3)  (287 275)  (287 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (288 275)  (288 275)  routing T_5_17.top_op_5 <X> T_5_17.lc_trk_g0_5
 (19 3)  (289 275)  (289 275)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (29 3)  (299 275)  (299 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (302 275)  (302 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (304 275)  (304 275)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.input_2_1
 (35 3)  (305 275)  (305 275)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.input_2_1
 (40 3)  (310 275)  (310 275)  LC_1 Logic Functioning bit
 (42 3)  (312 275)  (312 275)  LC_1 Logic Functioning bit
 (51 3)  (321 275)  (321 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (10 4)  (280 276)  (280 276)  routing T_5_17.sp4_v_t_46 <X> T_5_17.sp4_h_r_4
 (11 4)  (281 276)  (281 276)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_v_b_5
 (13 4)  (283 276)  (283 276)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_v_b_5
 (14 4)  (284 276)  (284 276)  routing T_5_17.wire_logic_cluster/lc_0/out <X> T_5_17.lc_trk_g1_0
 (15 4)  (285 276)  (285 276)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g1_1
 (16 4)  (286 276)  (286 276)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g1_1
 (17 4)  (287 276)  (287 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (288 276)  (288 276)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g1_1
 (22 4)  (292 276)  (292 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (293 276)  (293 276)  routing T_5_17.sp4_h_r_3 <X> T_5_17.lc_trk_g1_3
 (24 4)  (294 276)  (294 276)  routing T_5_17.sp4_h_r_3 <X> T_5_17.lc_trk_g1_3
 (25 4)  (295 276)  (295 276)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (26 4)  (296 276)  (296 276)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (298 276)  (298 276)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 276)  (299 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 276)  (300 276)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (301 276)  (301 276)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 276)  (302 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 276)  (303 276)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (304 276)  (304 276)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (305 276)  (305 276)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.input_2_2
 (39 4)  (309 276)  (309 276)  LC_2 Logic Functioning bit
 (40 4)  (310 276)  (310 276)  LC_2 Logic Functioning bit
 (42 4)  (312 276)  (312 276)  LC_2 Logic Functioning bit
 (47 4)  (317 276)  (317 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (318 276)  (318 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (12 5)  (282 277)  (282 277)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_v_b_5
 (17 5)  (287 277)  (287 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (291 277)  (291 277)  routing T_5_17.sp4_h_r_3 <X> T_5_17.lc_trk_g1_3
 (22 5)  (292 277)  (292 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (293 277)  (293 277)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (24 5)  (294 277)  (294 277)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (25 5)  (295 277)  (295 277)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (26 5)  (296 277)  (296 277)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (297 277)  (297 277)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 277)  (299 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (302 277)  (302 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (303 277)  (303 277)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.input_2_2
 (34 5)  (304 277)  (304 277)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.input_2_2
 (35 5)  (305 277)  (305 277)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.input_2_2
 (38 5)  (308 277)  (308 277)  LC_2 Logic Functioning bit
 (41 5)  (311 277)  (311 277)  LC_2 Logic Functioning bit
 (48 5)  (318 277)  (318 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (291 278)  (291 278)  routing T_5_17.sp4_v_b_7 <X> T_5_17.lc_trk_g1_7
 (22 6)  (292 278)  (292 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (293 278)  (293 278)  routing T_5_17.sp4_v_b_7 <X> T_5_17.lc_trk_g1_7
 (27 6)  (297 278)  (297 278)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (298 278)  (298 278)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 278)  (299 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (301 278)  (301 278)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 278)  (302 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (306 278)  (306 278)  LC_3 Logic Functioning bit
 (39 6)  (309 278)  (309 278)  LC_3 Logic Functioning bit
 (41 6)  (311 278)  (311 278)  LC_3 Logic Functioning bit
 (42 6)  (312 278)  (312 278)  LC_3 Logic Functioning bit
 (14 7)  (284 279)  (284 279)  routing T_5_17.top_op_4 <X> T_5_17.lc_trk_g1_4
 (15 7)  (285 279)  (285 279)  routing T_5_17.top_op_4 <X> T_5_17.lc_trk_g1_4
 (17 7)  (287 279)  (287 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (36 7)  (306 279)  (306 279)  LC_3 Logic Functioning bit
 (39 7)  (309 279)  (309 279)  LC_3 Logic Functioning bit
 (41 7)  (311 279)  (311 279)  LC_3 Logic Functioning bit
 (42 7)  (312 279)  (312 279)  LC_3 Logic Functioning bit
 (26 8)  (296 280)  (296 280)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (297 280)  (297 280)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 280)  (299 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (301 280)  (301 280)  routing T_5_17.lc_trk_g0_5 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 280)  (302 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (307 280)  (307 280)  LC_4 Logic Functioning bit
 (45 8)  (315 280)  (315 280)  LC_4 Logic Functioning bit
 (50 8)  (320 280)  (320 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (321 280)  (321 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (283 281)  (283 281)  routing T_5_17.sp4_v_t_38 <X> T_5_17.sp4_h_r_8
 (27 9)  (297 281)  (297 281)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 281)  (298 281)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 281)  (299 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (300 281)  (300 281)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (306 281)  (306 281)  LC_4 Logic Functioning bit
 (43 9)  (313 281)  (313 281)  LC_4 Logic Functioning bit
 (16 10)  (286 282)  (286 282)  routing T_5_17.sp4_v_b_37 <X> T_5_17.lc_trk_g2_5
 (17 10)  (287 282)  (287 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (288 282)  (288 282)  routing T_5_17.sp4_v_b_37 <X> T_5_17.lc_trk_g2_5
 (26 10)  (296 282)  (296 282)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 282)  (297 282)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 282)  (299 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (302 282)  (302 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 282)  (304 282)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 282)  (306 282)  LC_5 Logic Functioning bit
 (37 10)  (307 282)  (307 282)  LC_5 Logic Functioning bit
 (38 10)  (308 282)  (308 282)  LC_5 Logic Functioning bit
 (39 10)  (309 282)  (309 282)  LC_5 Logic Functioning bit
 (41 10)  (311 282)  (311 282)  LC_5 Logic Functioning bit
 (51 10)  (321 282)  (321 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (288 283)  (288 283)  routing T_5_17.sp4_v_b_37 <X> T_5_17.lc_trk_g2_5
 (27 11)  (297 283)  (297 283)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 283)  (299 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 283)  (300 283)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (302 283)  (302 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (306 283)  (306 283)  LC_5 Logic Functioning bit
 (37 11)  (307 283)  (307 283)  LC_5 Logic Functioning bit
 (38 11)  (308 283)  (308 283)  LC_5 Logic Functioning bit
 (39 11)  (309 283)  (309 283)  LC_5 Logic Functioning bit
 (41 11)  (311 283)  (311 283)  LC_5 Logic Functioning bit
 (43 11)  (313 283)  (313 283)  LC_5 Logic Functioning bit
 (14 12)  (284 284)  (284 284)  routing T_5_17.sp4_v_b_24 <X> T_5_17.lc_trk_g3_0
 (17 12)  (287 284)  (287 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 284)  (288 284)  routing T_5_17.wire_logic_cluster/lc_1/out <X> T_5_17.lc_trk_g3_1
 (22 12)  (292 284)  (292 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (293 284)  (293 284)  routing T_5_17.sp12_v_b_11 <X> T_5_17.lc_trk_g3_3
 (27 12)  (297 284)  (297 284)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 284)  (298 284)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 284)  (299 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (301 284)  (301 284)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 284)  (302 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 284)  (303 284)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 284)  (304 284)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (307 284)  (307 284)  LC_6 Logic Functioning bit
 (39 12)  (309 284)  (309 284)  LC_6 Logic Functioning bit
 (45 12)  (315 284)  (315 284)  LC_6 Logic Functioning bit
 (47 12)  (317 284)  (317 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (11 13)  (281 285)  (281 285)  routing T_5_17.sp4_h_l_38 <X> T_5_17.sp4_h_r_11
 (13 13)  (283 285)  (283 285)  routing T_5_17.sp4_h_l_38 <X> T_5_17.sp4_h_r_11
 (16 13)  (286 285)  (286 285)  routing T_5_17.sp4_v_b_24 <X> T_5_17.lc_trk_g3_0
 (17 13)  (287 285)  (287 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (296 285)  (296 285)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 285)  (299 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (301 285)  (301 285)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (302 285)  (302 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (306 285)  (306 285)  LC_6 Logic Functioning bit
 (37 13)  (307 285)  (307 285)  LC_6 Logic Functioning bit
 (38 13)  (308 285)  (308 285)  LC_6 Logic Functioning bit
 (42 13)  (312 285)  (312 285)  LC_6 Logic Functioning bit
 (51 13)  (321 285)  (321 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (323 285)  (323 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (285 286)  (285 286)  routing T_5_17.sp12_v_t_2 <X> T_5_17.lc_trk_g3_5
 (17 14)  (287 286)  (287 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (288 286)  (288 286)  routing T_5_17.sp12_v_t_2 <X> T_5_17.lc_trk_g3_5
 (21 14)  (291 286)  (291 286)  routing T_5_17.sp4_v_t_26 <X> T_5_17.lc_trk_g3_7
 (22 14)  (292 286)  (292 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (293 286)  (293 286)  routing T_5_17.sp4_v_t_26 <X> T_5_17.lc_trk_g3_7
 (25 14)  (295 286)  (295 286)  routing T_5_17.wire_logic_cluster/lc_6/out <X> T_5_17.lc_trk_g3_6
 (27 14)  (297 286)  (297 286)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 286)  (298 286)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 286)  (299 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 286)  (300 286)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (301 286)  (301 286)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 286)  (302 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (304 286)  (304 286)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (311 286)  (311 286)  LC_7 Logic Functioning bit
 (43 14)  (313 286)  (313 286)  LC_7 Logic Functioning bit
 (46 14)  (316 286)  (316 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (8 15)  (278 287)  (278 287)  routing T_5_17.sp4_v_b_7 <X> T_5_17.sp4_v_t_47
 (10 15)  (280 287)  (280 287)  routing T_5_17.sp4_v_b_7 <X> T_5_17.sp4_v_t_47
 (15 15)  (285 287)  (285 287)  routing T_5_17.sp4_v_t_33 <X> T_5_17.lc_trk_g3_4
 (16 15)  (286 287)  (286 287)  routing T_5_17.sp4_v_t_33 <X> T_5_17.lc_trk_g3_4
 (17 15)  (287 287)  (287 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (288 287)  (288 287)  routing T_5_17.sp12_v_t_2 <X> T_5_17.lc_trk_g3_5
 (21 15)  (291 287)  (291 287)  routing T_5_17.sp4_v_t_26 <X> T_5_17.lc_trk_g3_7
 (22 15)  (292 287)  (292 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (300 287)  (300 287)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (301 287)  (301 287)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (41 15)  (311 287)  (311 287)  LC_7 Logic Functioning bit
 (43 15)  (313 287)  (313 287)  LC_7 Logic Functioning bit


RAM_Tile_6_17

 (5 0)  (329 272)  (329 272)  routing T_6_17.sp4_v_b_6 <X> T_6_17.sp4_h_r_0
 (4 1)  (328 273)  (328 273)  routing T_6_17.sp4_v_b_6 <X> T_6_17.sp4_h_r_0
 (6 1)  (330 273)  (330 273)  routing T_6_17.sp4_v_b_6 <X> T_6_17.sp4_h_r_0
 (5 2)  (329 274)  (329 274)  routing T_6_17.sp4_v_t_43 <X> T_6_17.sp4_h_l_37
 (4 3)  (328 275)  (328 275)  routing T_6_17.sp4_v_t_43 <X> T_6_17.sp4_h_l_37
 (6 3)  (330 275)  (330 275)  routing T_6_17.sp4_v_t_43 <X> T_6_17.sp4_h_l_37
 (8 4)  (332 276)  (332 276)  routing T_6_17.sp4_h_l_45 <X> T_6_17.sp4_h_r_4
 (10 4)  (334 276)  (334 276)  routing T_6_17.sp4_h_l_45 <X> T_6_17.sp4_h_r_4
 (8 6)  (332 278)  (332 278)  routing T_6_17.sp4_v_t_47 <X> T_6_17.sp4_h_l_41
 (9 6)  (333 278)  (333 278)  routing T_6_17.sp4_v_t_47 <X> T_6_17.sp4_h_l_41
 (10 6)  (334 278)  (334 278)  routing T_6_17.sp4_v_t_47 <X> T_6_17.sp4_h_l_41
 (6 9)  (330 281)  (330 281)  routing T_6_17.sp4_h_l_43 <X> T_6_17.sp4_h_r_6
 (13 10)  (337 282)  (337 282)  routing T_6_17.sp4_h_r_8 <X> T_6_17.sp4_v_t_45
 (12 11)  (336 283)  (336 283)  routing T_6_17.sp4_h_r_8 <X> T_6_17.sp4_v_t_45
 (5 12)  (329 284)  (329 284)  routing T_6_17.sp4_v_b_9 <X> T_6_17.sp4_h_r_9
 (8 12)  (332 284)  (332 284)  routing T_6_17.sp4_h_l_39 <X> T_6_17.sp4_h_r_10
 (10 12)  (334 284)  (334 284)  routing T_6_17.sp4_h_l_39 <X> T_6_17.sp4_h_r_10
 (6 13)  (330 285)  (330 285)  routing T_6_17.sp4_v_b_9 <X> T_6_17.sp4_h_r_9
 (11 13)  (335 285)  (335 285)  routing T_6_17.sp4_h_l_46 <X> T_6_17.sp4_h_r_11


LogicTile_7_17

 (2 0)  (368 272)  (368 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (22 0)  (388 272)  (388 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (390 272)  (390 272)  routing T_7_17.top_op_3 <X> T_7_17.lc_trk_g0_3
 (25 0)  (391 272)  (391 272)  routing T_7_17.wire_logic_cluster/lc_2/out <X> T_7_17.lc_trk_g0_2
 (26 0)  (392 272)  (392 272)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (394 272)  (394 272)  routing T_7_17.lc_trk_g2_1 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 272)  (395 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 272)  (398 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 272)  (399 272)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (400 272)  (400 272)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (401 272)  (401 272)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.input_2_0
 (40 0)  (406 272)  (406 272)  LC_0 Logic Functioning bit
 (41 0)  (407 272)  (407 272)  LC_0 Logic Functioning bit
 (45 0)  (411 272)  (411 272)  LC_0 Logic Functioning bit
 (11 1)  (377 273)  (377 273)  routing T_7_17.sp4_h_l_43 <X> T_7_17.sp4_h_r_2
 (13 1)  (379 273)  (379 273)  routing T_7_17.sp4_h_l_43 <X> T_7_17.sp4_h_r_2
 (14 1)  (380 273)  (380 273)  routing T_7_17.top_op_0 <X> T_7_17.lc_trk_g0_0
 (15 1)  (381 273)  (381 273)  routing T_7_17.top_op_0 <X> T_7_17.lc_trk_g0_0
 (17 1)  (383 273)  (383 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (387 273)  (387 273)  routing T_7_17.top_op_3 <X> T_7_17.lc_trk_g0_3
 (22 1)  (388 273)  (388 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (392 273)  (392 273)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (393 273)  (393 273)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 273)  (395 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (397 273)  (397 273)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 273)  (398 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (40 1)  (406 273)  (406 273)  LC_0 Logic Functioning bit
 (51 1)  (417 273)  (417 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (366 274)  (366 274)  routing T_7_17.glb_netwk_7 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (1 2)  (367 274)  (367 274)  routing T_7_17.glb_netwk_7 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (368 274)  (368 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (380 274)  (380 274)  routing T_7_17.wire_logic_cluster/lc_4/out <X> T_7_17.lc_trk_g0_4
 (26 2)  (392 274)  (392 274)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (31 2)  (397 274)  (397 274)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 274)  (398 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 274)  (399 274)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 274)  (400 274)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 274)  (402 274)  LC_1 Logic Functioning bit
 (0 3)  (366 275)  (366 275)  routing T_7_17.glb_netwk_7 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (17 3)  (383 275)  (383 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (394 275)  (394 275)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 275)  (395 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (398 275)  (398 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (401 275)  (401 275)  routing T_7_17.lc_trk_g0_3 <X> T_7_17.input_2_1
 (37 3)  (403 275)  (403 275)  LC_1 Logic Functioning bit
 (8 4)  (374 276)  (374 276)  routing T_7_17.sp4_v_b_10 <X> T_7_17.sp4_h_r_4
 (9 4)  (375 276)  (375 276)  routing T_7_17.sp4_v_b_10 <X> T_7_17.sp4_h_r_4
 (10 4)  (376 276)  (376 276)  routing T_7_17.sp4_v_b_10 <X> T_7_17.sp4_h_r_4
 (14 4)  (380 276)  (380 276)  routing T_7_17.wire_logic_cluster/lc_0/out <X> T_7_17.lc_trk_g1_0
 (15 4)  (381 276)  (381 276)  routing T_7_17.top_op_1 <X> T_7_17.lc_trk_g1_1
 (17 4)  (383 276)  (383 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (388 276)  (388 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (390 276)  (390 276)  routing T_7_17.top_op_3 <X> T_7_17.lc_trk_g1_3
 (25 4)  (391 276)  (391 276)  routing T_7_17.sp4_v_b_10 <X> T_7_17.lc_trk_g1_2
 (27 4)  (393 276)  (393 276)  routing T_7_17.lc_trk_g1_0 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 276)  (395 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (398 276)  (398 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 276)  (399 276)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 276)  (400 276)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 276)  (402 276)  LC_2 Logic Functioning bit
 (38 4)  (404 276)  (404 276)  LC_2 Logic Functioning bit
 (41 4)  (407 276)  (407 276)  LC_2 Logic Functioning bit
 (43 4)  (409 276)  (409 276)  LC_2 Logic Functioning bit
 (45 4)  (411 276)  (411 276)  LC_2 Logic Functioning bit
 (50 4)  (416 276)  (416 276)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (383 277)  (383 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (384 277)  (384 277)  routing T_7_17.top_op_1 <X> T_7_17.lc_trk_g1_1
 (21 5)  (387 277)  (387 277)  routing T_7_17.top_op_3 <X> T_7_17.lc_trk_g1_3
 (22 5)  (388 277)  (388 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (389 277)  (389 277)  routing T_7_17.sp4_v_b_10 <X> T_7_17.lc_trk_g1_2
 (25 5)  (391 277)  (391 277)  routing T_7_17.sp4_v_b_10 <X> T_7_17.lc_trk_g1_2
 (29 5)  (395 277)  (395 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (397 277)  (397 277)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (403 277)  (403 277)  LC_2 Logic Functioning bit
 (39 5)  (405 277)  (405 277)  LC_2 Logic Functioning bit
 (40 5)  (406 277)  (406 277)  LC_2 Logic Functioning bit
 (42 5)  (408 277)  (408 277)  LC_2 Logic Functioning bit
 (43 5)  (409 277)  (409 277)  LC_2 Logic Functioning bit
 (6 6)  (372 278)  (372 278)  routing T_7_17.sp4_v_b_0 <X> T_7_17.sp4_v_t_38
 (22 6)  (388 278)  (388 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (390 278)  (390 278)  routing T_7_17.bot_op_7 <X> T_7_17.lc_trk_g1_7
 (26 6)  (392 278)  (392 278)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (393 278)  (393 278)  routing T_7_17.lc_trk_g1_1 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 278)  (395 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 278)  (398 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (402 278)  (402 278)  LC_3 Logic Functioning bit
 (37 6)  (403 278)  (403 278)  LC_3 Logic Functioning bit
 (38 6)  (404 278)  (404 278)  LC_3 Logic Functioning bit
 (5 7)  (371 279)  (371 279)  routing T_7_17.sp4_v_b_0 <X> T_7_17.sp4_v_t_38
 (28 7)  (394 279)  (394 279)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 279)  (395 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (397 279)  (397 279)  routing T_7_17.lc_trk_g0_2 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (398 279)  (398 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (401 279)  (401 279)  routing T_7_17.lc_trk_g0_3 <X> T_7_17.input_2_3
 (36 7)  (402 279)  (402 279)  LC_3 Logic Functioning bit
 (37 7)  (403 279)  (403 279)  LC_3 Logic Functioning bit
 (47 7)  (413 279)  (413 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (414 279)  (414 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (417 279)  (417 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (6 8)  (372 280)  (372 280)  routing T_7_17.sp4_h_r_1 <X> T_7_17.sp4_v_b_6
 (17 8)  (383 280)  (383 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (384 280)  (384 280)  routing T_7_17.wire_logic_cluster/lc_1/out <X> T_7_17.lc_trk_g2_1
 (21 8)  (387 280)  (387 280)  routing T_7_17.rgt_op_3 <X> T_7_17.lc_trk_g2_3
 (22 8)  (388 280)  (388 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (390 280)  (390 280)  routing T_7_17.rgt_op_3 <X> T_7_17.lc_trk_g2_3
 (28 8)  (394 280)  (394 280)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 280)  (395 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 280)  (396 280)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (398 280)  (398 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (400 280)  (400 280)  routing T_7_17.lc_trk_g1_0 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (401 280)  (401 280)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_4
 (40 8)  (406 280)  (406 280)  LC_4 Logic Functioning bit
 (41 8)  (407 280)  (407 280)  LC_4 Logic Functioning bit
 (42 8)  (408 280)  (408 280)  LC_4 Logic Functioning bit
 (22 9)  (388 281)  (388 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (389 281)  (389 281)  routing T_7_17.sp4_h_l_15 <X> T_7_17.lc_trk_g2_2
 (24 9)  (390 281)  (390 281)  routing T_7_17.sp4_h_l_15 <X> T_7_17.lc_trk_g2_2
 (25 9)  (391 281)  (391 281)  routing T_7_17.sp4_h_l_15 <X> T_7_17.lc_trk_g2_2
 (26 9)  (392 281)  (392 281)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (393 281)  (393 281)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 281)  (395 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (398 281)  (398 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (400 281)  (400 281)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_4
 (35 9)  (401 281)  (401 281)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_4
 (40 9)  (406 281)  (406 281)  LC_4 Logic Functioning bit
 (41 9)  (407 281)  (407 281)  LC_4 Logic Functioning bit
 (42 9)  (408 281)  (408 281)  LC_4 Logic Functioning bit
 (43 9)  (409 281)  (409 281)  LC_4 Logic Functioning bit
 (2 10)  (368 282)  (368 282)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (15 10)  (381 282)  (381 282)  routing T_7_17.tnr_op_5 <X> T_7_17.lc_trk_g2_5
 (17 10)  (383 282)  (383 282)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (28 10)  (394 282)  (394 282)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 282)  (395 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 282)  (396 282)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 282)  (398 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 282)  (399 282)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (403 282)  (403 282)  LC_5 Logic Functioning bit
 (41 10)  (407 282)  (407 282)  LC_5 Logic Functioning bit
 (42 10)  (408 282)  (408 282)  LC_5 Logic Functioning bit
 (43 10)  (409 282)  (409 282)  LC_5 Logic Functioning bit
 (48 10)  (414 282)  (414 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (380 283)  (380 283)  routing T_7_17.sp4_h_l_17 <X> T_7_17.lc_trk_g2_4
 (15 11)  (381 283)  (381 283)  routing T_7_17.sp4_h_l_17 <X> T_7_17.lc_trk_g2_4
 (16 11)  (382 283)  (382 283)  routing T_7_17.sp4_h_l_17 <X> T_7_17.lc_trk_g2_4
 (17 11)  (383 283)  (383 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (392 283)  (392 283)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (394 283)  (394 283)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 283)  (395 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (397 283)  (397 283)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (398 283)  (398 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (400 283)  (400 283)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.input_2_5
 (35 11)  (401 283)  (401 283)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.input_2_5
 (37 11)  (403 283)  (403 283)  LC_5 Logic Functioning bit
 (39 11)  (405 283)  (405 283)  LC_5 Logic Functioning bit
 (40 11)  (406 283)  (406 283)  LC_5 Logic Functioning bit
 (42 11)  (408 283)  (408 283)  LC_5 Logic Functioning bit
 (43 11)  (409 283)  (409 283)  LC_5 Logic Functioning bit
 (47 11)  (413 283)  (413 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (28 12)  (394 284)  (394 284)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 284)  (395 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 284)  (396 284)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 284)  (398 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (400 284)  (400 284)  routing T_7_17.lc_trk_g1_0 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (401 284)  (401 284)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_6
 (37 12)  (403 284)  (403 284)  LC_6 Logic Functioning bit
 (39 12)  (405 284)  (405 284)  LC_6 Logic Functioning bit
 (42 12)  (408 284)  (408 284)  LC_6 Logic Functioning bit
 (22 13)  (388 285)  (388 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (392 285)  (392 285)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (393 285)  (393 285)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 285)  (395 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (398 285)  (398 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (400 285)  (400 285)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_6
 (35 13)  (401 285)  (401 285)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_6
 (36 13)  (402 285)  (402 285)  LC_6 Logic Functioning bit
 (37 13)  (403 285)  (403 285)  LC_6 Logic Functioning bit
 (38 13)  (404 285)  (404 285)  LC_6 Logic Functioning bit
 (39 13)  (405 285)  (405 285)  LC_6 Logic Functioning bit
 (42 13)  (408 285)  (408 285)  LC_6 Logic Functioning bit
 (43 13)  (409 285)  (409 285)  LC_6 Logic Functioning bit
 (15 14)  (381 286)  (381 286)  routing T_7_17.sp4_h_r_45 <X> T_7_17.lc_trk_g3_5
 (16 14)  (382 286)  (382 286)  routing T_7_17.sp4_h_r_45 <X> T_7_17.lc_trk_g3_5
 (17 14)  (383 286)  (383 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (384 286)  (384 286)  routing T_7_17.sp4_h_r_45 <X> T_7_17.lc_trk_g3_5
 (28 14)  (394 286)  (394 286)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 286)  (395 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 286)  (396 286)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (398 286)  (398 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 286)  (399 286)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (403 286)  (403 286)  LC_7 Logic Functioning bit
 (39 14)  (405 286)  (405 286)  LC_7 Logic Functioning bit
 (40 14)  (406 286)  (406 286)  LC_7 Logic Functioning bit
 (42 14)  (408 286)  (408 286)  LC_7 Logic Functioning bit
 (18 15)  (384 287)  (384 287)  routing T_7_17.sp4_h_r_45 <X> T_7_17.lc_trk_g3_5
 (26 15)  (392 287)  (392 287)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 287)  (394 287)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 287)  (395 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (397 287)  (397 287)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (398 287)  (398 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (400 287)  (400 287)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.input_2_7
 (35 15)  (401 287)  (401 287)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.input_2_7
 (38 15)  (404 287)  (404 287)  LC_7 Logic Functioning bit
 (41 15)  (407 287)  (407 287)  LC_7 Logic Functioning bit
 (43 15)  (409 287)  (409 287)  LC_7 Logic Functioning bit
 (53 15)  (419 287)  (419 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_8_17

 (15 0)  (435 272)  (435 272)  routing T_8_17.sp4_h_r_9 <X> T_8_17.lc_trk_g0_1
 (16 0)  (436 272)  (436 272)  routing T_8_17.sp4_h_r_9 <X> T_8_17.lc_trk_g0_1
 (17 0)  (437 272)  (437 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (438 272)  (438 272)  routing T_8_17.sp4_h_r_9 <X> T_8_17.lc_trk_g0_1
 (26 0)  (446 272)  (446 272)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (448 272)  (448 272)  routing T_8_17.lc_trk_g2_3 <X> T_8_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 272)  (449 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (451 272)  (451 272)  routing T_8_17.lc_trk_g1_4 <X> T_8_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 272)  (452 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (454 272)  (454 272)  routing T_8_17.lc_trk_g1_4 <X> T_8_17.wire_logic_cluster/lc_0/in_3
 (22 1)  (442 273)  (442 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (443 273)  (443 273)  routing T_8_17.sp4_v_b_18 <X> T_8_17.lc_trk_g0_2
 (24 1)  (444 273)  (444 273)  routing T_8_17.sp4_v_b_18 <X> T_8_17.lc_trk_g0_2
 (26 1)  (446 273)  (446 273)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (448 273)  (448 273)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 273)  (449 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 273)  (450 273)  routing T_8_17.lc_trk_g2_3 <X> T_8_17.wire_logic_cluster/lc_0/in_1
 (41 1)  (461 273)  (461 273)  LC_0 Logic Functioning bit
 (43 1)  (463 273)  (463 273)  LC_0 Logic Functioning bit
 (0 2)  (420 274)  (420 274)  routing T_8_17.glb_netwk_7 <X> T_8_17.wire_logic_cluster/lc_7/clk
 (1 2)  (421 274)  (421 274)  routing T_8_17.glb_netwk_7 <X> T_8_17.wire_logic_cluster/lc_7/clk
 (2 2)  (422 274)  (422 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (437 274)  (437 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (441 274)  (441 274)  routing T_8_17.sp4_h_l_2 <X> T_8_17.lc_trk_g0_7
 (22 2)  (442 274)  (442 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (443 274)  (443 274)  routing T_8_17.sp4_h_l_2 <X> T_8_17.lc_trk_g0_7
 (24 2)  (444 274)  (444 274)  routing T_8_17.sp4_h_l_2 <X> T_8_17.lc_trk_g0_7
 (25 2)  (445 274)  (445 274)  routing T_8_17.lft_op_6 <X> T_8_17.lc_trk_g0_6
 (0 3)  (420 275)  (420 275)  routing T_8_17.glb_netwk_7 <X> T_8_17.wire_logic_cluster/lc_7/clk
 (22 3)  (442 275)  (442 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (444 275)  (444 275)  routing T_8_17.lft_op_6 <X> T_8_17.lc_trk_g0_6
 (15 4)  (435 276)  (435 276)  routing T_8_17.sp4_h_l_4 <X> T_8_17.lc_trk_g1_1
 (16 4)  (436 276)  (436 276)  routing T_8_17.sp4_h_l_4 <X> T_8_17.lc_trk_g1_1
 (17 4)  (437 276)  (437 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (438 276)  (438 276)  routing T_8_17.sp4_h_l_4 <X> T_8_17.lc_trk_g1_1
 (21 4)  (441 276)  (441 276)  routing T_8_17.wire_logic_cluster/lc_3/out <X> T_8_17.lc_trk_g1_3
 (22 4)  (442 276)  (442 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (445 276)  (445 276)  routing T_8_17.sp4_v_b_10 <X> T_8_17.lc_trk_g1_2
 (26 4)  (446 276)  (446 276)  routing T_8_17.lc_trk_g1_7 <X> T_8_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (447 276)  (447 276)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 276)  (448 276)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 276)  (449 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 276)  (450 276)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 276)  (452 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 276)  (453 276)  routing T_8_17.lc_trk_g2_1 <X> T_8_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (455 276)  (455 276)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.input_2_2
 (36 4)  (456 276)  (456 276)  LC_2 Logic Functioning bit
 (18 5)  (438 277)  (438 277)  routing T_8_17.sp4_h_l_4 <X> T_8_17.lc_trk_g1_1
 (22 5)  (442 277)  (442 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (443 277)  (443 277)  routing T_8_17.sp4_v_b_10 <X> T_8_17.lc_trk_g1_2
 (25 5)  (445 277)  (445 277)  routing T_8_17.sp4_v_b_10 <X> T_8_17.lc_trk_g1_2
 (26 5)  (446 277)  (446 277)  routing T_8_17.lc_trk_g1_7 <X> T_8_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (447 277)  (447 277)  routing T_8_17.lc_trk_g1_7 <X> T_8_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 277)  (449 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 277)  (450 277)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (452 277)  (452 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (453 277)  (453 277)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.input_2_2
 (34 5)  (454 277)  (454 277)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.input_2_2
 (14 6)  (434 278)  (434 278)  routing T_8_17.sp4_h_l_1 <X> T_8_17.lc_trk_g1_4
 (22 6)  (442 278)  (442 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (443 278)  (443 278)  routing T_8_17.sp12_h_l_12 <X> T_8_17.lc_trk_g1_7
 (25 6)  (445 278)  (445 278)  routing T_8_17.wire_logic_cluster/lc_6/out <X> T_8_17.lc_trk_g1_6
 (27 6)  (447 278)  (447 278)  routing T_8_17.lc_trk_g1_1 <X> T_8_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 278)  (449 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 278)  (452 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (455 278)  (455 278)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.input_2_3
 (40 6)  (460 278)  (460 278)  LC_3 Logic Functioning bit
 (41 6)  (461 278)  (461 278)  LC_3 Logic Functioning bit
 (45 6)  (465 278)  (465 278)  LC_3 Logic Functioning bit
 (47 6)  (467 278)  (467 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (435 279)  (435 279)  routing T_8_17.sp4_h_l_1 <X> T_8_17.lc_trk_g1_4
 (16 7)  (436 279)  (436 279)  routing T_8_17.sp4_h_l_1 <X> T_8_17.lc_trk_g1_4
 (17 7)  (437 279)  (437 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (442 279)  (442 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (446 279)  (446 279)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 279)  (447 279)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 279)  (449 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (451 279)  (451 279)  routing T_8_17.lc_trk_g0_2 <X> T_8_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (452 279)  (452 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (453 279)  (453 279)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.input_2_3
 (35 7)  (455 279)  (455 279)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.input_2_3
 (41 7)  (461 279)  (461 279)  LC_3 Logic Functioning bit
 (47 7)  (467 279)  (467 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (468 279)  (468 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (0 8)  (420 280)  (420 280)  routing T_8_17.glb_netwk_6 <X> T_8_17.glb2local_1
 (1 8)  (421 280)  (421 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (17 8)  (437 280)  (437 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (442 280)  (442 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (444 280)  (444 280)  routing T_8_17.tnr_op_3 <X> T_8_17.lc_trk_g2_3
 (27 8)  (447 280)  (447 280)  routing T_8_17.lc_trk_g1_6 <X> T_8_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 280)  (449 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 280)  (450 280)  routing T_8_17.lc_trk_g1_6 <X> T_8_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (451 280)  (451 280)  routing T_8_17.lc_trk_g0_5 <X> T_8_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 280)  (452 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (456 280)  (456 280)  LC_4 Logic Functioning bit
 (37 8)  (457 280)  (457 280)  LC_4 Logic Functioning bit
 (38 8)  (458 280)  (458 280)  LC_4 Logic Functioning bit
 (39 8)  (459 280)  (459 280)  LC_4 Logic Functioning bit
 (40 8)  (460 280)  (460 280)  LC_4 Logic Functioning bit
 (42 8)  (462 280)  (462 280)  LC_4 Logic Functioning bit
 (51 8)  (471 280)  (471 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (1 9)  (421 281)  (421 281)  routing T_8_17.glb_netwk_6 <X> T_8_17.glb2local_1
 (26 9)  (446 281)  (446 281)  routing T_8_17.lc_trk_g1_3 <X> T_8_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (447 281)  (447 281)  routing T_8_17.lc_trk_g1_3 <X> T_8_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 281)  (449 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (450 281)  (450 281)  routing T_8_17.lc_trk_g1_6 <X> T_8_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (456 281)  (456 281)  LC_4 Logic Functioning bit
 (37 9)  (457 281)  (457 281)  LC_4 Logic Functioning bit
 (38 9)  (458 281)  (458 281)  LC_4 Logic Functioning bit
 (39 9)  (459 281)  (459 281)  LC_4 Logic Functioning bit
 (15 10)  (435 282)  (435 282)  routing T_8_17.sp4_h_l_24 <X> T_8_17.lc_trk_g2_5
 (16 10)  (436 282)  (436 282)  routing T_8_17.sp4_h_l_24 <X> T_8_17.lc_trk_g2_5
 (17 10)  (437 282)  (437 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (438 282)  (438 282)  routing T_8_17.sp4_h_l_24 <X> T_8_17.lc_trk_g2_5
 (22 10)  (442 282)  (442 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (443 282)  (443 282)  routing T_8_17.sp4_v_b_47 <X> T_8_17.lc_trk_g2_7
 (24 10)  (444 282)  (444 282)  routing T_8_17.sp4_v_b_47 <X> T_8_17.lc_trk_g2_7
 (29 10)  (449 282)  (449 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 282)  (450 282)  routing T_8_17.lc_trk_g0_6 <X> T_8_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 282)  (452 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (455 282)  (455 282)  routing T_8_17.lc_trk_g3_4 <X> T_8_17.input_2_5
 (43 10)  (463 282)  (463 282)  LC_5 Logic Functioning bit
 (45 10)  (465 282)  (465 282)  LC_5 Logic Functioning bit
 (51 10)  (471 282)  (471 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (442 283)  (442 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (444 283)  (444 283)  routing T_8_17.tnr_op_6 <X> T_8_17.lc_trk_g2_6
 (27 11)  (447 283)  (447 283)  routing T_8_17.lc_trk_g3_0 <X> T_8_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (448 283)  (448 283)  routing T_8_17.lc_trk_g3_0 <X> T_8_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 283)  (449 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (450 283)  (450 283)  routing T_8_17.lc_trk_g0_6 <X> T_8_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (451 283)  (451 283)  routing T_8_17.lc_trk_g0_2 <X> T_8_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (452 283)  (452 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (453 283)  (453 283)  routing T_8_17.lc_trk_g3_4 <X> T_8_17.input_2_5
 (34 11)  (454 283)  (454 283)  routing T_8_17.lc_trk_g3_4 <X> T_8_17.input_2_5
 (42 11)  (462 283)  (462 283)  LC_5 Logic Functioning bit
 (43 11)  (463 283)  (463 283)  LC_5 Logic Functioning bit
 (12 12)  (432 284)  (432 284)  routing T_8_17.sp4_v_b_11 <X> T_8_17.sp4_h_r_11
 (28 12)  (448 284)  (448 284)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 284)  (449 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 284)  (450 284)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 284)  (452 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (454 284)  (454 284)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 284)  (456 284)  LC_6 Logic Functioning bit
 (37 12)  (457 284)  (457 284)  LC_6 Logic Functioning bit
 (38 12)  (458 284)  (458 284)  LC_6 Logic Functioning bit
 (41 12)  (461 284)  (461 284)  LC_6 Logic Functioning bit
 (43 12)  (463 284)  (463 284)  LC_6 Logic Functioning bit
 (45 12)  (465 284)  (465 284)  LC_6 Logic Functioning bit
 (6 13)  (426 285)  (426 285)  routing T_8_17.sp4_h_l_44 <X> T_8_17.sp4_h_r_9
 (11 13)  (431 285)  (431 285)  routing T_8_17.sp4_v_b_11 <X> T_8_17.sp4_h_r_11
 (14 13)  (434 285)  (434 285)  routing T_8_17.tnl_op_0 <X> T_8_17.lc_trk_g3_0
 (15 13)  (435 285)  (435 285)  routing T_8_17.tnl_op_0 <X> T_8_17.lc_trk_g3_0
 (17 13)  (437 285)  (437 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (26 13)  (446 285)  (446 285)  routing T_8_17.lc_trk_g0_2 <X> T_8_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 285)  (449 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (451 285)  (451 285)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (452 285)  (452 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (454 285)  (454 285)  routing T_8_17.lc_trk_g1_3 <X> T_8_17.input_2_6
 (35 13)  (455 285)  (455 285)  routing T_8_17.lc_trk_g1_3 <X> T_8_17.input_2_6
 (36 13)  (456 285)  (456 285)  LC_6 Logic Functioning bit
 (38 13)  (458 285)  (458 285)  LC_6 Logic Functioning bit
 (41 13)  (461 285)  (461 285)  LC_6 Logic Functioning bit
 (43 13)  (463 285)  (463 285)  LC_6 Logic Functioning bit
 (47 13)  (467 285)  (467 285)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (468 285)  (468 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (435 286)  (435 286)  routing T_8_17.rgt_op_5 <X> T_8_17.lc_trk_g3_5
 (17 14)  (437 286)  (437 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (438 286)  (438 286)  routing T_8_17.rgt_op_5 <X> T_8_17.lc_trk_g3_5
 (21 14)  (441 286)  (441 286)  routing T_8_17.sp4_v_t_26 <X> T_8_17.lc_trk_g3_7
 (22 14)  (442 286)  (442 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (443 286)  (443 286)  routing T_8_17.sp4_v_t_26 <X> T_8_17.lc_trk_g3_7
 (26 14)  (446 286)  (446 286)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (447 286)  (447 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 286)  (448 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 286)  (449 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 286)  (450 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (451 286)  (451 286)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 286)  (452 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 286)  (453 286)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (454 286)  (454 286)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (457 286)  (457 286)  LC_7 Logic Functioning bit
 (39 14)  (459 286)  (459 286)  LC_7 Logic Functioning bit
 (40 14)  (460 286)  (460 286)  LC_7 Logic Functioning bit
 (42 14)  (462 286)  (462 286)  LC_7 Logic Functioning bit
 (17 15)  (437 287)  (437 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (441 287)  (441 287)  routing T_8_17.sp4_v_t_26 <X> T_8_17.lc_trk_g3_7
 (22 15)  (442 287)  (442 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (443 287)  (443 287)  routing T_8_17.sp4_h_r_30 <X> T_8_17.lc_trk_g3_6
 (24 15)  (444 287)  (444 287)  routing T_8_17.sp4_h_r_30 <X> T_8_17.lc_trk_g3_6
 (25 15)  (445 287)  (445 287)  routing T_8_17.sp4_h_r_30 <X> T_8_17.lc_trk_g3_6
 (26 15)  (446 287)  (446 287)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 287)  (449 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (451 287)  (451 287)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 287)  (452 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (40 15)  (460 287)  (460 287)  LC_7 Logic Functioning bit


LogicTile_9_17

 (11 0)  (485 272)  (485 272)  routing T_9_17.sp4_h_r_9 <X> T_9_17.sp4_v_b_2
 (12 0)  (486 272)  (486 272)  routing T_9_17.sp4_h_l_46 <X> T_9_17.sp4_h_r_2
 (25 0)  (499 272)  (499 272)  routing T_9_17.lft_op_2 <X> T_9_17.lc_trk_g0_2
 (27 0)  (501 272)  (501 272)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 272)  (502 272)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 272)  (503 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 272)  (504 272)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (505 272)  (505 272)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 272)  (506 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (507 272)  (507 272)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (514 272)  (514 272)  LC_0 Logic Functioning bit
 (42 0)  (516 272)  (516 272)  LC_0 Logic Functioning bit
 (13 1)  (487 273)  (487 273)  routing T_9_17.sp4_h_l_46 <X> T_9_17.sp4_h_r_2
 (14 1)  (488 273)  (488 273)  routing T_9_17.sp12_h_r_16 <X> T_9_17.lc_trk_g0_0
 (16 1)  (490 273)  (490 273)  routing T_9_17.sp12_h_r_16 <X> T_9_17.lc_trk_g0_0
 (17 1)  (491 273)  (491 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (496 273)  (496 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (498 273)  (498 273)  routing T_9_17.lft_op_2 <X> T_9_17.lc_trk_g0_2
 (30 1)  (504 273)  (504 273)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (505 273)  (505 273)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (40 1)  (514 273)  (514 273)  LC_0 Logic Functioning bit
 (42 1)  (516 273)  (516 273)  LC_0 Logic Functioning bit
 (0 2)  (474 274)  (474 274)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (475 274)  (475 274)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (476 274)  (476 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (501 274)  (501 274)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 274)  (502 274)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 274)  (503 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 274)  (506 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (508 274)  (508 274)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (510 274)  (510 274)  LC_1 Logic Functioning bit
 (50 2)  (524 274)  (524 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (474 275)  (474 275)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (14 3)  (488 275)  (488 275)  routing T_9_17.sp12_h_r_20 <X> T_9_17.lc_trk_g0_4
 (16 3)  (490 275)  (490 275)  routing T_9_17.sp12_h_r_20 <X> T_9_17.lc_trk_g0_4
 (17 3)  (491 275)  (491 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (27 3)  (501 275)  (501 275)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 275)  (503 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (504 275)  (504 275)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (16 4)  (490 276)  (490 276)  routing T_9_17.sp4_v_b_9 <X> T_9_17.lc_trk_g1_1
 (17 4)  (491 276)  (491 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (492 276)  (492 276)  routing T_9_17.sp4_v_b_9 <X> T_9_17.lc_trk_g1_1
 (14 5)  (488 277)  (488 277)  routing T_9_17.sp12_h_r_16 <X> T_9_17.lc_trk_g1_0
 (16 5)  (490 277)  (490 277)  routing T_9_17.sp12_h_r_16 <X> T_9_17.lc_trk_g1_0
 (17 5)  (491 277)  (491 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (492 277)  (492 277)  routing T_9_17.sp4_v_b_9 <X> T_9_17.lc_trk_g1_1
 (19 6)  (493 278)  (493 278)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (495 278)  (495 278)  routing T_9_17.lft_op_7 <X> T_9_17.lc_trk_g1_7
 (22 6)  (496 278)  (496 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (498 278)  (498 278)  routing T_9_17.lft_op_7 <X> T_9_17.lc_trk_g1_7
 (25 6)  (499 278)  (499 278)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g1_6
 (26 6)  (500 278)  (500 278)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (503 278)  (503 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (505 278)  (505 278)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 278)  (506 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (507 278)  (507 278)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (509 278)  (509 278)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_3
 (37 6)  (511 278)  (511 278)  LC_3 Logic Functioning bit
 (9 7)  (483 279)  (483 279)  routing T_9_17.sp4_v_b_4 <X> T_9_17.sp4_v_t_41
 (22 7)  (496 279)  (496 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (497 279)  (497 279)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g1_6
 (24 7)  (498 279)  (498 279)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g1_6
 (25 7)  (499 279)  (499 279)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g1_6
 (26 7)  (500 279)  (500 279)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (501 279)  (501 279)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 279)  (503 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (505 279)  (505 279)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (506 279)  (506 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (507 279)  (507 279)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_3
 (35 7)  (509 279)  (509 279)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_3
 (17 8)  (491 280)  (491 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (492 280)  (492 280)  routing T_9_17.wire_logic_cluster/lc_1/out <X> T_9_17.lc_trk_g2_1
 (22 8)  (496 280)  (496 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (497 280)  (497 280)  routing T_9_17.sp4_h_r_27 <X> T_9_17.lc_trk_g2_3
 (24 8)  (498 280)  (498 280)  routing T_9_17.sp4_h_r_27 <X> T_9_17.lc_trk_g2_3
 (26 8)  (500 280)  (500 280)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 280)  (501 280)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 280)  (502 280)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 280)  (503 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 280)  (504 280)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 280)  (506 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 280)  (507 280)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (511 280)  (511 280)  LC_4 Logic Functioning bit
 (39 8)  (513 280)  (513 280)  LC_4 Logic Functioning bit
 (40 8)  (514 280)  (514 280)  LC_4 Logic Functioning bit
 (42 8)  (516 280)  (516 280)  LC_4 Logic Functioning bit
 (50 8)  (524 280)  (524 280)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (495 281)  (495 281)  routing T_9_17.sp4_h_r_27 <X> T_9_17.lc_trk_g2_3
 (27 9)  (501 281)  (501 281)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (502 281)  (502 281)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 281)  (503 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (515 281)  (515 281)  LC_4 Logic Functioning bit
 (21 10)  (495 282)  (495 282)  routing T_9_17.wire_logic_cluster/lc_7/out <X> T_9_17.lc_trk_g2_7
 (22 10)  (496 282)  (496 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (499 282)  (499 282)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (27 10)  (501 282)  (501 282)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 282)  (503 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 282)  (504 282)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (505 282)  (505 282)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 282)  (506 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (42 10)  (516 282)  (516 282)  LC_5 Logic Functioning bit
 (45 10)  (519 282)  (519 282)  LC_5 Logic Functioning bit
 (50 10)  (524 282)  (524 282)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (496 283)  (496 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (497 283)  (497 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (24 11)  (498 283)  (498 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (25 11)  (499 283)  (499 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (27 11)  (501 283)  (501 283)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (502 283)  (502 283)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 283)  (503 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 283)  (504 283)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (37 11)  (511 283)  (511 283)  LC_5 Logic Functioning bit
 (42 11)  (516 283)  (516 283)  LC_5 Logic Functioning bit
 (43 11)  (517 283)  (517 283)  LC_5 Logic Functioning bit
 (44 11)  (518 283)  (518 283)  LC_5 Logic Functioning bit
 (13 12)  (487 284)  (487 284)  routing T_9_17.sp4_h_l_46 <X> T_9_17.sp4_v_b_11
 (14 12)  (488 284)  (488 284)  routing T_9_17.wire_logic_cluster/lc_0/out <X> T_9_17.lc_trk_g3_0
 (21 12)  (495 284)  (495 284)  routing T_9_17.sp4_h_r_43 <X> T_9_17.lc_trk_g3_3
 (22 12)  (496 284)  (496 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (497 284)  (497 284)  routing T_9_17.sp4_h_r_43 <X> T_9_17.lc_trk_g3_3
 (24 12)  (498 284)  (498 284)  routing T_9_17.sp4_h_r_43 <X> T_9_17.lc_trk_g3_3
 (26 12)  (500 284)  (500 284)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (502 284)  (502 284)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 284)  (503 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (505 284)  (505 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 284)  (506 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 284)  (507 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 284)  (508 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (509 284)  (509 284)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.input_2_6
 (36 12)  (510 284)  (510 284)  LC_6 Logic Functioning bit
 (37 12)  (511 284)  (511 284)  LC_6 Logic Functioning bit
 (38 12)  (512 284)  (512 284)  LC_6 Logic Functioning bit
 (41 12)  (515 284)  (515 284)  LC_6 Logic Functioning bit
 (42 12)  (516 284)  (516 284)  LC_6 Logic Functioning bit
 (43 12)  (517 284)  (517 284)  LC_6 Logic Functioning bit
 (45 12)  (519 284)  (519 284)  LC_6 Logic Functioning bit
 (8 13)  (482 285)  (482 285)  routing T_9_17.sp4_h_l_41 <X> T_9_17.sp4_v_b_10
 (9 13)  (483 285)  (483 285)  routing T_9_17.sp4_h_l_41 <X> T_9_17.sp4_v_b_10
 (10 13)  (484 285)  (484 285)  routing T_9_17.sp4_h_l_41 <X> T_9_17.sp4_v_b_10
 (12 13)  (486 285)  (486 285)  routing T_9_17.sp4_h_l_46 <X> T_9_17.sp4_v_b_11
 (17 13)  (491 285)  (491 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (495 285)  (495 285)  routing T_9_17.sp4_h_r_43 <X> T_9_17.lc_trk_g3_3
 (29 13)  (503 285)  (503 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 285)  (504 285)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (505 285)  (505 285)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (506 285)  (506 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (507 285)  (507 285)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.input_2_6
 (34 13)  (508 285)  (508 285)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.input_2_6
 (36 13)  (510 285)  (510 285)  LC_6 Logic Functioning bit
 (37 13)  (511 285)  (511 285)  LC_6 Logic Functioning bit
 (38 13)  (512 285)  (512 285)  LC_6 Logic Functioning bit
 (39 13)  (513 285)  (513 285)  LC_6 Logic Functioning bit
 (41 13)  (515 285)  (515 285)  LC_6 Logic Functioning bit
 (42 13)  (516 285)  (516 285)  LC_6 Logic Functioning bit
 (43 13)  (517 285)  (517 285)  LC_6 Logic Functioning bit
 (48 13)  (522 285)  (522 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (474 286)  (474 286)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 286)  (475 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (488 286)  (488 286)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (15 14)  (489 286)  (489 286)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g3_5
 (16 14)  (490 286)  (490 286)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g3_5
 (17 14)  (491 286)  (491 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (499 286)  (499 286)  routing T_9_17.wire_logic_cluster/lc_6/out <X> T_9_17.lc_trk_g3_6
 (26 14)  (500 286)  (500 286)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (503 286)  (503 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (505 286)  (505 286)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 286)  (506 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (509 286)  (509 286)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_7
 (36 14)  (510 286)  (510 286)  LC_7 Logic Functioning bit
 (37 14)  (511 286)  (511 286)  LC_7 Logic Functioning bit
 (38 14)  (512 286)  (512 286)  LC_7 Logic Functioning bit
 (41 14)  (515 286)  (515 286)  LC_7 Logic Functioning bit
 (43 14)  (517 286)  (517 286)  LC_7 Logic Functioning bit
 (45 14)  (519 286)  (519 286)  LC_7 Logic Functioning bit
 (0 15)  (474 287)  (474 287)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (8 15)  (482 287)  (482 287)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_t_47
 (9 15)  (483 287)  (483 287)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_t_47
 (14 15)  (488 287)  (488 287)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (15 15)  (489 287)  (489 287)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (16 15)  (490 287)  (490 287)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (17 15)  (491 287)  (491 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (492 287)  (492 287)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g3_5
 (22 15)  (496 287)  (496 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (501 287)  (501 287)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (502 287)  (502 287)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 287)  (503 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 287)  (504 287)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (506 287)  (506 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (507 287)  (507 287)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_7
 (35 15)  (509 287)  (509 287)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.input_2_7
 (36 15)  (510 287)  (510 287)  LC_7 Logic Functioning bit
 (37 15)  (511 287)  (511 287)  LC_7 Logic Functioning bit
 (51 15)  (525 287)  (525 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_17

 (4 0)  (532 272)  (532 272)  routing T_10_17.sp4_h_l_43 <X> T_10_17.sp4_v_b_0
 (6 0)  (534 272)  (534 272)  routing T_10_17.sp4_h_l_43 <X> T_10_17.sp4_v_b_0
 (4 1)  (532 273)  (532 273)  routing T_10_17.sp4_h_l_41 <X> T_10_17.sp4_h_r_0
 (5 1)  (533 273)  (533 273)  routing T_10_17.sp4_h_l_43 <X> T_10_17.sp4_v_b_0
 (6 1)  (534 273)  (534 273)  routing T_10_17.sp4_h_l_41 <X> T_10_17.sp4_h_r_0
 (22 1)  (550 273)  (550 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (551 273)  (551 273)  routing T_10_17.sp12_h_l_17 <X> T_10_17.lc_trk_g0_2
 (25 1)  (553 273)  (553 273)  routing T_10_17.sp12_h_l_17 <X> T_10_17.lc_trk_g0_2
 (0 2)  (528 274)  (528 274)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (529 274)  (529 274)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (530 274)  (530 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (550 274)  (550 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (551 274)  (551 274)  routing T_10_17.sp12_h_r_23 <X> T_10_17.lc_trk_g0_7
 (25 2)  (553 274)  (553 274)  routing T_10_17.wire_logic_cluster/lc_6/out <X> T_10_17.lc_trk_g0_6
 (0 3)  (528 275)  (528 275)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (21 3)  (549 275)  (549 275)  routing T_10_17.sp12_h_r_23 <X> T_10_17.lc_trk_g0_7
 (22 3)  (550 275)  (550 275)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (5 4)  (533 276)  (533 276)  routing T_10_17.sp4_h_l_37 <X> T_10_17.sp4_h_r_3
 (26 4)  (554 276)  (554 276)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (555 276)  (555 276)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 276)  (557 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 276)  (558 276)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 276)  (560 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (562 276)  (562 276)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (45 4)  (573 276)  (573 276)  LC_2 Logic Functioning bit
 (46 4)  (574 276)  (574 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (532 277)  (532 277)  routing T_10_17.sp4_h_l_37 <X> T_10_17.sp4_h_r_3
 (22 5)  (550 277)  (550 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (551 277)  (551 277)  routing T_10_17.sp4_v_b_18 <X> T_10_17.lc_trk_g1_2
 (24 5)  (552 277)  (552 277)  routing T_10_17.sp4_v_b_18 <X> T_10_17.lc_trk_g1_2
 (26 5)  (554 277)  (554 277)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 277)  (556 277)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 277)  (557 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (559 277)  (559 277)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (560 277)  (560 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (563 277)  (563 277)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.input_2_2
 (36 5)  (564 277)  (564 277)  LC_2 Logic Functioning bit
 (38 5)  (566 277)  (566 277)  LC_2 Logic Functioning bit
 (41 5)  (569 277)  (569 277)  LC_2 Logic Functioning bit
 (42 5)  (570 277)  (570 277)  LC_2 Logic Functioning bit
 (43 5)  (571 277)  (571 277)  LC_2 Logic Functioning bit
 (47 5)  (575 277)  (575 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (576 277)  (576 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (542 278)  (542 278)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g1_4
 (14 7)  (542 279)  (542 279)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g1_4
 (15 7)  (543 279)  (543 279)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g1_4
 (16 7)  (544 279)  (544 279)  routing T_10_17.sp4_h_l_9 <X> T_10_17.lc_trk_g1_4
 (17 7)  (545 279)  (545 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (4 8)  (532 280)  (532 280)  routing T_10_17.sp4_h_l_37 <X> T_10_17.sp4_v_b_6
 (6 8)  (534 280)  (534 280)  routing T_10_17.sp4_h_l_37 <X> T_10_17.sp4_v_b_6
 (5 9)  (533 281)  (533 281)  routing T_10_17.sp4_h_l_37 <X> T_10_17.sp4_v_b_6
 (8 9)  (536 281)  (536 281)  routing T_10_17.sp4_h_r_7 <X> T_10_17.sp4_v_b_7
 (22 11)  (550 283)  (550 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (11 12)  (539 284)  (539 284)  routing T_10_17.sp4_h_l_40 <X> T_10_17.sp4_v_b_11
 (13 12)  (541 284)  (541 284)  routing T_10_17.sp4_h_l_40 <X> T_10_17.sp4_v_b_11
 (22 12)  (550 284)  (550 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (554 284)  (554 284)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (555 284)  (555 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (556 284)  (556 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 284)  (557 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (559 284)  (559 284)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 284)  (560 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (564 284)  (564 284)  LC_6 Logic Functioning bit
 (38 12)  (566 284)  (566 284)  LC_6 Logic Functioning bit
 (43 12)  (571 284)  (571 284)  LC_6 Logic Functioning bit
 (45 12)  (573 284)  (573 284)  LC_6 Logic Functioning bit
 (8 13)  (536 285)  (536 285)  routing T_10_17.sp4_h_l_47 <X> T_10_17.sp4_v_b_10
 (9 13)  (537 285)  (537 285)  routing T_10_17.sp4_h_l_47 <X> T_10_17.sp4_v_b_10
 (12 13)  (540 285)  (540 285)  routing T_10_17.sp4_h_l_40 <X> T_10_17.sp4_v_b_11
 (22 13)  (550 285)  (550 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (554 285)  (554 285)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 285)  (557 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 285)  (558 285)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (559 285)  (559 285)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (560 285)  (560 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (561 285)  (561 285)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.input_2_6
 (34 13)  (562 285)  (562 285)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.input_2_6
 (35 13)  (563 285)  (563 285)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.input_2_6
 (36 13)  (564 285)  (564 285)  LC_6 Logic Functioning bit
 (37 13)  (565 285)  (565 285)  LC_6 Logic Functioning bit
 (39 13)  (567 285)  (567 285)  LC_6 Logic Functioning bit
 (43 13)  (571 285)  (571 285)  LC_6 Logic Functioning bit
 (0 14)  (528 286)  (528 286)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 286)  (529 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (528 287)  (528 287)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/s_r


LogicTile_11_17

 (27 0)  (609 272)  (609 272)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 272)  (611 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (614 272)  (614 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (618 272)  (618 272)  LC_0 Logic Functioning bit
 (39 0)  (621 272)  (621 272)  LC_0 Logic Functioning bit
 (41 0)  (623 272)  (623 272)  LC_0 Logic Functioning bit
 (42 0)  (624 272)  (624 272)  LC_0 Logic Functioning bit
 (44 0)  (626 272)  (626 272)  LC_0 Logic Functioning bit
 (45 0)  (627 272)  (627 272)  LC_0 Logic Functioning bit
 (32 1)  (614 273)  (614 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (616 273)  (616 273)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.input_2_0
 (36 1)  (618 273)  (618 273)  LC_0 Logic Functioning bit
 (39 1)  (621 273)  (621 273)  LC_0 Logic Functioning bit
 (41 1)  (623 273)  (623 273)  LC_0 Logic Functioning bit
 (42 1)  (624 273)  (624 273)  LC_0 Logic Functioning bit
 (48 1)  (630 273)  (630 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (631 273)  (631 273)  Carry_In_Mux bit 

 (53 1)  (635 273)  (635 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (582 274)  (582 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (583 274)  (583 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (584 274)  (584 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (614 274)  (614 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (618 274)  (618 274)  LC_1 Logic Functioning bit
 (37 2)  (619 274)  (619 274)  LC_1 Logic Functioning bit
 (38 2)  (620 274)  (620 274)  LC_1 Logic Functioning bit
 (39 2)  (621 274)  (621 274)  LC_1 Logic Functioning bit
 (45 2)  (627 274)  (627 274)  LC_1 Logic Functioning bit
 (0 3)  (582 275)  (582 275)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (36 3)  (618 275)  (618 275)  LC_1 Logic Functioning bit
 (37 3)  (619 275)  (619 275)  LC_1 Logic Functioning bit
 (38 3)  (620 275)  (620 275)  LC_1 Logic Functioning bit
 (39 3)  (621 275)  (621 275)  LC_1 Logic Functioning bit
 (47 3)  (629 275)  (629 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (582 276)  (582 276)  routing T_11_17.glb_netwk_5 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (1 4)  (583 276)  (583 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (14 4)  (596 276)  (596 276)  routing T_11_17.bnr_op_0 <X> T_11_17.lc_trk_g1_0
 (17 4)  (599 276)  (599 276)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (600 276)  (600 276)  routing T_11_17.bnr_op_1 <X> T_11_17.lc_trk_g1_1
 (3 5)  (585 277)  (585 277)  routing T_11_17.sp12_h_l_23 <X> T_11_17.sp12_h_r_0
 (14 5)  (596 277)  (596 277)  routing T_11_17.bnr_op_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (599 277)  (599 277)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (600 277)  (600 277)  routing T_11_17.bnr_op_1 <X> T_11_17.lc_trk_g1_1
 (5 6)  (587 278)  (587 278)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_h_l_38
 (12 6)  (594 278)  (594 278)  routing T_11_17.sp4_v_t_40 <X> T_11_17.sp4_h_l_40
 (4 7)  (586 279)  (586 279)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_h_l_38
 (11 7)  (593 279)  (593 279)  routing T_11_17.sp4_v_t_40 <X> T_11_17.sp4_h_l_40
 (2 8)  (584 280)  (584 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (9 12)  (591 284)  (591 284)  routing T_11_17.sp4_v_t_47 <X> T_11_17.sp4_h_r_10
 (0 14)  (582 286)  (582 286)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 286)  (583 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (582 287)  (582 287)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/s_r


LogicTile_12_17

 (3 1)  (639 273)  (639 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (0 2)  (636 274)  (636 274)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (637 274)  (637 274)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (638 274)  (638 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 275)  (636 275)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (0 4)  (636 276)  (636 276)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 4)  (637 276)  (637 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (658 276)  (658 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (659 276)  (659 276)  routing T_12_17.sp12_h_l_16 <X> T_12_17.lc_trk_g1_3
 (31 4)  (667 276)  (667 276)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (668 276)  (668 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 276)  (669 276)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (672 276)  (672 276)  LC_2 Logic Functioning bit
 (37 4)  (673 276)  (673 276)  LC_2 Logic Functioning bit
 (38 4)  (674 276)  (674 276)  LC_2 Logic Functioning bit
 (39 4)  (675 276)  (675 276)  LC_2 Logic Functioning bit
 (45 4)  (681 276)  (681 276)  LC_2 Logic Functioning bit
 (48 4)  (684 276)  (684 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (637 277)  (637 277)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (21 5)  (657 277)  (657 277)  routing T_12_17.sp12_h_l_16 <X> T_12_17.lc_trk_g1_3
 (31 5)  (667 277)  (667 277)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (672 277)  (672 277)  LC_2 Logic Functioning bit
 (37 5)  (673 277)  (673 277)  LC_2 Logic Functioning bit
 (38 5)  (674 277)  (674 277)  LC_2 Logic Functioning bit
 (39 5)  (675 277)  (675 277)  LC_2 Logic Functioning bit
 (32 6)  (668 278)  (668 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (670 278)  (670 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (672 278)  (672 278)  LC_3 Logic Functioning bit
 (37 6)  (673 278)  (673 278)  LC_3 Logic Functioning bit
 (38 6)  (674 278)  (674 278)  LC_3 Logic Functioning bit
 (39 6)  (675 278)  (675 278)  LC_3 Logic Functioning bit
 (45 6)  (681 278)  (681 278)  LC_3 Logic Functioning bit
 (31 7)  (667 279)  (667 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (672 279)  (672 279)  LC_3 Logic Functioning bit
 (37 7)  (673 279)  (673 279)  LC_3 Logic Functioning bit
 (38 7)  (674 279)  (674 279)  LC_3 Logic Functioning bit
 (39 7)  (675 279)  (675 279)  LC_3 Logic Functioning bit
 (44 7)  (680 279)  (680 279)  LC_3 Logic Functioning bit
 (22 9)  (658 281)  (658 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (661 281)  (661 281)  routing T_12_17.sp4_r_v_b_34 <X> T_12_17.lc_trk_g2_2
 (21 10)  (657 282)  (657 282)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g2_7
 (22 10)  (658 282)  (658 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (659 282)  (659 282)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g2_7
 (24 10)  (660 282)  (660 282)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g2_7
 (0 14)  (636 286)  (636 286)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 286)  (637 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (636 287)  (636 287)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/s_r


LogicTile_13_17

 (17 3)  (711 275)  (711 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (694 278)  (694 278)  routing T_13_17.glb_netwk_6 <X> T_13_17.glb2local_0
 (1 6)  (695 278)  (695 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (695 279)  (695 279)  routing T_13_17.glb_netwk_6 <X> T_13_17.glb2local_0
 (11 8)  (705 280)  (705 280)  routing T_13_17.sp4_h_l_39 <X> T_13_17.sp4_v_b_8
 (13 8)  (707 280)  (707 280)  routing T_13_17.sp4_h_l_39 <X> T_13_17.sp4_v_b_8
 (26 8)  (720 280)  (720 280)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (31 8)  (725 280)  (725 280)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (726 280)  (726 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (727 280)  (727 280)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (728 280)  (728 280)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (730 280)  (730 280)  LC_4 Logic Functioning bit
 (38 8)  (732 280)  (732 280)  LC_4 Logic Functioning bit
 (46 8)  (740 280)  (740 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (12 9)  (706 281)  (706 281)  routing T_13_17.sp4_h_l_39 <X> T_13_17.sp4_v_b_8
 (26 9)  (720 281)  (720 281)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (722 281)  (722 281)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 281)  (723 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (725 281)  (725 281)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (731 281)  (731 281)  LC_4 Logic Functioning bit
 (39 9)  (733 281)  (733 281)  LC_4 Logic Functioning bit
 (25 10)  (719 282)  (719 282)  routing T_13_17.rgt_op_6 <X> T_13_17.lc_trk_g2_6
 (31 10)  (725 282)  (725 282)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 282)  (726 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (730 282)  (730 282)  LC_5 Logic Functioning bit
 (37 10)  (731 282)  (731 282)  LC_5 Logic Functioning bit
 (38 10)  (732 282)  (732 282)  LC_5 Logic Functioning bit
 (39 10)  (733 282)  (733 282)  LC_5 Logic Functioning bit
 (42 10)  (736 282)  (736 282)  LC_5 Logic Functioning bit
 (43 10)  (737 282)  (737 282)  LC_5 Logic Functioning bit
 (50 10)  (744 282)  (744 282)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (745 282)  (745 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (716 283)  (716 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (718 283)  (718 283)  routing T_13_17.rgt_op_6 <X> T_13_17.lc_trk_g2_6
 (36 11)  (730 283)  (730 283)  LC_5 Logic Functioning bit
 (37 11)  (731 283)  (731 283)  LC_5 Logic Functioning bit
 (38 11)  (732 283)  (732 283)  LC_5 Logic Functioning bit
 (39 11)  (733 283)  (733 283)  LC_5 Logic Functioning bit
 (42 11)  (736 283)  (736 283)  LC_5 Logic Functioning bit
 (43 11)  (737 283)  (737 283)  LC_5 Logic Functioning bit
 (47 11)  (741 283)  (741 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (25 14)  (719 286)  (719 286)  routing T_13_17.sp4_h_r_38 <X> T_13_17.lc_trk_g3_6
 (22 15)  (716 287)  (716 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (717 287)  (717 287)  routing T_13_17.sp4_h_r_38 <X> T_13_17.lc_trk_g3_6
 (24 15)  (718 287)  (718 287)  routing T_13_17.sp4_h_r_38 <X> T_13_17.lc_trk_g3_6


LogicTile_14_17

 (4 0)  (752 272)  (752 272)  routing T_14_17.sp4_h_l_37 <X> T_14_17.sp4_v_b_0
 (21 0)  (769 272)  (769 272)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g0_3
 (22 0)  (770 272)  (770 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (5 1)  (753 273)  (753 273)  routing T_14_17.sp4_h_l_37 <X> T_14_17.sp4_v_b_0
 (0 2)  (748 274)  (748 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (749 274)  (749 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (750 274)  (750 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (763 274)  (763 274)  routing T_14_17.bot_op_5 <X> T_14_17.lc_trk_g0_5
 (17 2)  (765 274)  (765 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (0 3)  (748 275)  (748 275)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (4 4)  (752 276)  (752 276)  routing T_14_17.sp4_h_l_44 <X> T_14_17.sp4_v_b_3
 (6 4)  (754 276)  (754 276)  routing T_14_17.sp4_h_l_44 <X> T_14_17.sp4_v_b_3
 (5 5)  (753 277)  (753 277)  routing T_14_17.sp4_h_l_44 <X> T_14_17.sp4_v_b_3
 (21 6)  (769 278)  (769 278)  routing T_14_17.sp12_h_l_4 <X> T_14_17.lc_trk_g1_7
 (22 6)  (770 278)  (770 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (772 278)  (772 278)  routing T_14_17.sp12_h_l_4 <X> T_14_17.lc_trk_g1_7
 (27 6)  (775 278)  (775 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (776 278)  (776 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 278)  (777 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (778 278)  (778 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (779 278)  (779 278)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (780 278)  (780 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (782 278)  (782 278)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (784 278)  (784 278)  LC_3 Logic Functioning bit
 (38 6)  (786 278)  (786 278)  LC_3 Logic Functioning bit
 (41 6)  (789 278)  (789 278)  LC_3 Logic Functioning bit
 (43 6)  (791 278)  (791 278)  LC_3 Logic Functioning bit
 (45 6)  (793 278)  (793 278)  LC_3 Logic Functioning bit
 (21 7)  (769 279)  (769 279)  routing T_14_17.sp12_h_l_4 <X> T_14_17.lc_trk_g1_7
 (26 7)  (774 279)  (774 279)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 279)  (777 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (778 279)  (778 279)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (779 279)  (779 279)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (784 279)  (784 279)  LC_3 Logic Functioning bit
 (37 7)  (785 279)  (785 279)  LC_3 Logic Functioning bit
 (38 7)  (786 279)  (786 279)  LC_3 Logic Functioning bit
 (39 7)  (787 279)  (787 279)  LC_3 Logic Functioning bit
 (41 7)  (789 279)  (789 279)  LC_3 Logic Functioning bit
 (43 7)  (791 279)  (791 279)  LC_3 Logic Functioning bit
 (4 8)  (752 280)  (752 280)  routing T_14_17.sp4_h_l_37 <X> T_14_17.sp4_v_b_6
 (6 8)  (754 280)  (754 280)  routing T_14_17.sp4_h_l_37 <X> T_14_17.sp4_v_b_6
 (5 9)  (753 281)  (753 281)  routing T_14_17.sp4_h_l_37 <X> T_14_17.sp4_v_b_6
 (26 12)  (774 284)  (774 284)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (777 284)  (777 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 284)  (778 284)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (779 284)  (779 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 284)  (780 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 284)  (781 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (782 284)  (782 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (784 284)  (784 284)  LC_6 Logic Functioning bit
 (38 12)  (786 284)  (786 284)  LC_6 Logic Functioning bit
 (41 12)  (789 284)  (789 284)  LC_6 Logic Functioning bit
 (43 12)  (791 284)  (791 284)  LC_6 Logic Functioning bit
 (45 12)  (793 284)  (793 284)  LC_6 Logic Functioning bit
 (26 13)  (774 285)  (774 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (775 285)  (775 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 285)  (777 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (779 285)  (779 285)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (784 285)  (784 285)  LC_6 Logic Functioning bit
 (37 13)  (785 285)  (785 285)  LC_6 Logic Functioning bit
 (38 13)  (786 285)  (786 285)  LC_6 Logic Functioning bit
 (39 13)  (787 285)  (787 285)  LC_6 Logic Functioning bit
 (41 13)  (789 285)  (789 285)  LC_6 Logic Functioning bit
 (43 13)  (791 285)  (791 285)  LC_6 Logic Functioning bit
 (0 14)  (748 286)  (748 286)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 286)  (749 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (769 286)  (769 286)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (22 14)  (770 286)  (770 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (771 286)  (771 286)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (24 14)  (772 286)  (772 286)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (25 14)  (773 286)  (773 286)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g3_6
 (0 15)  (748 287)  (748 287)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (21 15)  (769 287)  (769 287)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (22 15)  (770 287)  (770 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_1_16

 (14 0)  (68 256)  (68 256)  routing T_1_16.sp4_h_r_8 <X> T_1_16.lc_trk_g0_0
 (27 0)  (81 256)  (81 256)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 256)  (82 256)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 256)  (83 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 256)  (84 256)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 256)  (86 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 256)  (90 256)  LC_0 Logic Functioning bit
 (39 0)  (93 256)  (93 256)  LC_0 Logic Functioning bit
 (41 0)  (95 256)  (95 256)  LC_0 Logic Functioning bit
 (42 0)  (96 256)  (96 256)  LC_0 Logic Functioning bit
 (44 0)  (98 256)  (98 256)  LC_0 Logic Functioning bit
 (15 1)  (69 257)  (69 257)  routing T_1_16.sp4_h_r_8 <X> T_1_16.lc_trk_g0_0
 (16 1)  (70 257)  (70 257)  routing T_1_16.sp4_h_r_8 <X> T_1_16.lc_trk_g0_0
 (17 1)  (71 257)  (71 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (76 257)  (76 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (78 257)  (78 257)  routing T_1_16.top_op_2 <X> T_1_16.lc_trk_g0_2
 (25 1)  (79 257)  (79 257)  routing T_1_16.top_op_2 <X> T_1_16.lc_trk_g0_2
 (30 1)  (84 257)  (84 257)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (86 257)  (86 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (90 257)  (90 257)  LC_0 Logic Functioning bit
 (39 1)  (93 257)  (93 257)  LC_0 Logic Functioning bit
 (41 1)  (95 257)  (95 257)  LC_0 Logic Functioning bit
 (42 1)  (96 257)  (96 257)  LC_0 Logic Functioning bit
 (49 1)  (103 257)  (103 257)  Carry_In_Mux bit 

 (52 1)  (106 257)  (106 257)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (14 2)  (68 258)  (68 258)  routing T_1_16.sp4_h_l_1 <X> T_1_16.lc_trk_g0_4
 (27 2)  (81 258)  (81 258)  routing T_1_16.lc_trk_g3_7 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 258)  (82 258)  routing T_1_16.lc_trk_g3_7 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 258)  (83 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 258)  (84 258)  routing T_1_16.lc_trk_g3_7 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 258)  (86 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 258)  (90 258)  LC_1 Logic Functioning bit
 (39 2)  (93 258)  (93 258)  LC_1 Logic Functioning bit
 (41 2)  (95 258)  (95 258)  LC_1 Logic Functioning bit
 (42 2)  (96 258)  (96 258)  LC_1 Logic Functioning bit
 (44 2)  (98 258)  (98 258)  LC_1 Logic Functioning bit
 (15 3)  (69 259)  (69 259)  routing T_1_16.sp4_h_l_1 <X> T_1_16.lc_trk_g0_4
 (16 3)  (70 259)  (70 259)  routing T_1_16.sp4_h_l_1 <X> T_1_16.lc_trk_g0_4
 (17 3)  (71 259)  (71 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (76 259)  (76 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (78 259)  (78 259)  routing T_1_16.top_op_6 <X> T_1_16.lc_trk_g0_6
 (25 3)  (79 259)  (79 259)  routing T_1_16.top_op_6 <X> T_1_16.lc_trk_g0_6
 (30 3)  (84 259)  (84 259)  routing T_1_16.lc_trk_g3_7 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (86 259)  (86 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (88 259)  (88 259)  routing T_1_16.lc_trk_g1_2 <X> T_1_16.input_2_1
 (35 3)  (89 259)  (89 259)  routing T_1_16.lc_trk_g1_2 <X> T_1_16.input_2_1
 (36 3)  (90 259)  (90 259)  LC_1 Logic Functioning bit
 (39 3)  (93 259)  (93 259)  LC_1 Logic Functioning bit
 (41 3)  (95 259)  (95 259)  LC_1 Logic Functioning bit
 (42 3)  (96 259)  (96 259)  LC_1 Logic Functioning bit
 (51 3)  (105 259)  (105 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (79 260)  (79 260)  routing T_1_16.sp4_h_r_10 <X> T_1_16.lc_trk_g1_2
 (27 4)  (81 260)  (81 260)  routing T_1_16.lc_trk_g1_0 <X> T_1_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 260)  (83 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 260)  (86 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (89 260)  (89 260)  routing T_1_16.lc_trk_g0_4 <X> T_1_16.input_2_2
 (36 4)  (90 260)  (90 260)  LC_2 Logic Functioning bit
 (39 4)  (93 260)  (93 260)  LC_2 Logic Functioning bit
 (41 4)  (95 260)  (95 260)  LC_2 Logic Functioning bit
 (42 4)  (96 260)  (96 260)  LC_2 Logic Functioning bit
 (44 4)  (98 260)  (98 260)  LC_2 Logic Functioning bit
 (48 4)  (102 260)  (102 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (68 261)  (68 261)  routing T_1_16.top_op_0 <X> T_1_16.lc_trk_g1_0
 (15 5)  (69 261)  (69 261)  routing T_1_16.top_op_0 <X> T_1_16.lc_trk_g1_0
 (17 5)  (71 261)  (71 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (76 261)  (76 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (77 261)  (77 261)  routing T_1_16.sp4_h_r_10 <X> T_1_16.lc_trk_g1_2
 (24 5)  (78 261)  (78 261)  routing T_1_16.sp4_h_r_10 <X> T_1_16.lc_trk_g1_2
 (32 5)  (86 261)  (86 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (90 261)  (90 261)  LC_2 Logic Functioning bit
 (39 5)  (93 261)  (93 261)  LC_2 Logic Functioning bit
 (41 5)  (95 261)  (95 261)  LC_2 Logic Functioning bit
 (42 5)  (96 261)  (96 261)  LC_2 Logic Functioning bit
 (25 6)  (79 262)  (79 262)  routing T_1_16.sp4_h_r_14 <X> T_1_16.lc_trk_g1_6
 (29 6)  (83 262)  (83 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 262)  (86 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (89 262)  (89 262)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.input_2_3
 (36 6)  (90 262)  (90 262)  LC_3 Logic Functioning bit
 (39 6)  (93 262)  (93 262)  LC_3 Logic Functioning bit
 (41 6)  (95 262)  (95 262)  LC_3 Logic Functioning bit
 (42 6)  (96 262)  (96 262)  LC_3 Logic Functioning bit
 (44 6)  (98 262)  (98 262)  LC_3 Logic Functioning bit
 (48 6)  (102 262)  (102 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (68 263)  (68 263)  routing T_1_16.top_op_4 <X> T_1_16.lc_trk_g1_4
 (15 7)  (69 263)  (69 263)  routing T_1_16.top_op_4 <X> T_1_16.lc_trk_g1_4
 (17 7)  (71 263)  (71 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (76 263)  (76 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (77 263)  (77 263)  routing T_1_16.sp4_h_r_14 <X> T_1_16.lc_trk_g1_6
 (24 7)  (78 263)  (78 263)  routing T_1_16.sp4_h_r_14 <X> T_1_16.lc_trk_g1_6
 (30 7)  (84 263)  (84 263)  routing T_1_16.lc_trk_g0_2 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (86 263)  (86 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (88 263)  (88 263)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.input_2_3
 (35 7)  (89 263)  (89 263)  routing T_1_16.lc_trk_g1_6 <X> T_1_16.input_2_3
 (36 7)  (90 263)  (90 263)  LC_3 Logic Functioning bit
 (39 7)  (93 263)  (93 263)  LC_3 Logic Functioning bit
 (41 7)  (95 263)  (95 263)  LC_3 Logic Functioning bit
 (42 7)  (96 263)  (96 263)  LC_3 Logic Functioning bit
 (27 8)  (81 264)  (81 264)  routing T_1_16.lc_trk_g1_4 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 264)  (83 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 264)  (84 264)  routing T_1_16.lc_trk_g1_4 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 264)  (86 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 264)  (90 264)  LC_4 Logic Functioning bit
 (37 8)  (91 264)  (91 264)  LC_4 Logic Functioning bit
 (38 8)  (92 264)  (92 264)  LC_4 Logic Functioning bit
 (39 8)  (93 264)  (93 264)  LC_4 Logic Functioning bit
 (44 8)  (98 264)  (98 264)  LC_4 Logic Functioning bit
 (19 9)  (73 265)  (73 265)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (40 9)  (94 265)  (94 265)  LC_4 Logic Functioning bit
 (41 9)  (95 265)  (95 265)  LC_4 Logic Functioning bit
 (42 9)  (96 265)  (96 265)  LC_4 Logic Functioning bit
 (43 9)  (97 265)  (97 265)  LC_4 Logic Functioning bit
 (48 9)  (102 265)  (102 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (29 10)  (83 266)  (83 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 266)  (84 266)  routing T_1_16.lc_trk_g0_6 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 266)  (86 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 266)  (90 266)  LC_5 Logic Functioning bit
 (37 10)  (91 266)  (91 266)  LC_5 Logic Functioning bit
 (38 10)  (92 266)  (92 266)  LC_5 Logic Functioning bit
 (39 10)  (93 266)  (93 266)  LC_5 Logic Functioning bit
 (44 10)  (98 266)  (98 266)  LC_5 Logic Functioning bit
 (30 11)  (84 267)  (84 267)  routing T_1_16.lc_trk_g0_6 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (40 11)  (94 267)  (94 267)  LC_5 Logic Functioning bit
 (41 11)  (95 267)  (95 267)  LC_5 Logic Functioning bit
 (42 11)  (96 267)  (96 267)  LC_5 Logic Functioning bit
 (43 11)  (97 267)  (97 267)  LC_5 Logic Functioning bit
 (48 11)  (102 267)  (102 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (27 12)  (81 268)  (81 268)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (82 268)  (82 268)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 268)  (83 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 268)  (86 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 268)  (90 268)  LC_6 Logic Functioning bit
 (37 12)  (91 268)  (91 268)  LC_6 Logic Functioning bit
 (38 12)  (92 268)  (92 268)  LC_6 Logic Functioning bit
 (39 12)  (93 268)  (93 268)  LC_6 Logic Functioning bit
 (44 12)  (98 268)  (98 268)  LC_6 Logic Functioning bit
 (51 12)  (105 268)  (105 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (69 269)  (69 269)  routing T_1_16.sp4_v_t_29 <X> T_1_16.lc_trk_g3_0
 (16 13)  (70 269)  (70 269)  routing T_1_16.sp4_v_t_29 <X> T_1_16.lc_trk_g3_0
 (17 13)  (71 269)  (71 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (40 13)  (94 269)  (94 269)  LC_6 Logic Functioning bit
 (41 13)  (95 269)  (95 269)  LC_6 Logic Functioning bit
 (42 13)  (96 269)  (96 269)  LC_6 Logic Functioning bit
 (43 13)  (97 269)  (97 269)  LC_6 Logic Functioning bit
 (17 14)  (71 270)  (71 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (76 270)  (76 270)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (78 270)  (78 270)  routing T_1_16.tnr_op_7 <X> T_1_16.lc_trk_g3_7
 (27 14)  (81 270)  (81 270)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 270)  (82 270)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 270)  (83 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 270)  (84 270)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 270)  (86 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 270)  (90 270)  LC_7 Logic Functioning bit
 (38 14)  (92 270)  (92 270)  LC_7 Logic Functioning bit
 (40 14)  (94 270)  (94 270)  LC_7 Logic Functioning bit
 (42 14)  (96 270)  (96 270)  LC_7 Logic Functioning bit
 (18 15)  (72 271)  (72 271)  routing T_1_16.sp4_r_v_b_45 <X> T_1_16.lc_trk_g3_5
 (22 15)  (76 271)  (76 271)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (78 271)  (78 271)  routing T_1_16.tnr_op_6 <X> T_1_16.lc_trk_g3_6
 (36 15)  (90 271)  (90 271)  LC_7 Logic Functioning bit
 (38 15)  (92 271)  (92 271)  LC_7 Logic Functioning bit
 (40 15)  (94 271)  (94 271)  LC_7 Logic Functioning bit
 (42 15)  (96 271)  (96 271)  LC_7 Logic Functioning bit
 (51 15)  (105 271)  (105 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_2_16

 (15 0)  (123 256)  (123 256)  routing T_2_16.sp4_h_l_4 <X> T_2_16.lc_trk_g0_1
 (16 0)  (124 256)  (124 256)  routing T_2_16.sp4_h_l_4 <X> T_2_16.lc_trk_g0_1
 (17 0)  (125 256)  (125 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (126 256)  (126 256)  routing T_2_16.sp4_h_l_4 <X> T_2_16.lc_trk_g0_1
 (26 0)  (134 256)  (134 256)  routing T_2_16.lc_trk_g0_4 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (137 256)  (137 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 256)  (139 256)  routing T_2_16.lc_trk_g0_5 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 256)  (140 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (145 256)  (145 256)  LC_0 Logic Functioning bit
 (42 0)  (150 256)  (150 256)  LC_0 Logic Functioning bit
 (45 0)  (153 256)  (153 256)  LC_0 Logic Functioning bit
 (14 1)  (122 257)  (122 257)  routing T_2_16.top_op_0 <X> T_2_16.lc_trk_g0_0
 (15 1)  (123 257)  (123 257)  routing T_2_16.top_op_0 <X> T_2_16.lc_trk_g0_0
 (17 1)  (125 257)  (125 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (126 257)  (126 257)  routing T_2_16.sp4_h_l_4 <X> T_2_16.lc_trk_g0_1
 (22 1)  (130 257)  (130 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (131 257)  (131 257)  routing T_2_16.sp4_h_r_2 <X> T_2_16.lc_trk_g0_2
 (24 1)  (132 257)  (132 257)  routing T_2_16.sp4_h_r_2 <X> T_2_16.lc_trk_g0_2
 (25 1)  (133 257)  (133 257)  routing T_2_16.sp4_h_r_2 <X> T_2_16.lc_trk_g0_2
 (29 1)  (137 257)  (137 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (140 257)  (140 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (141 257)  (141 257)  routing T_2_16.lc_trk_g2_0 <X> T_2_16.input_2_0
 (36 1)  (144 257)  (144 257)  LC_0 Logic Functioning bit
 (37 1)  (145 257)  (145 257)  LC_0 Logic Functioning bit
 (38 1)  (146 257)  (146 257)  LC_0 Logic Functioning bit
 (42 1)  (150 257)  (150 257)  LC_0 Logic Functioning bit
 (0 2)  (108 258)  (108 258)  routing T_2_16.glb_netwk_7 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (1 2)  (109 258)  (109 258)  routing T_2_16.glb_netwk_7 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (2 2)  (110 258)  (110 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (112 258)  (112 258)  routing T_2_16.sp4_h_r_6 <X> T_2_16.sp4_v_t_37
 (6 2)  (114 258)  (114 258)  routing T_2_16.sp4_h_r_6 <X> T_2_16.sp4_v_t_37
 (14 2)  (122 258)  (122 258)  routing T_2_16.wire_logic_cluster/lc_4/out <X> T_2_16.lc_trk_g0_4
 (15 2)  (123 258)  (123 258)  routing T_2_16.sp4_v_b_21 <X> T_2_16.lc_trk_g0_5
 (16 2)  (124 258)  (124 258)  routing T_2_16.sp4_v_b_21 <X> T_2_16.lc_trk_g0_5
 (17 2)  (125 258)  (125 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (133 258)  (133 258)  routing T_2_16.sp4_h_r_14 <X> T_2_16.lc_trk_g0_6
 (0 3)  (108 259)  (108 259)  routing T_2_16.glb_netwk_7 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (5 3)  (113 259)  (113 259)  routing T_2_16.sp4_h_r_6 <X> T_2_16.sp4_v_t_37
 (17 3)  (125 259)  (125 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (130 259)  (130 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (131 259)  (131 259)  routing T_2_16.sp4_h_r_14 <X> T_2_16.lc_trk_g0_6
 (24 3)  (132 259)  (132 259)  routing T_2_16.sp4_h_r_14 <X> T_2_16.lc_trk_g0_6
 (6 4)  (114 260)  (114 260)  routing T_2_16.sp4_h_r_10 <X> T_2_16.sp4_v_b_3
 (22 4)  (130 260)  (130 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (132 260)  (132 260)  routing T_2_16.top_op_3 <X> T_2_16.lc_trk_g1_3
 (26 4)  (134 260)  (134 260)  routing T_2_16.lc_trk_g0_4 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (137 260)  (137 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 260)  (140 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 260)  (141 260)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 260)  (142 260)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (145 260)  (145 260)  LC_2 Logic Functioning bit
 (39 4)  (147 260)  (147 260)  LC_2 Logic Functioning bit
 (45 4)  (153 260)  (153 260)  LC_2 Logic Functioning bit
 (21 5)  (129 261)  (129 261)  routing T_2_16.top_op_3 <X> T_2_16.lc_trk_g1_3
 (29 5)  (137 261)  (137 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (139 261)  (139 261)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (140 261)  (140 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (141 261)  (141 261)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.input_2_2
 (34 5)  (142 261)  (142 261)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.input_2_2
 (36 5)  (144 261)  (144 261)  LC_2 Logic Functioning bit
 (37 5)  (145 261)  (145 261)  LC_2 Logic Functioning bit
 (39 5)  (147 261)  (147 261)  LC_2 Logic Functioning bit
 (43 5)  (151 261)  (151 261)  LC_2 Logic Functioning bit
 (4 6)  (112 262)  (112 262)  routing T_2_16.sp4_v_b_7 <X> T_2_16.sp4_v_t_38
 (6 6)  (114 262)  (114 262)  routing T_2_16.sp4_v_b_7 <X> T_2_16.sp4_v_t_38
 (13 6)  (121 262)  (121 262)  routing T_2_16.sp4_v_b_5 <X> T_2_16.sp4_v_t_40
 (17 6)  (125 262)  (125 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (126 262)  (126 262)  routing T_2_16.wire_logic_cluster/lc_5/out <X> T_2_16.lc_trk_g1_5
 (27 6)  (135 262)  (135 262)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 262)  (137 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 262)  (140 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (148 262)  (148 262)  LC_3 Logic Functioning bit
 (42 6)  (150 262)  (150 262)  LC_3 Logic Functioning bit
 (8 7)  (116 263)  (116 263)  routing T_2_16.sp4_h_r_10 <X> T_2_16.sp4_v_t_41
 (9 7)  (117 263)  (117 263)  routing T_2_16.sp4_h_r_10 <X> T_2_16.sp4_v_t_41
 (10 7)  (118 263)  (118 263)  routing T_2_16.sp4_h_r_10 <X> T_2_16.sp4_v_t_41
 (30 7)  (138 263)  (138 263)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 263)  (139 263)  routing T_2_16.lc_trk_g0_2 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (148 263)  (148 263)  LC_3 Logic Functioning bit
 (42 7)  (150 263)  (150 263)  LC_3 Logic Functioning bit
 (48 7)  (156 263)  (156 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (122 264)  (122 264)  routing T_2_16.wire_logic_cluster/lc_0/out <X> T_2_16.lc_trk_g2_0
 (27 8)  (135 264)  (135 264)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 264)  (136 264)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 264)  (137 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 264)  (138 264)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 264)  (139 264)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 264)  (140 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 264)  (141 264)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (42 8)  (150 264)  (150 264)  LC_4 Logic Functioning bit
 (50 8)  (158 264)  (158 264)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (125 265)  (125 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (137 265)  (137 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (139 265)  (139 265)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (4 10)  (112 266)  (112 266)  routing T_2_16.sp4_h_r_0 <X> T_2_16.sp4_v_t_43
 (6 10)  (114 266)  (114 266)  routing T_2_16.sp4_h_r_0 <X> T_2_16.sp4_v_t_43
 (11 10)  (119 266)  (119 266)  routing T_2_16.sp4_v_b_0 <X> T_2_16.sp4_v_t_45
 (13 10)  (121 266)  (121 266)  routing T_2_16.sp4_v_b_0 <X> T_2_16.sp4_v_t_45
 (22 10)  (130 266)  (130 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (131 266)  (131 266)  routing T_2_16.sp4_h_r_31 <X> T_2_16.lc_trk_g2_7
 (24 10)  (132 266)  (132 266)  routing T_2_16.sp4_h_r_31 <X> T_2_16.lc_trk_g2_7
 (29 10)  (137 266)  (137 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 266)  (138 266)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (139 266)  (139 266)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 266)  (140 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 266)  (142 266)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (145 266)  (145 266)  LC_5 Logic Functioning bit
 (38 10)  (146 266)  (146 266)  LC_5 Logic Functioning bit
 (39 10)  (147 266)  (147 266)  LC_5 Logic Functioning bit
 (41 10)  (149 266)  (149 266)  LC_5 Logic Functioning bit
 (45 10)  (153 266)  (153 266)  LC_5 Logic Functioning bit
 (50 10)  (158 266)  (158 266)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (113 267)  (113 267)  routing T_2_16.sp4_h_r_0 <X> T_2_16.sp4_v_t_43
 (9 11)  (117 267)  (117 267)  routing T_2_16.sp4_v_b_7 <X> T_2_16.sp4_v_t_42
 (21 11)  (129 267)  (129 267)  routing T_2_16.sp4_h_r_31 <X> T_2_16.lc_trk_g2_7
 (29 11)  (137 267)  (137 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 267)  (138 267)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (144 267)  (144 267)  LC_5 Logic Functioning bit
 (38 11)  (146 267)  (146 267)  LC_5 Logic Functioning bit
 (6 12)  (114 268)  (114 268)  routing T_2_16.sp4_v_t_43 <X> T_2_16.sp4_v_b_9
 (15 12)  (123 268)  (123 268)  routing T_2_16.sp4_h_r_33 <X> T_2_16.lc_trk_g3_1
 (16 12)  (124 268)  (124 268)  routing T_2_16.sp4_h_r_33 <X> T_2_16.lc_trk_g3_1
 (17 12)  (125 268)  (125 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (126 268)  (126 268)  routing T_2_16.sp4_h_r_33 <X> T_2_16.lc_trk_g3_1
 (25 12)  (133 268)  (133 268)  routing T_2_16.wire_logic_cluster/lc_2/out <X> T_2_16.lc_trk_g3_2
 (26 12)  (134 268)  (134 268)  routing T_2_16.lc_trk_g0_4 <X> T_2_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (137 268)  (137 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (139 268)  (139 268)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 268)  (140 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 268)  (141 268)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 268)  (142 268)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (143 268)  (143 268)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.input_2_6
 (37 12)  (145 268)  (145 268)  LC_6 Logic Functioning bit
 (39 12)  (147 268)  (147 268)  LC_6 Logic Functioning bit
 (45 12)  (153 268)  (153 268)  LC_6 Logic Functioning bit
 (5 13)  (113 269)  (113 269)  routing T_2_16.sp4_v_t_43 <X> T_2_16.sp4_v_b_9
 (22 13)  (130 269)  (130 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (137 269)  (137 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (139 269)  (139 269)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (140 269)  (140 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (141 269)  (141 269)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.input_2_6
 (34 13)  (142 269)  (142 269)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.input_2_6
 (36 13)  (144 269)  (144 269)  LC_6 Logic Functioning bit
 (37 13)  (145 269)  (145 269)  LC_6 Logic Functioning bit
 (39 13)  (147 269)  (147 269)  LC_6 Logic Functioning bit
 (43 13)  (151 269)  (151 269)  LC_6 Logic Functioning bit
 (48 13)  (156 269)  (156 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (108 270)  (108 270)  routing T_2_16.glb_netwk_6 <X> T_2_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 270)  (109 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (125 270)  (125 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (133 270)  (133 270)  routing T_2_16.wire_logic_cluster/lc_6/out <X> T_2_16.lc_trk_g3_6
 (0 15)  (108 271)  (108 271)  routing T_2_16.glb_netwk_6 <X> T_2_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (122 271)  (122 271)  routing T_2_16.sp4_r_v_b_44 <X> T_2_16.lc_trk_g3_4
 (17 15)  (125 271)  (125 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (130 271)  (130 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_3_16

 (31 0)  (193 256)  (193 256)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 256)  (194 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 256)  (195 256)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (198 256)  (198 256)  LC_0 Logic Functioning bit
 (37 0)  (199 256)  (199 256)  LC_0 Logic Functioning bit
 (38 0)  (200 256)  (200 256)  LC_0 Logic Functioning bit
 (39 0)  (201 256)  (201 256)  LC_0 Logic Functioning bit
 (45 0)  (207 256)  (207 256)  LC_0 Logic Functioning bit
 (36 1)  (198 257)  (198 257)  LC_0 Logic Functioning bit
 (37 1)  (199 257)  (199 257)  LC_0 Logic Functioning bit
 (38 1)  (200 257)  (200 257)  LC_0 Logic Functioning bit
 (39 1)  (201 257)  (201 257)  LC_0 Logic Functioning bit
 (47 1)  (209 257)  (209 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (162 258)  (162 258)  routing T_3_16.glb_netwk_7 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (1 2)  (163 258)  (163 258)  routing T_3_16.glb_netwk_7 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (2 2)  (164 258)  (164 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (168 258)  (168 258)  routing T_3_16.sp4_v_b_9 <X> T_3_16.sp4_v_t_37
 (32 2)  (194 258)  (194 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 258)  (195 258)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 258)  (196 258)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 258)  (198 258)  LC_1 Logic Functioning bit
 (37 2)  (199 258)  (199 258)  LC_1 Logic Functioning bit
 (38 2)  (200 258)  (200 258)  LC_1 Logic Functioning bit
 (39 2)  (201 258)  (201 258)  LC_1 Logic Functioning bit
 (45 2)  (207 258)  (207 258)  LC_1 Logic Functioning bit
 (0 3)  (162 259)  (162 259)  routing T_3_16.glb_netwk_7 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (5 3)  (167 259)  (167 259)  routing T_3_16.sp4_v_b_9 <X> T_3_16.sp4_v_t_37
 (31 3)  (193 259)  (193 259)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (198 259)  (198 259)  LC_1 Logic Functioning bit
 (37 3)  (199 259)  (199 259)  LC_1 Logic Functioning bit
 (38 3)  (200 259)  (200 259)  LC_1 Logic Functioning bit
 (39 3)  (201 259)  (201 259)  LC_1 Logic Functioning bit
 (47 3)  (209 259)  (209 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (162 260)  (162 260)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_7/cen
 (1 4)  (163 260)  (163 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (193 260)  (193 260)  routing T_3_16.lc_trk_g1_4 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 260)  (194 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 260)  (196 260)  routing T_3_16.lc_trk_g1_4 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (198 260)  (198 260)  LC_2 Logic Functioning bit
 (37 4)  (199 260)  (199 260)  LC_2 Logic Functioning bit
 (38 4)  (200 260)  (200 260)  LC_2 Logic Functioning bit
 (39 4)  (201 260)  (201 260)  LC_2 Logic Functioning bit
 (45 4)  (207 260)  (207 260)  LC_2 Logic Functioning bit
 (1 5)  (163 261)  (163 261)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_7/cen
 (12 5)  (174 261)  (174 261)  routing T_3_16.sp4_h_r_5 <X> T_3_16.sp4_v_b_5
 (36 5)  (198 261)  (198 261)  LC_2 Logic Functioning bit
 (37 5)  (199 261)  (199 261)  LC_2 Logic Functioning bit
 (38 5)  (200 261)  (200 261)  LC_2 Logic Functioning bit
 (39 5)  (201 261)  (201 261)  LC_2 Logic Functioning bit
 (47 5)  (209 261)  (209 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (174 262)  (174 262)  routing T_3_16.sp4_v_t_40 <X> T_3_16.sp4_h_l_40
 (14 6)  (176 262)  (176 262)  routing T_3_16.bnr_op_4 <X> T_3_16.lc_trk_g1_4
 (21 6)  (183 262)  (183 262)  routing T_3_16.sp4_h_l_2 <X> T_3_16.lc_trk_g1_7
 (22 6)  (184 262)  (184 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (185 262)  (185 262)  routing T_3_16.sp4_h_l_2 <X> T_3_16.lc_trk_g1_7
 (24 6)  (186 262)  (186 262)  routing T_3_16.sp4_h_l_2 <X> T_3_16.lc_trk_g1_7
 (31 6)  (193 262)  (193 262)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 262)  (194 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (196 262)  (196 262)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (198 262)  (198 262)  LC_3 Logic Functioning bit
 (37 6)  (199 262)  (199 262)  LC_3 Logic Functioning bit
 (38 6)  (200 262)  (200 262)  LC_3 Logic Functioning bit
 (39 6)  (201 262)  (201 262)  LC_3 Logic Functioning bit
 (45 6)  (207 262)  (207 262)  LC_3 Logic Functioning bit
 (11 7)  (173 263)  (173 263)  routing T_3_16.sp4_v_t_40 <X> T_3_16.sp4_h_l_40
 (14 7)  (176 263)  (176 263)  routing T_3_16.bnr_op_4 <X> T_3_16.lc_trk_g1_4
 (17 7)  (179 263)  (179 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (31 7)  (193 263)  (193 263)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (198 263)  (198 263)  LC_3 Logic Functioning bit
 (37 7)  (199 263)  (199 263)  LC_3 Logic Functioning bit
 (38 7)  (200 263)  (200 263)  LC_3 Logic Functioning bit
 (39 7)  (201 263)  (201 263)  LC_3 Logic Functioning bit
 (47 7)  (209 263)  (209 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 9)  (184 265)  (184 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (185 265)  (185 265)  routing T_3_16.sp4_h_l_15 <X> T_3_16.lc_trk_g2_2
 (24 9)  (186 265)  (186 265)  routing T_3_16.sp4_h_l_15 <X> T_3_16.lc_trk_g2_2
 (25 9)  (187 265)  (187 265)  routing T_3_16.sp4_h_l_15 <X> T_3_16.lc_trk_g2_2
 (13 10)  (175 266)  (175 266)  routing T_3_16.sp4_h_r_8 <X> T_3_16.sp4_v_t_45
 (15 10)  (177 266)  (177 266)  routing T_3_16.tnr_op_5 <X> T_3_16.lc_trk_g2_5
 (17 10)  (179 266)  (179 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (12 11)  (174 267)  (174 267)  routing T_3_16.sp4_h_r_8 <X> T_3_16.sp4_v_t_45
 (22 12)  (184 268)  (184 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (186 268)  (186 268)  routing T_3_16.tnl_op_3 <X> T_3_16.lc_trk_g3_3
 (21 13)  (183 269)  (183 269)  routing T_3_16.tnl_op_3 <X> T_3_16.lc_trk_g3_3
 (0 14)  (162 270)  (162 270)  routing T_3_16.glb_netwk_6 <X> T_3_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 270)  (163 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (162 271)  (162 271)  routing T_3_16.glb_netwk_6 <X> T_3_16.wire_logic_cluster/lc_7/s_r
 (10 15)  (172 271)  (172 271)  routing T_3_16.sp4_h_l_40 <X> T_3_16.sp4_v_t_47


LogicTile_4_16

 (32 0)  (248 256)  (248 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 256)  (250 256)  routing T_4_16.lc_trk_g1_0 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 256)  (252 256)  LC_0 Logic Functioning bit
 (37 0)  (253 256)  (253 256)  LC_0 Logic Functioning bit
 (38 0)  (254 256)  (254 256)  LC_0 Logic Functioning bit
 (39 0)  (255 256)  (255 256)  LC_0 Logic Functioning bit
 (45 0)  (261 256)  (261 256)  LC_0 Logic Functioning bit
 (46 0)  (262 256)  (262 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (238 257)  (238 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (240 257)  (240 257)  routing T_4_16.bot_op_2 <X> T_4_16.lc_trk_g0_2
 (36 1)  (252 257)  (252 257)  LC_0 Logic Functioning bit
 (37 1)  (253 257)  (253 257)  LC_0 Logic Functioning bit
 (38 1)  (254 257)  (254 257)  LC_0 Logic Functioning bit
 (39 1)  (255 257)  (255 257)  LC_0 Logic Functioning bit
 (51 1)  (267 257)  (267 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (216 258)  (216 258)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (1 2)  (217 258)  (217 258)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (2 2)  (218 258)  (218 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (220 258)  (220 258)  routing T_4_16.sp4_h_r_0 <X> T_4_16.sp4_v_t_37
 (31 2)  (247 258)  (247 258)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 258)  (248 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (250 258)  (250 258)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 258)  (252 258)  LC_1 Logic Functioning bit
 (37 2)  (253 258)  (253 258)  LC_1 Logic Functioning bit
 (38 2)  (254 258)  (254 258)  LC_1 Logic Functioning bit
 (39 2)  (255 258)  (255 258)  LC_1 Logic Functioning bit
 (45 2)  (261 258)  (261 258)  LC_1 Logic Functioning bit
 (0 3)  (216 259)  (216 259)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (5 3)  (221 259)  (221 259)  routing T_4_16.sp4_h_r_0 <X> T_4_16.sp4_v_t_37
 (31 3)  (247 259)  (247 259)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (252 259)  (252 259)  LC_1 Logic Functioning bit
 (37 3)  (253 259)  (253 259)  LC_1 Logic Functioning bit
 (38 3)  (254 259)  (254 259)  LC_1 Logic Functioning bit
 (39 3)  (255 259)  (255 259)  LC_1 Logic Functioning bit
 (47 3)  (263 259)  (263 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (264 259)  (264 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (217 260)  (217 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (230 260)  (230 260)  routing T_4_16.sp12_h_r_0 <X> T_4_16.lc_trk_g1_0
 (31 4)  (247 260)  (247 260)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 260)  (248 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (250 260)  (250 260)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 260)  (252 260)  LC_2 Logic Functioning bit
 (37 4)  (253 260)  (253 260)  LC_2 Logic Functioning bit
 (38 4)  (254 260)  (254 260)  LC_2 Logic Functioning bit
 (39 4)  (255 260)  (255 260)  LC_2 Logic Functioning bit
 (45 4)  (261 260)  (261 260)  LC_2 Logic Functioning bit
 (1 5)  (217 261)  (217 261)  routing T_4_16.lc_trk_g0_2 <X> T_4_16.wire_logic_cluster/lc_7/cen
 (14 5)  (230 261)  (230 261)  routing T_4_16.sp12_h_r_0 <X> T_4_16.lc_trk_g1_0
 (15 5)  (231 261)  (231 261)  routing T_4_16.sp12_h_r_0 <X> T_4_16.lc_trk_g1_0
 (17 5)  (233 261)  (233 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (238 261)  (238 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (239 261)  (239 261)  routing T_4_16.sp12_h_r_10 <X> T_4_16.lc_trk_g1_2
 (36 5)  (252 261)  (252 261)  LC_2 Logic Functioning bit
 (37 5)  (253 261)  (253 261)  LC_2 Logic Functioning bit
 (38 5)  (254 261)  (254 261)  LC_2 Logic Functioning bit
 (39 5)  (255 261)  (255 261)  LC_2 Logic Functioning bit
 (48 5)  (264 261)  (264 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (267 261)  (267 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (230 262)  (230 262)  routing T_4_16.sp12_h_l_3 <X> T_4_16.lc_trk_g1_4
 (21 6)  (237 262)  (237 262)  routing T_4_16.sp4_h_l_10 <X> T_4_16.lc_trk_g1_7
 (22 6)  (238 262)  (238 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (239 262)  (239 262)  routing T_4_16.sp4_h_l_10 <X> T_4_16.lc_trk_g1_7
 (24 6)  (240 262)  (240 262)  routing T_4_16.sp4_h_l_10 <X> T_4_16.lc_trk_g1_7
 (36 6)  (252 262)  (252 262)  LC_3 Logic Functioning bit
 (38 6)  (254 262)  (254 262)  LC_3 Logic Functioning bit
 (41 6)  (257 262)  (257 262)  LC_3 Logic Functioning bit
 (43 6)  (259 262)  (259 262)  LC_3 Logic Functioning bit
 (45 6)  (261 262)  (261 262)  LC_3 Logic Functioning bit
 (48 6)  (264 262)  (264 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (230 263)  (230 263)  routing T_4_16.sp12_h_l_3 <X> T_4_16.lc_trk_g1_4
 (15 7)  (231 263)  (231 263)  routing T_4_16.sp12_h_l_3 <X> T_4_16.lc_trk_g1_4
 (17 7)  (233 263)  (233 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (237 263)  (237 263)  routing T_4_16.sp4_h_l_10 <X> T_4_16.lc_trk_g1_7
 (22 7)  (238 263)  (238 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (239 263)  (239 263)  routing T_4_16.sp12_h_r_14 <X> T_4_16.lc_trk_g1_6
 (26 7)  (242 263)  (242 263)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (243 263)  (243 263)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 263)  (245 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (253 263)  (253 263)  LC_3 Logic Functioning bit
 (39 7)  (255 263)  (255 263)  LC_3 Logic Functioning bit
 (40 7)  (256 263)  (256 263)  LC_3 Logic Functioning bit
 (42 7)  (258 263)  (258 263)  LC_3 Logic Functioning bit
 (48 7)  (264 263)  (264 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (267 263)  (267 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (237 264)  (237 264)  routing T_4_16.rgt_op_3 <X> T_4_16.lc_trk_g2_3
 (22 8)  (238 264)  (238 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (240 264)  (240 264)  routing T_4_16.rgt_op_3 <X> T_4_16.lc_trk_g2_3
 (31 8)  (247 264)  (247 264)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 264)  (248 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (250 264)  (250 264)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 264)  (252 264)  LC_4 Logic Functioning bit
 (37 8)  (253 264)  (253 264)  LC_4 Logic Functioning bit
 (38 8)  (254 264)  (254 264)  LC_4 Logic Functioning bit
 (39 8)  (255 264)  (255 264)  LC_4 Logic Functioning bit
 (45 8)  (261 264)  (261 264)  LC_4 Logic Functioning bit
 (46 8)  (262 264)  (262 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (267 264)  (267 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (247 265)  (247 265)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (252 265)  (252 265)  LC_4 Logic Functioning bit
 (37 9)  (253 265)  (253 265)  LC_4 Logic Functioning bit
 (38 9)  (254 265)  (254 265)  LC_4 Logic Functioning bit
 (39 9)  (255 265)  (255 265)  LC_4 Logic Functioning bit
 (48 9)  (264 265)  (264 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (224 266)  (224 266)  routing T_4_16.sp4_v_t_42 <X> T_4_16.sp4_h_l_42
 (9 10)  (225 266)  (225 266)  routing T_4_16.sp4_v_t_42 <X> T_4_16.sp4_h_l_42
 (11 10)  (227 266)  (227 266)  routing T_4_16.sp4_v_b_0 <X> T_4_16.sp4_v_t_45
 (13 10)  (229 266)  (229 266)  routing T_4_16.sp4_v_b_0 <X> T_4_16.sp4_v_t_45
 (14 10)  (230 266)  (230 266)  routing T_4_16.rgt_op_4 <X> T_4_16.lc_trk_g2_4
 (32 10)  (248 266)  (248 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 266)  (249 266)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (250 266)  (250 266)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 266)  (252 266)  LC_5 Logic Functioning bit
 (37 10)  (253 266)  (253 266)  LC_5 Logic Functioning bit
 (38 10)  (254 266)  (254 266)  LC_5 Logic Functioning bit
 (39 10)  (255 266)  (255 266)  LC_5 Logic Functioning bit
 (45 10)  (261 266)  (261 266)  LC_5 Logic Functioning bit
 (15 11)  (231 267)  (231 267)  routing T_4_16.rgt_op_4 <X> T_4_16.lc_trk_g2_4
 (17 11)  (233 267)  (233 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (36 11)  (252 267)  (252 267)  LC_5 Logic Functioning bit
 (37 11)  (253 267)  (253 267)  LC_5 Logic Functioning bit
 (38 11)  (254 267)  (254 267)  LC_5 Logic Functioning bit
 (39 11)  (255 267)  (255 267)  LC_5 Logic Functioning bit
 (51 11)  (267 267)  (267 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (269 267)  (269 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (231 268)  (231 268)  routing T_4_16.rgt_op_1 <X> T_4_16.lc_trk_g3_1
 (17 12)  (233 268)  (233 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (234 268)  (234 268)  routing T_4_16.rgt_op_1 <X> T_4_16.lc_trk_g3_1
 (32 12)  (248 268)  (248 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 268)  (249 268)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 268)  (252 268)  LC_6 Logic Functioning bit
 (37 12)  (253 268)  (253 268)  LC_6 Logic Functioning bit
 (38 12)  (254 268)  (254 268)  LC_6 Logic Functioning bit
 (39 12)  (255 268)  (255 268)  LC_6 Logic Functioning bit
 (45 12)  (261 268)  (261 268)  LC_6 Logic Functioning bit
 (51 12)  (267 268)  (267 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (31 13)  (247 269)  (247 269)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (252 269)  (252 269)  LC_6 Logic Functioning bit
 (37 13)  (253 269)  (253 269)  LC_6 Logic Functioning bit
 (38 13)  (254 269)  (254 269)  LC_6 Logic Functioning bit
 (39 13)  (255 269)  (255 269)  LC_6 Logic Functioning bit
 (51 13)  (267 269)  (267 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (216 270)  (216 270)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 270)  (217 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (221 270)  (221 270)  routing T_4_16.sp4_v_t_38 <X> T_4_16.sp4_h_l_44
 (15 14)  (231 270)  (231 270)  routing T_4_16.sp4_v_t_32 <X> T_4_16.lc_trk_g3_5
 (16 14)  (232 270)  (232 270)  routing T_4_16.sp4_v_t_32 <X> T_4_16.lc_trk_g3_5
 (17 14)  (233 270)  (233 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (31 14)  (247 270)  (247 270)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 270)  (248 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 270)  (249 270)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 270)  (252 270)  LC_7 Logic Functioning bit
 (37 14)  (253 270)  (253 270)  LC_7 Logic Functioning bit
 (38 14)  (254 270)  (254 270)  LC_7 Logic Functioning bit
 (39 14)  (255 270)  (255 270)  LC_7 Logic Functioning bit
 (45 14)  (261 270)  (261 270)  LC_7 Logic Functioning bit
 (46 14)  (262 270)  (262 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (267 270)  (267 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (216 271)  (216 271)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (217 271)  (217 271)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_7/s_r
 (4 15)  (220 271)  (220 271)  routing T_4_16.sp4_v_t_38 <X> T_4_16.sp4_h_l_44
 (6 15)  (222 271)  (222 271)  routing T_4_16.sp4_v_t_38 <X> T_4_16.sp4_h_l_44
 (36 15)  (252 271)  (252 271)  LC_7 Logic Functioning bit
 (37 15)  (253 271)  (253 271)  LC_7 Logic Functioning bit
 (38 15)  (254 271)  (254 271)  LC_7 Logic Functioning bit
 (39 15)  (255 271)  (255 271)  LC_7 Logic Functioning bit
 (51 15)  (267 271)  (267 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_16

 (17 0)  (287 256)  (287 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (288 256)  (288 256)  routing T_5_16.wire_logic_cluster/lc_1/out <X> T_5_16.lc_trk_g0_1
 (21 0)  (291 256)  (291 256)  routing T_5_16.wire_logic_cluster/lc_3/out <X> T_5_16.lc_trk_g0_3
 (22 0)  (292 256)  (292 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (4 1)  (274 257)  (274 257)  routing T_5_16.sp4_v_t_42 <X> T_5_16.sp4_h_r_0
 (0 2)  (270 258)  (270 258)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (1 2)  (271 258)  (271 258)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (2 2)  (272 258)  (272 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (284 258)  (284 258)  routing T_5_16.sp4_h_l_1 <X> T_5_16.lc_trk_g0_4
 (22 2)  (292 258)  (292 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (297 258)  (297 258)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 258)  (298 258)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 258)  (299 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 258)  (300 258)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (301 258)  (301 258)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 258)  (302 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 258)  (304 258)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 258)  (306 258)  LC_1 Logic Functioning bit
 (37 2)  (307 258)  (307 258)  LC_1 Logic Functioning bit
 (41 2)  (311 258)  (311 258)  LC_1 Logic Functioning bit
 (42 2)  (312 258)  (312 258)  LC_1 Logic Functioning bit
 (43 2)  (313 258)  (313 258)  LC_1 Logic Functioning bit
 (45 2)  (315 258)  (315 258)  LC_1 Logic Functioning bit
 (0 3)  (270 259)  (270 259)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (13 3)  (283 259)  (283 259)  routing T_5_16.sp4_v_b_9 <X> T_5_16.sp4_h_l_39
 (15 3)  (285 259)  (285 259)  routing T_5_16.sp4_h_l_1 <X> T_5_16.lc_trk_g0_4
 (16 3)  (286 259)  (286 259)  routing T_5_16.sp4_h_l_1 <X> T_5_16.lc_trk_g0_4
 (17 3)  (287 259)  (287 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (291 259)  (291 259)  routing T_5_16.sp4_r_v_b_31 <X> T_5_16.lc_trk_g0_7
 (27 3)  (297 259)  (297 259)  routing T_5_16.lc_trk_g1_0 <X> T_5_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 259)  (299 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (302 259)  (302 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (306 259)  (306 259)  LC_1 Logic Functioning bit
 (37 3)  (307 259)  (307 259)  LC_1 Logic Functioning bit
 (43 3)  (313 259)  (313 259)  LC_1 Logic Functioning bit
 (14 4)  (284 260)  (284 260)  routing T_5_16.sp4_h_l_5 <X> T_5_16.lc_trk_g1_0
 (14 5)  (284 261)  (284 261)  routing T_5_16.sp4_h_l_5 <X> T_5_16.lc_trk_g1_0
 (15 5)  (285 261)  (285 261)  routing T_5_16.sp4_h_l_5 <X> T_5_16.lc_trk_g1_0
 (16 5)  (286 261)  (286 261)  routing T_5_16.sp4_h_l_5 <X> T_5_16.lc_trk_g1_0
 (17 5)  (287 261)  (287 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (5 6)  (275 262)  (275 262)  routing T_5_16.sp4_v_b_3 <X> T_5_16.sp4_h_l_38
 (10 6)  (280 262)  (280 262)  routing T_5_16.sp4_v_b_11 <X> T_5_16.sp4_h_l_41
 (15 6)  (285 262)  (285 262)  routing T_5_16.top_op_5 <X> T_5_16.lc_trk_g1_5
 (17 6)  (287 262)  (287 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (297 262)  (297 262)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (298 262)  (298 262)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 262)  (299 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 262)  (300 262)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (301 262)  (301 262)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 262)  (302 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (304 262)  (304 262)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 262)  (306 262)  LC_3 Logic Functioning bit
 (37 6)  (307 262)  (307 262)  LC_3 Logic Functioning bit
 (41 6)  (311 262)  (311 262)  LC_3 Logic Functioning bit
 (42 6)  (312 262)  (312 262)  LC_3 Logic Functioning bit
 (43 6)  (313 262)  (313 262)  LC_3 Logic Functioning bit
 (45 6)  (315 262)  (315 262)  LC_3 Logic Functioning bit
 (18 7)  (288 263)  (288 263)  routing T_5_16.top_op_5 <X> T_5_16.lc_trk_g1_5
 (26 7)  (296 263)  (296 263)  routing T_5_16.lc_trk_g2_3 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 263)  (298 263)  routing T_5_16.lc_trk_g2_3 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 263)  (299 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (302 263)  (302 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (305 263)  (305 263)  routing T_5_16.lc_trk_g0_3 <X> T_5_16.input_2_3
 (36 7)  (306 263)  (306 263)  LC_3 Logic Functioning bit
 (37 7)  (307 263)  (307 263)  LC_3 Logic Functioning bit
 (43 7)  (313 263)  (313 263)  LC_3 Logic Functioning bit
 (22 8)  (292 264)  (292 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (293 264)  (293 264)  routing T_5_16.sp4_h_r_27 <X> T_5_16.lc_trk_g2_3
 (24 8)  (294 264)  (294 264)  routing T_5_16.sp4_h_r_27 <X> T_5_16.lc_trk_g2_3
 (26 8)  (296 264)  (296 264)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (298 264)  (298 264)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 264)  (299 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 264)  (300 264)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 264)  (301 264)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 264)  (302 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (305 264)  (305 264)  routing T_5_16.lc_trk_g2_4 <X> T_5_16.input_2_4
 (36 8)  (306 264)  (306 264)  LC_4 Logic Functioning bit
 (42 8)  (312 264)  (312 264)  LC_4 Logic Functioning bit
 (43 8)  (313 264)  (313 264)  LC_4 Logic Functioning bit
 (45 8)  (315 264)  (315 264)  LC_4 Logic Functioning bit
 (21 9)  (291 265)  (291 265)  routing T_5_16.sp4_h_r_27 <X> T_5_16.lc_trk_g2_3
 (27 9)  (297 265)  (297 265)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 265)  (299 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (301 265)  (301 265)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (302 265)  (302 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (303 265)  (303 265)  routing T_5_16.lc_trk_g2_4 <X> T_5_16.input_2_4
 (36 9)  (306 265)  (306 265)  LC_4 Logic Functioning bit
 (37 9)  (307 265)  (307 265)  LC_4 Logic Functioning bit
 (38 9)  (308 265)  (308 265)  LC_4 Logic Functioning bit
 (42 9)  (312 265)  (312 265)  LC_4 Logic Functioning bit
 (43 9)  (313 265)  (313 265)  LC_4 Logic Functioning bit
 (14 10)  (284 266)  (284 266)  routing T_5_16.wire_logic_cluster/lc_4/out <X> T_5_16.lc_trk_g2_4
 (16 10)  (286 266)  (286 266)  routing T_5_16.sp12_v_b_21 <X> T_5_16.lc_trk_g2_5
 (17 10)  (287 266)  (287 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (17 11)  (287 267)  (287 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (288 267)  (288 267)  routing T_5_16.sp12_v_b_21 <X> T_5_16.lc_trk_g2_5
 (3 12)  (273 268)  (273 268)  routing T_5_16.sp12_v_b_1 <X> T_5_16.sp12_h_r_1
 (3 13)  (273 269)  (273 269)  routing T_5_16.sp12_v_b_1 <X> T_5_16.sp12_h_r_1
 (13 13)  (283 269)  (283 269)  routing T_5_16.sp4_v_t_43 <X> T_5_16.sp4_h_r_11
 (1 14)  (271 270)  (271 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (286 270)  (286 270)  routing T_5_16.sp12_v_b_21 <X> T_5_16.lc_trk_g3_5
 (17 14)  (287 270)  (287 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (1 15)  (271 271)  (271 271)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_7/s_r
 (18 15)  (288 271)  (288 271)  routing T_5_16.sp12_v_b_21 <X> T_5_16.lc_trk_g3_5


RAM_Tile_6_16

 (9 0)  (333 256)  (333 256)  routing T_6_16.sp4_v_t_36 <X> T_6_16.sp4_h_r_1
 (12 2)  (336 258)  (336 258)  routing T_6_16.sp4_v_t_45 <X> T_6_16.sp4_h_l_39
 (11 3)  (335 259)  (335 259)  routing T_6_16.sp4_v_t_45 <X> T_6_16.sp4_h_l_39
 (13 3)  (337 259)  (337 259)  routing T_6_16.sp4_v_t_45 <X> T_6_16.sp4_h_l_39


LogicTile_7_16

 (22 0)  (388 256)  (388 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (389 256)  (389 256)  routing T_7_16.sp4_v_b_19 <X> T_7_16.lc_trk_g0_3
 (24 0)  (390 256)  (390 256)  routing T_7_16.sp4_v_b_19 <X> T_7_16.lc_trk_g0_3
 (27 0)  (393 256)  (393 256)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 256)  (394 256)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 256)  (395 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (397 256)  (397 256)  routing T_7_16.lc_trk_g0_5 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 256)  (398 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (406 256)  (406 256)  LC_0 Logic Functioning bit
 (41 0)  (407 256)  (407 256)  LC_0 Logic Functioning bit
 (42 0)  (408 256)  (408 256)  LC_0 Logic Functioning bit
 (43 0)  (409 256)  (409 256)  LC_0 Logic Functioning bit
 (22 1)  (388 257)  (388 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (390 257)  (390 257)  routing T_7_16.top_op_2 <X> T_7_16.lc_trk_g0_2
 (25 1)  (391 257)  (391 257)  routing T_7_16.top_op_2 <X> T_7_16.lc_trk_g0_2
 (27 1)  (393 257)  (393 257)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (394 257)  (394 257)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 257)  (395 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (41 1)  (407 257)  (407 257)  LC_0 Logic Functioning bit
 (43 1)  (409 257)  (409 257)  LC_0 Logic Functioning bit
 (0 2)  (366 258)  (366 258)  routing T_7_16.glb_netwk_7 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (1 2)  (367 258)  (367 258)  routing T_7_16.glb_netwk_7 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 2)  (368 258)  (368 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (383 258)  (383 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (392 258)  (392 258)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (394 258)  (394 258)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 258)  (395 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 258)  (396 258)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (398 258)  (398 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (402 258)  (402 258)  LC_1 Logic Functioning bit
 (38 2)  (404 258)  (404 258)  LC_1 Logic Functioning bit
 (39 2)  (405 258)  (405 258)  LC_1 Logic Functioning bit
 (40 2)  (406 258)  (406 258)  LC_1 Logic Functioning bit
 (41 2)  (407 258)  (407 258)  LC_1 Logic Functioning bit
 (45 2)  (411 258)  (411 258)  LC_1 Logic Functioning bit
 (50 2)  (416 258)  (416 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (366 259)  (366 259)  routing T_7_16.glb_netwk_7 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (14 3)  (380 259)  (380 259)  routing T_7_16.sp4_r_v_b_28 <X> T_7_16.lc_trk_g0_4
 (17 3)  (383 259)  (383 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (392 259)  (392 259)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (393 259)  (393 259)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 259)  (394 259)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 259)  (395 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (397 259)  (397 259)  routing T_7_16.lc_trk_g0_2 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (402 259)  (402 259)  LC_1 Logic Functioning bit
 (37 3)  (403 259)  (403 259)  LC_1 Logic Functioning bit
 (38 3)  (404 259)  (404 259)  LC_1 Logic Functioning bit
 (39 3)  (405 259)  (405 259)  LC_1 Logic Functioning bit
 (40 3)  (406 259)  (406 259)  LC_1 Logic Functioning bit
 (41 3)  (407 259)  (407 259)  LC_1 Logic Functioning bit
 (22 4)  (388 260)  (388 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (390 260)  (390 260)  routing T_7_16.bot_op_3 <X> T_7_16.lc_trk_g1_3
 (26 4)  (392 260)  (392 260)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (394 260)  (394 260)  routing T_7_16.lc_trk_g2_3 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 260)  (395 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (397 260)  (397 260)  routing T_7_16.lc_trk_g0_5 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 260)  (398 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (406 260)  (406 260)  LC_2 Logic Functioning bit
 (41 4)  (407 260)  (407 260)  LC_2 Logic Functioning bit
 (42 4)  (408 260)  (408 260)  LC_2 Logic Functioning bit
 (43 4)  (409 260)  (409 260)  LC_2 Logic Functioning bit
 (26 5)  (392 261)  (392 261)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (393 261)  (393 261)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 261)  (395 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (396 261)  (396 261)  routing T_7_16.lc_trk_g2_3 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (406 261)  (406 261)  LC_2 Logic Functioning bit
 (42 5)  (408 261)  (408 261)  LC_2 Logic Functioning bit
 (5 6)  (371 262)  (371 262)  routing T_7_16.sp4_v_b_3 <X> T_7_16.sp4_h_l_38
 (14 6)  (380 262)  (380 262)  routing T_7_16.sp4_h_l_1 <X> T_7_16.lc_trk_g1_4
 (22 6)  (388 262)  (388 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (392 262)  (392 262)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (393 262)  (393 262)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (394 262)  (394 262)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 262)  (395 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (397 262)  (397 262)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 262)  (398 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 262)  (399 262)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 262)  (402 262)  LC_3 Logic Functioning bit
 (38 6)  (404 262)  (404 262)  LC_3 Logic Functioning bit
 (39 6)  (405 262)  (405 262)  LC_3 Logic Functioning bit
 (40 6)  (406 262)  (406 262)  LC_3 Logic Functioning bit
 (41 6)  (407 262)  (407 262)  LC_3 Logic Functioning bit
 (45 6)  (411 262)  (411 262)  LC_3 Logic Functioning bit
 (50 6)  (416 262)  (416 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (381 263)  (381 263)  routing T_7_16.sp4_h_l_1 <X> T_7_16.lc_trk_g1_4
 (16 7)  (382 263)  (382 263)  routing T_7_16.sp4_h_l_1 <X> T_7_16.lc_trk_g1_4
 (17 7)  (383 263)  (383 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (393 263)  (393 263)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 263)  (395 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 263)  (396 263)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (397 263)  (397 263)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (402 263)  (402 263)  LC_3 Logic Functioning bit
 (37 7)  (403 263)  (403 263)  LC_3 Logic Functioning bit
 (38 7)  (404 263)  (404 263)  LC_3 Logic Functioning bit
 (39 7)  (405 263)  (405 263)  LC_3 Logic Functioning bit
 (40 7)  (406 263)  (406 263)  LC_3 Logic Functioning bit
 (41 7)  (407 263)  (407 263)  LC_3 Logic Functioning bit
 (0 8)  (366 264)  (366 264)  routing T_7_16.glb_netwk_6 <X> T_7_16.glb2local_1
 (1 8)  (367 264)  (367 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (21 8)  (387 264)  (387 264)  routing T_7_16.wire_logic_cluster/lc_3/out <X> T_7_16.lc_trk_g2_3
 (22 8)  (388 264)  (388 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (392 264)  (392 264)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (393 264)  (393 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 264)  (394 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 264)  (395 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 264)  (396 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (398 264)  (398 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (1 9)  (367 265)  (367 265)  routing T_7_16.glb_netwk_6 <X> T_7_16.glb2local_1
 (22 9)  (388 265)  (388 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (391 265)  (391 265)  routing T_7_16.sp4_r_v_b_34 <X> T_7_16.lc_trk_g2_2
 (29 9)  (395 265)  (395 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (397 265)  (397 265)  routing T_7_16.lc_trk_g0_3 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (403 265)  (403 265)  LC_4 Logic Functioning bit
 (39 9)  (405 265)  (405 265)  LC_4 Logic Functioning bit
 (47 9)  (413 265)  (413 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (11 10)  (377 266)  (377 266)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_v_t_45
 (13 10)  (379 266)  (379 266)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_v_t_45
 (14 10)  (380 266)  (380 266)  routing T_7_16.sp4_v_b_36 <X> T_7_16.lc_trk_g2_4
 (11 11)  (377 267)  (377 267)  routing T_7_16.sp4_h_r_0 <X> T_7_16.sp4_h_l_45
 (12 11)  (378 267)  (378 267)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_v_t_45
 (13 11)  (379 267)  (379 267)  routing T_7_16.sp4_h_r_0 <X> T_7_16.sp4_h_l_45
 (14 11)  (380 267)  (380 267)  routing T_7_16.sp4_v_b_36 <X> T_7_16.lc_trk_g2_4
 (16 11)  (382 267)  (382 267)  routing T_7_16.sp4_v_b_36 <X> T_7_16.lc_trk_g2_4
 (17 11)  (383 267)  (383 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (388 267)  (388 267)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (390 267)  (390 267)  routing T_7_16.tnr_op_6 <X> T_7_16.lc_trk_g2_6
 (3 12)  (369 268)  (369 268)  routing T_7_16.sp12_v_b_1 <X> T_7_16.sp12_h_r_1
 (11 12)  (377 268)  (377 268)  routing T_7_16.sp4_v_t_38 <X> T_7_16.sp4_v_b_11
 (13 12)  (379 268)  (379 268)  routing T_7_16.sp4_v_t_38 <X> T_7_16.sp4_v_b_11
 (17 12)  (383 268)  (383 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (384 268)  (384 268)  routing T_7_16.wire_logic_cluster/lc_1/out <X> T_7_16.lc_trk_g3_1
 (21 12)  (387 268)  (387 268)  routing T_7_16.sp4_h_r_35 <X> T_7_16.lc_trk_g3_3
 (22 12)  (388 268)  (388 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (389 268)  (389 268)  routing T_7_16.sp4_h_r_35 <X> T_7_16.lc_trk_g3_3
 (24 12)  (390 268)  (390 268)  routing T_7_16.sp4_h_r_35 <X> T_7_16.lc_trk_g3_3
 (26 12)  (392 268)  (392 268)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (393 268)  (393 268)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 268)  (394 268)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 268)  (395 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (397 268)  (397 268)  routing T_7_16.lc_trk_g0_5 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 268)  (398 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (407 268)  (407 268)  LC_6 Logic Functioning bit
 (42 12)  (408 268)  (408 268)  LC_6 Logic Functioning bit
 (3 13)  (369 269)  (369 269)  routing T_7_16.sp12_v_b_1 <X> T_7_16.sp12_h_r_1
 (14 13)  (380 269)  (380 269)  routing T_7_16.sp12_v_b_16 <X> T_7_16.lc_trk_g3_0
 (16 13)  (382 269)  (382 269)  routing T_7_16.sp12_v_b_16 <X> T_7_16.lc_trk_g3_0
 (17 13)  (383 269)  (383 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 13)  (392 269)  (392 269)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (393 269)  (393 269)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 269)  (394 269)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 269)  (395 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (398 269)  (398 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (400 269)  (400 269)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.input_2_6
 (35 13)  (401 269)  (401 269)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.input_2_6
 (40 13)  (406 269)  (406 269)  LC_6 Logic Functioning bit
 (42 13)  (408 269)  (408 269)  LC_6 Logic Functioning bit
 (9 14)  (375 270)  (375 270)  routing T_7_16.sp4_h_r_7 <X> T_7_16.sp4_h_l_47
 (10 14)  (376 270)  (376 270)  routing T_7_16.sp4_h_r_7 <X> T_7_16.sp4_h_l_47
 (14 14)  (380 270)  (380 270)  routing T_7_16.sp12_v_t_3 <X> T_7_16.lc_trk_g3_4
 (21 14)  (387 270)  (387 270)  routing T_7_16.wire_logic_cluster/lc_7/out <X> T_7_16.lc_trk_g3_7
 (22 14)  (388 270)  (388 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (391 270)  (391 270)  routing T_7_16.sp4_v_b_30 <X> T_7_16.lc_trk_g3_6
 (26 14)  (392 270)  (392 270)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (393 270)  (393 270)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 270)  (395 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (398 270)  (398 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 270)  (399 270)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 270)  (402 270)  LC_7 Logic Functioning bit
 (37 14)  (403 270)  (403 270)  LC_7 Logic Functioning bit
 (42 14)  (408 270)  (408 270)  LC_7 Logic Functioning bit
 (43 14)  (409 270)  (409 270)  LC_7 Logic Functioning bit
 (45 14)  (411 270)  (411 270)  LC_7 Logic Functioning bit
 (50 14)  (416 270)  (416 270)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (380 271)  (380 271)  routing T_7_16.sp12_v_t_3 <X> T_7_16.lc_trk_g3_4
 (15 15)  (381 271)  (381 271)  routing T_7_16.sp12_v_t_3 <X> T_7_16.lc_trk_g3_4
 (17 15)  (383 271)  (383 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (388 271)  (388 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (389 271)  (389 271)  routing T_7_16.sp4_v_b_30 <X> T_7_16.lc_trk_g3_6
 (26 15)  (392 271)  (392 271)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (393 271)  (393 271)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 271)  (394 271)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 271)  (395 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 271)  (396 271)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (397 271)  (397 271)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (402 271)  (402 271)  LC_7 Logic Functioning bit
 (42 15)  (408 271)  (408 271)  LC_7 Logic Functioning bit
 (43 15)  (409 271)  (409 271)  LC_7 Logic Functioning bit


LogicTile_8_16

 (17 0)  (437 256)  (437 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (438 256)  (438 256)  routing T_8_16.wire_logic_cluster/lc_1/out <X> T_8_16.lc_trk_g0_1
 (25 0)  (445 256)  (445 256)  routing T_8_16.wire_logic_cluster/lc_2/out <X> T_8_16.lc_trk_g0_2
 (26 0)  (446 256)  (446 256)  routing T_8_16.lc_trk_g0_6 <X> T_8_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (447 256)  (447 256)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 256)  (448 256)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 256)  (449 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (451 256)  (451 256)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 256)  (452 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 256)  (453 256)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (456 256)  (456 256)  LC_0 Logic Functioning bit
 (37 0)  (457 256)  (457 256)  LC_0 Logic Functioning bit
 (41 0)  (461 256)  (461 256)  LC_0 Logic Functioning bit
 (42 0)  (462 256)  (462 256)  LC_0 Logic Functioning bit
 (43 0)  (463 256)  (463 256)  LC_0 Logic Functioning bit
 (45 0)  (465 256)  (465 256)  LC_0 Logic Functioning bit
 (47 0)  (467 256)  (467 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (434 257)  (434 257)  routing T_8_16.top_op_0 <X> T_8_16.lc_trk_g0_0
 (15 1)  (435 257)  (435 257)  routing T_8_16.top_op_0 <X> T_8_16.lc_trk_g0_0
 (17 1)  (437 257)  (437 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (442 257)  (442 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (446 257)  (446 257)  routing T_8_16.lc_trk_g0_6 <X> T_8_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 257)  (449 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 257)  (450 257)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (452 257)  (452 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (453 257)  (453 257)  routing T_8_16.lc_trk_g2_0 <X> T_8_16.input_2_0
 (36 1)  (456 257)  (456 257)  LC_0 Logic Functioning bit
 (37 1)  (457 257)  (457 257)  LC_0 Logic Functioning bit
 (43 1)  (463 257)  (463 257)  LC_0 Logic Functioning bit
 (0 2)  (420 258)  (420 258)  routing T_8_16.glb_netwk_7 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (1 2)  (421 258)  (421 258)  routing T_8_16.glb_netwk_7 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (2 2)  (422 258)  (422 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (429 258)  (429 258)  routing T_8_16.sp4_h_r_10 <X> T_8_16.sp4_h_l_36
 (10 2)  (430 258)  (430 258)  routing T_8_16.sp4_h_r_10 <X> T_8_16.sp4_h_l_36
 (17 2)  (437 258)  (437 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (438 258)  (438 258)  routing T_8_16.wire_logic_cluster/lc_5/out <X> T_8_16.lc_trk_g0_5
 (25 2)  (445 258)  (445 258)  routing T_8_16.bnr_op_6 <X> T_8_16.lc_trk_g0_6
 (26 2)  (446 258)  (446 258)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (447 258)  (447 258)  routing T_8_16.lc_trk_g1_5 <X> T_8_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 258)  (449 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 258)  (450 258)  routing T_8_16.lc_trk_g1_5 <X> T_8_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (452 258)  (452 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 258)  (453 258)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 258)  (456 258)  LC_1 Logic Functioning bit
 (37 2)  (457 258)  (457 258)  LC_1 Logic Functioning bit
 (42 2)  (462 258)  (462 258)  LC_1 Logic Functioning bit
 (43 2)  (463 258)  (463 258)  LC_1 Logic Functioning bit
 (45 2)  (465 258)  (465 258)  LC_1 Logic Functioning bit
 (46 2)  (466 258)  (466 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (420 259)  (420 259)  routing T_8_16.glb_netwk_7 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (4 3)  (424 259)  (424 259)  routing T_8_16.sp4_v_b_7 <X> T_8_16.sp4_h_l_37
 (14 3)  (434 259)  (434 259)  routing T_8_16.top_op_4 <X> T_8_16.lc_trk_g0_4
 (15 3)  (435 259)  (435 259)  routing T_8_16.top_op_4 <X> T_8_16.lc_trk_g0_4
 (17 3)  (437 259)  (437 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (442 259)  (442 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (445 259)  (445 259)  routing T_8_16.bnr_op_6 <X> T_8_16.lc_trk_g0_6
 (28 3)  (448 259)  (448 259)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 259)  (449 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (451 259)  (451 259)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (452 259)  (452 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (456 259)  (456 259)  LC_1 Logic Functioning bit
 (37 3)  (457 259)  (457 259)  LC_1 Logic Functioning bit
 (38 3)  (458 259)  (458 259)  LC_1 Logic Functioning bit
 (42 3)  (462 259)  (462 259)  LC_1 Logic Functioning bit
 (22 4)  (442 260)  (442 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (444 260)  (444 260)  routing T_8_16.bot_op_3 <X> T_8_16.lc_trk_g1_3
 (27 4)  (447 260)  (447 260)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 260)  (448 260)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 260)  (449 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (451 260)  (451 260)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 260)  (452 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 260)  (453 260)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (456 260)  (456 260)  LC_2 Logic Functioning bit
 (37 4)  (457 260)  (457 260)  LC_2 Logic Functioning bit
 (41 4)  (461 260)  (461 260)  LC_2 Logic Functioning bit
 (42 4)  (462 260)  (462 260)  LC_2 Logic Functioning bit
 (43 4)  (463 260)  (463 260)  LC_2 Logic Functioning bit
 (45 4)  (465 260)  (465 260)  LC_2 Logic Functioning bit
 (47 4)  (467 260)  (467 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (446 261)  (446 261)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (447 261)  (447 261)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 261)  (449 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 261)  (450 261)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (452 261)  (452 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (455 261)  (455 261)  routing T_8_16.lc_trk_g0_2 <X> T_8_16.input_2_2
 (36 5)  (456 261)  (456 261)  LC_2 Logic Functioning bit
 (37 5)  (457 261)  (457 261)  LC_2 Logic Functioning bit
 (43 5)  (463 261)  (463 261)  LC_2 Logic Functioning bit
 (15 6)  (435 262)  (435 262)  routing T_8_16.sp4_h_r_21 <X> T_8_16.lc_trk_g1_5
 (16 6)  (436 262)  (436 262)  routing T_8_16.sp4_h_r_21 <X> T_8_16.lc_trk_g1_5
 (17 6)  (437 262)  (437 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (438 262)  (438 262)  routing T_8_16.sp4_h_r_21 <X> T_8_16.lc_trk_g1_5
 (18 7)  (438 263)  (438 263)  routing T_8_16.sp4_h_r_21 <X> T_8_16.lc_trk_g1_5
 (14 8)  (434 264)  (434 264)  routing T_8_16.wire_logic_cluster/lc_0/out <X> T_8_16.lc_trk_g2_0
 (17 9)  (437 265)  (437 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (442 265)  (442 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (443 265)  (443 265)  routing T_8_16.sp12_v_t_9 <X> T_8_16.lc_trk_g2_2
 (13 10)  (433 266)  (433 266)  routing T_8_16.sp4_h_r_8 <X> T_8_16.sp4_v_t_45
 (14 10)  (434 266)  (434 266)  routing T_8_16.sp12_v_t_3 <X> T_8_16.lc_trk_g2_4
 (15 10)  (435 266)  (435 266)  routing T_8_16.sp4_h_l_24 <X> T_8_16.lc_trk_g2_5
 (16 10)  (436 266)  (436 266)  routing T_8_16.sp4_h_l_24 <X> T_8_16.lc_trk_g2_5
 (17 10)  (437 266)  (437 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (438 266)  (438 266)  routing T_8_16.sp4_h_l_24 <X> T_8_16.lc_trk_g2_5
 (21 10)  (441 266)  (441 266)  routing T_8_16.wire_logic_cluster/lc_7/out <X> T_8_16.lc_trk_g2_7
 (22 10)  (442 266)  (442 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (446 266)  (446 266)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (448 266)  (448 266)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 266)  (449 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 266)  (450 266)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 266)  (452 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 266)  (453 266)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (455 266)  (455 266)  routing T_8_16.lc_trk_g0_5 <X> T_8_16.input_2_5
 (36 10)  (456 266)  (456 266)  LC_5 Logic Functioning bit
 (37 10)  (457 266)  (457 266)  LC_5 Logic Functioning bit
 (42 10)  (462 266)  (462 266)  LC_5 Logic Functioning bit
 (43 10)  (463 266)  (463 266)  LC_5 Logic Functioning bit
 (45 10)  (465 266)  (465 266)  LC_5 Logic Functioning bit
 (48 10)  (468 266)  (468 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (12 11)  (432 267)  (432 267)  routing T_8_16.sp4_h_r_8 <X> T_8_16.sp4_v_t_45
 (14 11)  (434 267)  (434 267)  routing T_8_16.sp12_v_t_3 <X> T_8_16.lc_trk_g2_4
 (15 11)  (435 267)  (435 267)  routing T_8_16.sp12_v_t_3 <X> T_8_16.lc_trk_g2_4
 (17 11)  (437 267)  (437 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (28 11)  (448 267)  (448 267)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 267)  (449 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (451 267)  (451 267)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (452 267)  (452 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (456 267)  (456 267)  LC_5 Logic Functioning bit
 (37 11)  (457 267)  (457 267)  LC_5 Logic Functioning bit
 (38 11)  (458 267)  (458 267)  LC_5 Logic Functioning bit
 (42 11)  (462 267)  (462 267)  LC_5 Logic Functioning bit
 (10 12)  (430 268)  (430 268)  routing T_8_16.sp4_v_t_40 <X> T_8_16.sp4_h_r_10
 (22 13)  (442 269)  (442 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (443 269)  (443 269)  routing T_8_16.sp12_v_t_9 <X> T_8_16.lc_trk_g3_2
 (1 14)  (421 270)  (421 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (423 270)  (423 270)  routing T_8_16.sp12_h_r_1 <X> T_8_16.sp12_v_t_22
 (26 14)  (446 270)  (446 270)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (449 270)  (449 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (452 270)  (452 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 270)  (453 270)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (455 270)  (455 270)  routing T_8_16.lc_trk_g2_7 <X> T_8_16.input_2_7
 (36 14)  (456 270)  (456 270)  LC_7 Logic Functioning bit
 (37 14)  (457 270)  (457 270)  LC_7 Logic Functioning bit
 (42 14)  (462 270)  (462 270)  LC_7 Logic Functioning bit
 (43 14)  (463 270)  (463 270)  LC_7 Logic Functioning bit
 (45 14)  (465 270)  (465 270)  LC_7 Logic Functioning bit
 (48 14)  (468 270)  (468 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (1 15)  (421 271)  (421 271)  routing T_8_16.lc_trk_g0_4 <X> T_8_16.wire_logic_cluster/lc_7/s_r
 (3 15)  (423 271)  (423 271)  routing T_8_16.sp12_h_r_1 <X> T_8_16.sp12_v_t_22
 (28 15)  (448 271)  (448 271)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 271)  (449 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (451 271)  (451 271)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 271)  (452 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (453 271)  (453 271)  routing T_8_16.lc_trk_g2_7 <X> T_8_16.input_2_7
 (35 15)  (455 271)  (455 271)  routing T_8_16.lc_trk_g2_7 <X> T_8_16.input_2_7
 (36 15)  (456 271)  (456 271)  LC_7 Logic Functioning bit
 (37 15)  (457 271)  (457 271)  LC_7 Logic Functioning bit
 (38 15)  (458 271)  (458 271)  LC_7 Logic Functioning bit
 (42 15)  (462 271)  (462 271)  LC_7 Logic Functioning bit


LogicTile_9_16

 (21 0)  (495 256)  (495 256)  routing T_9_16.sp4_h_r_19 <X> T_9_16.lc_trk_g0_3
 (22 0)  (496 256)  (496 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (497 256)  (497 256)  routing T_9_16.sp4_h_r_19 <X> T_9_16.lc_trk_g0_3
 (24 0)  (498 256)  (498 256)  routing T_9_16.sp4_h_r_19 <X> T_9_16.lc_trk_g0_3
 (21 1)  (495 257)  (495 257)  routing T_9_16.sp4_h_r_19 <X> T_9_16.lc_trk_g0_3
 (0 2)  (474 258)  (474 258)  routing T_9_16.glb_netwk_7 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (1 2)  (475 258)  (475 258)  routing T_9_16.glb_netwk_7 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (476 258)  (476 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (485 258)  (485 258)  routing T_9_16.sp4_v_b_11 <X> T_9_16.sp4_v_t_39
 (14 2)  (488 258)  (488 258)  routing T_9_16.wire_logic_cluster/lc_4/out <X> T_9_16.lc_trk_g0_4
 (15 2)  (489 258)  (489 258)  routing T_9_16.sp12_h_r_5 <X> T_9_16.lc_trk_g0_5
 (17 2)  (491 258)  (491 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (492 258)  (492 258)  routing T_9_16.sp12_h_r_5 <X> T_9_16.lc_trk_g0_5
 (0 3)  (474 259)  (474 259)  routing T_9_16.glb_netwk_7 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (8 3)  (482 259)  (482 259)  routing T_9_16.sp4_h_r_7 <X> T_9_16.sp4_v_t_36
 (9 3)  (483 259)  (483 259)  routing T_9_16.sp4_h_r_7 <X> T_9_16.sp4_v_t_36
 (10 3)  (484 259)  (484 259)  routing T_9_16.sp4_h_r_7 <X> T_9_16.sp4_v_t_36
 (12 3)  (486 259)  (486 259)  routing T_9_16.sp4_v_b_11 <X> T_9_16.sp4_v_t_39
 (17 3)  (491 259)  (491 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (492 259)  (492 259)  routing T_9_16.sp12_h_r_5 <X> T_9_16.lc_trk_g0_5
 (22 3)  (496 259)  (496 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (497 259)  (497 259)  routing T_9_16.sp12_h_r_14 <X> T_9_16.lc_trk_g0_6
 (21 4)  (495 260)  (495 260)  routing T_9_16.sp4_h_r_19 <X> T_9_16.lc_trk_g1_3
 (22 4)  (496 260)  (496 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (497 260)  (497 260)  routing T_9_16.sp4_h_r_19 <X> T_9_16.lc_trk_g1_3
 (24 4)  (498 260)  (498 260)  routing T_9_16.sp4_h_r_19 <X> T_9_16.lc_trk_g1_3
 (32 4)  (506 260)  (506 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 260)  (507 260)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (508 260)  (508 260)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (510 260)  (510 260)  LC_2 Logic Functioning bit
 (38 4)  (512 260)  (512 260)  LC_2 Logic Functioning bit
 (45 4)  (519 260)  (519 260)  LC_2 Logic Functioning bit
 (46 4)  (520 260)  (520 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (495 261)  (495 261)  routing T_9_16.sp4_h_r_19 <X> T_9_16.lc_trk_g1_3
 (26 5)  (500 261)  (500 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (501 261)  (501 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (502 261)  (502 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 261)  (503 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (505 261)  (505 261)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (511 261)  (511 261)  LC_2 Logic Functioning bit
 (39 5)  (513 261)  (513 261)  LC_2 Logic Functioning bit
 (44 5)  (518 261)  (518 261)  LC_2 Logic Functioning bit
 (51 5)  (525 261)  (525 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (477 262)  (477 262)  routing T_9_16.sp12_h_r_0 <X> T_9_16.sp12_v_t_23
 (17 6)  (491 262)  (491 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (499 262)  (499 262)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g1_6
 (3 7)  (477 263)  (477 263)  routing T_9_16.sp12_h_r_0 <X> T_9_16.sp12_v_t_23
 (8 7)  (482 263)  (482 263)  routing T_9_16.sp4_v_b_1 <X> T_9_16.sp4_v_t_41
 (10 7)  (484 263)  (484 263)  routing T_9_16.sp4_v_b_1 <X> T_9_16.sp4_v_t_41
 (22 7)  (496 263)  (496 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (497 263)  (497 263)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g1_6
 (25 7)  (499 263)  (499 263)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g1_6
 (27 8)  (501 264)  (501 264)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 264)  (502 264)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 264)  (503 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 264)  (504 264)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (505 264)  (505 264)  routing T_9_16.lc_trk_g0_5 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 264)  (506 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (509 264)  (509 264)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.input_2_4
 (37 8)  (511 264)  (511 264)  LC_4 Logic Functioning bit
 (41 8)  (515 264)  (515 264)  LC_4 Logic Functioning bit
 (42 8)  (516 264)  (516 264)  LC_4 Logic Functioning bit
 (43 8)  (517 264)  (517 264)  LC_4 Logic Functioning bit
 (45 8)  (519 264)  (519 264)  LC_4 Logic Functioning bit
 (46 8)  (520 264)  (520 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (500 265)  (500 265)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (501 265)  (501 265)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 265)  (503 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (504 265)  (504 265)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (506 265)  (506 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (510 265)  (510 265)  LC_4 Logic Functioning bit
 (37 9)  (511 265)  (511 265)  LC_4 Logic Functioning bit
 (39 9)  (513 265)  (513 265)  LC_4 Logic Functioning bit
 (43 9)  (517 265)  (517 265)  LC_4 Logic Functioning bit
 (4 10)  (478 266)  (478 266)  routing T_9_16.sp4_v_b_10 <X> T_9_16.sp4_v_t_43
 (6 10)  (480 266)  (480 266)  routing T_9_16.sp4_v_b_10 <X> T_9_16.sp4_v_t_43
 (11 10)  (485 266)  (485 266)  routing T_9_16.sp4_v_b_5 <X> T_9_16.sp4_v_t_45
 (17 10)  (491 266)  (491 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (492 266)  (492 266)  routing T_9_16.wire_logic_cluster/lc_5/out <X> T_9_16.lc_trk_g2_5
 (25 10)  (499 266)  (499 266)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g2_6
 (29 10)  (503 266)  (503 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 266)  (504 266)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (505 266)  (505 266)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 266)  (506 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (508 266)  (508 266)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (509 266)  (509 266)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.input_2_5
 (37 10)  (511 266)  (511 266)  LC_5 Logic Functioning bit
 (41 10)  (515 266)  (515 266)  LC_5 Logic Functioning bit
 (42 10)  (516 266)  (516 266)  LC_5 Logic Functioning bit
 (43 10)  (517 266)  (517 266)  LC_5 Logic Functioning bit
 (45 10)  (519 266)  (519 266)  LC_5 Logic Functioning bit
 (46 10)  (520 266)  (520 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (9 11)  (483 267)  (483 267)  routing T_9_16.sp4_v_b_7 <X> T_9_16.sp4_v_t_42
 (12 11)  (486 267)  (486 267)  routing T_9_16.sp4_v_b_5 <X> T_9_16.sp4_v_t_45
 (22 11)  (496 267)  (496 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (500 267)  (500 267)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 267)  (503 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 267)  (504 267)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (506 267)  (506 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (507 267)  (507 267)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.input_2_5
 (36 11)  (510 267)  (510 267)  LC_5 Logic Functioning bit
 (37 11)  (511 267)  (511 267)  LC_5 Logic Functioning bit
 (39 11)  (513 267)  (513 267)  LC_5 Logic Functioning bit
 (43 11)  (517 267)  (517 267)  LC_5 Logic Functioning bit
 (22 12)  (496 268)  (496 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (499 268)  (499 268)  routing T_9_16.wire_logic_cluster/lc_2/out <X> T_9_16.lc_trk_g3_2
 (27 12)  (501 268)  (501 268)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 268)  (502 268)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 268)  (503 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (505 268)  (505 268)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 268)  (506 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (508 268)  (508 268)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (509 268)  (509 268)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (37 12)  (511 268)  (511 268)  LC_6 Logic Functioning bit
 (41 12)  (515 268)  (515 268)  LC_6 Logic Functioning bit
 (42 12)  (516 268)  (516 268)  LC_6 Logic Functioning bit
 (43 12)  (517 268)  (517 268)  LC_6 Logic Functioning bit
 (45 12)  (519 268)  (519 268)  LC_6 Logic Functioning bit
 (51 12)  (525 268)  (525 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (491 269)  (491 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (496 269)  (496 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (500 269)  (500 269)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (501 269)  (501 269)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 269)  (503 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (505 269)  (505 269)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (506 269)  (506 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (507 269)  (507 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (35 13)  (509 269)  (509 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (36 13)  (510 269)  (510 269)  LC_6 Logic Functioning bit
 (37 13)  (511 269)  (511 269)  LC_6 Logic Functioning bit
 (39 13)  (513 269)  (513 269)  LC_6 Logic Functioning bit
 (43 13)  (517 269)  (517 269)  LC_6 Logic Functioning bit
 (0 14)  (474 270)  (474 270)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 270)  (475 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (485 270)  (485 270)  routing T_9_16.sp4_v_b_3 <X> T_9_16.sp4_v_t_46
 (13 14)  (487 270)  (487 270)  routing T_9_16.sp4_v_b_3 <X> T_9_16.sp4_v_t_46
 (0 15)  (474 271)  (474 271)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (496 271)  (496 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (497 271)  (497 271)  routing T_9_16.sp12_v_b_14 <X> T_9_16.lc_trk_g3_6


LogicTile_10_16

 (27 0)  (555 256)  (555 256)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 256)  (557 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (560 256)  (560 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (564 256)  (564 256)  LC_0 Logic Functioning bit
 (39 0)  (567 256)  (567 256)  LC_0 Logic Functioning bit
 (41 0)  (569 256)  (569 256)  LC_0 Logic Functioning bit
 (42 0)  (570 256)  (570 256)  LC_0 Logic Functioning bit
 (44 0)  (572 256)  (572 256)  LC_0 Logic Functioning bit
 (45 0)  (573 256)  (573 256)  LC_0 Logic Functioning bit
 (32 1)  (560 257)  (560 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (562 257)  (562 257)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.input_2_0
 (36 1)  (564 257)  (564 257)  LC_0 Logic Functioning bit
 (39 1)  (567 257)  (567 257)  LC_0 Logic Functioning bit
 (41 1)  (569 257)  (569 257)  LC_0 Logic Functioning bit
 (42 1)  (570 257)  (570 257)  LC_0 Logic Functioning bit
 (47 1)  (575 257)  (575 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (577 257)  (577 257)  Carry_In_Mux bit 

 (0 2)  (528 258)  (528 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (529 258)  (529 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (530 258)  (530 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (560 258)  (560 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (564 258)  (564 258)  LC_1 Logic Functioning bit
 (37 2)  (565 258)  (565 258)  LC_1 Logic Functioning bit
 (38 2)  (566 258)  (566 258)  LC_1 Logic Functioning bit
 (39 2)  (567 258)  (567 258)  LC_1 Logic Functioning bit
 (45 2)  (573 258)  (573 258)  LC_1 Logic Functioning bit
 (46 2)  (574 258)  (574 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (528 259)  (528 259)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (36 3)  (564 259)  (564 259)  LC_1 Logic Functioning bit
 (37 3)  (565 259)  (565 259)  LC_1 Logic Functioning bit
 (38 3)  (566 259)  (566 259)  LC_1 Logic Functioning bit
 (39 3)  (567 259)  (567 259)  LC_1 Logic Functioning bit
 (0 4)  (528 260)  (528 260)  routing T_10_16.glb_netwk_5 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (1 4)  (529 260)  (529 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (14 4)  (542 260)  (542 260)  routing T_10_16.bnr_op_0 <X> T_10_16.lc_trk_g1_0
 (17 4)  (545 260)  (545 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (546 260)  (546 260)  routing T_10_16.bnr_op_1 <X> T_10_16.lc_trk_g1_1
 (14 5)  (542 261)  (542 261)  routing T_10_16.bnr_op_0 <X> T_10_16.lc_trk_g1_0
 (17 5)  (545 261)  (545 261)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (546 261)  (546 261)  routing T_10_16.bnr_op_1 <X> T_10_16.lc_trk_g1_1
 (4 8)  (532 264)  (532 264)  routing T_10_16.sp4_v_t_43 <X> T_10_16.sp4_v_b_6
 (8 11)  (536 267)  (536 267)  routing T_10_16.sp4_h_r_7 <X> T_10_16.sp4_v_t_42
 (9 11)  (537 267)  (537 267)  routing T_10_16.sp4_h_r_7 <X> T_10_16.sp4_v_t_42
 (0 14)  (528 270)  (528 270)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 270)  (529 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (528 271)  (528 271)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/s_r


LogicTile_11_16

 (17 0)  (599 256)  (599 256)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (600 256)  (600 256)  routing T_11_16.bnr_op_1 <X> T_11_16.lc_trk_g0_1
 (21 0)  (603 256)  (603 256)  routing T_11_16.bnr_op_3 <X> T_11_16.lc_trk_g0_3
 (22 0)  (604 256)  (604 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (607 256)  (607 256)  routing T_11_16.bnr_op_2 <X> T_11_16.lc_trk_g0_2
 (29 0)  (611 256)  (611 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (626 256)  (626 256)  LC_0 Logic Functioning bit
 (18 1)  (600 257)  (600 257)  routing T_11_16.bnr_op_1 <X> T_11_16.lc_trk_g0_1
 (21 1)  (603 257)  (603 257)  routing T_11_16.bnr_op_3 <X> T_11_16.lc_trk_g0_3
 (22 1)  (604 257)  (604 257)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (607 257)  (607 257)  routing T_11_16.bnr_op_2 <X> T_11_16.lc_trk_g0_2
 (32 1)  (614 257)  (614 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (615 257)  (615 257)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_0
 (34 1)  (616 257)  (616 257)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_0
 (35 1)  (617 257)  (617 257)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_0
 (0 2)  (582 258)  (582 258)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (583 258)  (583 258)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (584 258)  (584 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (596 258)  (596 258)  routing T_11_16.bnr_op_4 <X> T_11_16.lc_trk_g0_4
 (17 2)  (599 258)  (599 258)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (600 258)  (600 258)  routing T_11_16.bnr_op_5 <X> T_11_16.lc_trk_g0_5
 (21 2)  (603 258)  (603 258)  routing T_11_16.bnr_op_7 <X> T_11_16.lc_trk_g0_7
 (22 2)  (604 258)  (604 258)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (607 258)  (607 258)  routing T_11_16.bnr_op_6 <X> T_11_16.lc_trk_g0_6
 (29 2)  (611 258)  (611 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (614 258)  (614 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (618 258)  (618 258)  LC_1 Logic Functioning bit
 (39 2)  (621 258)  (621 258)  LC_1 Logic Functioning bit
 (41 2)  (623 258)  (623 258)  LC_1 Logic Functioning bit
 (42 2)  (624 258)  (624 258)  LC_1 Logic Functioning bit
 (44 2)  (626 258)  (626 258)  LC_1 Logic Functioning bit
 (45 2)  (627 258)  (627 258)  LC_1 Logic Functioning bit
 (46 2)  (628 258)  (628 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (582 259)  (582 259)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (14 3)  (596 259)  (596 259)  routing T_11_16.bnr_op_4 <X> T_11_16.lc_trk_g0_4
 (17 3)  (599 259)  (599 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (600 259)  (600 259)  routing T_11_16.bnr_op_5 <X> T_11_16.lc_trk_g0_5
 (21 3)  (603 259)  (603 259)  routing T_11_16.bnr_op_7 <X> T_11_16.lc_trk_g0_7
 (22 3)  (604 259)  (604 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (607 259)  (607 259)  routing T_11_16.bnr_op_6 <X> T_11_16.lc_trk_g0_6
 (30 3)  (612 259)  (612 259)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (614 259)  (614 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (618 259)  (618 259)  LC_1 Logic Functioning bit
 (39 3)  (621 259)  (621 259)  LC_1 Logic Functioning bit
 (41 3)  (623 259)  (623 259)  LC_1 Logic Functioning bit
 (42 3)  (624 259)  (624 259)  LC_1 Logic Functioning bit
 (0 4)  (582 260)  (582 260)  routing T_11_16.glb_netwk_5 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (1 4)  (583 260)  (583 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (29 4)  (611 260)  (611 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (614 260)  (614 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (618 260)  (618 260)  LC_2 Logic Functioning bit
 (39 4)  (621 260)  (621 260)  LC_2 Logic Functioning bit
 (41 4)  (623 260)  (623 260)  LC_2 Logic Functioning bit
 (42 4)  (624 260)  (624 260)  LC_2 Logic Functioning bit
 (44 4)  (626 260)  (626 260)  LC_2 Logic Functioning bit
 (45 4)  (627 260)  (627 260)  LC_2 Logic Functioning bit
 (30 5)  (612 261)  (612 261)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (614 261)  (614 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (617 261)  (617 261)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.input_2_2
 (36 5)  (618 261)  (618 261)  LC_2 Logic Functioning bit
 (39 5)  (621 261)  (621 261)  LC_2 Logic Functioning bit
 (41 5)  (623 261)  (623 261)  LC_2 Logic Functioning bit
 (42 5)  (624 261)  (624 261)  LC_2 Logic Functioning bit
 (51 5)  (633 261)  (633 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (29 6)  (611 262)  (611 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (612 262)  (612 262)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (614 262)  (614 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (618 262)  (618 262)  LC_3 Logic Functioning bit
 (39 6)  (621 262)  (621 262)  LC_3 Logic Functioning bit
 (41 6)  (623 262)  (623 262)  LC_3 Logic Functioning bit
 (42 6)  (624 262)  (624 262)  LC_3 Logic Functioning bit
 (44 6)  (626 262)  (626 262)  LC_3 Logic Functioning bit
 (45 6)  (627 262)  (627 262)  LC_3 Logic Functioning bit
 (32 7)  (614 263)  (614 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (617 263)  (617 263)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.input_2_3
 (36 7)  (618 263)  (618 263)  LC_3 Logic Functioning bit
 (39 7)  (621 263)  (621 263)  LC_3 Logic Functioning bit
 (41 7)  (623 263)  (623 263)  LC_3 Logic Functioning bit
 (42 7)  (624 263)  (624 263)  LC_3 Logic Functioning bit
 (51 7)  (633 263)  (633 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (596 264)  (596 264)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g2_0
 (29 8)  (611 264)  (611 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (612 264)  (612 264)  routing T_11_16.lc_trk_g0_5 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (614 264)  (614 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (617 264)  (617 264)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.input_2_4
 (36 8)  (618 264)  (618 264)  LC_4 Logic Functioning bit
 (39 8)  (621 264)  (621 264)  LC_4 Logic Functioning bit
 (41 8)  (623 264)  (623 264)  LC_4 Logic Functioning bit
 (42 8)  (624 264)  (624 264)  LC_4 Logic Functioning bit
 (44 8)  (626 264)  (626 264)  LC_4 Logic Functioning bit
 (45 8)  (627 264)  (627 264)  LC_4 Logic Functioning bit
 (51 8)  (633 264)  (633 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (587 265)  (587 265)  routing T_11_16.sp4_h_r_6 <X> T_11_16.sp4_v_b_6
 (15 9)  (597 265)  (597 265)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g2_0
 (17 9)  (599 265)  (599 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (32 9)  (614 265)  (614 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (618 265)  (618 265)  LC_4 Logic Functioning bit
 (39 9)  (621 265)  (621 265)  LC_4 Logic Functioning bit
 (41 9)  (623 265)  (623 265)  LC_4 Logic Functioning bit
 (42 9)  (624 265)  (624 265)  LC_4 Logic Functioning bit
 (12 10)  (594 266)  (594 266)  routing T_11_16.sp4_v_t_45 <X> T_11_16.sp4_h_l_45
 (29 10)  (611 266)  (611 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (612 266)  (612 266)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (614 266)  (614 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (617 266)  (617 266)  routing T_11_16.lc_trk_g0_5 <X> T_11_16.input_2_5
 (36 10)  (618 266)  (618 266)  LC_5 Logic Functioning bit
 (39 10)  (621 266)  (621 266)  LC_5 Logic Functioning bit
 (41 10)  (623 266)  (623 266)  LC_5 Logic Functioning bit
 (42 10)  (624 266)  (624 266)  LC_5 Logic Functioning bit
 (44 10)  (626 266)  (626 266)  LC_5 Logic Functioning bit
 (45 10)  (627 266)  (627 266)  LC_5 Logic Functioning bit
 (51 10)  (633 266)  (633 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (634 266)  (634 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (593 267)  (593 267)  routing T_11_16.sp4_v_t_45 <X> T_11_16.sp4_h_l_45
 (30 11)  (612 267)  (612 267)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (614 267)  (614 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (618 267)  (618 267)  LC_5 Logic Functioning bit
 (39 11)  (621 267)  (621 267)  LC_5 Logic Functioning bit
 (41 11)  (623 267)  (623 267)  LC_5 Logic Functioning bit
 (42 11)  (624 267)  (624 267)  LC_5 Logic Functioning bit
 (21 12)  (603 268)  (603 268)  routing T_11_16.rgt_op_3 <X> T_11_16.lc_trk_g3_3
 (22 12)  (604 268)  (604 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (606 268)  (606 268)  routing T_11_16.rgt_op_3 <X> T_11_16.lc_trk_g3_3
 (29 12)  (611 268)  (611 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (612 268)  (612 268)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (614 268)  (614 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (617 268)  (617 268)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.input_2_6
 (36 12)  (618 268)  (618 268)  LC_6 Logic Functioning bit
 (39 12)  (621 268)  (621 268)  LC_6 Logic Functioning bit
 (41 12)  (623 268)  (623 268)  LC_6 Logic Functioning bit
 (42 12)  (624 268)  (624 268)  LC_6 Logic Functioning bit
 (44 12)  (626 268)  (626 268)  LC_6 Logic Functioning bit
 (45 12)  (627 268)  (627 268)  LC_6 Logic Functioning bit
 (47 12)  (629 268)  (629 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (30 13)  (612 269)  (612 269)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (614 269)  (614 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (617 269)  (617 269)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.input_2_6
 (36 13)  (618 269)  (618 269)  LC_6 Logic Functioning bit
 (39 13)  (621 269)  (621 269)  LC_6 Logic Functioning bit
 (41 13)  (623 269)  (623 269)  LC_6 Logic Functioning bit
 (42 13)  (624 269)  (624 269)  LC_6 Logic Functioning bit
 (53 13)  (635 269)  (635 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (582 270)  (582 270)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 270)  (583 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (28 14)  (610 270)  (610 270)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 270)  (611 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (614 270)  (614 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (617 270)  (617 270)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.input_2_7
 (36 14)  (618 270)  (618 270)  LC_7 Logic Functioning bit
 (39 14)  (621 270)  (621 270)  LC_7 Logic Functioning bit
 (41 14)  (623 270)  (623 270)  LC_7 Logic Functioning bit
 (42 14)  (624 270)  (624 270)  LC_7 Logic Functioning bit
 (44 14)  (626 270)  (626 270)  LC_7 Logic Functioning bit
 (45 14)  (627 270)  (627 270)  LC_7 Logic Functioning bit
 (47 14)  (629 270)  (629 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (633 270)  (633 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (582 271)  (582 271)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (32 15)  (614 271)  (614 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (617 271)  (617 271)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.input_2_7
 (36 15)  (618 271)  (618 271)  LC_7 Logic Functioning bit
 (39 15)  (621 271)  (621 271)  LC_7 Logic Functioning bit
 (41 15)  (623 271)  (623 271)  LC_7 Logic Functioning bit
 (42 15)  (624 271)  (624 271)  LC_7 Logic Functioning bit


LogicTile_12_16

 (15 0)  (651 256)  (651 256)  routing T_12_16.bot_op_1 <X> T_12_16.lc_trk_g0_1
 (17 0)  (653 256)  (653 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (663 256)  (663 256)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 256)  (665 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (668 256)  (668 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (671 256)  (671 256)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_0
 (36 0)  (672 256)  (672 256)  LC_0 Logic Functioning bit
 (39 0)  (675 256)  (675 256)  LC_0 Logic Functioning bit
 (41 0)  (677 256)  (677 256)  LC_0 Logic Functioning bit
 (42 0)  (678 256)  (678 256)  LC_0 Logic Functioning bit
 (44 0)  (680 256)  (680 256)  LC_0 Logic Functioning bit
 (30 1)  (666 257)  (666 257)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (668 257)  (668 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (669 257)  (669 257)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_0
 (36 1)  (672 257)  (672 257)  LC_0 Logic Functioning bit
 (39 1)  (675 257)  (675 257)  LC_0 Logic Functioning bit
 (41 1)  (677 257)  (677 257)  LC_0 Logic Functioning bit
 (42 1)  (678 257)  (678 257)  LC_0 Logic Functioning bit
 (49 1)  (685 257)  (685 257)  Carry_In_Mux bit 

 (11 2)  (647 258)  (647 258)  routing T_12_16.sp4_h_l_44 <X> T_12_16.sp4_v_t_39
 (32 2)  (668 258)  (668 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (40 2)  (676 258)  (676 258)  LC_1 Logic Functioning bit
 (41 2)  (677 258)  (677 258)  LC_1 Logic Functioning bit
 (42 2)  (678 258)  (678 258)  LC_1 Logic Functioning bit
 (43 2)  (679 258)  (679 258)  LC_1 Logic Functioning bit
 (40 3)  (676 259)  (676 259)  LC_1 Logic Functioning bit
 (41 3)  (677 259)  (677 259)  LC_1 Logic Functioning bit
 (42 3)  (678 259)  (678 259)  LC_1 Logic Functioning bit
 (43 3)  (679 259)  (679 259)  LC_1 Logic Functioning bit
 (22 4)  (658 260)  (658 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (660 260)  (660 260)  routing T_12_16.top_op_3 <X> T_12_16.lc_trk_g1_3
 (25 4)  (661 260)  (661 260)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g1_2
 (35 4)  (671 260)  (671 260)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.input_2_2
 (36 4)  (672 260)  (672 260)  LC_2 Logic Functioning bit
 (37 4)  (673 260)  (673 260)  LC_2 Logic Functioning bit
 (38 4)  (674 260)  (674 260)  LC_2 Logic Functioning bit
 (41 4)  (677 260)  (677 260)  LC_2 Logic Functioning bit
 (42 4)  (678 260)  (678 260)  LC_2 Logic Functioning bit
 (43 4)  (679 260)  (679 260)  LC_2 Logic Functioning bit
 (21 5)  (657 261)  (657 261)  routing T_12_16.top_op_3 <X> T_12_16.lc_trk_g1_3
 (22 5)  (658 261)  (658 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (662 261)  (662 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (663 261)  (663 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 261)  (665 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (668 261)  (668 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (669 261)  (669 261)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.input_2_2
 (34 5)  (670 261)  (670 261)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.input_2_2
 (36 5)  (672 261)  (672 261)  LC_2 Logic Functioning bit
 (37 5)  (673 261)  (673 261)  LC_2 Logic Functioning bit
 (39 5)  (675 261)  (675 261)  LC_2 Logic Functioning bit
 (40 5)  (676 261)  (676 261)  LC_2 Logic Functioning bit
 (42 5)  (678 261)  (678 261)  LC_2 Logic Functioning bit
 (43 5)  (679 261)  (679 261)  LC_2 Logic Functioning bit
 (2 6)  (638 262)  (638 262)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (27 6)  (663 262)  (663 262)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (664 262)  (664 262)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 262)  (665 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (666 262)  (666 262)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (668 262)  (668 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (669 262)  (669 262)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (670 262)  (670 262)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (673 262)  (673 262)  LC_3 Logic Functioning bit
 (39 6)  (675 262)  (675 262)  LC_3 Logic Functioning bit
 (41 6)  (677 262)  (677 262)  LC_3 Logic Functioning bit
 (43 6)  (679 262)  (679 262)  LC_3 Logic Functioning bit
 (29 7)  (665 263)  (665 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (666 263)  (666 263)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (37 7)  (673 263)  (673 263)  LC_3 Logic Functioning bit
 (39 7)  (675 263)  (675 263)  LC_3 Logic Functioning bit
 (41 7)  (677 263)  (677 263)  LC_3 Logic Functioning bit
 (43 7)  (679 263)  (679 263)  LC_3 Logic Functioning bit
 (5 10)  (641 266)  (641 266)  routing T_12_16.sp4_v_t_43 <X> T_12_16.sp4_h_l_43
 (14 10)  (650 266)  (650 266)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g2_4
 (27 10)  (663 266)  (663 266)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (664 266)  (664 266)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (665 266)  (665 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (666 266)  (666 266)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (668 266)  (668 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (670 266)  (670 266)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (672 266)  (672 266)  LC_5 Logic Functioning bit
 (38 10)  (674 266)  (674 266)  LC_5 Logic Functioning bit
 (40 10)  (676 266)  (676 266)  LC_5 Logic Functioning bit
 (42 10)  (678 266)  (678 266)  LC_5 Logic Functioning bit
 (6 11)  (642 267)  (642 267)  routing T_12_16.sp4_v_t_43 <X> T_12_16.sp4_h_l_43
 (14 11)  (650 267)  (650 267)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g2_4
 (16 11)  (652 267)  (652 267)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (653 267)  (653 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (31 11)  (667 267)  (667 267)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (672 267)  (672 267)  LC_5 Logic Functioning bit
 (38 11)  (674 267)  (674 267)  LC_5 Logic Functioning bit
 (40 11)  (676 267)  (676 267)  LC_5 Logic Functioning bit
 (42 11)  (678 267)  (678 267)  LC_5 Logic Functioning bit
 (16 12)  (652 268)  (652 268)  routing T_12_16.sp4_v_b_33 <X> T_12_16.lc_trk_g3_1
 (17 12)  (653 268)  (653 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (654 268)  (654 268)  routing T_12_16.sp4_v_b_33 <X> T_12_16.lc_trk_g3_1
 (18 13)  (654 269)  (654 269)  routing T_12_16.sp4_v_b_33 <X> T_12_16.lc_trk_g3_1
 (15 14)  (651 270)  (651 270)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g3_5
 (17 14)  (653 270)  (653 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (654 270)  (654 270)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g3_5
 (21 14)  (657 270)  (657 270)  routing T_12_16.rgt_op_7 <X> T_12_16.lc_trk_g3_7
 (22 14)  (658 270)  (658 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (660 270)  (660 270)  routing T_12_16.rgt_op_7 <X> T_12_16.lc_trk_g3_7


LogicTile_13_16

 (0 2)  (694 258)  (694 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (695 258)  (695 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (696 258)  (696 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 259)  (694 259)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 4)  (695 260)  (695 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (698 260)  (698 260)  routing T_13_16.sp4_v_t_42 <X> T_13_16.sp4_v_b_3
 (6 4)  (700 260)  (700 260)  routing T_13_16.sp4_v_t_42 <X> T_13_16.sp4_v_b_3
 (16 4)  (710 260)  (710 260)  routing T_13_16.sp12_h_l_14 <X> T_13_16.lc_trk_g1_1
 (17 4)  (711 260)  (711 260)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (715 260)  (715 260)  routing T_13_16.sp12_h_r_3 <X> T_13_16.lc_trk_g1_3
 (22 4)  (716 260)  (716 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (718 260)  (718 260)  routing T_13_16.sp12_h_r_3 <X> T_13_16.lc_trk_g1_3
 (0 5)  (694 261)  (694 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (1 5)  (695 261)  (695 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (18 5)  (712 261)  (712 261)  routing T_13_16.sp12_h_l_14 <X> T_13_16.lc_trk_g1_1
 (21 5)  (715 261)  (715 261)  routing T_13_16.sp12_h_r_3 <X> T_13_16.lc_trk_g1_3
 (31 10)  (725 266)  (725 266)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 266)  (726 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (727 266)  (727 266)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (730 266)  (730 266)  LC_5 Logic Functioning bit
 (37 10)  (731 266)  (731 266)  LC_5 Logic Functioning bit
 (38 10)  (732 266)  (732 266)  LC_5 Logic Functioning bit
 (39 10)  (733 266)  (733 266)  LC_5 Logic Functioning bit
 (45 10)  (739 266)  (739 266)  LC_5 Logic Functioning bit
 (22 11)  (716 267)  (716 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (725 267)  (725 267)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (730 267)  (730 267)  LC_5 Logic Functioning bit
 (37 11)  (731 267)  (731 267)  LC_5 Logic Functioning bit
 (38 11)  (732 267)  (732 267)  LC_5 Logic Functioning bit
 (39 11)  (733 267)  (733 267)  LC_5 Logic Functioning bit
 (44 11)  (738 267)  (738 267)  LC_5 Logic Functioning bit
 (0 14)  (694 270)  (694 270)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 270)  (695 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (32 14)  (726 270)  (726 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (728 270)  (728 270)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (730 270)  (730 270)  LC_7 Logic Functioning bit
 (37 14)  (731 270)  (731 270)  LC_7 Logic Functioning bit
 (38 14)  (732 270)  (732 270)  LC_7 Logic Functioning bit
 (39 14)  (733 270)  (733 270)  LC_7 Logic Functioning bit
 (45 14)  (739 270)  (739 270)  LC_7 Logic Functioning bit
 (48 14)  (742 270)  (742 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (745 270)  (745 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (694 271)  (694 271)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (36 15)  (730 271)  (730 271)  LC_7 Logic Functioning bit
 (37 15)  (731 271)  (731 271)  LC_7 Logic Functioning bit
 (38 15)  (732 271)  (732 271)  LC_7 Logic Functioning bit
 (39 15)  (733 271)  (733 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (17 2)  (765 258)  (765 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 4)  (770 260)  (770 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (772 260)  (772 260)  routing T_14_16.top_op_3 <X> T_14_16.lc_trk_g1_3
 (21 5)  (769 261)  (769 261)  routing T_14_16.top_op_3 <X> T_14_16.lc_trk_g1_3
 (17 6)  (765 262)  (765 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (766 263)  (766 263)  routing T_14_16.sp4_r_v_b_29 <X> T_14_16.lc_trk_g1_5
 (0 8)  (748 264)  (748 264)  routing T_14_16.glb_netwk_6 <X> T_14_16.glb2local_1
 (1 8)  (749 264)  (749 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (1 9)  (749 265)  (749 265)  routing T_14_16.glb_netwk_6 <X> T_14_16.glb2local_1
 (27 10)  (775 266)  (775 266)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 266)  (777 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (779 266)  (779 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (780 266)  (780 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (782 266)  (782 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (784 266)  (784 266)  LC_5 Logic Functioning bit
 (38 10)  (786 266)  (786 266)  LC_5 Logic Functioning bit
 (30 11)  (778 267)  (778 267)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (784 267)  (784 267)  LC_5 Logic Functioning bit
 (38 11)  (786 267)  (786 267)  LC_5 Logic Functioning bit
 (31 12)  (779 268)  (779 268)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 268)  (780 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (784 268)  (784 268)  LC_6 Logic Functioning bit
 (37 12)  (785 268)  (785 268)  LC_6 Logic Functioning bit
 (38 12)  (786 268)  (786 268)  LC_6 Logic Functioning bit
 (39 12)  (787 268)  (787 268)  LC_6 Logic Functioning bit
 (42 12)  (790 268)  (790 268)  LC_6 Logic Functioning bit
 (43 12)  (791 268)  (791 268)  LC_6 Logic Functioning bit
 (47 12)  (795 268)  (795 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (798 268)  (798 268)  Cascade bit: LH_LC06_inmux02_5

 (36 13)  (784 269)  (784 269)  LC_6 Logic Functioning bit
 (37 13)  (785 269)  (785 269)  LC_6 Logic Functioning bit
 (38 13)  (786 269)  (786 269)  LC_6 Logic Functioning bit
 (39 13)  (787 269)  (787 269)  LC_6 Logic Functioning bit
 (42 13)  (790 269)  (790 269)  LC_6 Logic Functioning bit
 (43 13)  (791 269)  (791 269)  LC_6 Logic Functioning bit
 (53 13)  (801 269)  (801 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


DSP_Tile_0_15

 (4 0)  (4 240)  (4 240)  routing T_0_15.sp4_v_t_37 <X> T_0_15.sp4_v_b_0


LogicTile_1_15

 (17 0)  (71 240)  (71 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (72 240)  (72 240)  routing T_1_15.bnr_op_1 <X> T_1_15.lc_trk_g0_1
 (21 0)  (75 240)  (75 240)  routing T_1_15.bnr_op_3 <X> T_1_15.lc_trk_g0_3
 (22 0)  (76 240)  (76 240)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (83 240)  (83 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (98 240)  (98 240)  LC_0 Logic Functioning bit
 (18 1)  (72 241)  (72 241)  routing T_1_15.bnr_op_1 <X> T_1_15.lc_trk_g0_1
 (21 1)  (75 241)  (75 241)  routing T_1_15.bnr_op_3 <X> T_1_15.lc_trk_g0_3
 (50 1)  (104 241)  (104 241)  Carry_In_Mux bit 

 (21 2)  (75 242)  (75 242)  routing T_1_15.bnr_op_7 <X> T_1_15.lc_trk_g0_7
 (22 2)  (76 242)  (76 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (81 242)  (81 242)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 242)  (82 242)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 242)  (83 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 242)  (86 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 242)  (90 242)  LC_1 Logic Functioning bit
 (37 2)  (91 242)  (91 242)  LC_1 Logic Functioning bit
 (38 2)  (92 242)  (92 242)  LC_1 Logic Functioning bit
 (39 2)  (93 242)  (93 242)  LC_1 Logic Functioning bit
 (44 2)  (98 242)  (98 242)  LC_1 Logic Functioning bit
 (21 3)  (75 243)  (75 243)  routing T_1_15.bnr_op_7 <X> T_1_15.lc_trk_g0_7
 (40 3)  (94 243)  (94 243)  LC_1 Logic Functioning bit
 (41 3)  (95 243)  (95 243)  LC_1 Logic Functioning bit
 (42 3)  (96 243)  (96 243)  LC_1 Logic Functioning bit
 (43 3)  (97 243)  (97 243)  LC_1 Logic Functioning bit
 (48 3)  (102 243)  (102 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (65 244)  (65 244)  routing T_1_15.sp4_v_t_44 <X> T_1_15.sp4_v_b_5
 (13 4)  (67 244)  (67 244)  routing T_1_15.sp4_v_t_44 <X> T_1_15.sp4_v_b_5
 (17 4)  (71 244)  (71 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (28 4)  (82 244)  (82 244)  routing T_1_15.lc_trk_g2_5 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 244)  (83 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 244)  (84 244)  routing T_1_15.lc_trk_g2_5 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 244)  (86 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 244)  (90 244)  LC_2 Logic Functioning bit
 (37 4)  (91 244)  (91 244)  LC_2 Logic Functioning bit
 (38 4)  (92 244)  (92 244)  LC_2 Logic Functioning bit
 (39 4)  (93 244)  (93 244)  LC_2 Logic Functioning bit
 (44 4)  (98 244)  (98 244)  LC_2 Logic Functioning bit
 (18 5)  (72 245)  (72 245)  routing T_1_15.sp4_r_v_b_25 <X> T_1_15.lc_trk_g1_1
 (40 5)  (94 245)  (94 245)  LC_2 Logic Functioning bit
 (41 5)  (95 245)  (95 245)  LC_2 Logic Functioning bit
 (42 5)  (96 245)  (96 245)  LC_2 Logic Functioning bit
 (43 5)  (97 245)  (97 245)  LC_2 Logic Functioning bit
 (48 5)  (102 245)  (102 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (71 246)  (71 246)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (72 246)  (72 246)  routing T_1_15.bnr_op_5 <X> T_1_15.lc_trk_g1_5
 (27 6)  (81 246)  (81 246)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (82 246)  (82 246)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 246)  (83 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 246)  (84 246)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (86 246)  (86 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 246)  (90 246)  LC_3 Logic Functioning bit
 (37 6)  (91 246)  (91 246)  LC_3 Logic Functioning bit
 (38 6)  (92 246)  (92 246)  LC_3 Logic Functioning bit
 (39 6)  (93 246)  (93 246)  LC_3 Logic Functioning bit
 (44 6)  (98 246)  (98 246)  LC_3 Logic Functioning bit
 (18 7)  (72 247)  (72 247)  routing T_1_15.bnr_op_5 <X> T_1_15.lc_trk_g1_5
 (30 7)  (84 247)  (84 247)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (94 247)  (94 247)  LC_3 Logic Functioning bit
 (41 7)  (95 247)  (95 247)  LC_3 Logic Functioning bit
 (42 7)  (96 247)  (96 247)  LC_3 Logic Functioning bit
 (43 7)  (97 247)  (97 247)  LC_3 Logic Functioning bit
 (48 7)  (102 247)  (102 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (29 8)  (83 248)  (83 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (86 248)  (86 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (89 248)  (89 248)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.input_2_4
 (36 8)  (90 248)  (90 248)  LC_4 Logic Functioning bit
 (39 8)  (93 248)  (93 248)  LC_4 Logic Functioning bit
 (41 8)  (95 248)  (95 248)  LC_4 Logic Functioning bit
 (42 8)  (96 248)  (96 248)  LC_4 Logic Functioning bit
 (44 8)  (98 248)  (98 248)  LC_4 Logic Functioning bit
 (51 8)  (105 248)  (105 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (84 249)  (84 249)  routing T_1_15.lc_trk_g0_3 <X> T_1_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (86 249)  (86 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (87 249)  (87 249)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.input_2_4
 (34 9)  (88 249)  (88 249)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.input_2_4
 (36 9)  (90 249)  (90 249)  LC_4 Logic Functioning bit
 (39 9)  (93 249)  (93 249)  LC_4 Logic Functioning bit
 (41 9)  (95 249)  (95 249)  LC_4 Logic Functioning bit
 (42 9)  (96 249)  (96 249)  LC_4 Logic Functioning bit
 (4 10)  (58 250)  (58 250)  routing T_1_15.sp4_h_r_0 <X> T_1_15.sp4_v_t_43
 (6 10)  (60 250)  (60 250)  routing T_1_15.sp4_h_r_0 <X> T_1_15.sp4_v_t_43
 (15 10)  (69 250)  (69 250)  routing T_1_15.rgt_op_5 <X> T_1_15.lc_trk_g2_5
 (17 10)  (71 250)  (71 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (72 250)  (72 250)  routing T_1_15.rgt_op_5 <X> T_1_15.lc_trk_g2_5
 (27 10)  (81 250)  (81 250)  routing T_1_15.lc_trk_g1_5 <X> T_1_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 250)  (83 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 250)  (84 250)  routing T_1_15.lc_trk_g1_5 <X> T_1_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 250)  (86 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 250)  (90 250)  LC_5 Logic Functioning bit
 (39 10)  (93 250)  (93 250)  LC_5 Logic Functioning bit
 (41 10)  (95 250)  (95 250)  LC_5 Logic Functioning bit
 (42 10)  (96 250)  (96 250)  LC_5 Logic Functioning bit
 (44 10)  (98 250)  (98 250)  LC_5 Logic Functioning bit
 (5 11)  (59 251)  (59 251)  routing T_1_15.sp4_h_r_0 <X> T_1_15.sp4_v_t_43
 (22 11)  (76 251)  (76 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (77 251)  (77 251)  routing T_1_15.sp12_v_t_21 <X> T_1_15.lc_trk_g2_6
 (25 11)  (79 251)  (79 251)  routing T_1_15.sp12_v_t_21 <X> T_1_15.lc_trk_g2_6
 (32 11)  (86 251)  (86 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (87 251)  (87 251)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.input_2_5
 (34 11)  (88 251)  (88 251)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.input_2_5
 (35 11)  (89 251)  (89 251)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.input_2_5
 (36 11)  (90 251)  (90 251)  LC_5 Logic Functioning bit
 (39 11)  (93 251)  (93 251)  LC_5 Logic Functioning bit
 (41 11)  (95 251)  (95 251)  LC_5 Logic Functioning bit
 (42 11)  (96 251)  (96 251)  LC_5 Logic Functioning bit
 (48 11)  (102 251)  (102 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (69 252)  (69 252)  routing T_1_15.rgt_op_1 <X> T_1_15.lc_trk_g3_1
 (17 12)  (71 252)  (71 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (72 252)  (72 252)  routing T_1_15.rgt_op_1 <X> T_1_15.lc_trk_g3_1
 (29 12)  (83 252)  (83 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 252)  (84 252)  routing T_1_15.lc_trk_g0_7 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 252)  (86 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 252)  (90 252)  LC_6 Logic Functioning bit
 (39 12)  (93 252)  (93 252)  LC_6 Logic Functioning bit
 (41 12)  (95 252)  (95 252)  LC_6 Logic Functioning bit
 (42 12)  (96 252)  (96 252)  LC_6 Logic Functioning bit
 (44 12)  (98 252)  (98 252)  LC_6 Logic Functioning bit
 (15 13)  (69 253)  (69 253)  routing T_1_15.tnr_op_0 <X> T_1_15.lc_trk_g3_0
 (17 13)  (71 253)  (71 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (76 253)  (76 253)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (78 253)  (78 253)  routing T_1_15.tnr_op_2 <X> T_1_15.lc_trk_g3_2
 (30 13)  (84 253)  (84 253)  routing T_1_15.lc_trk_g0_7 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (86 253)  (86 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (88 253)  (88 253)  routing T_1_15.lc_trk_g1_1 <X> T_1_15.input_2_6
 (36 13)  (90 253)  (90 253)  LC_6 Logic Functioning bit
 (39 13)  (93 253)  (93 253)  LC_6 Logic Functioning bit
 (41 13)  (95 253)  (95 253)  LC_6 Logic Functioning bit
 (42 13)  (96 253)  (96 253)  LC_6 Logic Functioning bit
 (48 13)  (102 253)  (102 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (7 14)  (61 254)  (61 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (69 254)  (69 254)  routing T_1_15.tnr_op_5 <X> T_1_15.lc_trk_g3_5
 (17 14)  (71 254)  (71 254)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (75 254)  (75 254)  routing T_1_15.rgt_op_7 <X> T_1_15.lc_trk_g3_7
 (22 14)  (76 254)  (76 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (78 254)  (78 254)  routing T_1_15.rgt_op_7 <X> T_1_15.lc_trk_g3_7
 (28 14)  (82 254)  (82 254)  routing T_1_15.lc_trk_g2_6 <X> T_1_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 254)  (83 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 254)  (84 254)  routing T_1_15.lc_trk_g2_6 <X> T_1_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 254)  (86 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 254)  (90 254)  LC_7 Logic Functioning bit
 (39 14)  (93 254)  (93 254)  LC_7 Logic Functioning bit
 (41 14)  (95 254)  (95 254)  LC_7 Logic Functioning bit
 (42 14)  (96 254)  (96 254)  LC_7 Logic Functioning bit
 (44 14)  (98 254)  (98 254)  LC_7 Logic Functioning bit
 (7 15)  (61 255)  (61 255)  Column buffer control bit: LH_colbuf_cntl_6

 (30 15)  (84 255)  (84 255)  routing T_1_15.lc_trk_g2_6 <X> T_1_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (86 255)  (86 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (87 255)  (87 255)  routing T_1_15.lc_trk_g3_0 <X> T_1_15.input_2_7
 (34 15)  (88 255)  (88 255)  routing T_1_15.lc_trk_g3_0 <X> T_1_15.input_2_7
 (36 15)  (90 255)  (90 255)  LC_7 Logic Functioning bit
 (39 15)  (93 255)  (93 255)  LC_7 Logic Functioning bit
 (41 15)  (95 255)  (95 255)  LC_7 Logic Functioning bit
 (42 15)  (96 255)  (96 255)  LC_7 Logic Functioning bit
 (48 15)  (102 255)  (102 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_2_15

 (28 0)  (136 240)  (136 240)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 240)  (137 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 240)  (138 240)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 240)  (140 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 240)  (141 240)  routing T_2_15.lc_trk_g2_1 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (143 240)  (143 240)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.input_2_0
 (36 0)  (144 240)  (144 240)  LC_0 Logic Functioning bit
 (37 0)  (145 240)  (145 240)  LC_0 Logic Functioning bit
 (43 0)  (151 240)  (151 240)  LC_0 Logic Functioning bit
 (45 0)  (153 240)  (153 240)  LC_0 Logic Functioning bit
 (26 1)  (134 241)  (134 241)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 241)  (135 241)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 241)  (137 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (140 241)  (140 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (143 241)  (143 241)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.input_2_0
 (36 1)  (144 241)  (144 241)  LC_0 Logic Functioning bit
 (37 1)  (145 241)  (145 241)  LC_0 Logic Functioning bit
 (42 1)  (150 241)  (150 241)  LC_0 Logic Functioning bit
 (43 1)  (151 241)  (151 241)  LC_0 Logic Functioning bit
 (0 2)  (108 242)  (108 242)  routing T_2_15.glb_netwk_7 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (1 2)  (109 242)  (109 242)  routing T_2_15.glb_netwk_7 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (2 2)  (110 242)  (110 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (112 242)  (112 242)  routing T_2_15.sp4_v_b_0 <X> T_2_15.sp4_v_t_37
 (11 2)  (119 242)  (119 242)  routing T_2_15.sp4_h_r_8 <X> T_2_15.sp4_v_t_39
 (13 2)  (121 242)  (121 242)  routing T_2_15.sp4_h_r_8 <X> T_2_15.sp4_v_t_39
 (14 2)  (122 242)  (122 242)  routing T_2_15.wire_logic_cluster/lc_4/out <X> T_2_15.lc_trk_g0_4
 (15 2)  (123 242)  (123 242)  routing T_2_15.sp4_h_r_13 <X> T_2_15.lc_trk_g0_5
 (16 2)  (124 242)  (124 242)  routing T_2_15.sp4_h_r_13 <X> T_2_15.lc_trk_g0_5
 (17 2)  (125 242)  (125 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (126 242)  (126 242)  routing T_2_15.sp4_h_r_13 <X> T_2_15.lc_trk_g0_5
 (25 2)  (133 242)  (133 242)  routing T_2_15.sp4_v_t_3 <X> T_2_15.lc_trk_g0_6
 (32 2)  (140 242)  (140 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 242)  (141 242)  routing T_2_15.lc_trk_g2_0 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (148 242)  (148 242)  LC_1 Logic Functioning bit
 (41 2)  (149 242)  (149 242)  LC_1 Logic Functioning bit
 (42 2)  (150 242)  (150 242)  LC_1 Logic Functioning bit
 (43 2)  (151 242)  (151 242)  LC_1 Logic Functioning bit
 (0 3)  (108 243)  (108 243)  routing T_2_15.glb_netwk_7 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (9 3)  (117 243)  (117 243)  routing T_2_15.sp4_v_b_5 <X> T_2_15.sp4_v_t_36
 (10 3)  (118 243)  (118 243)  routing T_2_15.sp4_v_b_5 <X> T_2_15.sp4_v_t_36
 (12 3)  (120 243)  (120 243)  routing T_2_15.sp4_h_r_8 <X> T_2_15.sp4_v_t_39
 (17 3)  (125 243)  (125 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (130 243)  (130 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (131 243)  (131 243)  routing T_2_15.sp4_v_t_3 <X> T_2_15.lc_trk_g0_6
 (25 3)  (133 243)  (133 243)  routing T_2_15.sp4_v_t_3 <X> T_2_15.lc_trk_g0_6
 (40 3)  (148 243)  (148 243)  LC_1 Logic Functioning bit
 (41 3)  (149 243)  (149 243)  LC_1 Logic Functioning bit
 (42 3)  (150 243)  (150 243)  LC_1 Logic Functioning bit
 (43 3)  (151 243)  (151 243)  LC_1 Logic Functioning bit
 (0 4)  (108 244)  (108 244)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_7/cen
 (1 4)  (109 244)  (109 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (129 244)  (129 244)  routing T_2_15.wire_logic_cluster/lc_3/out <X> T_2_15.lc_trk_g1_3
 (22 4)  (130 244)  (130 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (136 244)  (136 244)  routing T_2_15.lc_trk_g2_3 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 244)  (137 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (139 244)  (139 244)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 244)  (140 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 244)  (141 244)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (148 244)  (148 244)  LC_2 Logic Functioning bit
 (42 4)  (150 244)  (150 244)  LC_2 Logic Functioning bit
 (1 5)  (109 245)  (109 245)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_7/cen
 (30 5)  (138 245)  (138 245)  routing T_2_15.lc_trk_g2_3 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (139 245)  (139 245)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (148 245)  (148 245)  LC_2 Logic Functioning bit
 (42 5)  (150 245)  (150 245)  LC_2 Logic Functioning bit
 (11 6)  (119 246)  (119 246)  routing T_2_15.sp4_v_b_9 <X> T_2_15.sp4_v_t_40
 (13 6)  (121 246)  (121 246)  routing T_2_15.sp4_v_b_9 <X> T_2_15.sp4_v_t_40
 (26 6)  (134 246)  (134 246)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (137 246)  (137 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 246)  (138 246)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 246)  (140 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 246)  (141 246)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (142 246)  (142 246)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 246)  (144 246)  LC_3 Logic Functioning bit
 (38 6)  (146 246)  (146 246)  LC_3 Logic Functioning bit
 (50 6)  (158 246)  (158 246)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (137 247)  (137 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 247)  (138 247)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 247)  (139 247)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (39 7)  (147 247)  (147 247)  LC_3 Logic Functioning bit
 (14 8)  (122 248)  (122 248)  routing T_2_15.wire_logic_cluster/lc_0/out <X> T_2_15.lc_trk_g2_0
 (15 8)  (123 248)  (123 248)  routing T_2_15.sp4_h_r_33 <X> T_2_15.lc_trk_g2_1
 (16 8)  (124 248)  (124 248)  routing T_2_15.sp4_h_r_33 <X> T_2_15.lc_trk_g2_1
 (17 8)  (125 248)  (125 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (126 248)  (126 248)  routing T_2_15.sp4_h_r_33 <X> T_2_15.lc_trk_g2_1
 (22 8)  (130 248)  (130 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (131 248)  (131 248)  routing T_2_15.sp4_h_r_27 <X> T_2_15.lc_trk_g2_3
 (24 8)  (132 248)  (132 248)  routing T_2_15.sp4_h_r_27 <X> T_2_15.lc_trk_g2_3
 (25 8)  (133 248)  (133 248)  routing T_2_15.sp4_v_b_26 <X> T_2_15.lc_trk_g2_2
 (28 8)  (136 248)  (136 248)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 248)  (137 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 248)  (138 248)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 248)  (139 248)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 248)  (140 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 248)  (141 248)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 248)  (144 248)  LC_4 Logic Functioning bit
 (37 8)  (145 248)  (145 248)  LC_4 Logic Functioning bit
 (38 8)  (146 248)  (146 248)  LC_4 Logic Functioning bit
 (45 8)  (153 248)  (153 248)  LC_4 Logic Functioning bit
 (50 8)  (158 248)  (158 248)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (125 249)  (125 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (129 249)  (129 249)  routing T_2_15.sp4_h_r_27 <X> T_2_15.lc_trk_g2_3
 (22 9)  (130 249)  (130 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (131 249)  (131 249)  routing T_2_15.sp4_v_b_26 <X> T_2_15.lc_trk_g2_2
 (27 9)  (135 249)  (135 249)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 249)  (136 249)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 249)  (137 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (139 249)  (139 249)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (144 249)  (144 249)  LC_4 Logic Functioning bit
 (37 9)  (145 249)  (145 249)  LC_4 Logic Functioning bit
 (38 9)  (146 249)  (146 249)  LC_4 Logic Functioning bit
 (39 9)  (147 249)  (147 249)  LC_4 Logic Functioning bit
 (4 10)  (112 250)  (112 250)  routing T_2_15.sp4_v_b_6 <X> T_2_15.sp4_v_t_43
 (15 10)  (123 250)  (123 250)  routing T_2_15.sp4_h_l_16 <X> T_2_15.lc_trk_g2_5
 (16 10)  (124 250)  (124 250)  routing T_2_15.sp4_h_l_16 <X> T_2_15.lc_trk_g2_5
 (17 10)  (125 250)  (125 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (130 250)  (130 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (131 250)  (131 250)  routing T_2_15.sp4_h_r_31 <X> T_2_15.lc_trk_g2_7
 (24 10)  (132 250)  (132 250)  routing T_2_15.sp4_h_r_31 <X> T_2_15.lc_trk_g2_7
 (25 10)  (133 250)  (133 250)  routing T_2_15.wire_logic_cluster/lc_6/out <X> T_2_15.lc_trk_g2_6
 (31 10)  (139 250)  (139 250)  routing T_2_15.lc_trk_g0_4 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 250)  (140 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (148 250)  (148 250)  LC_5 Logic Functioning bit
 (41 10)  (149 250)  (149 250)  LC_5 Logic Functioning bit
 (42 10)  (150 250)  (150 250)  LC_5 Logic Functioning bit
 (43 10)  (151 250)  (151 250)  LC_5 Logic Functioning bit
 (9 11)  (117 251)  (117 251)  routing T_2_15.sp4_v_b_7 <X> T_2_15.sp4_v_t_42
 (18 11)  (126 251)  (126 251)  routing T_2_15.sp4_h_l_16 <X> T_2_15.lc_trk_g2_5
 (21 11)  (129 251)  (129 251)  routing T_2_15.sp4_h_r_31 <X> T_2_15.lc_trk_g2_7
 (22 11)  (130 251)  (130 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (40 11)  (148 251)  (148 251)  LC_5 Logic Functioning bit
 (41 11)  (149 251)  (149 251)  LC_5 Logic Functioning bit
 (42 11)  (150 251)  (150 251)  LC_5 Logic Functioning bit
 (43 11)  (151 251)  (151 251)  LC_5 Logic Functioning bit
 (15 12)  (123 252)  (123 252)  routing T_2_15.sp4_h_r_33 <X> T_2_15.lc_trk_g3_1
 (16 12)  (124 252)  (124 252)  routing T_2_15.sp4_h_r_33 <X> T_2_15.lc_trk_g3_1
 (17 12)  (125 252)  (125 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (126 252)  (126 252)  routing T_2_15.sp4_h_r_33 <X> T_2_15.lc_trk_g3_1
 (21 12)  (129 252)  (129 252)  routing T_2_15.sp4_h_r_35 <X> T_2_15.lc_trk_g3_3
 (22 12)  (130 252)  (130 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (131 252)  (131 252)  routing T_2_15.sp4_h_r_35 <X> T_2_15.lc_trk_g3_3
 (24 12)  (132 252)  (132 252)  routing T_2_15.sp4_h_r_35 <X> T_2_15.lc_trk_g3_3
 (28 12)  (136 252)  (136 252)  routing T_2_15.lc_trk_g2_3 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 252)  (137 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 252)  (140 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 252)  (141 252)  routing T_2_15.lc_trk_g2_1 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (143 252)  (143 252)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_6
 (36 12)  (144 252)  (144 252)  LC_6 Logic Functioning bit
 (38 12)  (146 252)  (146 252)  LC_6 Logic Functioning bit
 (41 12)  (149 252)  (149 252)  LC_6 Logic Functioning bit
 (43 12)  (151 252)  (151 252)  LC_6 Logic Functioning bit
 (45 12)  (153 252)  (153 252)  LC_6 Logic Functioning bit
 (26 13)  (134 253)  (134 253)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (135 253)  (135 253)  routing T_2_15.lc_trk_g1_3 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 253)  (137 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 253)  (138 253)  routing T_2_15.lc_trk_g2_3 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (140 253)  (140 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (141 253)  (141 253)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_6
 (34 13)  (142 253)  (142 253)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.input_2_6
 (36 13)  (144 253)  (144 253)  LC_6 Logic Functioning bit
 (38 13)  (146 253)  (146 253)  LC_6 Logic Functioning bit
 (43 13)  (151 253)  (151 253)  LC_6 Logic Functioning bit
 (0 14)  (108 254)  (108 254)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 254)  (109 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (115 254)  (115 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (123 254)  (123 254)  routing T_2_15.sp4_h_l_16 <X> T_2_15.lc_trk_g3_5
 (16 14)  (124 254)  (124 254)  routing T_2_15.sp4_h_l_16 <X> T_2_15.lc_trk_g3_5
 (17 14)  (125 254)  (125 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (139 254)  (139 254)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 254)  (140 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 254)  (141 254)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (40 14)  (148 254)  (148 254)  LC_7 Logic Functioning bit
 (41 14)  (149 254)  (149 254)  LC_7 Logic Functioning bit
 (42 14)  (150 254)  (150 254)  LC_7 Logic Functioning bit
 (43 14)  (151 254)  (151 254)  LC_7 Logic Functioning bit
 (0 15)  (108 255)  (108 255)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (115 255)  (115 255)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (126 255)  (126 255)  routing T_2_15.sp4_h_l_16 <X> T_2_15.lc_trk_g3_5
 (31 15)  (139 255)  (139 255)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (40 15)  (148 255)  (148 255)  LC_7 Logic Functioning bit
 (41 15)  (149 255)  (149 255)  LC_7 Logic Functioning bit
 (42 15)  (150 255)  (150 255)  LC_7 Logic Functioning bit
 (43 15)  (151 255)  (151 255)  LC_7 Logic Functioning bit


LogicTile_3_15

 (11 0)  (173 240)  (173 240)  routing T_3_15.sp4_h_r_9 <X> T_3_15.sp4_v_b_2
 (27 0)  (189 240)  (189 240)  routing T_3_15.lc_trk_g3_6 <X> T_3_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 240)  (190 240)  routing T_3_15.lc_trk_g3_6 <X> T_3_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 240)  (191 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 240)  (192 240)  routing T_3_15.lc_trk_g3_6 <X> T_3_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (193 240)  (193 240)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 240)  (194 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 240)  (195 240)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 240)  (196 240)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (198 240)  (198 240)  LC_0 Logic Functioning bit
 (38 0)  (200 240)  (200 240)  LC_0 Logic Functioning bit
 (30 1)  (192 241)  (192 241)  routing T_3_15.lc_trk_g3_6 <X> T_3_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (198 241)  (198 241)  LC_0 Logic Functioning bit
 (38 1)  (200 241)  (200 241)  LC_0 Logic Functioning bit
 (17 2)  (179 242)  (179 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (184 242)  (184 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (188 242)  (188 242)  routing T_3_15.lc_trk_g0_7 <X> T_3_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (189 242)  (189 242)  routing T_3_15.lc_trk_g1_1 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 242)  (191 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 242)  (194 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 242)  (195 242)  routing T_3_15.lc_trk_g3_3 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 242)  (196 242)  routing T_3_15.lc_trk_g3_3 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 242)  (198 242)  LC_1 Logic Functioning bit
 (50 2)  (212 242)  (212 242)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (180 243)  (180 243)  routing T_3_15.sp4_r_v_b_29 <X> T_3_15.lc_trk_g0_5
 (21 3)  (183 243)  (183 243)  routing T_3_15.sp4_r_v_b_31 <X> T_3_15.lc_trk_g0_7
 (22 3)  (184 243)  (184 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (187 243)  (187 243)  routing T_3_15.sp4_r_v_b_30 <X> T_3_15.lc_trk_g0_6
 (26 3)  (188 243)  (188 243)  routing T_3_15.lc_trk_g0_7 <X> T_3_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 243)  (191 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 243)  (193 243)  routing T_3_15.lc_trk_g3_3 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (15 4)  (177 244)  (177 244)  routing T_3_15.bot_op_1 <X> T_3_15.lc_trk_g1_1
 (17 4)  (179 244)  (179 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (189 244)  (189 244)  routing T_3_15.lc_trk_g3_2 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 244)  (190 244)  routing T_3_15.lc_trk_g3_2 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 244)  (191 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (193 244)  (193 244)  routing T_3_15.lc_trk_g0_5 <X> T_3_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 244)  (194 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (202 244)  (202 244)  LC_2 Logic Functioning bit
 (42 4)  (204 244)  (204 244)  LC_2 Logic Functioning bit
 (30 5)  (192 245)  (192 245)  routing T_3_15.lc_trk_g3_2 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (202 245)  (202 245)  LC_2 Logic Functioning bit
 (42 5)  (204 245)  (204 245)  LC_2 Logic Functioning bit
 (26 6)  (188 246)  (188 246)  routing T_3_15.lc_trk_g2_5 <X> T_3_15.wire_logic_cluster/lc_3/in_0
 (32 6)  (194 246)  (194 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (196 246)  (196 246)  routing T_3_15.lc_trk_g1_1 <X> T_3_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (202 246)  (202 246)  LC_3 Logic Functioning bit
 (42 6)  (204 246)  (204 246)  LC_3 Logic Functioning bit
 (28 7)  (190 247)  (190 247)  routing T_3_15.lc_trk_g2_5 <X> T_3_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 247)  (191 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (41 7)  (203 247)  (203 247)  LC_3 Logic Functioning bit
 (43 7)  (205 247)  (205 247)  LC_3 Logic Functioning bit
 (17 8)  (179 248)  (179 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (180 249)  (180 249)  routing T_3_15.sp4_r_v_b_33 <X> T_3_15.lc_trk_g2_1
 (22 9)  (184 249)  (184 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (187 249)  (187 249)  routing T_3_15.sp4_r_v_b_34 <X> T_3_15.lc_trk_g2_2
 (17 10)  (179 250)  (179 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (184 250)  (184 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (185 250)  (185 250)  routing T_3_15.sp12_v_t_12 <X> T_3_15.lc_trk_g2_7
 (26 10)  (188 250)  (188 250)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.wire_logic_cluster/lc_5/in_0
 (31 10)  (193 250)  (193 250)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 250)  (194 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 250)  (195 250)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 250)  (196 250)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 250)  (198 250)  LC_5 Logic Functioning bit
 (38 10)  (200 250)  (200 250)  LC_5 Logic Functioning bit
 (26 11)  (188 251)  (188 251)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 251)  (190 251)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 251)  (191 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 251)  (193 251)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (199 251)  (199 251)  LC_5 Logic Functioning bit
 (39 11)  (201 251)  (201 251)  LC_5 Logic Functioning bit
 (22 12)  (184 252)  (184 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (186 252)  (186 252)  routing T_3_15.tnr_op_3 <X> T_3_15.lc_trk_g3_3
 (25 12)  (187 252)  (187 252)  routing T_3_15.sp4_h_r_34 <X> T_3_15.lc_trk_g3_2
 (26 12)  (188 252)  (188 252)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (189 252)  (189 252)  routing T_3_15.lc_trk_g3_0 <X> T_3_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 252)  (190 252)  routing T_3_15.lc_trk_g3_0 <X> T_3_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 252)  (191 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 252)  (194 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 252)  (195 252)  routing T_3_15.lc_trk_g2_1 <X> T_3_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 252)  (198 252)  LC_6 Logic Functioning bit
 (50 12)  (212 252)  (212 252)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (177 253)  (177 253)  routing T_3_15.tnr_op_0 <X> T_3_15.lc_trk_g3_0
 (17 13)  (179 253)  (179 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (184 253)  (184 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (185 253)  (185 253)  routing T_3_15.sp4_h_r_34 <X> T_3_15.lc_trk_g3_2
 (24 13)  (186 253)  (186 253)  routing T_3_15.sp4_h_r_34 <X> T_3_15.lc_trk_g3_2
 (27 13)  (189 253)  (189 253)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 253)  (190 253)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 253)  (191 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (48 13)  (210 253)  (210 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 14)  (166 254)  (166 254)  routing T_3_15.sp4_h_r_9 <X> T_3_15.sp4_v_t_44
 (7 14)  (169 254)  (169 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (177 254)  (177 254)  routing T_3_15.tnr_op_5 <X> T_3_15.lc_trk_g3_5
 (17 14)  (179 254)  (179 254)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (184 254)  (184 254)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (186 254)  (186 254)  routing T_3_15.tnr_op_7 <X> T_3_15.lc_trk_g3_7
 (28 14)  (190 254)  (190 254)  routing T_3_15.lc_trk_g2_2 <X> T_3_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 254)  (191 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 254)  (193 254)  routing T_3_15.lc_trk_g0_6 <X> T_3_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 254)  (194 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (198 254)  (198 254)  LC_7 Logic Functioning bit
 (38 14)  (200 254)  (200 254)  LC_7 Logic Functioning bit
 (5 15)  (167 255)  (167 255)  routing T_3_15.sp4_h_r_9 <X> T_3_15.sp4_v_t_44
 (7 15)  (169 255)  (169 255)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (177 255)  (177 255)  routing T_3_15.tnr_op_4 <X> T_3_15.lc_trk_g3_4
 (17 15)  (179 255)  (179 255)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (184 255)  (184 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (186 255)  (186 255)  routing T_3_15.tnr_op_6 <X> T_3_15.lc_trk_g3_6
 (30 15)  (192 255)  (192 255)  routing T_3_15.lc_trk_g2_2 <X> T_3_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (193 255)  (193 255)  routing T_3_15.lc_trk_g0_6 <X> T_3_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (198 255)  (198 255)  LC_7 Logic Functioning bit
 (38 15)  (200 255)  (200 255)  LC_7 Logic Functioning bit
 (46 15)  (208 255)  (208 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_4_15

 (27 0)  (243 240)  (243 240)  routing T_4_15.lc_trk_g1_6 <X> T_4_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 240)  (245 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 240)  (246 240)  routing T_4_15.lc_trk_g1_6 <X> T_4_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (247 240)  (247 240)  routing T_4_15.lc_trk_g1_4 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 240)  (248 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 240)  (250 240)  routing T_4_15.lc_trk_g1_4 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (256 240)  (256 240)  LC_0 Logic Functioning bit
 (26 1)  (242 241)  (242 241)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (243 241)  (243 241)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 241)  (245 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (246 241)  (246 241)  routing T_4_15.lc_trk_g1_6 <X> T_4_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 241)  (248 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (250 241)  (250 241)  routing T_4_15.lc_trk_g1_1 <X> T_4_15.input_2_0
 (51 1)  (267 241)  (267 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (216 242)  (216 242)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (1 2)  (217 242)  (217 242)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (2 2)  (218 242)  (218 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (230 242)  (230 242)  routing T_4_15.sp4_h_l_9 <X> T_4_15.lc_trk_g0_4
 (27 2)  (243 242)  (243 242)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 242)  (244 242)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 242)  (245 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (247 242)  (247 242)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 242)  (248 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 242)  (249 242)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 242)  (252 242)  LC_1 Logic Functioning bit
 (37 2)  (253 242)  (253 242)  LC_1 Logic Functioning bit
 (38 2)  (254 242)  (254 242)  LC_1 Logic Functioning bit
 (39 2)  (255 242)  (255 242)  LC_1 Logic Functioning bit
 (0 3)  (216 243)  (216 243)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (14 3)  (230 243)  (230 243)  routing T_4_15.sp4_h_l_9 <X> T_4_15.lc_trk_g0_4
 (15 3)  (231 243)  (231 243)  routing T_4_15.sp4_h_l_9 <X> T_4_15.lc_trk_g0_4
 (16 3)  (232 243)  (232 243)  routing T_4_15.sp4_h_l_9 <X> T_4_15.lc_trk_g0_4
 (17 3)  (233 243)  (233 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (242 243)  (242 243)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 243)  (244 243)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 243)  (245 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 243)  (247 243)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (252 243)  (252 243)  LC_1 Logic Functioning bit
 (37 3)  (253 243)  (253 243)  LC_1 Logic Functioning bit
 (38 3)  (254 243)  (254 243)  LC_1 Logic Functioning bit
 (39 3)  (255 243)  (255 243)  LC_1 Logic Functioning bit
 (41 3)  (257 243)  (257 243)  LC_1 Logic Functioning bit
 (43 3)  (259 243)  (259 243)  LC_1 Logic Functioning bit
 (46 3)  (262 243)  (262 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (11 4)  (227 244)  (227 244)  routing T_4_15.sp4_v_t_44 <X> T_4_15.sp4_v_b_5
 (13 4)  (229 244)  (229 244)  routing T_4_15.sp4_v_t_44 <X> T_4_15.sp4_v_b_5
 (15 4)  (231 244)  (231 244)  routing T_4_15.top_op_1 <X> T_4_15.lc_trk_g1_1
 (17 4)  (233 244)  (233 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (238 244)  (238 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (240 244)  (240 244)  routing T_4_15.top_op_3 <X> T_4_15.lc_trk_g1_3
 (25 4)  (241 244)  (241 244)  routing T_4_15.lft_op_2 <X> T_4_15.lc_trk_g1_2
 (36 4)  (252 244)  (252 244)  LC_2 Logic Functioning bit
 (37 4)  (253 244)  (253 244)  LC_2 Logic Functioning bit
 (38 4)  (254 244)  (254 244)  LC_2 Logic Functioning bit
 (41 4)  (257 244)  (257 244)  LC_2 Logic Functioning bit
 (42 4)  (258 244)  (258 244)  LC_2 Logic Functioning bit
 (43 4)  (259 244)  (259 244)  LC_2 Logic Functioning bit
 (50 4)  (266 244)  (266 244)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (234 245)  (234 245)  routing T_4_15.top_op_1 <X> T_4_15.lc_trk_g1_1
 (21 5)  (237 245)  (237 245)  routing T_4_15.top_op_3 <X> T_4_15.lc_trk_g1_3
 (22 5)  (238 245)  (238 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (240 245)  (240 245)  routing T_4_15.lft_op_2 <X> T_4_15.lc_trk_g1_2
 (27 5)  (243 245)  (243 245)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 245)  (244 245)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 245)  (245 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (252 245)  (252 245)  LC_2 Logic Functioning bit
 (37 5)  (253 245)  (253 245)  LC_2 Logic Functioning bit
 (39 5)  (255 245)  (255 245)  LC_2 Logic Functioning bit
 (40 5)  (256 245)  (256 245)  LC_2 Logic Functioning bit
 (42 5)  (258 245)  (258 245)  LC_2 Logic Functioning bit
 (43 5)  (259 245)  (259 245)  LC_2 Logic Functioning bit
 (5 6)  (221 246)  (221 246)  routing T_4_15.sp4_v_t_38 <X> T_4_15.sp4_h_l_38
 (12 6)  (228 246)  (228 246)  routing T_4_15.sp4_v_t_46 <X> T_4_15.sp4_h_l_40
 (17 6)  (233 246)  (233 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (6 7)  (222 247)  (222 247)  routing T_4_15.sp4_v_t_38 <X> T_4_15.sp4_h_l_38
 (11 7)  (227 247)  (227 247)  routing T_4_15.sp4_v_t_46 <X> T_4_15.sp4_h_l_40
 (13 7)  (229 247)  (229 247)  routing T_4_15.sp4_v_t_46 <X> T_4_15.sp4_h_l_40
 (14 7)  (230 247)  (230 247)  routing T_4_15.top_op_4 <X> T_4_15.lc_trk_g1_4
 (15 7)  (231 247)  (231 247)  routing T_4_15.top_op_4 <X> T_4_15.lc_trk_g1_4
 (17 7)  (233 247)  (233 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (234 247)  (234 247)  routing T_4_15.sp4_r_v_b_29 <X> T_4_15.lc_trk_g1_5
 (22 7)  (238 247)  (238 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (240 247)  (240 247)  routing T_4_15.top_op_6 <X> T_4_15.lc_trk_g1_6
 (25 7)  (241 247)  (241 247)  routing T_4_15.top_op_6 <X> T_4_15.lc_trk_g1_6
 (2 8)  (218 248)  (218 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (233 248)  (233 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (237 248)  (237 248)  routing T_4_15.sp4_h_r_43 <X> T_4_15.lc_trk_g2_3
 (22 8)  (238 248)  (238 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (239 248)  (239 248)  routing T_4_15.sp4_h_r_43 <X> T_4_15.lc_trk_g2_3
 (24 8)  (240 248)  (240 248)  routing T_4_15.sp4_h_r_43 <X> T_4_15.lc_trk_g2_3
 (26 8)  (242 248)  (242 248)  routing T_4_15.lc_trk_g0_4 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (243 248)  (243 248)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 248)  (244 248)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 248)  (245 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 248)  (246 248)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 248)  (248 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 248)  (249 248)  routing T_4_15.lc_trk_g2_1 <X> T_4_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (251 248)  (251 248)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.input_2_4
 (43 8)  (259 248)  (259 248)  LC_4 Logic Functioning bit
 (45 8)  (261 248)  (261 248)  LC_4 Logic Functioning bit
 (47 8)  (263 248)  (263 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (264 248)  (264 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (21 9)  (237 249)  (237 249)  routing T_4_15.sp4_h_r_43 <X> T_4_15.lc_trk_g2_3
 (29 9)  (245 249)  (245 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (248 249)  (248 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (249 249)  (249 249)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.input_2_4
 (34 9)  (250 249)  (250 249)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.input_2_4
 (37 9)  (253 249)  (253 249)  LC_4 Logic Functioning bit
 (39 9)  (255 249)  (255 249)  LC_4 Logic Functioning bit
 (40 9)  (256 249)  (256 249)  LC_4 Logic Functioning bit
 (42 9)  (258 249)  (258 249)  LC_4 Logic Functioning bit
 (43 9)  (259 249)  (259 249)  LC_4 Logic Functioning bit
 (8 10)  (224 250)  (224 250)  routing T_4_15.sp4_v_t_36 <X> T_4_15.sp4_h_l_42
 (9 10)  (225 250)  (225 250)  routing T_4_15.sp4_v_t_36 <X> T_4_15.sp4_h_l_42
 (10 10)  (226 250)  (226 250)  routing T_4_15.sp4_v_t_36 <X> T_4_15.sp4_h_l_42
 (11 10)  (227 250)  (227 250)  routing T_4_15.sp4_h_r_2 <X> T_4_15.sp4_v_t_45
 (13 10)  (229 250)  (229 250)  routing T_4_15.sp4_h_r_2 <X> T_4_15.sp4_v_t_45
 (14 10)  (230 250)  (230 250)  routing T_4_15.sp4_h_r_44 <X> T_4_15.lc_trk_g2_4
 (12 11)  (228 251)  (228 251)  routing T_4_15.sp4_h_r_2 <X> T_4_15.sp4_v_t_45
 (14 11)  (230 251)  (230 251)  routing T_4_15.sp4_h_r_44 <X> T_4_15.lc_trk_g2_4
 (15 11)  (231 251)  (231 251)  routing T_4_15.sp4_h_r_44 <X> T_4_15.lc_trk_g2_4
 (16 11)  (232 251)  (232 251)  routing T_4_15.sp4_h_r_44 <X> T_4_15.lc_trk_g2_4
 (17 11)  (233 251)  (233 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (238 251)  (238 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (241 251)  (241 251)  routing T_4_15.sp4_r_v_b_38 <X> T_4_15.lc_trk_g2_6
 (17 12)  (233 252)  (233 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (14 13)  (230 253)  (230 253)  routing T_4_15.sp4_r_v_b_40 <X> T_4_15.lc_trk_g3_0
 (17 13)  (233 253)  (233 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (234 253)  (234 253)  routing T_4_15.sp4_r_v_b_41 <X> T_4_15.lc_trk_g3_1
 (5 14)  (221 254)  (221 254)  routing T_4_15.sp4_v_t_44 <X> T_4_15.sp4_h_l_44
 (7 14)  (223 254)  (223 254)  Column buffer control bit: LH_colbuf_cntl_7

 (12 14)  (228 254)  (228 254)  routing T_4_15.sp4_v_t_40 <X> T_4_15.sp4_h_l_46
 (14 14)  (230 254)  (230 254)  routing T_4_15.sp4_v_t_17 <X> T_4_15.lc_trk_g3_4
 (17 14)  (233 254)  (233 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (243 254)  (243 254)  routing T_4_15.lc_trk_g1_5 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 254)  (245 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 254)  (246 254)  routing T_4_15.lc_trk_g1_5 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 254)  (247 254)  routing T_4_15.lc_trk_g2_4 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 254)  (248 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 254)  (249 254)  routing T_4_15.lc_trk_g2_4 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (253 254)  (253 254)  LC_7 Logic Functioning bit
 (6 15)  (222 255)  (222 255)  routing T_4_15.sp4_v_t_44 <X> T_4_15.sp4_h_l_44
 (11 15)  (227 255)  (227 255)  routing T_4_15.sp4_v_t_40 <X> T_4_15.sp4_h_l_46
 (13 15)  (229 255)  (229 255)  routing T_4_15.sp4_v_t_40 <X> T_4_15.sp4_h_l_46
 (16 15)  (232 255)  (232 255)  routing T_4_15.sp4_v_t_17 <X> T_4_15.lc_trk_g3_4
 (17 15)  (233 255)  (233 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (234 255)  (234 255)  routing T_4_15.sp4_r_v_b_45 <X> T_4_15.lc_trk_g3_5
 (27 15)  (243 255)  (243 255)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 255)  (244 255)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 255)  (245 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (248 255)  (248 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (250 255)  (250 255)  routing T_4_15.lc_trk_g1_2 <X> T_4_15.input_2_7
 (35 15)  (251 255)  (251 255)  routing T_4_15.lc_trk_g1_2 <X> T_4_15.input_2_7


LogicTile_5_15

 (9 0)  (279 240)  (279 240)  routing T_5_15.sp4_v_t_36 <X> T_5_15.sp4_h_r_1
 (17 0)  (287 240)  (287 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (288 240)  (288 240)  routing T_5_15.wire_logic_cluster/lc_1/out <X> T_5_15.lc_trk_g0_1
 (21 0)  (291 240)  (291 240)  routing T_5_15.wire_logic_cluster/lc_3/out <X> T_5_15.lc_trk_g0_3
 (22 0)  (292 240)  (292 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (296 240)  (296 240)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (298 240)  (298 240)  routing T_5_15.lc_trk_g2_1 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 240)  (299 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 240)  (301 240)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 240)  (302 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 240)  (303 240)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (304 240)  (304 240)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (305 240)  (305 240)  routing T_5_15.lc_trk_g0_4 <X> T_5_15.input_2_0
 (36 0)  (306 240)  (306 240)  LC_0 Logic Functioning bit
 (27 1)  (297 241)  (297 241)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 241)  (299 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (301 241)  (301 241)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (302 241)  (302 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (53 1)  (323 241)  (323 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (270 242)  (270 242)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (1 2)  (271 242)  (271 242)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (2 2)  (272 242)  (272 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (275 242)  (275 242)  routing T_5_15.sp4_v_t_43 <X> T_5_15.sp4_h_l_37
 (6 2)  (276 242)  (276 242)  routing T_5_15.sp4_v_b_9 <X> T_5_15.sp4_v_t_37
 (14 2)  (284 242)  (284 242)  routing T_5_15.lft_op_4 <X> T_5_15.lc_trk_g0_4
 (17 2)  (287 242)  (287 242)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 2)  (297 242)  (297 242)  routing T_5_15.lc_trk_g1_7 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 242)  (299 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 242)  (300 242)  routing T_5_15.lc_trk_g1_7 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (301 242)  (301 242)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 242)  (302 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 242)  (303 242)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 242)  (306 242)  LC_1 Logic Functioning bit
 (38 2)  (308 242)  (308 242)  LC_1 Logic Functioning bit
 (43 2)  (313 242)  (313 242)  LC_1 Logic Functioning bit
 (45 2)  (315 242)  (315 242)  LC_1 Logic Functioning bit
 (50 2)  (320 242)  (320 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (270 243)  (270 243)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (4 3)  (274 243)  (274 243)  routing T_5_15.sp4_v_t_43 <X> T_5_15.sp4_h_l_37
 (5 3)  (275 243)  (275 243)  routing T_5_15.sp4_v_b_9 <X> T_5_15.sp4_v_t_37
 (6 3)  (276 243)  (276 243)  routing T_5_15.sp4_v_t_43 <X> T_5_15.sp4_h_l_37
 (15 3)  (285 243)  (285 243)  routing T_5_15.lft_op_4 <X> T_5_15.lc_trk_g0_4
 (17 3)  (287 243)  (287 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (299 243)  (299 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (300 243)  (300 243)  routing T_5_15.lc_trk_g1_7 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (306 243)  (306 243)  LC_1 Logic Functioning bit
 (37 3)  (307 243)  (307 243)  LC_1 Logic Functioning bit
 (39 3)  (309 243)  (309 243)  LC_1 Logic Functioning bit
 (43 3)  (313 243)  (313 243)  LC_1 Logic Functioning bit
 (9 4)  (279 244)  (279 244)  routing T_5_15.sp4_v_t_41 <X> T_5_15.sp4_h_r_4
 (29 4)  (299 244)  (299 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (301 244)  (301 244)  routing T_5_15.lc_trk_g0_5 <X> T_5_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 244)  (302 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (306 244)  (306 244)  LC_2 Logic Functioning bit
 (37 4)  (307 244)  (307 244)  LC_2 Logic Functioning bit
 (38 4)  (308 244)  (308 244)  LC_2 Logic Functioning bit
 (39 4)  (309 244)  (309 244)  LC_2 Logic Functioning bit
 (41 4)  (311 244)  (311 244)  LC_2 Logic Functioning bit
 (43 4)  (313 244)  (313 244)  LC_2 Logic Functioning bit
 (30 5)  (300 245)  (300 245)  routing T_5_15.lc_trk_g0_3 <X> T_5_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (306 245)  (306 245)  LC_2 Logic Functioning bit
 (37 5)  (307 245)  (307 245)  LC_2 Logic Functioning bit
 (38 5)  (308 245)  (308 245)  LC_2 Logic Functioning bit
 (39 5)  (309 245)  (309 245)  LC_2 Logic Functioning bit
 (41 5)  (311 245)  (311 245)  LC_2 Logic Functioning bit
 (43 5)  (313 245)  (313 245)  LC_2 Logic Functioning bit
 (48 5)  (318 245)  (318 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (273 246)  (273 246)  routing T_5_15.sp12_h_r_0 <X> T_5_15.sp12_v_t_23
 (14 6)  (284 246)  (284 246)  routing T_5_15.wire_logic_cluster/lc_4/out <X> T_5_15.lc_trk_g1_4
 (15 6)  (285 246)  (285 246)  routing T_5_15.bot_op_5 <X> T_5_15.lc_trk_g1_5
 (17 6)  (287 246)  (287 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (291 246)  (291 246)  routing T_5_15.lft_op_7 <X> T_5_15.lc_trk_g1_7
 (22 6)  (292 246)  (292 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (294 246)  (294 246)  routing T_5_15.lft_op_7 <X> T_5_15.lc_trk_g1_7
 (27 6)  (297 246)  (297 246)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (298 246)  (298 246)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 246)  (299 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (301 246)  (301 246)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 246)  (302 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (304 246)  (304 246)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 246)  (306 246)  LC_3 Logic Functioning bit
 (38 6)  (308 246)  (308 246)  LC_3 Logic Functioning bit
 (3 7)  (273 247)  (273 247)  routing T_5_15.sp12_h_r_0 <X> T_5_15.sp12_v_t_23
 (17 7)  (287 247)  (287 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (306 247)  (306 247)  LC_3 Logic Functioning bit
 (38 7)  (308 247)  (308 247)  LC_3 Logic Functioning bit
 (48 7)  (318 247)  (318 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (0 8)  (270 248)  (270 248)  routing T_5_15.glb_netwk_6 <X> T_5_15.glb2local_1
 (1 8)  (271 248)  (271 248)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (16 8)  (286 248)  (286 248)  routing T_5_15.sp4_v_t_12 <X> T_5_15.lc_trk_g2_1
 (17 8)  (287 248)  (287 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (288 248)  (288 248)  routing T_5_15.sp4_v_t_12 <X> T_5_15.lc_trk_g2_1
 (26 8)  (296 248)  (296 248)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_4/in_0
 (31 8)  (301 248)  (301 248)  routing T_5_15.lc_trk_g1_4 <X> T_5_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 248)  (302 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (304 248)  (304 248)  routing T_5_15.lc_trk_g1_4 <X> T_5_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 248)  (306 248)  LC_4 Logic Functioning bit
 (37 8)  (307 248)  (307 248)  LC_4 Logic Functioning bit
 (38 8)  (308 248)  (308 248)  LC_4 Logic Functioning bit
 (42 8)  (312 248)  (312 248)  LC_4 Logic Functioning bit
 (43 8)  (313 248)  (313 248)  LC_4 Logic Functioning bit
 (45 8)  (315 248)  (315 248)  LC_4 Logic Functioning bit
 (50 8)  (320 248)  (320 248)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (271 249)  (271 249)  routing T_5_15.glb_netwk_6 <X> T_5_15.glb2local_1
 (13 9)  (283 249)  (283 249)  routing T_5_15.sp4_v_t_38 <X> T_5_15.sp4_h_r_8
 (28 9)  (298 249)  (298 249)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 249)  (299 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (306 249)  (306 249)  LC_4 Logic Functioning bit
 (37 9)  (307 249)  (307 249)  LC_4 Logic Functioning bit
 (39 9)  (309 249)  (309 249)  LC_4 Logic Functioning bit
 (42 9)  (312 249)  (312 249)  LC_4 Logic Functioning bit
 (43 9)  (313 249)  (313 249)  LC_4 Logic Functioning bit
 (4 11)  (274 251)  (274 251)  routing T_5_15.sp4_v_b_1 <X> T_5_15.sp4_h_l_43
 (15 11)  (285 251)  (285 251)  routing T_5_15.sp4_v_t_33 <X> T_5_15.lc_trk_g2_4
 (16 11)  (286 251)  (286 251)  routing T_5_15.sp4_v_t_33 <X> T_5_15.lc_trk_g2_4
 (17 11)  (287 251)  (287 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (17 12)  (287 252)  (287 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 252)  (288 252)  routing T_5_15.wire_logic_cluster/lc_1/out <X> T_5_15.lc_trk_g3_1
 (26 12)  (296 252)  (296 252)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_6/in_0
 (31 12)  (301 252)  (301 252)  routing T_5_15.lc_trk_g1_4 <X> T_5_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 252)  (302 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 252)  (304 252)  routing T_5_15.lc_trk_g1_4 <X> T_5_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 252)  (306 252)  LC_6 Logic Functioning bit
 (38 12)  (308 252)  (308 252)  LC_6 Logic Functioning bit
 (27 13)  (297 253)  (297 253)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 253)  (299 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (307 253)  (307 253)  LC_6 Logic Functioning bit
 (39 13)  (309 253)  (309 253)  LC_6 Logic Functioning bit
 (53 13)  (323 253)  (323 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (270 254)  (270 254)  routing T_5_15.glb_netwk_6 <X> T_5_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 254)  (271 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (273 254)  (273 254)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_v_t_22
 (5 14)  (275 254)  (275 254)  routing T_5_15.sp4_h_r_6 <X> T_5_15.sp4_h_l_44
 (7 14)  (277 254)  (277 254)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (278 254)  (278 254)  routing T_5_15.sp4_v_t_41 <X> T_5_15.sp4_h_l_47
 (9 14)  (279 254)  (279 254)  routing T_5_15.sp4_v_t_41 <X> T_5_15.sp4_h_l_47
 (10 14)  (280 254)  (280 254)  routing T_5_15.sp4_v_t_41 <X> T_5_15.sp4_h_l_47
 (13 14)  (283 254)  (283 254)  routing T_5_15.sp4_h_r_11 <X> T_5_15.sp4_v_t_46
 (21 14)  (291 254)  (291 254)  routing T_5_15.wire_logic_cluster/lc_7/out <X> T_5_15.lc_trk_g3_7
 (22 14)  (292 254)  (292 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (295 254)  (295 254)  routing T_5_15.sp4_h_r_38 <X> T_5_15.lc_trk_g3_6
 (27 14)  (297 254)  (297 254)  routing T_5_15.lc_trk_g3_7 <X> T_5_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 254)  (298 254)  routing T_5_15.lc_trk_g3_7 <X> T_5_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 254)  (299 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 254)  (300 254)  routing T_5_15.lc_trk_g3_7 <X> T_5_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (301 254)  (301 254)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 254)  (302 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 254)  (303 254)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (306 254)  (306 254)  LC_7 Logic Functioning bit
 (37 14)  (307 254)  (307 254)  LC_7 Logic Functioning bit
 (38 14)  (308 254)  (308 254)  LC_7 Logic Functioning bit
 (42 14)  (312 254)  (312 254)  LC_7 Logic Functioning bit
 (43 14)  (313 254)  (313 254)  LC_7 Logic Functioning bit
 (45 14)  (315 254)  (315 254)  LC_7 Logic Functioning bit
 (50 14)  (320 254)  (320 254)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (322 254)  (322 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (270 255)  (270 255)  routing T_5_15.glb_netwk_6 <X> T_5_15.wire_logic_cluster/lc_7/s_r
 (3 15)  (273 255)  (273 255)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_v_t_22
 (4 15)  (274 255)  (274 255)  routing T_5_15.sp4_h_r_6 <X> T_5_15.sp4_h_l_44
 (7 15)  (277 255)  (277 255)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (282 255)  (282 255)  routing T_5_15.sp4_h_r_11 <X> T_5_15.sp4_v_t_46
 (22 15)  (292 255)  (292 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (293 255)  (293 255)  routing T_5_15.sp4_h_r_38 <X> T_5_15.lc_trk_g3_6
 (24 15)  (294 255)  (294 255)  routing T_5_15.sp4_h_r_38 <X> T_5_15.lc_trk_g3_6
 (30 15)  (300 255)  (300 255)  routing T_5_15.lc_trk_g3_7 <X> T_5_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (306 255)  (306 255)  LC_7 Logic Functioning bit
 (37 15)  (307 255)  (307 255)  LC_7 Logic Functioning bit
 (38 15)  (308 255)  (308 255)  LC_7 Logic Functioning bit
 (42 15)  (312 255)  (312 255)  LC_7 Logic Functioning bit
 (43 15)  (313 255)  (313 255)  LC_7 Logic Functioning bit


RAM_Tile_6_15

 (12 10)  (336 250)  (336 250)  routing T_6_15.sp4_v_b_8 <X> T_6_15.sp4_h_l_45


LogicTile_7_15

 (15 0)  (381 240)  (381 240)  routing T_7_15.top_op_1 <X> T_7_15.lc_trk_g0_1
 (17 0)  (383 240)  (383 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (388 240)  (388 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (390 240)  (390 240)  routing T_7_15.top_op_3 <X> T_7_15.lc_trk_g0_3
 (25 0)  (391 240)  (391 240)  routing T_7_15.wire_logic_cluster/lc_2/out <X> T_7_15.lc_trk_g0_2
 (27 0)  (393 240)  (393 240)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 240)  (394 240)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 240)  (395 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (397 240)  (397 240)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 240)  (398 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (407 240)  (407 240)  LC_0 Logic Functioning bit
 (42 0)  (408 240)  (408 240)  LC_0 Logic Functioning bit
 (18 1)  (384 241)  (384 241)  routing T_7_15.top_op_1 <X> T_7_15.lc_trk_g0_1
 (21 1)  (387 241)  (387 241)  routing T_7_15.top_op_3 <X> T_7_15.lc_trk_g0_3
 (22 1)  (388 241)  (388 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (393 241)  (393 241)  routing T_7_15.lc_trk_g1_1 <X> T_7_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 241)  (395 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 241)  (396 241)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 241)  (397 241)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 241)  (398 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (401 241)  (401 241)  routing T_7_15.lc_trk_g0_2 <X> T_7_15.input_2_0
 (40 1)  (406 241)  (406 241)  LC_0 Logic Functioning bit
 (42 1)  (408 241)  (408 241)  LC_0 Logic Functioning bit
 (0 2)  (366 242)  (366 242)  routing T_7_15.glb_netwk_7 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (1 2)  (367 242)  (367 242)  routing T_7_15.glb_netwk_7 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (368 242)  (368 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (388 242)  (388 242)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (28 2)  (394 242)  (394 242)  routing T_7_15.lc_trk_g2_0 <X> T_7_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 242)  (395 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 242)  (398 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 242)  (399 242)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 242)  (400 242)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 242)  (402 242)  LC_1 Logic Functioning bit
 (37 2)  (403 242)  (403 242)  LC_1 Logic Functioning bit
 (42 2)  (408 242)  (408 242)  LC_1 Logic Functioning bit
 (43 2)  (409 242)  (409 242)  LC_1 Logic Functioning bit
 (45 2)  (411 242)  (411 242)  LC_1 Logic Functioning bit
 (50 2)  (416 242)  (416 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (366 243)  (366 243)  routing T_7_15.glb_netwk_7 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (17 3)  (383 243)  (383 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (392 243)  (392 243)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (393 243)  (393 243)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 243)  (395 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (403 243)  (403 243)  LC_1 Logic Functioning bit
 (42 3)  (408 243)  (408 243)  LC_1 Logic Functioning bit
 (43 3)  (409 243)  (409 243)  LC_1 Logic Functioning bit
 (51 3)  (417 243)  (417 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (383 244)  (383 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (384 244)  (384 244)  routing T_7_15.wire_logic_cluster/lc_1/out <X> T_7_15.lc_trk_g1_1
 (21 4)  (387 244)  (387 244)  routing T_7_15.wire_logic_cluster/lc_3/out <X> T_7_15.lc_trk_g1_3
 (22 4)  (388 244)  (388 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (391 244)  (391 244)  routing T_7_15.wire_logic_cluster/lc_2/out <X> T_7_15.lc_trk_g1_2
 (29 4)  (395 244)  (395 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (398 244)  (398 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 244)  (399 244)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 244)  (400 244)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (401 244)  (401 244)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.input_2_2
 (38 4)  (404 244)  (404 244)  LC_2 Logic Functioning bit
 (45 4)  (411 244)  (411 244)  LC_2 Logic Functioning bit
 (22 5)  (388 245)  (388 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (392 245)  (392 245)  routing T_7_15.lc_trk_g0_2 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 245)  (395 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (396 245)  (396 245)  routing T_7_15.lc_trk_g0_3 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (397 245)  (397 245)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (398 245)  (398 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (404 245)  (404 245)  LC_2 Logic Functioning bit
 (39 5)  (405 245)  (405 245)  LC_2 Logic Functioning bit
 (0 6)  (366 246)  (366 246)  routing T_7_15.glb_netwk_6 <X> T_7_15.glb2local_0
 (1 6)  (367 246)  (367 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (26 6)  (392 246)  (392 246)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (393 246)  (393 246)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 246)  (395 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 246)  (398 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 246)  (399 246)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 246)  (400 246)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (403 246)  (403 246)  LC_3 Logic Functioning bit
 (45 6)  (411 246)  (411 246)  LC_3 Logic Functioning bit
 (1 7)  (367 247)  (367 247)  routing T_7_15.glb_netwk_6 <X> T_7_15.glb2local_0
 (26 7)  (392 247)  (392 247)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 247)  (395 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 247)  (396 247)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (397 247)  (397 247)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (398 247)  (398 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (402 247)  (402 247)  LC_3 Logic Functioning bit
 (38 7)  (404 247)  (404 247)  LC_3 Logic Functioning bit
 (14 8)  (380 248)  (380 248)  routing T_7_15.sp4_h_l_21 <X> T_7_15.lc_trk_g2_0
 (15 9)  (381 249)  (381 249)  routing T_7_15.sp4_h_l_21 <X> T_7_15.lc_trk_g2_0
 (16 9)  (382 249)  (382 249)  routing T_7_15.sp4_h_l_21 <X> T_7_15.lc_trk_g2_0
 (17 9)  (383 249)  (383 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (25 10)  (391 250)  (391 250)  routing T_7_15.sp4_v_b_30 <X> T_7_15.lc_trk_g2_6
 (8 11)  (374 251)  (374 251)  routing T_7_15.sp4_h_r_1 <X> T_7_15.sp4_v_t_42
 (9 11)  (375 251)  (375 251)  routing T_7_15.sp4_h_r_1 <X> T_7_15.sp4_v_t_42
 (10 11)  (376 251)  (376 251)  routing T_7_15.sp4_h_r_1 <X> T_7_15.sp4_v_t_42
 (22 11)  (388 251)  (388 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (389 251)  (389 251)  routing T_7_15.sp4_v_b_30 <X> T_7_15.lc_trk_g2_6
 (0 12)  (366 252)  (366 252)  routing T_7_15.glb_netwk_6 <X> T_7_15.glb2local_3
 (1 12)  (367 252)  (367 252)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (4 12)  (370 252)  (370 252)  routing T_7_15.sp4_h_l_44 <X> T_7_15.sp4_v_b_9
 (15 12)  (381 252)  (381 252)  routing T_7_15.sp4_h_r_25 <X> T_7_15.lc_trk_g3_1
 (16 12)  (382 252)  (382 252)  routing T_7_15.sp4_h_r_25 <X> T_7_15.lc_trk_g3_1
 (17 12)  (383 252)  (383 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (388 252)  (388 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (389 252)  (389 252)  routing T_7_15.sp12_v_b_19 <X> T_7_15.lc_trk_g3_3
 (1 13)  (367 253)  (367 253)  routing T_7_15.glb_netwk_6 <X> T_7_15.glb2local_3
 (5 13)  (371 253)  (371 253)  routing T_7_15.sp4_h_l_44 <X> T_7_15.sp4_v_b_9
 (6 13)  (372 253)  (372 253)  routing T_7_15.sp4_h_l_44 <X> T_7_15.sp4_h_r_9
 (18 13)  (384 253)  (384 253)  routing T_7_15.sp4_h_r_25 <X> T_7_15.lc_trk_g3_1
 (21 13)  (387 253)  (387 253)  routing T_7_15.sp12_v_b_19 <X> T_7_15.lc_trk_g3_3
 (22 13)  (388 253)  (388 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (4 14)  (370 254)  (370 254)  routing T_7_15.sp4_h_r_3 <X> T_7_15.sp4_v_t_44
 (6 14)  (372 254)  (372 254)  routing T_7_15.sp4_h_r_3 <X> T_7_15.sp4_v_t_44
 (7 14)  (373 254)  (373 254)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (377 254)  (377 254)  routing T_7_15.sp4_h_r_5 <X> T_7_15.sp4_v_t_46
 (13 14)  (379 254)  (379 254)  routing T_7_15.sp4_h_r_5 <X> T_7_15.sp4_v_t_46
 (21 14)  (387 254)  (387 254)  routing T_7_15.sp12_v_b_7 <X> T_7_15.lc_trk_g3_7
 (22 14)  (388 254)  (388 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (390 254)  (390 254)  routing T_7_15.sp12_v_b_7 <X> T_7_15.lc_trk_g3_7
 (26 14)  (392 254)  (392 254)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (393 254)  (393 254)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 254)  (394 254)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 254)  (395 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 254)  (396 254)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (397 254)  (397 254)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 254)  (398 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 254)  (399 254)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (41 14)  (407 254)  (407 254)  LC_7 Logic Functioning bit
 (43 14)  (409 254)  (409 254)  LC_7 Logic Functioning bit
 (5 15)  (371 255)  (371 255)  routing T_7_15.sp4_h_r_3 <X> T_7_15.sp4_v_t_44
 (7 15)  (373 255)  (373 255)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (378 255)  (378 255)  routing T_7_15.sp4_h_r_5 <X> T_7_15.sp4_v_t_46
 (14 15)  (380 255)  (380 255)  routing T_7_15.sp4_r_v_b_44 <X> T_7_15.lc_trk_g3_4
 (17 15)  (383 255)  (383 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (387 255)  (387 255)  routing T_7_15.sp12_v_b_7 <X> T_7_15.lc_trk_g3_7
 (27 15)  (393 255)  (393 255)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 255)  (394 255)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 255)  (395 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 255)  (396 255)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (397 255)  (397 255)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (48 15)  (414 255)  (414 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_8_15

 (22 0)  (442 240)  (442 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (445 240)  (445 240)  routing T_8_15.sp4_h_l_7 <X> T_8_15.lc_trk_g0_2
 (28 0)  (448 240)  (448 240)  routing T_8_15.lc_trk_g2_1 <X> T_8_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 240)  (449 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 240)  (452 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 240)  (453 240)  routing T_8_15.lc_trk_g2_3 <X> T_8_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (456 240)  (456 240)  LC_0 Logic Functioning bit
 (38 0)  (458 240)  (458 240)  LC_0 Logic Functioning bit
 (3 1)  (423 241)  (423 241)  routing T_8_15.sp12_h_l_23 <X> T_8_15.sp12_v_b_0
 (22 1)  (442 241)  (442 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (443 241)  (443 241)  routing T_8_15.sp4_h_l_7 <X> T_8_15.lc_trk_g0_2
 (24 1)  (444 241)  (444 241)  routing T_8_15.sp4_h_l_7 <X> T_8_15.lc_trk_g0_2
 (25 1)  (445 241)  (445 241)  routing T_8_15.sp4_h_l_7 <X> T_8_15.lc_trk_g0_2
 (31 1)  (451 241)  (451 241)  routing T_8_15.lc_trk_g2_3 <X> T_8_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (456 241)  (456 241)  LC_0 Logic Functioning bit
 (38 1)  (458 241)  (458 241)  LC_0 Logic Functioning bit
 (53 1)  (473 241)  (473 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (4 2)  (424 242)  (424 242)  routing T_8_15.sp4_h_r_6 <X> T_8_15.sp4_v_t_37
 (6 2)  (426 242)  (426 242)  routing T_8_15.sp4_h_r_6 <X> T_8_15.sp4_v_t_37
 (13 2)  (433 242)  (433 242)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_39
 (26 2)  (446 242)  (446 242)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (448 242)  (448 242)  routing T_8_15.lc_trk_g2_2 <X> T_8_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 242)  (449 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (451 242)  (451 242)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 242)  (452 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 242)  (453 242)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 242)  (456 242)  LC_1 Logic Functioning bit
 (38 2)  (458 242)  (458 242)  LC_1 Logic Functioning bit
 (5 3)  (425 243)  (425 243)  routing T_8_15.sp4_h_r_6 <X> T_8_15.sp4_v_t_37
 (12 3)  (432 243)  (432 243)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_39
 (26 3)  (446 243)  (446 243)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (447 243)  (447 243)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 243)  (449 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 243)  (450 243)  routing T_8_15.lc_trk_g2_2 <X> T_8_15.wire_logic_cluster/lc_1/in_1
 (51 3)  (471 243)  (471 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 5)  (442 245)  (442 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (445 245)  (445 245)  routing T_8_15.sp4_r_v_b_26 <X> T_8_15.lc_trk_g1_2
 (4 6)  (424 246)  (424 246)  routing T_8_15.sp4_h_r_9 <X> T_8_15.sp4_v_t_38
 (6 6)  (426 246)  (426 246)  routing T_8_15.sp4_h_r_9 <X> T_8_15.sp4_v_t_38
 (27 6)  (447 246)  (447 246)  routing T_8_15.lc_trk_g3_1 <X> T_8_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 246)  (448 246)  routing T_8_15.lc_trk_g3_1 <X> T_8_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 246)  (449 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 246)  (452 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 246)  (453 246)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (454 246)  (454 246)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (457 246)  (457 246)  LC_3 Logic Functioning bit
 (39 6)  (459 246)  (459 246)  LC_3 Logic Functioning bit
 (5 7)  (425 247)  (425 247)  routing T_8_15.sp4_h_r_9 <X> T_8_15.sp4_v_t_38
 (8 7)  (428 247)  (428 247)  routing T_8_15.sp4_h_r_10 <X> T_8_15.sp4_v_t_41
 (9 7)  (429 247)  (429 247)  routing T_8_15.sp4_h_r_10 <X> T_8_15.sp4_v_t_41
 (10 7)  (430 247)  (430 247)  routing T_8_15.sp4_h_r_10 <X> T_8_15.sp4_v_t_41
 (19 7)  (439 247)  (439 247)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (442 247)  (442 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (443 247)  (443 247)  routing T_8_15.sp4_v_b_22 <X> T_8_15.lc_trk_g1_6
 (24 7)  (444 247)  (444 247)  routing T_8_15.sp4_v_b_22 <X> T_8_15.lc_trk_g1_6
 (26 7)  (446 247)  (446 247)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 247)  (447 247)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 247)  (449 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (451 247)  (451 247)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.wire_logic_cluster/lc_3/in_3
 (9 8)  (429 248)  (429 248)  routing T_8_15.sp4_v_t_42 <X> T_8_15.sp4_h_r_7
 (15 8)  (435 248)  (435 248)  routing T_8_15.sp4_h_r_41 <X> T_8_15.lc_trk_g2_1
 (16 8)  (436 248)  (436 248)  routing T_8_15.sp4_h_r_41 <X> T_8_15.lc_trk_g2_1
 (17 8)  (437 248)  (437 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (438 248)  (438 248)  routing T_8_15.sp4_h_r_41 <X> T_8_15.lc_trk_g2_1
 (21 8)  (441 248)  (441 248)  routing T_8_15.sp4_v_t_22 <X> T_8_15.lc_trk_g2_3
 (22 8)  (442 248)  (442 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (443 248)  (443 248)  routing T_8_15.sp4_v_t_22 <X> T_8_15.lc_trk_g2_3
 (28 8)  (448 248)  (448 248)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 248)  (449 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 248)  (450 248)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 248)  (452 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (457 248)  (457 248)  LC_4 Logic Functioning bit
 (39 8)  (459 248)  (459 248)  LC_4 Logic Functioning bit
 (41 8)  (461 248)  (461 248)  LC_4 Logic Functioning bit
 (43 8)  (463 248)  (463 248)  LC_4 Logic Functioning bit
 (46 8)  (466 248)  (466 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (438 249)  (438 249)  routing T_8_15.sp4_h_r_41 <X> T_8_15.lc_trk_g2_1
 (21 9)  (441 249)  (441 249)  routing T_8_15.sp4_v_t_22 <X> T_8_15.lc_trk_g2_3
 (22 9)  (442 249)  (442 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (445 249)  (445 249)  routing T_8_15.sp4_r_v_b_34 <X> T_8_15.lc_trk_g2_2
 (26 9)  (446 249)  (446 249)  routing T_8_15.lc_trk_g0_2 <X> T_8_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 249)  (449 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (451 249)  (451 249)  routing T_8_15.lc_trk_g0_3 <X> T_8_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (457 249)  (457 249)  LC_4 Logic Functioning bit
 (39 9)  (459 249)  (459 249)  LC_4 Logic Functioning bit
 (41 9)  (461 249)  (461 249)  LC_4 Logic Functioning bit
 (43 9)  (463 249)  (463 249)  LC_4 Logic Functioning bit
 (14 10)  (434 250)  (434 250)  routing T_8_15.sp4_h_r_36 <X> T_8_15.lc_trk_g2_4
 (16 10)  (436 250)  (436 250)  routing T_8_15.sp4_v_b_37 <X> T_8_15.lc_trk_g2_5
 (17 10)  (437 250)  (437 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (438 250)  (438 250)  routing T_8_15.sp4_v_b_37 <X> T_8_15.lc_trk_g2_5
 (15 11)  (435 251)  (435 251)  routing T_8_15.sp4_h_r_36 <X> T_8_15.lc_trk_g2_4
 (16 11)  (436 251)  (436 251)  routing T_8_15.sp4_h_r_36 <X> T_8_15.lc_trk_g2_4
 (17 11)  (437 251)  (437 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (438 251)  (438 251)  routing T_8_15.sp4_v_b_37 <X> T_8_15.lc_trk_g2_5
 (15 12)  (435 252)  (435 252)  routing T_8_15.sp4_v_t_28 <X> T_8_15.lc_trk_g3_1
 (16 12)  (436 252)  (436 252)  routing T_8_15.sp4_v_t_28 <X> T_8_15.lc_trk_g3_1
 (17 12)  (437 252)  (437 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (442 252)  (442 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (441 253)  (441 253)  routing T_8_15.sp4_r_v_b_43 <X> T_8_15.lc_trk_g3_3
 (7 14)  (427 254)  (427 254)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (427 255)  (427 255)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (428 255)  (428 255)  routing T_8_15.sp4_h_r_4 <X> T_8_15.sp4_v_t_47
 (9 15)  (429 255)  (429 255)  routing T_8_15.sp4_h_r_4 <X> T_8_15.sp4_v_t_47
 (10 15)  (430 255)  (430 255)  routing T_8_15.sp4_h_r_4 <X> T_8_15.sp4_v_t_47


LogicTile_9_15

 (21 0)  (495 240)  (495 240)  routing T_9_15.sp4_h_r_11 <X> T_9_15.lc_trk_g0_3
 (22 0)  (496 240)  (496 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (497 240)  (497 240)  routing T_9_15.sp4_h_r_11 <X> T_9_15.lc_trk_g0_3
 (24 0)  (498 240)  (498 240)  routing T_9_15.sp4_h_r_11 <X> T_9_15.lc_trk_g0_3
 (29 0)  (503 240)  (503 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 240)  (504 240)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (506 240)  (506 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (508 240)  (508 240)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (510 240)  (510 240)  LC_0 Logic Functioning bit
 (37 0)  (511 240)  (511 240)  LC_0 Logic Functioning bit
 (38 0)  (512 240)  (512 240)  LC_0 Logic Functioning bit
 (39 0)  (513 240)  (513 240)  LC_0 Logic Functioning bit
 (45 0)  (519 240)  (519 240)  LC_0 Logic Functioning bit
 (47 0)  (521 240)  (521 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (500 241)  (500 241)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (501 241)  (501 241)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 241)  (503 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (505 241)  (505 241)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (40 1)  (514 241)  (514 241)  LC_0 Logic Functioning bit
 (41 1)  (515 241)  (515 241)  LC_0 Logic Functioning bit
 (42 1)  (516 241)  (516 241)  LC_0 Logic Functioning bit
 (43 1)  (517 241)  (517 241)  LC_0 Logic Functioning bit
 (0 2)  (474 242)  (474 242)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (1 2)  (475 242)  (475 242)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (476 242)  (476 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (489 242)  (489 242)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g0_5
 (16 2)  (490 242)  (490 242)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g0_5
 (17 2)  (491 242)  (491 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (474 243)  (474 243)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (18 3)  (492 243)  (492 243)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g0_5
 (0 4)  (474 244)  (474 244)  routing T_9_15.glb_netwk_5 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (1 4)  (475 244)  (475 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (12 4)  (486 244)  (486 244)  routing T_9_15.sp4_v_b_11 <X> T_9_15.sp4_h_r_5
 (21 4)  (495 244)  (495 244)  routing T_9_15.sp4_v_b_3 <X> T_9_15.lc_trk_g1_3
 (22 4)  (496 244)  (496 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (497 244)  (497 244)  routing T_9_15.sp4_v_b_3 <X> T_9_15.lc_trk_g1_3
 (25 4)  (499 244)  (499 244)  routing T_9_15.sp4_v_b_2 <X> T_9_15.lc_trk_g1_2
 (26 4)  (500 244)  (500 244)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (503 244)  (503 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 244)  (506 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 244)  (507 244)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (508 244)  (508 244)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (510 244)  (510 244)  LC_2 Logic Functioning bit
 (37 4)  (511 244)  (511 244)  LC_2 Logic Functioning bit
 (38 4)  (512 244)  (512 244)  LC_2 Logic Functioning bit
 (39 4)  (513 244)  (513 244)  LC_2 Logic Functioning bit
 (45 4)  (519 244)  (519 244)  LC_2 Logic Functioning bit
 (46 4)  (520 244)  (520 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (8 5)  (482 245)  (482 245)  routing T_9_15.sp4_h_l_41 <X> T_9_15.sp4_v_b_4
 (9 5)  (483 245)  (483 245)  routing T_9_15.sp4_h_l_41 <X> T_9_15.sp4_v_b_4
 (11 5)  (485 245)  (485 245)  routing T_9_15.sp4_v_b_11 <X> T_9_15.sp4_h_r_5
 (13 5)  (487 245)  (487 245)  routing T_9_15.sp4_v_b_11 <X> T_9_15.sp4_h_r_5
 (22 5)  (496 245)  (496 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (497 245)  (497 245)  routing T_9_15.sp4_v_b_2 <X> T_9_15.lc_trk_g1_2
 (27 5)  (501 245)  (501 245)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 245)  (503 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 245)  (504 245)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (514 245)  (514 245)  LC_2 Logic Functioning bit
 (41 5)  (515 245)  (515 245)  LC_2 Logic Functioning bit
 (42 5)  (516 245)  (516 245)  LC_2 Logic Functioning bit
 (43 5)  (517 245)  (517 245)  LC_2 Logic Functioning bit
 (13 6)  (487 246)  (487 246)  routing T_9_15.sp4_v_b_5 <X> T_9_15.sp4_v_t_40
 (14 6)  (488 246)  (488 246)  routing T_9_15.bnr_op_4 <X> T_9_15.lc_trk_g1_4
 (15 6)  (489 246)  (489 246)  routing T_9_15.sp12_h_r_5 <X> T_9_15.lc_trk_g1_5
 (17 6)  (491 246)  (491 246)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (492 246)  (492 246)  routing T_9_15.sp12_h_r_5 <X> T_9_15.lc_trk_g1_5
 (14 7)  (488 247)  (488 247)  routing T_9_15.bnr_op_4 <X> T_9_15.lc_trk_g1_4
 (17 7)  (491 247)  (491 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (492 247)  (492 247)  routing T_9_15.sp12_h_r_5 <X> T_9_15.lc_trk_g1_5
 (21 8)  (495 248)  (495 248)  routing T_9_15.sp4_v_t_14 <X> T_9_15.lc_trk_g2_3
 (22 8)  (496 248)  (496 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (497 248)  (497 248)  routing T_9_15.sp4_v_t_14 <X> T_9_15.lc_trk_g2_3
 (26 8)  (500 248)  (500 248)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 248)  (501 248)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 248)  (503 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 248)  (504 248)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 248)  (506 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 248)  (507 248)  routing T_9_15.lc_trk_g2_3 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (510 248)  (510 248)  LC_4 Logic Functioning bit
 (37 8)  (511 248)  (511 248)  LC_4 Logic Functioning bit
 (38 8)  (512 248)  (512 248)  LC_4 Logic Functioning bit
 (39 8)  (513 248)  (513 248)  LC_4 Logic Functioning bit
 (45 8)  (519 248)  (519 248)  LC_4 Logic Functioning bit
 (26 9)  (500 249)  (500 249)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (501 249)  (501 249)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (502 249)  (502 249)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 249)  (503 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (505 249)  (505 249)  routing T_9_15.lc_trk_g2_3 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (40 9)  (514 249)  (514 249)  LC_4 Logic Functioning bit
 (41 9)  (515 249)  (515 249)  LC_4 Logic Functioning bit
 (42 9)  (516 249)  (516 249)  LC_4 Logic Functioning bit
 (43 9)  (517 249)  (517 249)  LC_4 Logic Functioning bit
 (46 9)  (520 249)  (520 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 10)  (479 250)  (479 250)  routing T_9_15.sp4_v_t_43 <X> T_9_15.sp4_h_l_43
 (16 10)  (490 250)  (490 250)  routing T_9_15.sp12_v_t_10 <X> T_9_15.lc_trk_g2_5
 (17 10)  (491 250)  (491 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (6 11)  (480 251)  (480 251)  routing T_9_15.sp4_v_t_43 <X> T_9_15.sp4_h_l_43
 (7 12)  (481 252)  (481 252)  Column buffer control bit: LH_colbuf_cntl_5

 (22 12)  (496 252)  (496 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (497 252)  (497 252)  routing T_9_15.sp12_v_b_19 <X> T_9_15.lc_trk_g3_3
 (28 12)  (502 252)  (502 252)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 252)  (503 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 252)  (504 252)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (505 252)  (505 252)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 252)  (506 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 252)  (507 252)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 252)  (508 252)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (514 252)  (514 252)  LC_6 Logic Functioning bit
 (42 12)  (516 252)  (516 252)  LC_6 Logic Functioning bit
 (17 13)  (491 253)  (491 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (495 253)  (495 253)  routing T_9_15.sp12_v_b_19 <X> T_9_15.lc_trk_g3_3
 (26 13)  (500 253)  (500 253)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (501 253)  (501 253)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (502 253)  (502 253)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 253)  (503 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (0 14)  (474 254)  (474 254)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 254)  (475 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (481 254)  (481 254)  Column buffer control bit: LH_colbuf_cntl_7

 (12 14)  (486 254)  (486 254)  routing T_9_15.sp4_h_r_8 <X> T_9_15.sp4_h_l_46
 (22 14)  (496 254)  (496 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (497 254)  (497 254)  routing T_9_15.sp4_h_r_31 <X> T_9_15.lc_trk_g3_7
 (24 14)  (498 254)  (498 254)  routing T_9_15.sp4_h_r_31 <X> T_9_15.lc_trk_g3_7
 (0 15)  (474 255)  (474 255)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (481 255)  (481 255)  Column buffer control bit: LH_colbuf_cntl_6

 (13 15)  (487 255)  (487 255)  routing T_9_15.sp4_h_r_8 <X> T_9_15.sp4_h_l_46
 (14 15)  (488 255)  (488 255)  routing T_9_15.sp4_r_v_b_44 <X> T_9_15.lc_trk_g3_4
 (17 15)  (491 255)  (491 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (495 255)  (495 255)  routing T_9_15.sp4_h_r_31 <X> T_9_15.lc_trk_g3_7


LogicTile_10_15

 (17 0)  (545 240)  (545 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (546 240)  (546 240)  routing T_10_15.bnr_op_1 <X> T_10_15.lc_trk_g0_1
 (21 0)  (549 240)  (549 240)  routing T_10_15.bnr_op_3 <X> T_10_15.lc_trk_g0_3
 (22 0)  (550 240)  (550 240)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (553 240)  (553 240)  routing T_10_15.bnr_op_2 <X> T_10_15.lc_trk_g0_2
 (29 0)  (557 240)  (557 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (572 240)  (572 240)  LC_0 Logic Functioning bit
 (18 1)  (546 241)  (546 241)  routing T_10_15.bnr_op_1 <X> T_10_15.lc_trk_g0_1
 (21 1)  (549 241)  (549 241)  routing T_10_15.bnr_op_3 <X> T_10_15.lc_trk_g0_3
 (22 1)  (550 241)  (550 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (553 241)  (553 241)  routing T_10_15.bnr_op_2 <X> T_10_15.lc_trk_g0_2
 (32 1)  (560 241)  (560 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (562 241)  (562 241)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.input_2_0
 (35 1)  (563 241)  (563 241)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.input_2_0
 (0 2)  (528 242)  (528 242)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 2)  (529 242)  (529 242)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (530 242)  (530 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (542 242)  (542 242)  routing T_10_15.bnr_op_4 <X> T_10_15.lc_trk_g0_4
 (17 2)  (545 242)  (545 242)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (546 242)  (546 242)  routing T_10_15.bnr_op_5 <X> T_10_15.lc_trk_g0_5
 (21 2)  (549 242)  (549 242)  routing T_10_15.bnr_op_7 <X> T_10_15.lc_trk_g0_7
 (22 2)  (550 242)  (550 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (553 242)  (553 242)  routing T_10_15.bnr_op_6 <X> T_10_15.lc_trk_g0_6
 (29 2)  (557 242)  (557 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (560 242)  (560 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (564 242)  (564 242)  LC_1 Logic Functioning bit
 (39 2)  (567 242)  (567 242)  LC_1 Logic Functioning bit
 (41 2)  (569 242)  (569 242)  LC_1 Logic Functioning bit
 (42 2)  (570 242)  (570 242)  LC_1 Logic Functioning bit
 (44 2)  (572 242)  (572 242)  LC_1 Logic Functioning bit
 (45 2)  (573 242)  (573 242)  LC_1 Logic Functioning bit
 (47 2)  (575 242)  (575 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (528 243)  (528 243)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (14 3)  (542 243)  (542 243)  routing T_10_15.bnr_op_4 <X> T_10_15.lc_trk_g0_4
 (17 3)  (545 243)  (545 243)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (546 243)  (546 243)  routing T_10_15.bnr_op_5 <X> T_10_15.lc_trk_g0_5
 (21 3)  (549 243)  (549 243)  routing T_10_15.bnr_op_7 <X> T_10_15.lc_trk_g0_7
 (22 3)  (550 243)  (550 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (553 243)  (553 243)  routing T_10_15.bnr_op_6 <X> T_10_15.lc_trk_g0_6
 (30 3)  (558 243)  (558 243)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (560 243)  (560 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (564 243)  (564 243)  LC_1 Logic Functioning bit
 (39 3)  (567 243)  (567 243)  LC_1 Logic Functioning bit
 (41 3)  (569 243)  (569 243)  LC_1 Logic Functioning bit
 (42 3)  (570 243)  (570 243)  LC_1 Logic Functioning bit
 (47 3)  (575 243)  (575 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (528 244)  (528 244)  routing T_10_15.glb_netwk_5 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (1 4)  (529 244)  (529 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (2 4)  (530 244)  (530 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 4)  (533 244)  (533 244)  routing T_10_15.sp4_h_l_37 <X> T_10_15.sp4_h_r_3
 (22 4)  (550 244)  (550 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (551 244)  (551 244)  routing T_10_15.sp4_h_r_3 <X> T_10_15.lc_trk_g1_3
 (24 4)  (552 244)  (552 244)  routing T_10_15.sp4_h_r_3 <X> T_10_15.lc_trk_g1_3
 (29 4)  (557 244)  (557 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (560 244)  (560 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (564 244)  (564 244)  LC_2 Logic Functioning bit
 (39 4)  (567 244)  (567 244)  LC_2 Logic Functioning bit
 (41 4)  (569 244)  (569 244)  LC_2 Logic Functioning bit
 (42 4)  (570 244)  (570 244)  LC_2 Logic Functioning bit
 (44 4)  (572 244)  (572 244)  LC_2 Logic Functioning bit
 (45 4)  (573 244)  (573 244)  LC_2 Logic Functioning bit
 (4 5)  (532 245)  (532 245)  routing T_10_15.sp4_h_l_37 <X> T_10_15.sp4_h_r_3
 (21 5)  (549 245)  (549 245)  routing T_10_15.sp4_h_r_3 <X> T_10_15.lc_trk_g1_3
 (30 5)  (558 245)  (558 245)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (560 245)  (560 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (563 245)  (563 245)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.input_2_2
 (36 5)  (564 245)  (564 245)  LC_2 Logic Functioning bit
 (39 5)  (567 245)  (567 245)  LC_2 Logic Functioning bit
 (41 5)  (569 245)  (569 245)  LC_2 Logic Functioning bit
 (42 5)  (570 245)  (570 245)  LC_2 Logic Functioning bit
 (47 5)  (575 245)  (575 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (29 6)  (557 246)  (557 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 246)  (558 246)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (560 246)  (560 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (564 246)  (564 246)  LC_3 Logic Functioning bit
 (39 6)  (567 246)  (567 246)  LC_3 Logic Functioning bit
 (41 6)  (569 246)  (569 246)  LC_3 Logic Functioning bit
 (42 6)  (570 246)  (570 246)  LC_3 Logic Functioning bit
 (44 6)  (572 246)  (572 246)  LC_3 Logic Functioning bit
 (45 6)  (573 246)  (573 246)  LC_3 Logic Functioning bit
 (32 7)  (560 247)  (560 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (563 247)  (563 247)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.input_2_3
 (36 7)  (564 247)  (564 247)  LC_3 Logic Functioning bit
 (39 7)  (567 247)  (567 247)  LC_3 Logic Functioning bit
 (41 7)  (569 247)  (569 247)  LC_3 Logic Functioning bit
 (42 7)  (570 247)  (570 247)  LC_3 Logic Functioning bit
 (47 7)  (575 247)  (575 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (542 248)  (542 248)  routing T_10_15.rgt_op_0 <X> T_10_15.lc_trk_g2_0
 (29 8)  (557 248)  (557 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (558 248)  (558 248)  routing T_10_15.lc_trk_g0_5 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (560 248)  (560 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (563 248)  (563 248)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.input_2_4
 (36 8)  (564 248)  (564 248)  LC_4 Logic Functioning bit
 (39 8)  (567 248)  (567 248)  LC_4 Logic Functioning bit
 (41 8)  (569 248)  (569 248)  LC_4 Logic Functioning bit
 (42 8)  (570 248)  (570 248)  LC_4 Logic Functioning bit
 (44 8)  (572 248)  (572 248)  LC_4 Logic Functioning bit
 (45 8)  (573 248)  (573 248)  LC_4 Logic Functioning bit
 (15 9)  (543 249)  (543 249)  routing T_10_15.rgt_op_0 <X> T_10_15.lc_trk_g2_0
 (17 9)  (545 249)  (545 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (32 9)  (560 249)  (560 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (564 249)  (564 249)  LC_4 Logic Functioning bit
 (39 9)  (567 249)  (567 249)  LC_4 Logic Functioning bit
 (41 9)  (569 249)  (569 249)  LC_4 Logic Functioning bit
 (42 9)  (570 249)  (570 249)  LC_4 Logic Functioning bit
 (47 9)  (575 249)  (575 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (29 10)  (557 250)  (557 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 250)  (558 250)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 250)  (560 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (563 250)  (563 250)  routing T_10_15.lc_trk_g0_5 <X> T_10_15.input_2_5
 (36 10)  (564 250)  (564 250)  LC_5 Logic Functioning bit
 (39 10)  (567 250)  (567 250)  LC_5 Logic Functioning bit
 (41 10)  (569 250)  (569 250)  LC_5 Logic Functioning bit
 (42 10)  (570 250)  (570 250)  LC_5 Logic Functioning bit
 (44 10)  (572 250)  (572 250)  LC_5 Logic Functioning bit
 (45 10)  (573 250)  (573 250)  LC_5 Logic Functioning bit
 (46 10)  (574 250)  (574 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (30 11)  (558 251)  (558 251)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (560 251)  (560 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (564 251)  (564 251)  LC_5 Logic Functioning bit
 (39 11)  (567 251)  (567 251)  LC_5 Logic Functioning bit
 (41 11)  (569 251)  (569 251)  LC_5 Logic Functioning bit
 (42 11)  (570 251)  (570 251)  LC_5 Logic Functioning bit
 (7 12)  (535 252)  (535 252)  Column buffer control bit: LH_colbuf_cntl_5

 (29 12)  (557 252)  (557 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 252)  (558 252)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (560 252)  (560 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (563 252)  (563 252)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.input_2_6
 (36 12)  (564 252)  (564 252)  LC_6 Logic Functioning bit
 (39 12)  (567 252)  (567 252)  LC_6 Logic Functioning bit
 (41 12)  (569 252)  (569 252)  LC_6 Logic Functioning bit
 (42 12)  (570 252)  (570 252)  LC_6 Logic Functioning bit
 (44 12)  (572 252)  (572 252)  LC_6 Logic Functioning bit
 (45 12)  (573 252)  (573 252)  LC_6 Logic Functioning bit
 (46 12)  (574 252)  (574 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (30 13)  (558 253)  (558 253)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (560 253)  (560 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (563 253)  (563 253)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.input_2_6
 (36 13)  (564 253)  (564 253)  LC_6 Logic Functioning bit
 (39 13)  (567 253)  (567 253)  LC_6 Logic Functioning bit
 (41 13)  (569 253)  (569 253)  LC_6 Logic Functioning bit
 (42 13)  (570 253)  (570 253)  LC_6 Logic Functioning bit
 (0 14)  (528 254)  (528 254)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 254)  (529 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (535 254)  (535 254)  Column buffer control bit: LH_colbuf_cntl_7

 (28 14)  (556 254)  (556 254)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 254)  (557 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (560 254)  (560 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (563 254)  (563 254)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.input_2_7
 (36 14)  (564 254)  (564 254)  LC_7 Logic Functioning bit
 (39 14)  (567 254)  (567 254)  LC_7 Logic Functioning bit
 (41 14)  (569 254)  (569 254)  LC_7 Logic Functioning bit
 (42 14)  (570 254)  (570 254)  LC_7 Logic Functioning bit
 (44 14)  (572 254)  (572 254)  LC_7 Logic Functioning bit
 (45 14)  (573 254)  (573 254)  LC_7 Logic Functioning bit
 (46 14)  (574 254)  (574 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (528 255)  (528 255)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (535 255)  (535 255)  Column buffer control bit: LH_colbuf_cntl_6

 (32 15)  (560 255)  (560 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (563 255)  (563 255)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.input_2_7
 (36 15)  (564 255)  (564 255)  LC_7 Logic Functioning bit
 (39 15)  (567 255)  (567 255)  LC_7 Logic Functioning bit
 (41 15)  (569 255)  (569 255)  LC_7 Logic Functioning bit
 (42 15)  (570 255)  (570 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (29 0)  (611 240)  (611 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (612 240)  (612 240)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (614 240)  (614 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (618 240)  (618 240)  LC_0 Logic Functioning bit
 (39 0)  (621 240)  (621 240)  LC_0 Logic Functioning bit
 (41 0)  (623 240)  (623 240)  LC_0 Logic Functioning bit
 (42 0)  (624 240)  (624 240)  LC_0 Logic Functioning bit
 (44 0)  (626 240)  (626 240)  LC_0 Logic Functioning bit
 (30 1)  (612 241)  (612 241)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (614 241)  (614 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (615 241)  (615 241)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.input_2_0
 (35 1)  (617 241)  (617 241)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.input_2_0
 (36 1)  (618 241)  (618 241)  LC_0 Logic Functioning bit
 (39 1)  (621 241)  (621 241)  LC_0 Logic Functioning bit
 (41 1)  (623 241)  (623 241)  LC_0 Logic Functioning bit
 (42 1)  (624 241)  (624 241)  LC_0 Logic Functioning bit
 (49 1)  (631 241)  (631 241)  Carry_In_Mux bit 

 (21 2)  (603 242)  (603 242)  routing T_11_15.sp4_v_b_15 <X> T_11_15.lc_trk_g0_7
 (22 2)  (604 242)  (604 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (605 242)  (605 242)  routing T_11_15.sp4_v_b_15 <X> T_11_15.lc_trk_g0_7
 (32 2)  (614 242)  (614 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (40 2)  (622 242)  (622 242)  LC_1 Logic Functioning bit
 (41 2)  (623 242)  (623 242)  LC_1 Logic Functioning bit
 (42 2)  (624 242)  (624 242)  LC_1 Logic Functioning bit
 (43 2)  (625 242)  (625 242)  LC_1 Logic Functioning bit
 (21 3)  (603 243)  (603 243)  routing T_11_15.sp4_v_b_15 <X> T_11_15.lc_trk_g0_7
 (40 3)  (622 243)  (622 243)  LC_1 Logic Functioning bit
 (41 3)  (623 243)  (623 243)  LC_1 Logic Functioning bit
 (42 3)  (624 243)  (624 243)  LC_1 Logic Functioning bit
 (43 3)  (625 243)  (625 243)  LC_1 Logic Functioning bit
 (25 8)  (607 248)  (607 248)  routing T_11_15.sp4_h_r_42 <X> T_11_15.lc_trk_g2_2
 (22 9)  (604 249)  (604 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (605 249)  (605 249)  routing T_11_15.sp4_h_r_42 <X> T_11_15.lc_trk_g2_2
 (24 9)  (606 249)  (606 249)  routing T_11_15.sp4_h_r_42 <X> T_11_15.lc_trk_g2_2
 (25 9)  (607 249)  (607 249)  routing T_11_15.sp4_h_r_42 <X> T_11_15.lc_trk_g2_2
 (9 10)  (591 250)  (591 250)  routing T_11_15.sp4_v_b_7 <X> T_11_15.sp4_h_l_42
 (4 12)  (586 252)  (586 252)  routing T_11_15.sp4_h_l_44 <X> T_11_15.sp4_v_b_9
 (7 12)  (589 252)  (589 252)  Column buffer control bit: LH_colbuf_cntl_5

 (5 13)  (587 253)  (587 253)  routing T_11_15.sp4_h_l_44 <X> T_11_15.sp4_v_b_9
 (7 14)  (589 254)  (589 254)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (589 255)  (589 255)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_15

 (15 0)  (651 240)  (651 240)  routing T_12_15.bot_op_1 <X> T_12_15.lc_trk_g0_1
 (17 0)  (653 240)  (653 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (663 240)  (663 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (664 240)  (664 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 240)  (665 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (666 240)  (666 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (35 0)  (671 240)  (671 240)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_0
 (44 0)  (680 240)  (680 240)  LC_0 Logic Functioning bit
 (32 1)  (668 241)  (668 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (669 241)  (669 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_0
 (34 1)  (670 241)  (670 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_0
 (35 1)  (671 241)  (671 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_0
 (15 2)  (651 242)  (651 242)  routing T_12_15.bot_op_5 <X> T_12_15.lc_trk_g0_5
 (17 2)  (653 242)  (653 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (28 2)  (664 242)  (664 242)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 242)  (665 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (666 242)  (666 242)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (668 242)  (668 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (671 242)  (671 242)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_1
 (36 2)  (672 242)  (672 242)  LC_1 Logic Functioning bit
 (39 2)  (675 242)  (675 242)  LC_1 Logic Functioning bit
 (41 2)  (677 242)  (677 242)  LC_1 Logic Functioning bit
 (42 2)  (678 242)  (678 242)  LC_1 Logic Functioning bit
 (44 2)  (680 242)  (680 242)  LC_1 Logic Functioning bit
 (47 2)  (683 242)  (683 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (32 3)  (668 243)  (668 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (669 243)  (669 243)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_1
 (34 3)  (670 243)  (670 243)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_1
 (35 3)  (671 243)  (671 243)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_1
 (36 3)  (672 243)  (672 243)  LC_1 Logic Functioning bit
 (39 3)  (675 243)  (675 243)  LC_1 Logic Functioning bit
 (41 3)  (677 243)  (677 243)  LC_1 Logic Functioning bit
 (42 3)  (678 243)  (678 243)  LC_1 Logic Functioning bit
 (22 4)  (658 244)  (658 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (660 244)  (660 244)  routing T_12_15.bot_op_3 <X> T_12_15.lc_trk_g1_3
 (27 4)  (663 244)  (663 244)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 244)  (665 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (668 244)  (668 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (672 244)  (672 244)  LC_2 Logic Functioning bit
 (39 4)  (675 244)  (675 244)  LC_2 Logic Functioning bit
 (41 4)  (677 244)  (677 244)  LC_2 Logic Functioning bit
 (42 4)  (678 244)  (678 244)  LC_2 Logic Functioning bit
 (44 4)  (680 244)  (680 244)  LC_2 Logic Functioning bit
 (22 5)  (658 245)  (658 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (660 245)  (660 245)  routing T_12_15.bot_op_2 <X> T_12_15.lc_trk_g1_2
 (30 5)  (666 245)  (666 245)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (668 245)  (668 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (669 245)  (669 245)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.input_2_2
 (36 5)  (672 245)  (672 245)  LC_2 Logic Functioning bit
 (39 5)  (675 245)  (675 245)  LC_2 Logic Functioning bit
 (41 5)  (677 245)  (677 245)  LC_2 Logic Functioning bit
 (42 5)  (678 245)  (678 245)  LC_2 Logic Functioning bit
 (15 6)  (651 246)  (651 246)  routing T_12_15.top_op_5 <X> T_12_15.lc_trk_g1_5
 (17 6)  (653 246)  (653 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (663 246)  (663 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 246)  (665 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (668 246)  (668 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (672 246)  (672 246)  LC_3 Logic Functioning bit
 (39 6)  (675 246)  (675 246)  LC_3 Logic Functioning bit
 (41 6)  (677 246)  (677 246)  LC_3 Logic Functioning bit
 (42 6)  (678 246)  (678 246)  LC_3 Logic Functioning bit
 (44 6)  (680 246)  (680 246)  LC_3 Logic Functioning bit
 (18 7)  (654 247)  (654 247)  routing T_12_15.top_op_5 <X> T_12_15.lc_trk_g1_5
 (22 7)  (658 247)  (658 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (660 247)  (660 247)  routing T_12_15.bot_op_6 <X> T_12_15.lc_trk_g1_6
 (30 7)  (666 247)  (666 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (668 247)  (668 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (669 247)  (669 247)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.input_2_3
 (34 7)  (670 247)  (670 247)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.input_2_3
 (35 7)  (671 247)  (671 247)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.input_2_3
 (36 7)  (672 247)  (672 247)  LC_3 Logic Functioning bit
 (39 7)  (675 247)  (675 247)  LC_3 Logic Functioning bit
 (41 7)  (677 247)  (677 247)  LC_3 Logic Functioning bit
 (42 7)  (678 247)  (678 247)  LC_3 Logic Functioning bit
 (14 8)  (650 248)  (650 248)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g2_0
 (29 8)  (665 248)  (665 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (668 248)  (668 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (672 248)  (672 248)  LC_4 Logic Functioning bit
 (39 8)  (675 248)  (675 248)  LC_4 Logic Functioning bit
 (41 8)  (677 248)  (677 248)  LC_4 Logic Functioning bit
 (42 8)  (678 248)  (678 248)  LC_4 Logic Functioning bit
 (44 8)  (680 248)  (680 248)  LC_4 Logic Functioning bit
 (15 9)  (651 249)  (651 249)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g2_0
 (17 9)  (653 249)  (653 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (32 9)  (668 249)  (668 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (669 249)  (669 249)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.input_2_4
 (34 9)  (670 249)  (670 249)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.input_2_4
 (35 9)  (671 249)  (671 249)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.input_2_4
 (36 9)  (672 249)  (672 249)  LC_4 Logic Functioning bit
 (39 9)  (675 249)  (675 249)  LC_4 Logic Functioning bit
 (41 9)  (677 249)  (677 249)  LC_4 Logic Functioning bit
 (42 9)  (678 249)  (678 249)  LC_4 Logic Functioning bit
 (14 10)  (650 250)  (650 250)  routing T_12_15.sp4_v_t_17 <X> T_12_15.lc_trk_g2_4
 (27 10)  (663 250)  (663 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (664 250)  (664 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (665 250)  (665 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (666 250)  (666 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (668 250)  (668 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (671 250)  (671 250)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.input_2_5
 (36 10)  (672 250)  (672 250)  LC_5 Logic Functioning bit
 (39 10)  (675 250)  (675 250)  LC_5 Logic Functioning bit
 (41 10)  (677 250)  (677 250)  LC_5 Logic Functioning bit
 (42 10)  (678 250)  (678 250)  LC_5 Logic Functioning bit
 (44 10)  (680 250)  (680 250)  LC_5 Logic Functioning bit
 (16 11)  (652 251)  (652 251)  routing T_12_15.sp4_v_t_17 <X> T_12_15.lc_trk_g2_4
 (17 11)  (653 251)  (653 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (32 11)  (668 251)  (668 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (672 251)  (672 251)  LC_5 Logic Functioning bit
 (39 11)  (675 251)  (675 251)  LC_5 Logic Functioning bit
 (41 11)  (677 251)  (677 251)  LC_5 Logic Functioning bit
 (42 11)  (678 251)  (678 251)  LC_5 Logic Functioning bit
 (15 12)  (651 252)  (651 252)  routing T_12_15.rgt_op_1 <X> T_12_15.lc_trk_g3_1
 (17 12)  (653 252)  (653 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (654 252)  (654 252)  routing T_12_15.rgt_op_1 <X> T_12_15.lc_trk_g3_1
 (21 12)  (657 252)  (657 252)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g3_3
 (22 12)  (658 252)  (658 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (660 252)  (660 252)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g3_3
 (25 12)  (661 252)  (661 252)  routing T_12_15.rgt_op_2 <X> T_12_15.lc_trk_g3_2
 (27 12)  (663 252)  (663 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (665 252)  (665 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (666 252)  (666 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (668 252)  (668 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (672 252)  (672 252)  LC_6 Logic Functioning bit
 (39 12)  (675 252)  (675 252)  LC_6 Logic Functioning bit
 (41 12)  (677 252)  (677 252)  LC_6 Logic Functioning bit
 (42 12)  (678 252)  (678 252)  LC_6 Logic Functioning bit
 (44 12)  (680 252)  (680 252)  LC_6 Logic Functioning bit
 (22 13)  (658 253)  (658 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (660 253)  (660 253)  routing T_12_15.rgt_op_2 <X> T_12_15.lc_trk_g3_2
 (30 13)  (666 253)  (666 253)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (668 253)  (668 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (669 253)  (669 253)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_6
 (34 13)  (670 253)  (670 253)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_6
 (36 13)  (672 253)  (672 253)  LC_6 Logic Functioning bit
 (39 13)  (675 253)  (675 253)  LC_6 Logic Functioning bit
 (41 13)  (677 253)  (677 253)  LC_6 Logic Functioning bit
 (42 13)  (678 253)  (678 253)  LC_6 Logic Functioning bit
 (7 14)  (643 254)  (643 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (651 254)  (651 254)  routing T_12_15.rgt_op_5 <X> T_12_15.lc_trk_g3_5
 (17 14)  (653 254)  (653 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (654 254)  (654 254)  routing T_12_15.rgt_op_5 <X> T_12_15.lc_trk_g3_5
 (22 14)  (658 254)  (658 254)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (660 254)  (660 254)  routing T_12_15.tnr_op_7 <X> T_12_15.lc_trk_g3_7
 (25 14)  (661 254)  (661 254)  routing T_12_15.rgt_op_6 <X> T_12_15.lc_trk_g3_6
 (27 14)  (663 254)  (663 254)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (665 254)  (665 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (666 254)  (666 254)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (668 254)  (668 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (672 254)  (672 254)  LC_7 Logic Functioning bit
 (37 14)  (673 254)  (673 254)  LC_7 Logic Functioning bit
 (38 14)  (674 254)  (674 254)  LC_7 Logic Functioning bit
 (39 14)  (675 254)  (675 254)  LC_7 Logic Functioning bit
 (44 14)  (680 254)  (680 254)  LC_7 Logic Functioning bit
 (7 15)  (643 255)  (643 255)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (651 255)  (651 255)  routing T_12_15.sp4_v_t_33 <X> T_12_15.lc_trk_g3_4
 (16 15)  (652 255)  (652 255)  routing T_12_15.sp4_v_t_33 <X> T_12_15.lc_trk_g3_4
 (17 15)  (653 255)  (653 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (658 255)  (658 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (660 255)  (660 255)  routing T_12_15.rgt_op_6 <X> T_12_15.lc_trk_g3_6
 (40 15)  (676 255)  (676 255)  LC_7 Logic Functioning bit
 (41 15)  (677 255)  (677 255)  LC_7 Logic Functioning bit
 (42 15)  (678 255)  (678 255)  LC_7 Logic Functioning bit
 (43 15)  (679 255)  (679 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (31 0)  (725 240)  (725 240)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 240)  (726 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 240)  (727 240)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 240)  (730 240)  LC_0 Logic Functioning bit
 (37 0)  (731 240)  (731 240)  LC_0 Logic Functioning bit
 (38 0)  (732 240)  (732 240)  LC_0 Logic Functioning bit
 (39 0)  (733 240)  (733 240)  LC_0 Logic Functioning bit
 (45 0)  (739 240)  (739 240)  LC_0 Logic Functioning bit
 (31 1)  (725 241)  (725 241)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (730 241)  (730 241)  LC_0 Logic Functioning bit
 (37 1)  (731 241)  (731 241)  LC_0 Logic Functioning bit
 (38 1)  (732 241)  (732 241)  LC_0 Logic Functioning bit
 (39 1)  (733 241)  (733 241)  LC_0 Logic Functioning bit
 (0 2)  (694 242)  (694 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (695 242)  (695 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (696 242)  (696 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (726 242)  (726 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (728 242)  (728 242)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 242)  (730 242)  LC_1 Logic Functioning bit
 (37 2)  (731 242)  (731 242)  LC_1 Logic Functioning bit
 (38 2)  (732 242)  (732 242)  LC_1 Logic Functioning bit
 (39 2)  (733 242)  (733 242)  LC_1 Logic Functioning bit
 (45 2)  (739 242)  (739 242)  LC_1 Logic Functioning bit
 (0 3)  (694 243)  (694 243)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (31 3)  (725 243)  (725 243)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (730 243)  (730 243)  LC_1 Logic Functioning bit
 (37 3)  (731 243)  (731 243)  LC_1 Logic Functioning bit
 (38 3)  (732 243)  (732 243)  LC_1 Logic Functioning bit
 (39 3)  (733 243)  (733 243)  LC_1 Logic Functioning bit
 (0 4)  (694 244)  (694 244)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (1 4)  (695 244)  (695 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (716 244)  (716 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (717 244)  (717 244)  routing T_13_15.sp12_h_l_16 <X> T_13_15.lc_trk_g1_3
 (31 4)  (725 244)  (725 244)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (726 244)  (726 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (728 244)  (728 244)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 244)  (730 244)  LC_2 Logic Functioning bit
 (37 4)  (731 244)  (731 244)  LC_2 Logic Functioning bit
 (38 4)  (732 244)  (732 244)  LC_2 Logic Functioning bit
 (39 4)  (733 244)  (733 244)  LC_2 Logic Functioning bit
 (45 4)  (739 244)  (739 244)  LC_2 Logic Functioning bit
 (1 5)  (695 245)  (695 245)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (21 5)  (715 245)  (715 245)  routing T_13_15.sp12_h_l_16 <X> T_13_15.lc_trk_g1_3
 (31 5)  (725 245)  (725 245)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (730 245)  (730 245)  LC_2 Logic Functioning bit
 (37 5)  (731 245)  (731 245)  LC_2 Logic Functioning bit
 (38 5)  (732 245)  (732 245)  LC_2 Logic Functioning bit
 (39 5)  (733 245)  (733 245)  LC_2 Logic Functioning bit
 (31 6)  (725 246)  (725 246)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 246)  (726 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 246)  (727 246)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 246)  (730 246)  LC_3 Logic Functioning bit
 (37 6)  (731 246)  (731 246)  LC_3 Logic Functioning bit
 (38 6)  (732 246)  (732 246)  LC_3 Logic Functioning bit
 (39 6)  (733 246)  (733 246)  LC_3 Logic Functioning bit
 (45 6)  (739 246)  (739 246)  LC_3 Logic Functioning bit
 (22 7)  (716 247)  (716 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (719 247)  (719 247)  routing T_13_15.sp4_r_v_b_30 <X> T_13_15.lc_trk_g1_6
 (36 7)  (730 247)  (730 247)  LC_3 Logic Functioning bit
 (37 7)  (731 247)  (731 247)  LC_3 Logic Functioning bit
 (38 7)  (732 247)  (732 247)  LC_3 Logic Functioning bit
 (39 7)  (733 247)  (733 247)  LC_3 Logic Functioning bit
 (8 9)  (702 249)  (702 249)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_b_7
 (9 9)  (703 249)  (703 249)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_b_7
 (22 9)  (716 249)  (716 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (717 249)  (717 249)  routing T_13_15.sp4_h_l_15 <X> T_13_15.lc_trk_g2_2
 (24 9)  (718 249)  (718 249)  routing T_13_15.sp4_h_l_15 <X> T_13_15.lc_trk_g2_2
 (25 9)  (719 249)  (719 249)  routing T_13_15.sp4_h_l_15 <X> T_13_15.lc_trk_g2_2
 (14 10)  (708 250)  (708 250)  routing T_13_15.sp4_v_t_17 <X> T_13_15.lc_trk_g2_4
 (22 10)  (716 250)  (716 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (717 250)  (717 250)  routing T_13_15.sp4_v_b_47 <X> T_13_15.lc_trk_g2_7
 (24 10)  (718 250)  (718 250)  routing T_13_15.sp4_v_b_47 <X> T_13_15.lc_trk_g2_7
 (32 10)  (726 250)  (726 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (727 250)  (727 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (728 250)  (728 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (730 250)  (730 250)  LC_5 Logic Functioning bit
 (37 10)  (731 250)  (731 250)  LC_5 Logic Functioning bit
 (38 10)  (732 250)  (732 250)  LC_5 Logic Functioning bit
 (39 10)  (733 250)  (733 250)  LC_5 Logic Functioning bit
 (45 10)  (739 250)  (739 250)  LC_5 Logic Functioning bit
 (16 11)  (710 251)  (710 251)  routing T_13_15.sp4_v_t_17 <X> T_13_15.lc_trk_g2_4
 (17 11)  (711 251)  (711 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (36 11)  (730 251)  (730 251)  LC_5 Logic Functioning bit
 (37 11)  (731 251)  (731 251)  LC_5 Logic Functioning bit
 (38 11)  (732 251)  (732 251)  LC_5 Logic Functioning bit
 (39 11)  (733 251)  (733 251)  LC_5 Logic Functioning bit
 (14 12)  (708 252)  (708 252)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g3_0
 (16 12)  (710 252)  (710 252)  routing T_13_15.sp4_v_t_12 <X> T_13_15.lc_trk_g3_1
 (17 12)  (711 252)  (711 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (712 252)  (712 252)  routing T_13_15.sp4_v_t_12 <X> T_13_15.lc_trk_g3_1
 (32 12)  (726 252)  (726 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 252)  (727 252)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (728 252)  (728 252)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 252)  (730 252)  LC_6 Logic Functioning bit
 (37 12)  (731 252)  (731 252)  LC_6 Logic Functioning bit
 (38 12)  (732 252)  (732 252)  LC_6 Logic Functioning bit
 (39 12)  (733 252)  (733 252)  LC_6 Logic Functioning bit
 (45 12)  (739 252)  (739 252)  LC_6 Logic Functioning bit
 (14 13)  (708 253)  (708 253)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g3_0
 (16 13)  (710 253)  (710 253)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g3_0
 (17 13)  (711 253)  (711 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (36 13)  (730 253)  (730 253)  LC_6 Logic Functioning bit
 (37 13)  (731 253)  (731 253)  LC_6 Logic Functioning bit
 (38 13)  (732 253)  (732 253)  LC_6 Logic Functioning bit
 (39 13)  (733 253)  (733 253)  LC_6 Logic Functioning bit
 (0 14)  (694 254)  (694 254)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 254)  (695 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (701 254)  (701 254)  Column buffer control bit: LH_colbuf_cntl_7

 (12 14)  (706 254)  (706 254)  routing T_13_15.sp4_v_t_46 <X> T_13_15.sp4_h_l_46
 (0 15)  (694 255)  (694 255)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (701 255)  (701 255)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (703 255)  (703 255)  routing T_13_15.sp4_v_b_2 <X> T_13_15.sp4_v_t_47
 (10 15)  (704 255)  (704 255)  routing T_13_15.sp4_v_b_2 <X> T_13_15.sp4_v_t_47
 (11 15)  (705 255)  (705 255)  routing T_13_15.sp4_v_t_46 <X> T_13_15.sp4_h_l_46


LogicTile_14_15

 (7 14)  (755 254)  (755 254)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (755 255)  (755 255)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_15

 (12 2)  (814 242)  (814 242)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_h_l_39
 (11 3)  (813 243)  (813 243)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_h_l_39
 (13 3)  (815 243)  (815 243)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_h_l_39


LogicTile_16_15



LogicTile_17_15



LogicTile_18_15



RAM_Tile_19_15



LogicTile_20_15



LogicTile_21_15



LogicTile_22_15



LogicTile_23_15



LogicTile_24_15



DSP_Tile_25_15



IpCon_Tile_0_14

 (36 0)  (36 224)  (36 224)  LC_0 Logic Functioning bit
 (37 0)  (37 224)  (37 224)  LC_0 Logic Functioning bit
 (42 0)  (42 224)  (42 224)  LC_0 Logic Functioning bit
 (43 0)  (43 224)  (43 224)  LC_0 Logic Functioning bit
 (50 0)  (50 224)  (50 224)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 225)  (36 225)  LC_0 Logic Functioning bit
 (37 1)  (37 225)  (37 225)  LC_0 Logic Functioning bit
 (42 1)  (42 225)  (42 225)  LC_0 Logic Functioning bit
 (43 1)  (43 225)  (43 225)  LC_0 Logic Functioning bit
 (36 2)  (36 226)  (36 226)  LC_1 Logic Functioning bit
 (37 2)  (37 226)  (37 226)  LC_1 Logic Functioning bit
 (42 2)  (42 226)  (42 226)  LC_1 Logic Functioning bit
 (43 2)  (43 226)  (43 226)  LC_1 Logic Functioning bit
 (50 2)  (50 226)  (50 226)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 227)  (36 227)  LC_1 Logic Functioning bit
 (37 3)  (37 227)  (37 227)  LC_1 Logic Functioning bit
 (42 3)  (42 227)  (42 227)  LC_1 Logic Functioning bit
 (43 3)  (43 227)  (43 227)  LC_1 Logic Functioning bit
 (36 4)  (36 228)  (36 228)  LC_2 Logic Functioning bit
 (37 4)  (37 228)  (37 228)  LC_2 Logic Functioning bit
 (42 4)  (42 228)  (42 228)  LC_2 Logic Functioning bit
 (43 4)  (43 228)  (43 228)  LC_2 Logic Functioning bit
 (50 4)  (50 228)  (50 228)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 229)  (36 229)  LC_2 Logic Functioning bit
 (37 5)  (37 229)  (37 229)  LC_2 Logic Functioning bit
 (42 5)  (42 229)  (42 229)  LC_2 Logic Functioning bit
 (43 5)  (43 229)  (43 229)  LC_2 Logic Functioning bit
 (36 6)  (36 230)  (36 230)  LC_3 Logic Functioning bit
 (37 6)  (37 230)  (37 230)  LC_3 Logic Functioning bit
 (42 6)  (42 230)  (42 230)  LC_3 Logic Functioning bit
 (43 6)  (43 230)  (43 230)  LC_3 Logic Functioning bit
 (50 6)  (50 230)  (50 230)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 231)  (36 231)  LC_3 Logic Functioning bit
 (37 7)  (37 231)  (37 231)  LC_3 Logic Functioning bit
 (42 7)  (42 231)  (42 231)  LC_3 Logic Functioning bit
 (43 7)  (43 231)  (43 231)  LC_3 Logic Functioning bit
 (36 8)  (36 232)  (36 232)  LC_4 Logic Functioning bit
 (37 8)  (37 232)  (37 232)  LC_4 Logic Functioning bit
 (42 8)  (42 232)  (42 232)  LC_4 Logic Functioning bit
 (43 8)  (43 232)  (43 232)  LC_4 Logic Functioning bit
 (50 8)  (50 232)  (50 232)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 233)  (36 233)  LC_4 Logic Functioning bit
 (37 9)  (37 233)  (37 233)  LC_4 Logic Functioning bit
 (42 9)  (42 233)  (42 233)  LC_4 Logic Functioning bit
 (43 9)  (43 233)  (43 233)  LC_4 Logic Functioning bit
 (36 10)  (36 234)  (36 234)  LC_5 Logic Functioning bit
 (37 10)  (37 234)  (37 234)  LC_5 Logic Functioning bit
 (42 10)  (42 234)  (42 234)  LC_5 Logic Functioning bit
 (43 10)  (43 234)  (43 234)  LC_5 Logic Functioning bit
 (50 10)  (50 234)  (50 234)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 235)  (36 235)  LC_5 Logic Functioning bit
 (37 11)  (37 235)  (37 235)  LC_5 Logic Functioning bit
 (42 11)  (42 235)  (42 235)  LC_5 Logic Functioning bit
 (43 11)  (43 235)  (43 235)  LC_5 Logic Functioning bit
 (36 12)  (36 236)  (36 236)  LC_6 Logic Functioning bit
 (37 12)  (37 236)  (37 236)  LC_6 Logic Functioning bit
 (42 12)  (42 236)  (42 236)  LC_6 Logic Functioning bit
 (43 12)  (43 236)  (43 236)  LC_6 Logic Functioning bit
 (50 12)  (50 236)  (50 236)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (5 13)  (5 237)  (5 237)  routing T_0_14.sp4_h_r_9 <X> T_0_14.sp4_v_b_9
 (36 13)  (36 237)  (36 237)  LC_6 Logic Functioning bit
 (37 13)  (37 237)  (37 237)  LC_6 Logic Functioning bit
 (42 13)  (42 237)  (42 237)  LC_6 Logic Functioning bit
 (43 13)  (43 237)  (43 237)  LC_6 Logic Functioning bit
 (36 14)  (36 238)  (36 238)  LC_7 Logic Functioning bit
 (37 14)  (37 238)  (37 238)  LC_7 Logic Functioning bit
 (42 14)  (42 238)  (42 238)  LC_7 Logic Functioning bit
 (43 14)  (43 238)  (43 238)  LC_7 Logic Functioning bit
 (50 14)  (50 238)  (50 238)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 239)  (36 239)  LC_7 Logic Functioning bit
 (37 15)  (37 239)  (37 239)  LC_7 Logic Functioning bit
 (42 15)  (42 239)  (42 239)  LC_7 Logic Functioning bit
 (43 15)  (43 239)  (43 239)  LC_7 Logic Functioning bit


LogicTile_1_14

 (27 0)  (81 224)  (81 224)  routing T_1_14.lc_trk_g3_0 <X> T_1_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 224)  (82 224)  routing T_1_14.lc_trk_g3_0 <X> T_1_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 224)  (83 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 224)  (86 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 224)  (90 224)  LC_0 Logic Functioning bit
 (37 0)  (91 224)  (91 224)  LC_0 Logic Functioning bit
 (38 0)  (92 224)  (92 224)  LC_0 Logic Functioning bit
 (39 0)  (93 224)  (93 224)  LC_0 Logic Functioning bit
 (44 0)  (98 224)  (98 224)  LC_0 Logic Functioning bit
 (45 0)  (99 224)  (99 224)  LC_0 Logic Functioning bit
 (8 1)  (62 225)  (62 225)  routing T_1_14.sp4_v_t_47 <X> T_1_14.sp4_v_b_1
 (10 1)  (64 225)  (64 225)  routing T_1_14.sp4_v_t_47 <X> T_1_14.sp4_v_b_1
 (40 1)  (94 225)  (94 225)  LC_0 Logic Functioning bit
 (41 1)  (95 225)  (95 225)  LC_0 Logic Functioning bit
 (42 1)  (96 225)  (96 225)  LC_0 Logic Functioning bit
 (43 1)  (97 225)  (97 225)  LC_0 Logic Functioning bit
 (49 1)  (103 225)  (103 225)  Carry_In_Mux bit 

 (0 2)  (54 226)  (54 226)  routing T_1_14.glb_netwk_7 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (1 2)  (55 226)  (55 226)  routing T_1_14.glb_netwk_7 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (2 2)  (56 226)  (56 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (81 226)  (81 226)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 226)  (82 226)  routing T_1_14.lc_trk_g3_1 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 226)  (83 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 226)  (86 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 226)  (90 226)  LC_1 Logic Functioning bit
 (37 2)  (91 226)  (91 226)  LC_1 Logic Functioning bit
 (38 2)  (92 226)  (92 226)  LC_1 Logic Functioning bit
 (39 2)  (93 226)  (93 226)  LC_1 Logic Functioning bit
 (44 2)  (98 226)  (98 226)  LC_1 Logic Functioning bit
 (45 2)  (99 226)  (99 226)  LC_1 Logic Functioning bit
 (0 3)  (54 227)  (54 227)  routing T_1_14.glb_netwk_7 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (40 3)  (94 227)  (94 227)  LC_1 Logic Functioning bit
 (41 3)  (95 227)  (95 227)  LC_1 Logic Functioning bit
 (42 3)  (96 227)  (96 227)  LC_1 Logic Functioning bit
 (43 3)  (97 227)  (97 227)  LC_1 Logic Functioning bit
 (13 4)  (67 228)  (67 228)  routing T_1_14.sp4_v_t_40 <X> T_1_14.sp4_v_b_5
 (21 4)  (75 228)  (75 228)  routing T_1_14.wire_logic_cluster/lc_3/out <X> T_1_14.lc_trk_g1_3
 (22 4)  (76 228)  (76 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (79 228)  (79 228)  routing T_1_14.wire_logic_cluster/lc_2/out <X> T_1_14.lc_trk_g1_2
 (27 4)  (81 228)  (81 228)  routing T_1_14.lc_trk_g1_2 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 228)  (83 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 228)  (86 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 228)  (90 228)  LC_2 Logic Functioning bit
 (37 4)  (91 228)  (91 228)  LC_2 Logic Functioning bit
 (38 4)  (92 228)  (92 228)  LC_2 Logic Functioning bit
 (39 4)  (93 228)  (93 228)  LC_2 Logic Functioning bit
 (44 4)  (98 228)  (98 228)  LC_2 Logic Functioning bit
 (45 4)  (99 228)  (99 228)  LC_2 Logic Functioning bit
 (22 5)  (76 229)  (76 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (84 229)  (84 229)  routing T_1_14.lc_trk_g1_2 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (94 229)  (94 229)  LC_2 Logic Functioning bit
 (41 5)  (95 229)  (95 229)  LC_2 Logic Functioning bit
 (42 5)  (96 229)  (96 229)  LC_2 Logic Functioning bit
 (43 5)  (97 229)  (97 229)  LC_2 Logic Functioning bit
 (17 6)  (71 230)  (71 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (72 230)  (72 230)  routing T_1_14.wire_logic_cluster/lc_5/out <X> T_1_14.lc_trk_g1_5
 (21 6)  (75 230)  (75 230)  routing T_1_14.wire_logic_cluster/lc_7/out <X> T_1_14.lc_trk_g1_7
 (22 6)  (76 230)  (76 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (79 230)  (79 230)  routing T_1_14.wire_logic_cluster/lc_6/out <X> T_1_14.lc_trk_g1_6
 (27 6)  (81 230)  (81 230)  routing T_1_14.lc_trk_g1_3 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 230)  (83 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 230)  (86 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 230)  (90 230)  LC_3 Logic Functioning bit
 (37 6)  (91 230)  (91 230)  LC_3 Logic Functioning bit
 (38 6)  (92 230)  (92 230)  LC_3 Logic Functioning bit
 (39 6)  (93 230)  (93 230)  LC_3 Logic Functioning bit
 (44 6)  (98 230)  (98 230)  LC_3 Logic Functioning bit
 (45 6)  (99 230)  (99 230)  LC_3 Logic Functioning bit
 (22 7)  (76 231)  (76 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (84 231)  (84 231)  routing T_1_14.lc_trk_g1_3 <X> T_1_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (94 231)  (94 231)  LC_3 Logic Functioning bit
 (41 7)  (95 231)  (95 231)  LC_3 Logic Functioning bit
 (42 7)  (96 231)  (96 231)  LC_3 Logic Functioning bit
 (43 7)  (97 231)  (97 231)  LC_3 Logic Functioning bit
 (4 8)  (58 232)  (58 232)  routing T_1_14.sp4_v_t_43 <X> T_1_14.sp4_v_b_6
 (27 8)  (81 232)  (81 232)  routing T_1_14.lc_trk_g3_4 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 232)  (82 232)  routing T_1_14.lc_trk_g3_4 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 232)  (83 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 232)  (84 232)  routing T_1_14.lc_trk_g3_4 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 232)  (86 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 232)  (90 232)  LC_4 Logic Functioning bit
 (37 8)  (91 232)  (91 232)  LC_4 Logic Functioning bit
 (38 8)  (92 232)  (92 232)  LC_4 Logic Functioning bit
 (39 8)  (93 232)  (93 232)  LC_4 Logic Functioning bit
 (44 8)  (98 232)  (98 232)  LC_4 Logic Functioning bit
 (45 8)  (99 232)  (99 232)  LC_4 Logic Functioning bit
 (40 9)  (94 233)  (94 233)  LC_4 Logic Functioning bit
 (41 9)  (95 233)  (95 233)  LC_4 Logic Functioning bit
 (42 9)  (96 233)  (96 233)  LC_4 Logic Functioning bit
 (43 9)  (97 233)  (97 233)  LC_4 Logic Functioning bit
 (14 10)  (68 234)  (68 234)  routing T_1_14.sp4_h_r_44 <X> T_1_14.lc_trk_g2_4
 (27 10)  (81 234)  (81 234)  routing T_1_14.lc_trk_g1_5 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 234)  (83 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 234)  (84 234)  routing T_1_14.lc_trk_g1_5 <X> T_1_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 234)  (86 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 234)  (90 234)  LC_5 Logic Functioning bit
 (37 10)  (91 234)  (91 234)  LC_5 Logic Functioning bit
 (38 10)  (92 234)  (92 234)  LC_5 Logic Functioning bit
 (39 10)  (93 234)  (93 234)  LC_5 Logic Functioning bit
 (44 10)  (98 234)  (98 234)  LC_5 Logic Functioning bit
 (45 10)  (99 234)  (99 234)  LC_5 Logic Functioning bit
 (14 11)  (68 235)  (68 235)  routing T_1_14.sp4_h_r_44 <X> T_1_14.lc_trk_g2_4
 (15 11)  (69 235)  (69 235)  routing T_1_14.sp4_h_r_44 <X> T_1_14.lc_trk_g2_4
 (16 11)  (70 235)  (70 235)  routing T_1_14.sp4_h_r_44 <X> T_1_14.lc_trk_g2_4
 (17 11)  (71 235)  (71 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (40 11)  (94 235)  (94 235)  LC_5 Logic Functioning bit
 (41 11)  (95 235)  (95 235)  LC_5 Logic Functioning bit
 (42 11)  (96 235)  (96 235)  LC_5 Logic Functioning bit
 (43 11)  (97 235)  (97 235)  LC_5 Logic Functioning bit
 (14 12)  (68 236)  (68 236)  routing T_1_14.wire_logic_cluster/lc_0/out <X> T_1_14.lc_trk_g3_0
 (17 12)  (71 236)  (71 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (72 236)  (72 236)  routing T_1_14.wire_logic_cluster/lc_1/out <X> T_1_14.lc_trk_g3_1
 (27 12)  (81 236)  (81 236)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 236)  (83 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 236)  (84 236)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 236)  (86 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 236)  (90 236)  LC_6 Logic Functioning bit
 (37 12)  (91 236)  (91 236)  LC_6 Logic Functioning bit
 (38 12)  (92 236)  (92 236)  LC_6 Logic Functioning bit
 (39 12)  (93 236)  (93 236)  LC_6 Logic Functioning bit
 (44 12)  (98 236)  (98 236)  LC_6 Logic Functioning bit
 (45 12)  (99 236)  (99 236)  LC_6 Logic Functioning bit
 (17 13)  (71 237)  (71 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (84 237)  (84 237)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (94 237)  (94 237)  LC_6 Logic Functioning bit
 (41 13)  (95 237)  (95 237)  LC_6 Logic Functioning bit
 (42 13)  (96 237)  (96 237)  LC_6 Logic Functioning bit
 (43 13)  (97 237)  (97 237)  LC_6 Logic Functioning bit
 (0 14)  (54 238)  (54 238)  routing T_1_14.lc_trk_g2_4 <X> T_1_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 238)  (55 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (61 238)  (61 238)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (68 238)  (68 238)  routing T_1_14.wire_logic_cluster/lc_4/out <X> T_1_14.lc_trk_g3_4
 (27 14)  (81 238)  (81 238)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 238)  (83 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 238)  (84 238)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 238)  (86 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (91 238)  (91 238)  LC_7 Logic Functioning bit
 (39 14)  (93 238)  (93 238)  LC_7 Logic Functioning bit
 (41 14)  (95 238)  (95 238)  LC_7 Logic Functioning bit
 (43 14)  (97 238)  (97 238)  LC_7 Logic Functioning bit
 (45 14)  (99 238)  (99 238)  LC_7 Logic Functioning bit
 (1 15)  (55 239)  (55 239)  routing T_1_14.lc_trk_g2_4 <X> T_1_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (61 239)  (61 239)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (71 239)  (71 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (84 239)  (84 239)  routing T_1_14.lc_trk_g1_7 <X> T_1_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (91 239)  (91 239)  LC_7 Logic Functioning bit
 (39 15)  (93 239)  (93 239)  LC_7 Logic Functioning bit
 (41 15)  (95 239)  (95 239)  LC_7 Logic Functioning bit
 (43 15)  (97 239)  (97 239)  LC_7 Logic Functioning bit


LogicTile_2_14

 (25 0)  (133 224)  (133 224)  routing T_2_14.wire_logic_cluster/lc_2/out <X> T_2_14.lc_trk_g0_2
 (27 0)  (135 224)  (135 224)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (136 224)  (136 224)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 224)  (137 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 224)  (139 224)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 224)  (140 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 224)  (141 224)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 224)  (142 224)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (143 224)  (143 224)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.input_2_0
 (36 0)  (144 224)  (144 224)  LC_0 Logic Functioning bit
 (37 0)  (145 224)  (145 224)  LC_0 Logic Functioning bit
 (43 0)  (151 224)  (151 224)  LC_0 Logic Functioning bit
 (45 0)  (153 224)  (153 224)  LC_0 Logic Functioning bit
 (22 1)  (130 225)  (130 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (134 225)  (134 225)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 225)  (135 225)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 225)  (137 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (140 225)  (140 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (142 225)  (142 225)  routing T_2_14.lc_trk_g1_5 <X> T_2_14.input_2_0
 (36 1)  (144 225)  (144 225)  LC_0 Logic Functioning bit
 (37 1)  (145 225)  (145 225)  LC_0 Logic Functioning bit
 (42 1)  (150 225)  (150 225)  LC_0 Logic Functioning bit
 (43 1)  (151 225)  (151 225)  LC_0 Logic Functioning bit
 (51 1)  (159 225)  (159 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (108 226)  (108 226)  routing T_2_14.glb_netwk_7 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (1 2)  (109 226)  (109 226)  routing T_2_14.glb_netwk_7 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (2 2)  (110 226)  (110 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 226)  (122 226)  routing T_2_14.wire_logic_cluster/lc_4/out <X> T_2_14.lc_trk_g0_4
 (28 2)  (136 226)  (136 226)  routing T_2_14.lc_trk_g2_4 <X> T_2_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 226)  (137 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 226)  (138 226)  routing T_2_14.lc_trk_g2_4 <X> T_2_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 226)  (140 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 226)  (141 226)  routing T_2_14.lc_trk_g2_0 <X> T_2_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (148 226)  (148 226)  LC_1 Logic Functioning bit
 (41 2)  (149 226)  (149 226)  LC_1 Logic Functioning bit
 (42 2)  (150 226)  (150 226)  LC_1 Logic Functioning bit
 (43 2)  (151 226)  (151 226)  LC_1 Logic Functioning bit
 (0 3)  (108 227)  (108 227)  routing T_2_14.glb_netwk_7 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (17 3)  (125 227)  (125 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (136 227)  (136 227)  routing T_2_14.lc_trk_g2_1 <X> T_2_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 227)  (137 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (40 3)  (148 227)  (148 227)  LC_1 Logic Functioning bit
 (41 3)  (149 227)  (149 227)  LC_1 Logic Functioning bit
 (42 3)  (150 227)  (150 227)  LC_1 Logic Functioning bit
 (43 3)  (151 227)  (151 227)  LC_1 Logic Functioning bit
 (0 4)  (108 228)  (108 228)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_7/cen
 (1 4)  (109 228)  (109 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (130 228)  (130 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (132 228)  (132 228)  routing T_2_14.top_op_3 <X> T_2_14.lc_trk_g1_3
 (27 4)  (135 228)  (135 228)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (136 228)  (136 228)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 228)  (137 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 228)  (138 228)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 228)  (140 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 228)  (141 228)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 228)  (142 228)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 228)  (144 228)  LC_2 Logic Functioning bit
 (37 4)  (145 228)  (145 228)  LC_2 Logic Functioning bit
 (43 4)  (151 228)  (151 228)  LC_2 Logic Functioning bit
 (45 4)  (153 228)  (153 228)  LC_2 Logic Functioning bit
 (1 5)  (109 229)  (109 229)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_7/cen
 (21 5)  (129 229)  (129 229)  routing T_2_14.top_op_3 <X> T_2_14.lc_trk_g1_3
 (26 5)  (134 229)  (134 229)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (135 229)  (135 229)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 229)  (137 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (140 229)  (140 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (141 229)  (141 229)  routing T_2_14.lc_trk_g3_1 <X> T_2_14.input_2_2
 (34 5)  (142 229)  (142 229)  routing T_2_14.lc_trk_g3_1 <X> T_2_14.input_2_2
 (36 5)  (144 229)  (144 229)  LC_2 Logic Functioning bit
 (37 5)  (145 229)  (145 229)  LC_2 Logic Functioning bit
 (42 5)  (150 229)  (150 229)  LC_2 Logic Functioning bit
 (43 5)  (151 229)  (151 229)  LC_2 Logic Functioning bit
 (17 6)  (125 230)  (125 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (32 6)  (140 230)  (140 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (148 230)  (148 230)  LC_3 Logic Functioning bit
 (41 6)  (149 230)  (149 230)  LC_3 Logic Functioning bit
 (42 6)  (150 230)  (150 230)  LC_3 Logic Functioning bit
 (43 6)  (151 230)  (151 230)  LC_3 Logic Functioning bit
 (9 7)  (117 231)  (117 231)  routing T_2_14.sp4_v_b_4 <X> T_2_14.sp4_v_t_41
 (18 7)  (126 231)  (126 231)  routing T_2_14.sp4_r_v_b_29 <X> T_2_14.lc_trk_g1_5
 (31 7)  (139 231)  (139 231)  routing T_2_14.lc_trk_g0_2 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (40 7)  (148 231)  (148 231)  LC_3 Logic Functioning bit
 (41 7)  (149 231)  (149 231)  LC_3 Logic Functioning bit
 (42 7)  (150 231)  (150 231)  LC_3 Logic Functioning bit
 (43 7)  (151 231)  (151 231)  LC_3 Logic Functioning bit
 (5 8)  (113 232)  (113 232)  routing T_2_14.sp4_v_b_6 <X> T_2_14.sp4_h_r_6
 (14 8)  (122 232)  (122 232)  routing T_2_14.wire_logic_cluster/lc_0/out <X> T_2_14.lc_trk_g2_0
 (17 8)  (125 232)  (125 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (126 232)  (126 232)  routing T_2_14.wire_logic_cluster/lc_1/out <X> T_2_14.lc_trk_g2_1
 (27 8)  (135 232)  (135 232)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 232)  (136 232)  routing T_2_14.lc_trk_g3_0 <X> T_2_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 232)  (137 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (139 232)  (139 232)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 232)  (140 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 232)  (141 232)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (142 232)  (142 232)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 232)  (144 232)  LC_4 Logic Functioning bit
 (37 8)  (145 232)  (145 232)  LC_4 Logic Functioning bit
 (43 8)  (151 232)  (151 232)  LC_4 Logic Functioning bit
 (45 8)  (153 232)  (153 232)  LC_4 Logic Functioning bit
 (6 9)  (114 233)  (114 233)  routing T_2_14.sp4_v_b_6 <X> T_2_14.sp4_h_r_6
 (17 9)  (125 233)  (125 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (130 233)  (130 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (131 233)  (131 233)  routing T_2_14.sp4_v_b_42 <X> T_2_14.lc_trk_g2_2
 (24 9)  (132 233)  (132 233)  routing T_2_14.sp4_v_b_42 <X> T_2_14.lc_trk_g2_2
 (26 9)  (134 233)  (134 233)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (135 233)  (135 233)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 233)  (137 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (140 233)  (140 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (141 233)  (141 233)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.input_2_4
 (34 9)  (142 233)  (142 233)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.input_2_4
 (35 9)  (143 233)  (143 233)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.input_2_4
 (36 9)  (144 233)  (144 233)  LC_4 Logic Functioning bit
 (37 9)  (145 233)  (145 233)  LC_4 Logic Functioning bit
 (42 9)  (150 233)  (150 233)  LC_4 Logic Functioning bit
 (43 9)  (151 233)  (151 233)  LC_4 Logic Functioning bit
 (25 10)  (133 234)  (133 234)  routing T_2_14.wire_logic_cluster/lc_6/out <X> T_2_14.lc_trk_g2_6
 (31 10)  (139 234)  (139 234)  routing T_2_14.lc_trk_g0_4 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 234)  (140 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (148 234)  (148 234)  LC_5 Logic Functioning bit
 (41 10)  (149 234)  (149 234)  LC_5 Logic Functioning bit
 (42 10)  (150 234)  (150 234)  LC_5 Logic Functioning bit
 (43 10)  (151 234)  (151 234)  LC_5 Logic Functioning bit
 (15 11)  (123 235)  (123 235)  routing T_2_14.sp4_v_t_33 <X> T_2_14.lc_trk_g2_4
 (16 11)  (124 235)  (124 235)  routing T_2_14.sp4_v_t_33 <X> T_2_14.lc_trk_g2_4
 (17 11)  (125 235)  (125 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (130 235)  (130 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (40 11)  (148 235)  (148 235)  LC_5 Logic Functioning bit
 (41 11)  (149 235)  (149 235)  LC_5 Logic Functioning bit
 (42 11)  (150 235)  (150 235)  LC_5 Logic Functioning bit
 (43 11)  (151 235)  (151 235)  LC_5 Logic Functioning bit
 (16 12)  (124 236)  (124 236)  routing T_2_14.sp4_v_b_33 <X> T_2_14.lc_trk_g3_1
 (17 12)  (125 236)  (125 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (126 236)  (126 236)  routing T_2_14.sp4_v_b_33 <X> T_2_14.lc_trk_g3_1
 (22 12)  (130 236)  (130 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (131 236)  (131 236)  routing T_2_14.sp4_h_r_27 <X> T_2_14.lc_trk_g3_3
 (24 12)  (132 236)  (132 236)  routing T_2_14.sp4_h_r_27 <X> T_2_14.lc_trk_g3_3
 (31 12)  (139 236)  (139 236)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 236)  (140 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 236)  (141 236)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 236)  (142 236)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 236)  (144 236)  LC_6 Logic Functioning bit
 (37 12)  (145 236)  (145 236)  LC_6 Logic Functioning bit
 (38 12)  (146 236)  (146 236)  LC_6 Logic Functioning bit
 (39 12)  (147 236)  (147 236)  LC_6 Logic Functioning bit
 (45 12)  (153 236)  (153 236)  LC_6 Logic Functioning bit
 (14 13)  (122 237)  (122 237)  routing T_2_14.sp4_h_r_24 <X> T_2_14.lc_trk_g3_0
 (15 13)  (123 237)  (123 237)  routing T_2_14.sp4_h_r_24 <X> T_2_14.lc_trk_g3_0
 (16 13)  (124 237)  (124 237)  routing T_2_14.sp4_h_r_24 <X> T_2_14.lc_trk_g3_0
 (17 13)  (125 237)  (125 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (126 237)  (126 237)  routing T_2_14.sp4_v_b_33 <X> T_2_14.lc_trk_g3_1
 (21 13)  (129 237)  (129 237)  routing T_2_14.sp4_h_r_27 <X> T_2_14.lc_trk_g3_3
 (36 13)  (144 237)  (144 237)  LC_6 Logic Functioning bit
 (37 13)  (145 237)  (145 237)  LC_6 Logic Functioning bit
 (38 13)  (146 237)  (146 237)  LC_6 Logic Functioning bit
 (39 13)  (147 237)  (147 237)  LC_6 Logic Functioning bit
 (0 14)  (108 238)  (108 238)  routing T_2_14.glb_netwk_6 <X> T_2_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 238)  (109 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (113 238)  (113 238)  routing T_2_14.sp4_h_r_6 <X> T_2_14.sp4_h_l_44
 (7 14)  (115 238)  (115 238)  Column buffer control bit: LH_colbuf_cntl_7

 (31 14)  (139 238)  (139 238)  routing T_2_14.lc_trk_g2_6 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 238)  (140 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 238)  (141 238)  routing T_2_14.lc_trk_g2_6 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (40 14)  (148 238)  (148 238)  LC_7 Logic Functioning bit
 (41 14)  (149 238)  (149 238)  LC_7 Logic Functioning bit
 (42 14)  (150 238)  (150 238)  LC_7 Logic Functioning bit
 (43 14)  (151 238)  (151 238)  LC_7 Logic Functioning bit
 (0 15)  (108 239)  (108 239)  routing T_2_14.glb_netwk_6 <X> T_2_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (112 239)  (112 239)  routing T_2_14.sp4_h_r_6 <X> T_2_14.sp4_h_l_44
 (7 15)  (115 239)  (115 239)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (122 239)  (122 239)  routing T_2_14.sp4_h_l_17 <X> T_2_14.lc_trk_g3_4
 (15 15)  (123 239)  (123 239)  routing T_2_14.sp4_h_l_17 <X> T_2_14.lc_trk_g3_4
 (16 15)  (124 239)  (124 239)  routing T_2_14.sp4_h_l_17 <X> T_2_14.lc_trk_g3_4
 (17 15)  (125 239)  (125 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (31 15)  (139 239)  (139 239)  routing T_2_14.lc_trk_g2_6 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (40 15)  (148 239)  (148 239)  LC_7 Logic Functioning bit
 (41 15)  (149 239)  (149 239)  LC_7 Logic Functioning bit
 (42 15)  (150 239)  (150 239)  LC_7 Logic Functioning bit
 (43 15)  (151 239)  (151 239)  LC_7 Logic Functioning bit


LogicTile_3_14

 (14 0)  (176 224)  (176 224)  routing T_3_14.sp4_v_b_8 <X> T_3_14.lc_trk_g0_0
 (15 0)  (177 224)  (177 224)  routing T_3_14.top_op_1 <X> T_3_14.lc_trk_g0_1
 (17 0)  (179 224)  (179 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (183 224)  (183 224)  routing T_3_14.sp4_v_b_3 <X> T_3_14.lc_trk_g0_3
 (22 0)  (184 224)  (184 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (185 224)  (185 224)  routing T_3_14.sp4_v_b_3 <X> T_3_14.lc_trk_g0_3
 (29 0)  (191 224)  (191 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 224)  (193 224)  routing T_3_14.lc_trk_g1_6 <X> T_3_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 224)  (194 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (196 224)  (196 224)  routing T_3_14.lc_trk_g1_6 <X> T_3_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (197 224)  (197 224)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.input_2_0
 (36 0)  (198 224)  (198 224)  LC_0 Logic Functioning bit
 (38 0)  (200 224)  (200 224)  LC_0 Logic Functioning bit
 (14 1)  (176 225)  (176 225)  routing T_3_14.sp4_v_b_8 <X> T_3_14.lc_trk_g0_0
 (16 1)  (178 225)  (178 225)  routing T_3_14.sp4_v_b_8 <X> T_3_14.lc_trk_g0_0
 (17 1)  (179 225)  (179 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (180 225)  (180 225)  routing T_3_14.top_op_1 <X> T_3_14.lc_trk_g0_1
 (22 1)  (184 225)  (184 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (186 225)  (186 225)  routing T_3_14.bot_op_2 <X> T_3_14.lc_trk_g0_2
 (26 1)  (188 225)  (188 225)  routing T_3_14.lc_trk_g1_3 <X> T_3_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (189 225)  (189 225)  routing T_3_14.lc_trk_g1_3 <X> T_3_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 225)  (191 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (193 225)  (193 225)  routing T_3_14.lc_trk_g1_6 <X> T_3_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 225)  (194 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (195 225)  (195 225)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.input_2_0
 (34 1)  (196 225)  (196 225)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.input_2_0
 (36 1)  (198 225)  (198 225)  LC_0 Logic Functioning bit
 (37 1)  (199 225)  (199 225)  LC_0 Logic Functioning bit
 (38 1)  (200 225)  (200 225)  LC_0 Logic Functioning bit
 (0 2)  (162 226)  (162 226)  routing T_3_14.glb_netwk_7 <X> T_3_14.wire_logic_cluster/lc_7/clk
 (1 2)  (163 226)  (163 226)  routing T_3_14.glb_netwk_7 <X> T_3_14.wire_logic_cluster/lc_7/clk
 (2 2)  (164 226)  (164 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (190 226)  (190 226)  routing T_3_14.lc_trk_g2_6 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 226)  (191 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 226)  (192 226)  routing T_3_14.lc_trk_g2_6 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 226)  (194 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 226)  (195 226)  routing T_3_14.lc_trk_g2_0 <X> T_3_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 226)  (202 226)  LC_1 Logic Functioning bit
 (45 2)  (207 226)  (207 226)  LC_1 Logic Functioning bit
 (50 2)  (212 226)  (212 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (162 227)  (162 227)  routing T_3_14.glb_netwk_7 <X> T_3_14.wire_logic_cluster/lc_7/clk
 (28 3)  (190 227)  (190 227)  routing T_3_14.lc_trk_g2_1 <X> T_3_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 227)  (191 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (192 227)  (192 227)  routing T_3_14.lc_trk_g2_6 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (39 3)  (201 227)  (201 227)  LC_1 Logic Functioning bit
 (40 3)  (202 227)  (202 227)  LC_1 Logic Functioning bit
 (44 3)  (206 227)  (206 227)  LC_1 Logic Functioning bit
 (48 3)  (210 227)  (210 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (184 228)  (184 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (186 228)  (186 228)  routing T_3_14.top_op_3 <X> T_3_14.lc_trk_g1_3
 (21 5)  (183 229)  (183 229)  routing T_3_14.top_op_3 <X> T_3_14.lc_trk_g1_3
 (22 7)  (184 231)  (184 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (186 231)  (186 231)  routing T_3_14.top_op_6 <X> T_3_14.lc_trk_g1_6
 (25 7)  (187 231)  (187 231)  routing T_3_14.top_op_6 <X> T_3_14.lc_trk_g1_6
 (13 8)  (175 232)  (175 232)  routing T_3_14.sp4_v_t_45 <X> T_3_14.sp4_v_b_8
 (14 8)  (176 232)  (176 232)  routing T_3_14.bnl_op_0 <X> T_3_14.lc_trk_g2_0
 (17 8)  (179 232)  (179 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 232)  (180 232)  routing T_3_14.wire_logic_cluster/lc_1/out <X> T_3_14.lc_trk_g2_1
 (14 9)  (176 233)  (176 233)  routing T_3_14.bnl_op_0 <X> T_3_14.lc_trk_g2_0
 (17 9)  (179 233)  (179 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (25 10)  (187 234)  (187 234)  routing T_3_14.wire_logic_cluster/lc_6/out <X> T_3_14.lc_trk_g2_6
 (22 11)  (184 235)  (184 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (11 12)  (173 236)  (173 236)  routing T_3_14.sp4_v_t_45 <X> T_3_14.sp4_v_b_11
 (28 12)  (190 236)  (190 236)  routing T_3_14.lc_trk_g2_1 <X> T_3_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 236)  (191 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 236)  (194 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (42 12)  (204 236)  (204 236)  LC_6 Logic Functioning bit
 (12 13)  (174 237)  (174 237)  routing T_3_14.sp4_v_t_45 <X> T_3_14.sp4_v_b_11
 (26 13)  (188 237)  (188 237)  routing T_3_14.lc_trk_g0_2 <X> T_3_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 237)  (191 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 237)  (193 237)  routing T_3_14.lc_trk_g0_3 <X> T_3_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 237)  (194 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (0 14)  (162 238)  (162 238)  routing T_3_14.glb_netwk_6 <X> T_3_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 238)  (163 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (169 238)  (169 238)  Column buffer control bit: LH_colbuf_cntl_7

 (17 14)  (179 238)  (179 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (162 239)  (162 239)  routing T_3_14.glb_netwk_6 <X> T_3_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (169 239)  (169 239)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (180 239)  (180 239)  routing T_3_14.sp4_r_v_b_45 <X> T_3_14.lc_trk_g3_5


LogicTile_4_14

 (27 0)  (243 224)  (243 224)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 224)  (244 224)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 224)  (245 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 224)  (248 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (252 224)  (252 224)  LC_0 Logic Functioning bit
 (37 0)  (253 224)  (253 224)  LC_0 Logic Functioning bit
 (38 0)  (254 224)  (254 224)  LC_0 Logic Functioning bit
 (39 0)  (255 224)  (255 224)  LC_0 Logic Functioning bit
 (44 0)  (260 224)  (260 224)  LC_0 Logic Functioning bit
 (45 0)  (261 224)  (261 224)  LC_0 Logic Functioning bit
 (40 1)  (256 225)  (256 225)  LC_0 Logic Functioning bit
 (41 1)  (257 225)  (257 225)  LC_0 Logic Functioning bit
 (42 1)  (258 225)  (258 225)  LC_0 Logic Functioning bit
 (43 1)  (259 225)  (259 225)  LC_0 Logic Functioning bit
 (49 1)  (265 225)  (265 225)  Carry_In_Mux bit 

 (0 2)  (216 226)  (216 226)  routing T_4_14.glb_netwk_7 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (1 2)  (217 226)  (217 226)  routing T_4_14.glb_netwk_7 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (2 2)  (218 226)  (218 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (221 226)  (221 226)  routing T_4_14.sp4_v_t_43 <X> T_4_14.sp4_h_l_37
 (27 2)  (243 226)  (243 226)  routing T_4_14.lc_trk_g3_1 <X> T_4_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 226)  (244 226)  routing T_4_14.lc_trk_g3_1 <X> T_4_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 226)  (245 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 226)  (248 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 226)  (252 226)  LC_1 Logic Functioning bit
 (37 2)  (253 226)  (253 226)  LC_1 Logic Functioning bit
 (38 2)  (254 226)  (254 226)  LC_1 Logic Functioning bit
 (39 2)  (255 226)  (255 226)  LC_1 Logic Functioning bit
 (44 2)  (260 226)  (260 226)  LC_1 Logic Functioning bit
 (45 2)  (261 226)  (261 226)  LC_1 Logic Functioning bit
 (48 2)  (264 226)  (264 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (216 227)  (216 227)  routing T_4_14.glb_netwk_7 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (4 3)  (220 227)  (220 227)  routing T_4_14.sp4_v_t_43 <X> T_4_14.sp4_h_l_37
 (6 3)  (222 227)  (222 227)  routing T_4_14.sp4_v_t_43 <X> T_4_14.sp4_h_l_37
 (8 3)  (224 227)  (224 227)  routing T_4_14.sp4_v_b_10 <X> T_4_14.sp4_v_t_36
 (10 3)  (226 227)  (226 227)  routing T_4_14.sp4_v_b_10 <X> T_4_14.sp4_v_t_36
 (15 3)  (231 227)  (231 227)  routing T_4_14.bot_op_4 <X> T_4_14.lc_trk_g0_4
 (17 3)  (233 227)  (233 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (238 227)  (238 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (240 227)  (240 227)  routing T_4_14.bot_op_6 <X> T_4_14.lc_trk_g0_6
 (40 3)  (256 227)  (256 227)  LC_1 Logic Functioning bit
 (41 3)  (257 227)  (257 227)  LC_1 Logic Functioning bit
 (42 3)  (258 227)  (258 227)  LC_1 Logic Functioning bit
 (43 3)  (259 227)  (259 227)  LC_1 Logic Functioning bit
 (10 4)  (226 228)  (226 228)  routing T_4_14.sp4_v_t_46 <X> T_4_14.sp4_h_r_4
 (21 4)  (237 228)  (237 228)  routing T_4_14.wire_logic_cluster/lc_3/out <X> T_4_14.lc_trk_g1_3
 (22 4)  (238 228)  (238 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (243 228)  (243 228)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 228)  (244 228)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 228)  (245 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 228)  (248 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 228)  (252 228)  LC_2 Logic Functioning bit
 (37 4)  (253 228)  (253 228)  LC_2 Logic Functioning bit
 (38 4)  (254 228)  (254 228)  LC_2 Logic Functioning bit
 (39 4)  (255 228)  (255 228)  LC_2 Logic Functioning bit
 (44 4)  (260 228)  (260 228)  LC_2 Logic Functioning bit
 (45 4)  (261 228)  (261 228)  LC_2 Logic Functioning bit
 (30 5)  (246 229)  (246 229)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (256 229)  (256 229)  LC_2 Logic Functioning bit
 (41 5)  (257 229)  (257 229)  LC_2 Logic Functioning bit
 (42 5)  (258 229)  (258 229)  LC_2 Logic Functioning bit
 (43 5)  (259 229)  (259 229)  LC_2 Logic Functioning bit
 (8 6)  (224 230)  (224 230)  routing T_4_14.sp4_v_t_41 <X> T_4_14.sp4_h_l_41
 (9 6)  (225 230)  (225 230)  routing T_4_14.sp4_v_t_41 <X> T_4_14.sp4_h_l_41
 (27 6)  (243 230)  (243 230)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 230)  (245 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 230)  (248 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 230)  (252 230)  LC_3 Logic Functioning bit
 (37 6)  (253 230)  (253 230)  LC_3 Logic Functioning bit
 (38 6)  (254 230)  (254 230)  LC_3 Logic Functioning bit
 (39 6)  (255 230)  (255 230)  LC_3 Logic Functioning bit
 (44 6)  (260 230)  (260 230)  LC_3 Logic Functioning bit
 (45 6)  (261 230)  (261 230)  LC_3 Logic Functioning bit
 (53 6)  (269 230)  (269 230)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (4 7)  (220 231)  (220 231)  routing T_4_14.sp4_h_r_7 <X> T_4_14.sp4_h_l_38
 (6 7)  (222 231)  (222 231)  routing T_4_14.sp4_h_r_7 <X> T_4_14.sp4_h_l_38
 (30 7)  (246 231)  (246 231)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (256 231)  (256 231)  LC_3 Logic Functioning bit
 (41 7)  (257 231)  (257 231)  LC_3 Logic Functioning bit
 (42 7)  (258 231)  (258 231)  LC_3 Logic Functioning bit
 (43 7)  (259 231)  (259 231)  LC_3 Logic Functioning bit
 (10 8)  (226 232)  (226 232)  routing T_4_14.sp4_v_t_39 <X> T_4_14.sp4_h_r_7
 (27 8)  (243 232)  (243 232)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 232)  (244 232)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 232)  (245 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 232)  (246 232)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 232)  (248 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (253 232)  (253 232)  LC_4 Logic Functioning bit
 (39 8)  (255 232)  (255 232)  LC_4 Logic Functioning bit
 (41 8)  (257 232)  (257 232)  LC_4 Logic Functioning bit
 (43 8)  (259 232)  (259 232)  LC_4 Logic Functioning bit
 (45 8)  (261 232)  (261 232)  LC_4 Logic Functioning bit
 (9 9)  (225 233)  (225 233)  routing T_4_14.sp4_v_t_46 <X> T_4_14.sp4_v_b_7
 (10 9)  (226 233)  (226 233)  routing T_4_14.sp4_v_t_46 <X> T_4_14.sp4_v_b_7
 (37 9)  (253 233)  (253 233)  LC_4 Logic Functioning bit
 (39 9)  (255 233)  (255 233)  LC_4 Logic Functioning bit
 (41 9)  (257 233)  (257 233)  LC_4 Logic Functioning bit
 (43 9)  (259 233)  (259 233)  LC_4 Logic Functioning bit
 (14 12)  (230 236)  (230 236)  routing T_4_14.wire_logic_cluster/lc_0/out <X> T_4_14.lc_trk_g3_0
 (17 12)  (233 236)  (233 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (234 236)  (234 236)  routing T_4_14.wire_logic_cluster/lc_1/out <X> T_4_14.lc_trk_g3_1
 (25 12)  (241 236)  (241 236)  routing T_4_14.wire_logic_cluster/lc_2/out <X> T_4_14.lc_trk_g3_2
 (17 13)  (233 237)  (233 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (238 237)  (238 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (4 14)  (220 238)  (220 238)  routing T_4_14.sp4_v_b_1 <X> T_4_14.sp4_v_t_44
 (6 14)  (222 238)  (222 238)  routing T_4_14.sp4_v_b_1 <X> T_4_14.sp4_v_t_44
 (7 14)  (223 238)  (223 238)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (230 238)  (230 238)  routing T_4_14.wire_logic_cluster/lc_4/out <X> T_4_14.lc_trk_g3_4
 (29 14)  (245 238)  (245 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 238)  (246 238)  routing T_4_14.lc_trk_g0_6 <X> T_4_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 238)  (247 238)  routing T_4_14.lc_trk_g0_4 <X> T_4_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 238)  (248 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (251 238)  (251 238)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.input_2_7
 (40 14)  (256 238)  (256 238)  LC_7 Logic Functioning bit
 (52 14)  (268 238)  (268 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (6 15)  (222 239)  (222 239)  routing T_4_14.sp4_h_r_9 <X> T_4_14.sp4_h_l_44
 (17 15)  (233 239)  (233 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (242 239)  (242 239)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (243 239)  (243 239)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 239)  (244 239)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 239)  (245 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 239)  (246 239)  routing T_4_14.lc_trk_g0_6 <X> T_4_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (248 239)  (248 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (249 239)  (249 239)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.input_2_7
 (34 15)  (250 239)  (250 239)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.input_2_7


LogicTile_5_14

 (21 0)  (291 224)  (291 224)  routing T_5_14.wire_logic_cluster/lc_3/out <X> T_5_14.lc_trk_g0_3
 (22 0)  (292 224)  (292 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (295 224)  (295 224)  routing T_5_14.wire_logic_cluster/lc_2/out <X> T_5_14.lc_trk_g0_2
 (29 0)  (299 224)  (299 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 224)  (301 224)  routing T_5_14.lc_trk_g2_5 <X> T_5_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 224)  (302 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 224)  (303 224)  routing T_5_14.lc_trk_g2_5 <X> T_5_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 224)  (306 224)  LC_0 Logic Functioning bit
 (38 0)  (308 224)  (308 224)  LC_0 Logic Functioning bit
 (46 0)  (316 224)  (316 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (9 1)  (279 225)  (279 225)  routing T_5_14.sp4_v_t_40 <X> T_5_14.sp4_v_b_1
 (10 1)  (280 225)  (280 225)  routing T_5_14.sp4_v_t_40 <X> T_5_14.sp4_v_b_1
 (19 1)  (289 225)  (289 225)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (292 225)  (292 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (300 225)  (300 225)  routing T_5_14.lc_trk_g0_3 <X> T_5_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (306 225)  (306 225)  LC_0 Logic Functioning bit
 (38 1)  (308 225)  (308 225)  LC_0 Logic Functioning bit
 (0 2)  (270 226)  (270 226)  routing T_5_14.glb_netwk_7 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (1 2)  (271 226)  (271 226)  routing T_5_14.glb_netwk_7 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (2 2)  (272 226)  (272 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (297 226)  (297 226)  routing T_5_14.lc_trk_g1_1 <X> T_5_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 226)  (299 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 226)  (302 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 226)  (303 226)  routing T_5_14.lc_trk_g3_1 <X> T_5_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (304 226)  (304 226)  routing T_5_14.lc_trk_g3_1 <X> T_5_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 226)  (306 226)  LC_1 Logic Functioning bit
 (37 2)  (307 226)  (307 226)  LC_1 Logic Functioning bit
 (38 2)  (308 226)  (308 226)  LC_1 Logic Functioning bit
 (42 2)  (312 226)  (312 226)  LC_1 Logic Functioning bit
 (43 2)  (313 226)  (313 226)  LC_1 Logic Functioning bit
 (45 2)  (315 226)  (315 226)  LC_1 Logic Functioning bit
 (50 2)  (320 226)  (320 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (270 227)  (270 227)  routing T_5_14.glb_netwk_7 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (36 3)  (306 227)  (306 227)  LC_1 Logic Functioning bit
 (37 3)  (307 227)  (307 227)  LC_1 Logic Functioning bit
 (38 3)  (308 227)  (308 227)  LC_1 Logic Functioning bit
 (42 3)  (312 227)  (312 227)  LC_1 Logic Functioning bit
 (43 3)  (313 227)  (313 227)  LC_1 Logic Functioning bit
 (47 3)  (317 227)  (317 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (321 227)  (321 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (287 228)  (287 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (288 228)  (288 228)  routing T_5_14.wire_logic_cluster/lc_1/out <X> T_5_14.lc_trk_g1_1
 (28 4)  (298 228)  (298 228)  routing T_5_14.lc_trk_g2_5 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 228)  (299 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 228)  (300 228)  routing T_5_14.lc_trk_g2_5 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (301 228)  (301 228)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 228)  (302 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 228)  (303 228)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (304 228)  (304 228)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 228)  (306 228)  LC_2 Logic Functioning bit
 (38 4)  (308 228)  (308 228)  LC_2 Logic Functioning bit
 (41 4)  (311 228)  (311 228)  LC_2 Logic Functioning bit
 (45 4)  (315 228)  (315 228)  LC_2 Logic Functioning bit
 (46 4)  (316 228)  (316 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (296 229)  (296 229)  routing T_5_14.lc_trk_g0_2 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 229)  (299 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (301 229)  (301 229)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (302 229)  (302 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (304 229)  (304 229)  routing T_5_14.lc_trk_g1_1 <X> T_5_14.input_2_2
 (36 5)  (306 229)  (306 229)  LC_2 Logic Functioning bit
 (37 5)  (307 229)  (307 229)  LC_2 Logic Functioning bit
 (39 5)  (309 229)  (309 229)  LC_2 Logic Functioning bit
 (40 5)  (310 229)  (310 229)  LC_2 Logic Functioning bit
 (42 5)  (312 229)  (312 229)  LC_2 Logic Functioning bit
 (44 5)  (314 229)  (314 229)  LC_2 Logic Functioning bit
 (16 6)  (286 230)  (286 230)  routing T_5_14.sp4_v_b_5 <X> T_5_14.lc_trk_g1_5
 (17 6)  (287 230)  (287 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (288 230)  (288 230)  routing T_5_14.sp4_v_b_5 <X> T_5_14.lc_trk_g1_5
 (27 6)  (297 230)  (297 230)  routing T_5_14.lc_trk_g1_5 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 230)  (299 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 230)  (300 230)  routing T_5_14.lc_trk_g1_5 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (302 230)  (302 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 230)  (303 230)  routing T_5_14.lc_trk_g3_1 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (304 230)  (304 230)  routing T_5_14.lc_trk_g3_1 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 230)  (306 230)  LC_3 Logic Functioning bit
 (38 6)  (308 230)  (308 230)  LC_3 Logic Functioning bit
 (41 6)  (311 230)  (311 230)  LC_3 Logic Functioning bit
 (43 6)  (313 230)  (313 230)  LC_3 Logic Functioning bit
 (45 6)  (315 230)  (315 230)  LC_3 Logic Functioning bit
 (26 7)  (296 231)  (296 231)  routing T_5_14.lc_trk_g0_3 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 231)  (299 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (306 231)  (306 231)  LC_3 Logic Functioning bit
 (37 7)  (307 231)  (307 231)  LC_3 Logic Functioning bit
 (38 7)  (308 231)  (308 231)  LC_3 Logic Functioning bit
 (39 7)  (309 231)  (309 231)  LC_3 Logic Functioning bit
 (41 7)  (311 231)  (311 231)  LC_3 Logic Functioning bit
 (43 7)  (313 231)  (313 231)  LC_3 Logic Functioning bit
 (22 8)  (292 232)  (292 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (293 232)  (293 232)  routing T_5_14.sp4_h_r_27 <X> T_5_14.lc_trk_g2_3
 (24 8)  (294 232)  (294 232)  routing T_5_14.sp4_h_r_27 <X> T_5_14.lc_trk_g2_3
 (21 9)  (291 233)  (291 233)  routing T_5_14.sp4_h_r_27 <X> T_5_14.lc_trk_g2_3
 (17 10)  (287 234)  (287 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (288 234)  (288 234)  routing T_5_14.wire_logic_cluster/lc_5/out <X> T_5_14.lc_trk_g2_5
 (32 10)  (302 234)  (302 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 234)  (303 234)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (304 234)  (304 234)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 234)  (306 234)  LC_5 Logic Functioning bit
 (38 10)  (308 234)  (308 234)  LC_5 Logic Functioning bit
 (45 10)  (315 234)  (315 234)  LC_5 Logic Functioning bit
 (46 10)  (316 234)  (316 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (321 234)  (321 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (296 235)  (296 235)  routing T_5_14.lc_trk_g2_3 <X> T_5_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 235)  (298 235)  routing T_5_14.lc_trk_g2_3 <X> T_5_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 235)  (299 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (301 235)  (301 235)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (307 235)  (307 235)  LC_5 Logic Functioning bit
 (39 11)  (309 235)  (309 235)  LC_5 Logic Functioning bit
 (48 11)  (318 235)  (318 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (323 235)  (323 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (10 12)  (280 236)  (280 236)  routing T_5_14.sp4_v_t_40 <X> T_5_14.sp4_h_r_10
 (15 12)  (285 236)  (285 236)  routing T_5_14.sp4_v_t_28 <X> T_5_14.lc_trk_g3_1
 (16 12)  (286 236)  (286 236)  routing T_5_14.sp4_v_t_28 <X> T_5_14.lc_trk_g3_1
 (17 12)  (287 236)  (287 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (291 236)  (291 236)  routing T_5_14.sp4_h_r_35 <X> T_5_14.lc_trk_g3_3
 (22 12)  (292 236)  (292 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (293 236)  (293 236)  routing T_5_14.sp4_h_r_35 <X> T_5_14.lc_trk_g3_3
 (24 12)  (294 236)  (294 236)  routing T_5_14.sp4_h_r_35 <X> T_5_14.lc_trk_g3_3
 (0 14)  (270 238)  (270 238)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 238)  (271 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (273 238)  (273 238)  routing T_5_14.sp12_v_b_1 <X> T_5_14.sp12_v_t_22
 (7 14)  (277 238)  (277 238)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (270 239)  (270 239)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (277 239)  (277 239)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (292 239)  (292 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (293 239)  (293 239)  routing T_5_14.sp4_v_b_46 <X> T_5_14.lc_trk_g3_6
 (24 15)  (294 239)  (294 239)  routing T_5_14.sp4_v_b_46 <X> T_5_14.lc_trk_g3_6


RAM_Tile_6_14

 (12 8)  (336 232)  (336 232)  routing T_6_14.sp4_v_t_45 <X> T_6_14.sp4_h_r_8
 (8 11)  (332 235)  (332 235)  routing T_6_14.sp4_h_r_7 <X> T_6_14.sp4_v_t_42
 (9 11)  (333 235)  (333 235)  routing T_6_14.sp4_h_r_7 <X> T_6_14.sp4_v_t_42


LogicTile_7_14

 (11 1)  (377 225)  (377 225)  routing T_7_14.sp4_h_l_39 <X> T_7_14.sp4_h_r_2
 (14 2)  (380 226)  (380 226)  routing T_7_14.sp4_h_l_9 <X> T_7_14.lc_trk_g0_4
 (26 2)  (392 226)  (392 226)  routing T_7_14.lc_trk_g2_7 <X> T_7_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (394 226)  (394 226)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 226)  (395 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (397 226)  (397 226)  routing T_7_14.lc_trk_g0_4 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 226)  (398 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (402 226)  (402 226)  LC_1 Logic Functioning bit
 (38 2)  (404 226)  (404 226)  LC_1 Logic Functioning bit
 (46 2)  (412 226)  (412 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (380 227)  (380 227)  routing T_7_14.sp4_h_l_9 <X> T_7_14.lc_trk_g0_4
 (15 3)  (381 227)  (381 227)  routing T_7_14.sp4_h_l_9 <X> T_7_14.lc_trk_g0_4
 (16 3)  (382 227)  (382 227)  routing T_7_14.sp4_h_l_9 <X> T_7_14.lc_trk_g0_4
 (17 3)  (383 227)  (383 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (388 227)  (388 227)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (392 227)  (392 227)  routing T_7_14.lc_trk_g2_7 <X> T_7_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 227)  (394 227)  routing T_7_14.lc_trk_g2_7 <X> T_7_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 227)  (395 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (53 3)  (419 227)  (419 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 6)  (381 230)  (381 230)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g1_5
 (16 6)  (382 230)  (382 230)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g1_5
 (17 6)  (383 230)  (383 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (384 230)  (384 230)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g1_5
 (31 6)  (397 230)  (397 230)  routing T_7_14.lc_trk_g0_6 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 230)  (398 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (402 230)  (402 230)  LC_3 Logic Functioning bit
 (37 6)  (403 230)  (403 230)  LC_3 Logic Functioning bit
 (38 6)  (404 230)  (404 230)  LC_3 Logic Functioning bit
 (39 6)  (405 230)  (405 230)  LC_3 Logic Functioning bit
 (41 6)  (407 230)  (407 230)  LC_3 Logic Functioning bit
 (43 6)  (409 230)  (409 230)  LC_3 Logic Functioning bit
 (46 6)  (412 230)  (412 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (370 231)  (370 231)  routing T_7_14.sp4_v_b_10 <X> T_7_14.sp4_h_l_38
 (18 7)  (384 231)  (384 231)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g1_5
 (27 7)  (393 231)  (393 231)  routing T_7_14.lc_trk_g3_0 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 231)  (394 231)  routing T_7_14.lc_trk_g3_0 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 231)  (395 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (397 231)  (397 231)  routing T_7_14.lc_trk_g0_6 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (402 231)  (402 231)  LC_3 Logic Functioning bit
 (37 7)  (403 231)  (403 231)  LC_3 Logic Functioning bit
 (38 7)  (404 231)  (404 231)  LC_3 Logic Functioning bit
 (39 7)  (405 231)  (405 231)  LC_3 Logic Functioning bit
 (40 7)  (406 231)  (406 231)  LC_3 Logic Functioning bit
 (42 7)  (408 231)  (408 231)  LC_3 Logic Functioning bit
 (53 7)  (419 231)  (419 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 9)  (370 233)  (370 233)  routing T_7_14.sp4_h_l_47 <X> T_7_14.sp4_h_r_6
 (6 9)  (372 233)  (372 233)  routing T_7_14.sp4_h_l_47 <X> T_7_14.sp4_h_r_6
 (16 9)  (382 233)  (382 233)  routing T_7_14.sp12_v_b_8 <X> T_7_14.lc_trk_g2_0
 (17 9)  (383 233)  (383 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (0 10)  (366 234)  (366 234)  routing T_7_14.glb_netwk_6 <X> T_7_14.glb2local_2
 (1 10)  (367 234)  (367 234)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (21 10)  (387 234)  (387 234)  routing T_7_14.sp4_h_l_34 <X> T_7_14.lc_trk_g2_7
 (22 10)  (388 234)  (388 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (389 234)  (389 234)  routing T_7_14.sp4_h_l_34 <X> T_7_14.lc_trk_g2_7
 (24 10)  (390 234)  (390 234)  routing T_7_14.sp4_h_l_34 <X> T_7_14.lc_trk_g2_7
 (27 10)  (393 234)  (393 234)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 234)  (395 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 234)  (396 234)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (397 234)  (397 234)  routing T_7_14.lc_trk_g0_6 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 234)  (398 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (402 234)  (402 234)  LC_5 Logic Functioning bit
 (37 10)  (403 234)  (403 234)  LC_5 Logic Functioning bit
 (38 10)  (404 234)  (404 234)  LC_5 Logic Functioning bit
 (39 10)  (405 234)  (405 234)  LC_5 Logic Functioning bit
 (41 10)  (407 234)  (407 234)  LC_5 Logic Functioning bit
 (43 10)  (409 234)  (409 234)  LC_5 Logic Functioning bit
 (51 10)  (417 234)  (417 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (1 11)  (367 235)  (367 235)  routing T_7_14.glb_netwk_6 <X> T_7_14.glb2local_2
 (21 11)  (387 235)  (387 235)  routing T_7_14.sp4_h_l_34 <X> T_7_14.lc_trk_g2_7
 (31 11)  (397 235)  (397 235)  routing T_7_14.lc_trk_g0_6 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (402 235)  (402 235)  LC_5 Logic Functioning bit
 (37 11)  (403 235)  (403 235)  LC_5 Logic Functioning bit
 (38 11)  (404 235)  (404 235)  LC_5 Logic Functioning bit
 (39 11)  (405 235)  (405 235)  LC_5 Logic Functioning bit
 (41 11)  (407 235)  (407 235)  LC_5 Logic Functioning bit
 (43 11)  (409 235)  (409 235)  LC_5 Logic Functioning bit
 (52 11)  (418 235)  (418 235)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (380 236)  (380 236)  routing T_7_14.sp4_h_r_40 <X> T_7_14.lc_trk_g3_0
 (14 13)  (380 237)  (380 237)  routing T_7_14.sp4_h_r_40 <X> T_7_14.lc_trk_g3_0
 (15 13)  (381 237)  (381 237)  routing T_7_14.sp4_h_r_40 <X> T_7_14.lc_trk_g3_0
 (16 13)  (382 237)  (382 237)  routing T_7_14.sp4_h_r_40 <X> T_7_14.lc_trk_g3_0
 (17 13)  (383 237)  (383 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (7 14)  (373 238)  (373 238)  Column buffer control bit: LH_colbuf_cntl_7

 (12 14)  (378 238)  (378 238)  routing T_7_14.sp4_v_t_46 <X> T_7_14.sp4_h_l_46
 (7 15)  (373 239)  (373 239)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (377 239)  (377 239)  routing T_7_14.sp4_v_t_46 <X> T_7_14.sp4_h_l_46


LogicTile_8_14

 (16 0)  (436 224)  (436 224)  routing T_8_14.sp4_v_b_1 <X> T_8_14.lc_trk_g0_1
 (17 0)  (437 224)  (437 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (438 224)  (438 224)  routing T_8_14.sp4_v_b_1 <X> T_8_14.lc_trk_g0_1
 (29 0)  (449 224)  (449 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 224)  (452 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (456 224)  (456 224)  LC_0 Logic Functioning bit
 (39 0)  (459 224)  (459 224)  LC_0 Logic Functioning bit
 (41 0)  (461 224)  (461 224)  LC_0 Logic Functioning bit
 (42 0)  (462 224)  (462 224)  LC_0 Logic Functioning bit
 (44 0)  (464 224)  (464 224)  LC_0 Logic Functioning bit
 (32 1)  (452 225)  (452 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (453 225)  (453 225)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.input_2_0
 (35 1)  (455 225)  (455 225)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.input_2_0
 (36 1)  (456 225)  (456 225)  LC_0 Logic Functioning bit
 (39 1)  (459 225)  (459 225)  LC_0 Logic Functioning bit
 (41 1)  (461 225)  (461 225)  LC_0 Logic Functioning bit
 (42 1)  (462 225)  (462 225)  LC_0 Logic Functioning bit
 (49 1)  (469 225)  (469 225)  Carry_In_Mux bit 

 (4 2)  (424 226)  (424 226)  routing T_8_14.sp4_h_r_0 <X> T_8_14.sp4_v_t_37
 (32 2)  (452 226)  (452 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (40 2)  (460 226)  (460 226)  LC_1 Logic Functioning bit
 (41 2)  (461 226)  (461 226)  LC_1 Logic Functioning bit
 (42 2)  (462 226)  (462 226)  LC_1 Logic Functioning bit
 (43 2)  (463 226)  (463 226)  LC_1 Logic Functioning bit
 (5 3)  (425 227)  (425 227)  routing T_8_14.sp4_h_r_0 <X> T_8_14.sp4_v_t_37
 (40 3)  (460 227)  (460 227)  LC_1 Logic Functioning bit
 (41 3)  (461 227)  (461 227)  LC_1 Logic Functioning bit
 (42 3)  (462 227)  (462 227)  LC_1 Logic Functioning bit
 (43 3)  (463 227)  (463 227)  LC_1 Logic Functioning bit
 (8 4)  (428 228)  (428 228)  routing T_8_14.sp4_h_l_41 <X> T_8_14.sp4_h_r_4
 (15 4)  (435 228)  (435 228)  routing T_8_14.sp4_h_r_9 <X> T_8_14.lc_trk_g1_1
 (16 4)  (436 228)  (436 228)  routing T_8_14.sp4_h_r_9 <X> T_8_14.lc_trk_g1_1
 (17 4)  (437 228)  (437 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (438 228)  (438 228)  routing T_8_14.sp4_h_r_9 <X> T_8_14.lc_trk_g1_1
 (28 8)  (448 232)  (448 232)  routing T_8_14.lc_trk_g2_5 <X> T_8_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 232)  (449 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 232)  (450 232)  routing T_8_14.lc_trk_g2_5 <X> T_8_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (451 232)  (451 232)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 232)  (452 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 232)  (453 232)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_4/in_3
 (52 8)  (472 232)  (472 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (442 233)  (442 233)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (443 233)  (443 233)  routing T_8_14.sp12_v_b_18 <X> T_8_14.lc_trk_g2_2
 (25 9)  (445 233)  (445 233)  routing T_8_14.sp12_v_b_18 <X> T_8_14.lc_trk_g2_2
 (27 9)  (447 233)  (447 233)  routing T_8_14.lc_trk_g1_1 <X> T_8_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 233)  (449 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (451 233)  (451 233)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (456 233)  (456 233)  LC_4 Logic Functioning bit
 (38 9)  (458 233)  (458 233)  LC_4 Logic Functioning bit
 (15 10)  (435 234)  (435 234)  routing T_8_14.sp4_h_l_24 <X> T_8_14.lc_trk_g2_5
 (16 10)  (436 234)  (436 234)  routing T_8_14.sp4_h_l_24 <X> T_8_14.lc_trk_g2_5
 (17 10)  (437 234)  (437 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (438 234)  (438 234)  routing T_8_14.sp4_h_l_24 <X> T_8_14.lc_trk_g2_5
 (22 10)  (442 234)  (442 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (9 11)  (429 235)  (429 235)  routing T_8_14.sp4_v_b_7 <X> T_8_14.sp4_v_t_42
 (21 11)  (441 235)  (441 235)  routing T_8_14.sp4_r_v_b_39 <X> T_8_14.lc_trk_g2_7
 (4 13)  (424 237)  (424 237)  routing T_8_14.sp4_v_t_41 <X> T_8_14.sp4_h_r_9
 (4 14)  (424 238)  (424 238)  routing T_8_14.sp4_h_r_9 <X> T_8_14.sp4_v_t_44
 (7 14)  (427 238)  (427 238)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (428 238)  (428 238)  routing T_8_14.sp4_v_t_41 <X> T_8_14.sp4_h_l_47
 (9 14)  (429 238)  (429 238)  routing T_8_14.sp4_v_t_41 <X> T_8_14.sp4_h_l_47
 (10 14)  (430 238)  (430 238)  routing T_8_14.sp4_v_t_41 <X> T_8_14.sp4_h_l_47
 (5 15)  (425 239)  (425 239)  routing T_8_14.sp4_h_r_9 <X> T_8_14.sp4_v_t_44
 (7 15)  (427 239)  (427 239)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_9_14

 (27 0)  (501 224)  (501 224)  routing T_9_14.lc_trk_g1_0 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 224)  (503 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 224)  (506 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (510 224)  (510 224)  LC_0 Logic Functioning bit
 (39 0)  (513 224)  (513 224)  LC_0 Logic Functioning bit
 (41 0)  (515 224)  (515 224)  LC_0 Logic Functioning bit
 (42 0)  (516 224)  (516 224)  LC_0 Logic Functioning bit
 (44 0)  (518 224)  (518 224)  LC_0 Logic Functioning bit
 (45 0)  (519 224)  (519 224)  LC_0 Logic Functioning bit
 (52 0)  (526 224)  (526 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (32 1)  (506 225)  (506 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (508 225)  (508 225)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.input_2_0
 (36 1)  (510 225)  (510 225)  LC_0 Logic Functioning bit
 (39 1)  (513 225)  (513 225)  LC_0 Logic Functioning bit
 (41 1)  (515 225)  (515 225)  LC_0 Logic Functioning bit
 (42 1)  (516 225)  (516 225)  LC_0 Logic Functioning bit
 (48 1)  (522 225)  (522 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (523 225)  (523 225)  Carry_In_Mux bit 

 (0 2)  (474 226)  (474 226)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (1 2)  (475 226)  (475 226)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 2)  (476 226)  (476 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (479 226)  (479 226)  routing T_9_14.sp4_v_t_43 <X> T_9_14.sp4_h_l_37
 (32 2)  (506 226)  (506 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 226)  (510 226)  LC_1 Logic Functioning bit
 (37 2)  (511 226)  (511 226)  LC_1 Logic Functioning bit
 (38 2)  (512 226)  (512 226)  LC_1 Logic Functioning bit
 (39 2)  (513 226)  (513 226)  LC_1 Logic Functioning bit
 (45 2)  (519 226)  (519 226)  LC_1 Logic Functioning bit
 (0 3)  (474 227)  (474 227)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (4 3)  (478 227)  (478 227)  routing T_9_14.sp4_v_t_43 <X> T_9_14.sp4_h_l_37
 (6 3)  (480 227)  (480 227)  routing T_9_14.sp4_v_t_43 <X> T_9_14.sp4_h_l_37
 (36 3)  (510 227)  (510 227)  LC_1 Logic Functioning bit
 (37 3)  (511 227)  (511 227)  LC_1 Logic Functioning bit
 (38 3)  (512 227)  (512 227)  LC_1 Logic Functioning bit
 (39 3)  (513 227)  (513 227)  LC_1 Logic Functioning bit
 (51 3)  (525 227)  (525 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (474 228)  (474 228)  routing T_9_14.glb_netwk_5 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (1 4)  (475 228)  (475 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (14 4)  (488 228)  (488 228)  routing T_9_14.lft_op_0 <X> T_9_14.lc_trk_g1_0
 (15 4)  (489 228)  (489 228)  routing T_9_14.lft_op_1 <X> T_9_14.lc_trk_g1_1
 (17 4)  (491 228)  (491 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (492 228)  (492 228)  routing T_9_14.lft_op_1 <X> T_9_14.lc_trk_g1_1
 (8 5)  (482 229)  (482 229)  routing T_9_14.sp4_h_l_47 <X> T_9_14.sp4_v_b_4
 (9 5)  (483 229)  (483 229)  routing T_9_14.sp4_h_l_47 <X> T_9_14.sp4_v_b_4
 (10 5)  (484 229)  (484 229)  routing T_9_14.sp4_h_l_47 <X> T_9_14.sp4_v_b_4
 (15 5)  (489 229)  (489 229)  routing T_9_14.lft_op_0 <X> T_9_14.lc_trk_g1_0
 (17 5)  (491 229)  (491 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (7 12)  (481 236)  (481 236)  Column buffer control bit: LH_colbuf_cntl_5

 (8 12)  (482 236)  (482 236)  routing T_9_14.sp4_h_l_47 <X> T_9_14.sp4_h_r_10
 (0 14)  (474 238)  (474 238)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 238)  (475 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (481 238)  (481 238)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (474 239)  (474 239)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (481 239)  (481 239)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_14

 (0 2)  (528 226)  (528 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (529 226)  (529 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (530 226)  (530 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (549 226)  (549 226)  routing T_10_14.sp4_h_l_10 <X> T_10_14.lc_trk_g0_7
 (22 2)  (550 226)  (550 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (551 226)  (551 226)  routing T_10_14.sp4_h_l_10 <X> T_10_14.lc_trk_g0_7
 (24 2)  (552 226)  (552 226)  routing T_10_14.sp4_h_l_10 <X> T_10_14.lc_trk_g0_7
 (0 3)  (528 227)  (528 227)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (21 3)  (549 227)  (549 227)  routing T_10_14.sp4_h_l_10 <X> T_10_14.lc_trk_g0_7
 (0 4)  (528 228)  (528 228)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (1 4)  (529 228)  (529 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (559 228)  (559 228)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 228)  (560 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (564 228)  (564 228)  LC_2 Logic Functioning bit
 (37 4)  (565 228)  (565 228)  LC_2 Logic Functioning bit
 (38 4)  (566 228)  (566 228)  LC_2 Logic Functioning bit
 (39 4)  (567 228)  (567 228)  LC_2 Logic Functioning bit
 (45 4)  (573 228)  (573 228)  LC_2 Logic Functioning bit
 (1 5)  (529 229)  (529 229)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (31 5)  (559 229)  (559 229)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (564 229)  (564 229)  LC_2 Logic Functioning bit
 (37 5)  (565 229)  (565 229)  LC_2 Logic Functioning bit
 (38 5)  (566 229)  (566 229)  LC_2 Logic Functioning bit
 (39 5)  (567 229)  (567 229)  LC_2 Logic Functioning bit
 (31 6)  (559 230)  (559 230)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 230)  (560 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 230)  (561 230)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (562 230)  (562 230)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (564 230)  (564 230)  LC_3 Logic Functioning bit
 (37 6)  (565 230)  (565 230)  LC_3 Logic Functioning bit
 (38 6)  (566 230)  (566 230)  LC_3 Logic Functioning bit
 (39 6)  (567 230)  (567 230)  LC_3 Logic Functioning bit
 (45 6)  (573 230)  (573 230)  LC_3 Logic Functioning bit
 (46 6)  (574 230)  (574 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (550 231)  (550 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (553 231)  (553 231)  routing T_10_14.sp4_r_v_b_30 <X> T_10_14.lc_trk_g1_6
 (31 7)  (559 231)  (559 231)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (564 231)  (564 231)  LC_3 Logic Functioning bit
 (37 7)  (565 231)  (565 231)  LC_3 Logic Functioning bit
 (38 7)  (566 231)  (566 231)  LC_3 Logic Functioning bit
 (39 7)  (567 231)  (567 231)  LC_3 Logic Functioning bit
 (31 8)  (559 232)  (559 232)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (560 232)  (560 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (562 232)  (562 232)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (564 232)  (564 232)  LC_4 Logic Functioning bit
 (37 8)  (565 232)  (565 232)  LC_4 Logic Functioning bit
 (38 8)  (566 232)  (566 232)  LC_4 Logic Functioning bit
 (39 8)  (567 232)  (567 232)  LC_4 Logic Functioning bit
 (45 8)  (573 232)  (573 232)  LC_4 Logic Functioning bit
 (46 8)  (574 232)  (574 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (579 232)  (579 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (550 233)  (550 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (551 233)  (551 233)  routing T_10_14.sp4_v_b_42 <X> T_10_14.lc_trk_g2_2
 (24 9)  (552 233)  (552 233)  routing T_10_14.sp4_v_b_42 <X> T_10_14.lc_trk_g2_2
 (31 9)  (559 233)  (559 233)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (564 233)  (564 233)  LC_4 Logic Functioning bit
 (37 9)  (565 233)  (565 233)  LC_4 Logic Functioning bit
 (38 9)  (566 233)  (566 233)  LC_4 Logic Functioning bit
 (39 9)  (567 233)  (567 233)  LC_4 Logic Functioning bit
 (31 10)  (559 234)  (559 234)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 234)  (560 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (561 234)  (561 234)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (562 234)  (562 234)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (564 234)  (564 234)  LC_5 Logic Functioning bit
 (37 10)  (565 234)  (565 234)  LC_5 Logic Functioning bit
 (38 10)  (566 234)  (566 234)  LC_5 Logic Functioning bit
 (39 10)  (567 234)  (567 234)  LC_5 Logic Functioning bit
 (45 10)  (573 234)  (573 234)  LC_5 Logic Functioning bit
 (8 11)  (536 235)  (536 235)  routing T_10_14.sp4_h_l_42 <X> T_10_14.sp4_v_t_42
 (22 11)  (550 235)  (550 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (551 235)  (551 235)  routing T_10_14.sp4_v_b_46 <X> T_10_14.lc_trk_g2_6
 (24 11)  (552 235)  (552 235)  routing T_10_14.sp4_v_b_46 <X> T_10_14.lc_trk_g2_6
 (36 11)  (564 235)  (564 235)  LC_5 Logic Functioning bit
 (37 11)  (565 235)  (565 235)  LC_5 Logic Functioning bit
 (38 11)  (566 235)  (566 235)  LC_5 Logic Functioning bit
 (39 11)  (567 235)  (567 235)  LC_5 Logic Functioning bit
 (13 12)  (541 236)  (541 236)  routing T_10_14.sp4_h_l_46 <X> T_10_14.sp4_v_b_11
 (31 12)  (559 236)  (559 236)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 236)  (560 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 236)  (561 236)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (562 236)  (562 236)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (564 236)  (564 236)  LC_6 Logic Functioning bit
 (37 12)  (565 236)  (565 236)  LC_6 Logic Functioning bit
 (38 12)  (566 236)  (566 236)  LC_6 Logic Functioning bit
 (39 12)  (567 236)  (567 236)  LC_6 Logic Functioning bit
 (45 12)  (573 236)  (573 236)  LC_6 Logic Functioning bit
 (12 13)  (540 237)  (540 237)  routing T_10_14.sp4_h_l_46 <X> T_10_14.sp4_v_b_11
 (36 13)  (564 237)  (564 237)  LC_6 Logic Functioning bit
 (37 13)  (565 237)  (565 237)  LC_6 Logic Functioning bit
 (38 13)  (566 237)  (566 237)  LC_6 Logic Functioning bit
 (39 13)  (567 237)  (567 237)  LC_6 Logic Functioning bit
 (0 14)  (528 238)  (528 238)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 238)  (529 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (533 238)  (533 238)  routing T_10_14.sp4_v_t_44 <X> T_10_14.sp4_h_l_44
 (7 14)  (535 238)  (535 238)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (544 238)  (544 238)  routing T_10_14.sp4_v_b_37 <X> T_10_14.lc_trk_g3_5
 (17 14)  (545 238)  (545 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (546 238)  (546 238)  routing T_10_14.sp4_v_b_37 <X> T_10_14.lc_trk_g3_5
 (22 14)  (550 238)  (550 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (551 238)  (551 238)  routing T_10_14.sp4_v_b_47 <X> T_10_14.lc_trk_g3_7
 (24 14)  (552 238)  (552 238)  routing T_10_14.sp4_v_b_47 <X> T_10_14.lc_trk_g3_7
 (31 14)  (559 238)  (559 238)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (560 238)  (560 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (561 238)  (561 238)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (564 238)  (564 238)  LC_7 Logic Functioning bit
 (37 14)  (565 238)  (565 238)  LC_7 Logic Functioning bit
 (38 14)  (566 238)  (566 238)  LC_7 Logic Functioning bit
 (39 14)  (567 238)  (567 238)  LC_7 Logic Functioning bit
 (45 14)  (573 238)  (573 238)  LC_7 Logic Functioning bit
 (0 15)  (528 239)  (528 239)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (6 15)  (534 239)  (534 239)  routing T_10_14.sp4_v_t_44 <X> T_10_14.sp4_h_l_44
 (7 15)  (535 239)  (535 239)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (542 239)  (542 239)  routing T_10_14.sp4_h_l_17 <X> T_10_14.lc_trk_g3_4
 (15 15)  (543 239)  (543 239)  routing T_10_14.sp4_h_l_17 <X> T_10_14.lc_trk_g3_4
 (16 15)  (544 239)  (544 239)  routing T_10_14.sp4_h_l_17 <X> T_10_14.lc_trk_g3_4
 (17 15)  (545 239)  (545 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (546 239)  (546 239)  routing T_10_14.sp4_v_b_37 <X> T_10_14.lc_trk_g3_5
 (31 15)  (559 239)  (559 239)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (564 239)  (564 239)  LC_7 Logic Functioning bit
 (37 15)  (565 239)  (565 239)  LC_7 Logic Functioning bit
 (38 15)  (566 239)  (566 239)  LC_7 Logic Functioning bit
 (39 15)  (567 239)  (567 239)  LC_7 Logic Functioning bit
 (44 15)  (572 239)  (572 239)  LC_7 Logic Functioning bit


LogicTile_11_14

 (21 0)  (603 224)  (603 224)  routing T_11_14.bnr_op_3 <X> T_11_14.lc_trk_g0_3
 (22 0)  (604 224)  (604 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (607 224)  (607 224)  routing T_11_14.lft_op_2 <X> T_11_14.lc_trk_g0_2
 (29 0)  (611 224)  (611 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (617 224)  (617 224)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.input_2_0
 (44 0)  (626 224)  (626 224)  LC_0 Logic Functioning bit
 (14 1)  (596 225)  (596 225)  routing T_11_14.sp4_h_r_0 <X> T_11_14.lc_trk_g0_0
 (15 1)  (597 225)  (597 225)  routing T_11_14.sp4_h_r_0 <X> T_11_14.lc_trk_g0_0
 (16 1)  (598 225)  (598 225)  routing T_11_14.sp4_h_r_0 <X> T_11_14.lc_trk_g0_0
 (17 1)  (599 225)  (599 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (603 225)  (603 225)  routing T_11_14.bnr_op_3 <X> T_11_14.lc_trk_g0_3
 (22 1)  (604 225)  (604 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (606 225)  (606 225)  routing T_11_14.lft_op_2 <X> T_11_14.lc_trk_g0_2
 (30 1)  (612 225)  (612 225)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (614 225)  (614 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (14 2)  (596 226)  (596 226)  routing T_11_14.lft_op_4 <X> T_11_14.lc_trk_g0_4
 (15 2)  (597 226)  (597 226)  routing T_11_14.lft_op_5 <X> T_11_14.lc_trk_g0_5
 (17 2)  (599 226)  (599 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (600 226)  (600 226)  routing T_11_14.lft_op_5 <X> T_11_14.lc_trk_g0_5
 (25 2)  (607 226)  (607 226)  routing T_11_14.lft_op_6 <X> T_11_14.lc_trk_g0_6
 (29 2)  (611 226)  (611 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (612 226)  (612 226)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (614 226)  (614 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (617 226)  (617 226)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.input_2_1
 (36 2)  (618 226)  (618 226)  LC_1 Logic Functioning bit
 (39 2)  (621 226)  (621 226)  LC_1 Logic Functioning bit
 (41 2)  (623 226)  (623 226)  LC_1 Logic Functioning bit
 (42 2)  (624 226)  (624 226)  LC_1 Logic Functioning bit
 (44 2)  (626 226)  (626 226)  LC_1 Logic Functioning bit
 (15 3)  (597 227)  (597 227)  routing T_11_14.lft_op_4 <X> T_11_14.lc_trk_g0_4
 (17 3)  (599 227)  (599 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (604 227)  (604 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (606 227)  (606 227)  routing T_11_14.lft_op_6 <X> T_11_14.lc_trk_g0_6
 (30 3)  (612 227)  (612 227)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (614 227)  (614 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (615 227)  (615 227)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.input_2_1
 (34 3)  (616 227)  (616 227)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.input_2_1
 (36 3)  (618 227)  (618 227)  LC_1 Logic Functioning bit
 (39 3)  (621 227)  (621 227)  LC_1 Logic Functioning bit
 (41 3)  (623 227)  (623 227)  LC_1 Logic Functioning bit
 (42 3)  (624 227)  (624 227)  LC_1 Logic Functioning bit
 (48 3)  (630 227)  (630 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (594 228)  (594 228)  routing T_11_14.sp4_h_l_39 <X> T_11_14.sp4_h_r_5
 (22 4)  (604 228)  (604 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (606 228)  (606 228)  routing T_11_14.bot_op_3 <X> T_11_14.lc_trk_g1_3
 (27 4)  (609 228)  (609 228)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 228)  (611 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (614 228)  (614 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (618 228)  (618 228)  LC_2 Logic Functioning bit
 (39 4)  (621 228)  (621 228)  LC_2 Logic Functioning bit
 (41 4)  (623 228)  (623 228)  LC_2 Logic Functioning bit
 (42 4)  (624 228)  (624 228)  LC_2 Logic Functioning bit
 (44 4)  (626 228)  (626 228)  LC_2 Logic Functioning bit
 (13 5)  (595 229)  (595 229)  routing T_11_14.sp4_h_l_39 <X> T_11_14.sp4_h_r_5
 (22 5)  (604 229)  (604 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (606 229)  (606 229)  routing T_11_14.bot_op_2 <X> T_11_14.lc_trk_g1_2
 (30 5)  (612 229)  (612 229)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (614 229)  (614 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (617 229)  (617 229)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.input_2_2
 (36 5)  (618 229)  (618 229)  LC_2 Logic Functioning bit
 (39 5)  (621 229)  (621 229)  LC_2 Logic Functioning bit
 (41 5)  (623 229)  (623 229)  LC_2 Logic Functioning bit
 (42 5)  (624 229)  (624 229)  LC_2 Logic Functioning bit
 (15 6)  (597 230)  (597 230)  routing T_11_14.bot_op_5 <X> T_11_14.lc_trk_g1_5
 (17 6)  (599 230)  (599 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (607 230)  (607 230)  routing T_11_14.sp12_h_l_5 <X> T_11_14.lc_trk_g1_6
 (27 6)  (609 230)  (609 230)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 230)  (611 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (614 230)  (614 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (617 230)  (617 230)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.input_2_3
 (36 6)  (618 230)  (618 230)  LC_3 Logic Functioning bit
 (39 6)  (621 230)  (621 230)  LC_3 Logic Functioning bit
 (41 6)  (623 230)  (623 230)  LC_3 Logic Functioning bit
 (42 6)  (624 230)  (624 230)  LC_3 Logic Functioning bit
 (44 6)  (626 230)  (626 230)  LC_3 Logic Functioning bit
 (15 7)  (597 231)  (597 231)  routing T_11_14.bot_op_4 <X> T_11_14.lc_trk_g1_4
 (17 7)  (599 231)  (599 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (604 231)  (604 231)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (606 231)  (606 231)  routing T_11_14.sp12_h_l_5 <X> T_11_14.lc_trk_g1_6
 (25 7)  (607 231)  (607 231)  routing T_11_14.sp12_h_l_5 <X> T_11_14.lc_trk_g1_6
 (30 7)  (612 231)  (612 231)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (614 231)  (614 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (616 231)  (616 231)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.input_2_3
 (35 7)  (617 231)  (617 231)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.input_2_3
 (36 7)  (618 231)  (618 231)  LC_3 Logic Functioning bit
 (39 7)  (621 231)  (621 231)  LC_3 Logic Functioning bit
 (41 7)  (623 231)  (623 231)  LC_3 Logic Functioning bit
 (42 7)  (624 231)  (624 231)  LC_3 Logic Functioning bit
 (5 8)  (587 232)  (587 232)  routing T_11_14.sp4_v_b_0 <X> T_11_14.sp4_h_r_6
 (16 8)  (598 232)  (598 232)  routing T_11_14.sp4_v_b_33 <X> T_11_14.lc_trk_g2_1
 (17 8)  (599 232)  (599 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (600 232)  (600 232)  routing T_11_14.sp4_v_b_33 <X> T_11_14.lc_trk_g2_1
 (27 8)  (609 232)  (609 232)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 232)  (611 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (612 232)  (612 232)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (614 232)  (614 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (618 232)  (618 232)  LC_4 Logic Functioning bit
 (39 8)  (621 232)  (621 232)  LC_4 Logic Functioning bit
 (41 8)  (623 232)  (623 232)  LC_4 Logic Functioning bit
 (42 8)  (624 232)  (624 232)  LC_4 Logic Functioning bit
 (44 8)  (626 232)  (626 232)  LC_4 Logic Functioning bit
 (4 9)  (586 233)  (586 233)  routing T_11_14.sp4_v_b_0 <X> T_11_14.sp4_h_r_6
 (6 9)  (588 233)  (588 233)  routing T_11_14.sp4_v_b_0 <X> T_11_14.sp4_h_r_6
 (18 9)  (600 233)  (600 233)  routing T_11_14.sp4_v_b_33 <X> T_11_14.lc_trk_g2_1
 (32 9)  (614 233)  (614 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (615 233)  (615 233)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.input_2_4
 (34 9)  (616 233)  (616 233)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.input_2_4
 (35 9)  (617 233)  (617 233)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.input_2_4
 (36 9)  (618 233)  (618 233)  LC_4 Logic Functioning bit
 (39 9)  (621 233)  (621 233)  LC_4 Logic Functioning bit
 (41 9)  (623 233)  (623 233)  LC_4 Logic Functioning bit
 (42 9)  (624 233)  (624 233)  LC_4 Logic Functioning bit
 (27 10)  (609 234)  (609 234)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 234)  (611 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (612 234)  (612 234)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (614 234)  (614 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (617 234)  (617 234)  routing T_11_14.lc_trk_g0_5 <X> T_11_14.input_2_5
 (36 10)  (618 234)  (618 234)  LC_5 Logic Functioning bit
 (39 10)  (621 234)  (621 234)  LC_5 Logic Functioning bit
 (41 10)  (623 234)  (623 234)  LC_5 Logic Functioning bit
 (42 10)  (624 234)  (624 234)  LC_5 Logic Functioning bit
 (44 10)  (626 234)  (626 234)  LC_5 Logic Functioning bit
 (5 11)  (587 235)  (587 235)  routing T_11_14.sp4_h_l_43 <X> T_11_14.sp4_v_t_43
 (10 11)  (592 235)  (592 235)  routing T_11_14.sp4_h_l_39 <X> T_11_14.sp4_v_t_42
 (32 11)  (614 235)  (614 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (618 235)  (618 235)  LC_5 Logic Functioning bit
 (39 11)  (621 235)  (621 235)  LC_5 Logic Functioning bit
 (41 11)  (623 235)  (623 235)  LC_5 Logic Functioning bit
 (42 11)  (624 235)  (624 235)  LC_5 Logic Functioning bit
 (17 12)  (599 236)  (599 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (600 236)  (600 236)  routing T_11_14.bnl_op_1 <X> T_11_14.lc_trk_g3_1
 (21 12)  (603 236)  (603 236)  routing T_11_14.sp4_h_r_35 <X> T_11_14.lc_trk_g3_3
 (22 12)  (604 236)  (604 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (605 236)  (605 236)  routing T_11_14.sp4_h_r_35 <X> T_11_14.lc_trk_g3_3
 (24 12)  (606 236)  (606 236)  routing T_11_14.sp4_h_r_35 <X> T_11_14.lc_trk_g3_3
 (28 12)  (610 236)  (610 236)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 236)  (611 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (614 236)  (614 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (618 236)  (618 236)  LC_6 Logic Functioning bit
 (39 12)  (621 236)  (621 236)  LC_6 Logic Functioning bit
 (41 12)  (623 236)  (623 236)  LC_6 Logic Functioning bit
 (42 12)  (624 236)  (624 236)  LC_6 Logic Functioning bit
 (44 12)  (626 236)  (626 236)  LC_6 Logic Functioning bit
 (18 13)  (600 237)  (600 237)  routing T_11_14.bnl_op_1 <X> T_11_14.lc_trk_g3_1
 (32 13)  (614 237)  (614 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (618 237)  (618 237)  LC_6 Logic Functioning bit
 (39 13)  (621 237)  (621 237)  LC_6 Logic Functioning bit
 (41 13)  (623 237)  (623 237)  LC_6 Logic Functioning bit
 (42 13)  (624 237)  (624 237)  LC_6 Logic Functioning bit
 (7 14)  (589 238)  (589 238)  Column buffer control bit: LH_colbuf_cntl_7

 (27 14)  (609 238)  (609 238)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (610 238)  (610 238)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 238)  (611 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (614 238)  (614 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (618 238)  (618 238)  LC_7 Logic Functioning bit
 (37 14)  (619 238)  (619 238)  LC_7 Logic Functioning bit
 (38 14)  (620 238)  (620 238)  LC_7 Logic Functioning bit
 (39 14)  (621 238)  (621 238)  LC_7 Logic Functioning bit
 (44 14)  (626 238)  (626 238)  LC_7 Logic Functioning bit
 (7 15)  (589 239)  (589 239)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (599 239)  (599 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (40 15)  (622 239)  (622 239)  LC_7 Logic Functioning bit
 (41 15)  (623 239)  (623 239)  LC_7 Logic Functioning bit
 (42 15)  (624 239)  (624 239)  LC_7 Logic Functioning bit
 (43 15)  (625 239)  (625 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (0 2)  (636 226)  (636 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (637 226)  (637 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (638 226)  (638 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (668 226)  (668 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (669 226)  (669 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (670 226)  (670 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (672 226)  (672 226)  LC_1 Logic Functioning bit
 (37 2)  (673 226)  (673 226)  LC_1 Logic Functioning bit
 (38 2)  (674 226)  (674 226)  LC_1 Logic Functioning bit
 (39 2)  (675 226)  (675 226)  LC_1 Logic Functioning bit
 (45 2)  (681 226)  (681 226)  LC_1 Logic Functioning bit
 (0 3)  (636 227)  (636 227)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (36 3)  (672 227)  (672 227)  LC_1 Logic Functioning bit
 (37 3)  (673 227)  (673 227)  LC_1 Logic Functioning bit
 (38 3)  (674 227)  (674 227)  LC_1 Logic Functioning bit
 (39 3)  (675 227)  (675 227)  LC_1 Logic Functioning bit
 (1 4)  (637 228)  (637 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (657 228)  (657 228)  routing T_12_14.sp4_h_r_19 <X> T_12_14.lc_trk_g1_3
 (22 4)  (658 228)  (658 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (659 228)  (659 228)  routing T_12_14.sp4_h_r_19 <X> T_12_14.lc_trk_g1_3
 (24 4)  (660 228)  (660 228)  routing T_12_14.sp4_h_r_19 <X> T_12_14.lc_trk_g1_3
 (31 4)  (667 228)  (667 228)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (668 228)  (668 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 228)  (669 228)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (672 228)  (672 228)  LC_2 Logic Functioning bit
 (37 4)  (673 228)  (673 228)  LC_2 Logic Functioning bit
 (38 4)  (674 228)  (674 228)  LC_2 Logic Functioning bit
 (39 4)  (675 228)  (675 228)  LC_2 Logic Functioning bit
 (45 4)  (681 228)  (681 228)  LC_2 Logic Functioning bit
 (0 5)  (636 229)  (636 229)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 5)  (637 229)  (637 229)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (21 5)  (657 229)  (657 229)  routing T_12_14.sp4_h_r_19 <X> T_12_14.lc_trk_g1_3
 (31 5)  (667 229)  (667 229)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (672 229)  (672 229)  LC_2 Logic Functioning bit
 (37 5)  (673 229)  (673 229)  LC_2 Logic Functioning bit
 (38 5)  (674 229)  (674 229)  LC_2 Logic Functioning bit
 (39 5)  (675 229)  (675 229)  LC_2 Logic Functioning bit
 (31 6)  (667 230)  (667 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (668 230)  (668 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (669 230)  (669 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (670 230)  (670 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (672 230)  (672 230)  LC_3 Logic Functioning bit
 (37 6)  (673 230)  (673 230)  LC_3 Logic Functioning bit
 (38 6)  (674 230)  (674 230)  LC_3 Logic Functioning bit
 (39 6)  (675 230)  (675 230)  LC_3 Logic Functioning bit
 (45 6)  (681 230)  (681 230)  LC_3 Logic Functioning bit
 (31 7)  (667 231)  (667 231)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (672 231)  (672 231)  LC_3 Logic Functioning bit
 (37 7)  (673 231)  (673 231)  LC_3 Logic Functioning bit
 (38 7)  (674 231)  (674 231)  LC_3 Logic Functioning bit
 (39 7)  (675 231)  (675 231)  LC_3 Logic Functioning bit
 (21 10)  (657 234)  (657 234)  routing T_12_14.sp4_h_l_34 <X> T_12_14.lc_trk_g2_7
 (22 10)  (658 234)  (658 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (659 234)  (659 234)  routing T_12_14.sp4_h_l_34 <X> T_12_14.lc_trk_g2_7
 (24 10)  (660 234)  (660 234)  routing T_12_14.sp4_h_l_34 <X> T_12_14.lc_trk_g2_7
 (31 10)  (667 234)  (667 234)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (668 234)  (668 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (669 234)  (669 234)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (672 234)  (672 234)  LC_5 Logic Functioning bit
 (37 10)  (673 234)  (673 234)  LC_5 Logic Functioning bit
 (38 10)  (674 234)  (674 234)  LC_5 Logic Functioning bit
 (39 10)  (675 234)  (675 234)  LC_5 Logic Functioning bit
 (45 10)  (681 234)  (681 234)  LC_5 Logic Functioning bit
 (14 11)  (650 235)  (650 235)  routing T_12_14.sp4_r_v_b_36 <X> T_12_14.lc_trk_g2_4
 (17 11)  (653 235)  (653 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (657 235)  (657 235)  routing T_12_14.sp4_h_l_34 <X> T_12_14.lc_trk_g2_7
 (36 11)  (672 235)  (672 235)  LC_5 Logic Functioning bit
 (37 11)  (673 235)  (673 235)  LC_5 Logic Functioning bit
 (38 11)  (674 235)  (674 235)  LC_5 Logic Functioning bit
 (39 11)  (675 235)  (675 235)  LC_5 Logic Functioning bit
 (17 12)  (653 236)  (653 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (32 12)  (668 236)  (668 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (669 236)  (669 236)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (670 236)  (670 236)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (672 236)  (672 236)  LC_6 Logic Functioning bit
 (37 12)  (673 236)  (673 236)  LC_6 Logic Functioning bit
 (38 12)  (674 236)  (674 236)  LC_6 Logic Functioning bit
 (39 12)  (675 236)  (675 236)  LC_6 Logic Functioning bit
 (45 12)  (681 236)  (681 236)  LC_6 Logic Functioning bit
 (18 13)  (654 237)  (654 237)  routing T_12_14.sp4_r_v_b_41 <X> T_12_14.lc_trk_g3_1
 (22 13)  (658 237)  (658 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (667 237)  (667 237)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (672 237)  (672 237)  LC_6 Logic Functioning bit
 (37 13)  (673 237)  (673 237)  LC_6 Logic Functioning bit
 (38 13)  (674 237)  (674 237)  LC_6 Logic Functioning bit
 (39 13)  (675 237)  (675 237)  LC_6 Logic Functioning bit
 (0 14)  (636 238)  (636 238)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 238)  (637 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (640 238)  (640 238)  routing T_12_14.sp4_v_b_9 <X> T_12_14.sp4_v_t_44
 (7 14)  (643 238)  (643 238)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (657 238)  (657 238)  routing T_12_14.sp12_v_b_7 <X> T_12_14.lc_trk_g3_7
 (22 14)  (658 238)  (658 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (660 238)  (660 238)  routing T_12_14.sp12_v_b_7 <X> T_12_14.lc_trk_g3_7
 (0 15)  (636 239)  (636 239)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (643 239)  (643 239)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (657 239)  (657 239)  routing T_12_14.sp12_v_b_7 <X> T_12_14.lc_trk_g3_7


LogicTile_13_14

 (0 2)  (694 226)  (694 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (695 226)  (695 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (696 226)  (696 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (720 226)  (720 226)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (36 2)  (730 226)  (730 226)  LC_1 Logic Functioning bit
 (38 2)  (732 226)  (732 226)  LC_1 Logic Functioning bit
 (41 2)  (735 226)  (735 226)  LC_1 Logic Functioning bit
 (43 2)  (737 226)  (737 226)  LC_1 Logic Functioning bit
 (45 2)  (739 226)  (739 226)  LC_1 Logic Functioning bit
 (47 2)  (741 226)  (741 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (694 227)  (694 227)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (28 3)  (722 227)  (722 227)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 227)  (723 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (731 227)  (731 227)  LC_1 Logic Functioning bit
 (39 3)  (733 227)  (733 227)  LC_1 Logic Functioning bit
 (40 3)  (734 227)  (734 227)  LC_1 Logic Functioning bit
 (42 3)  (736 227)  (736 227)  LC_1 Logic Functioning bit
 (0 4)  (694 228)  (694 228)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 4)  (695 228)  (695 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (694 229)  (694 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 5)  (695 229)  (695 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (22 5)  (716 229)  (716 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (717 229)  (717 229)  routing T_13_14.sp4_v_b_18 <X> T_13_14.lc_trk_g1_2
 (24 5)  (718 229)  (718 229)  routing T_13_14.sp4_v_b_18 <X> T_13_14.lc_trk_g1_2
 (32 8)  (726 232)  (726 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (728 232)  (728 232)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (730 232)  (730 232)  LC_4 Logic Functioning bit
 (37 8)  (731 232)  (731 232)  LC_4 Logic Functioning bit
 (38 8)  (732 232)  (732 232)  LC_4 Logic Functioning bit
 (39 8)  (733 232)  (733 232)  LC_4 Logic Functioning bit
 (45 8)  (739 232)  (739 232)  LC_4 Logic Functioning bit
 (46 8)  (740 232)  (740 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (31 9)  (725 233)  (725 233)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (730 233)  (730 233)  LC_4 Logic Functioning bit
 (37 9)  (731 233)  (731 233)  LC_4 Logic Functioning bit
 (38 9)  (732 233)  (732 233)  LC_4 Logic Functioning bit
 (39 9)  (733 233)  (733 233)  LC_4 Logic Functioning bit
 (17 10)  (711 234)  (711 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (712 235)  (712 235)  routing T_13_14.sp4_r_v_b_37 <X> T_13_14.lc_trk_g2_5
 (21 12)  (715 236)  (715 236)  routing T_13_14.sp4_v_t_14 <X> T_13_14.lc_trk_g3_3
 (22 12)  (716 236)  (716 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (717 236)  (717 236)  routing T_13_14.sp4_v_t_14 <X> T_13_14.lc_trk_g3_3
 (0 14)  (694 238)  (694 238)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 238)  (695 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (701 238)  (701 238)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (694 239)  (694 239)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (701 239)  (701 239)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (702 239)  (702 239)  routing T_13_14.sp4_h_l_47 <X> T_13_14.sp4_v_t_47


LogicTile_14_14



LogicTile_15_14

 (12 7)  (814 231)  (814 231)  routing T_15_14.sp4_h_l_40 <X> T_15_14.sp4_v_t_40


LogicTile_16_14



LogicTile_17_14



LogicTile_18_14



RAM_Tile_19_14



LogicTile_20_14



LogicTile_21_14



LogicTile_22_14



LogicTile_23_14



LogicTile_24_14



IpCon_Tile_25_14



DSP_Tile_0_13

 (36 0)  (36 208)  (36 208)  LC_0 Logic Functioning bit
 (37 0)  (37 208)  (37 208)  LC_0 Logic Functioning bit
 (42 0)  (42 208)  (42 208)  LC_0 Logic Functioning bit
 (43 0)  (43 208)  (43 208)  LC_0 Logic Functioning bit
 (50 0)  (50 208)  (50 208)  Cascade buffer Enable bit: MULT3_LC00_inmux02_5

 (7 1)  (7 209)  (7 209)  MAC16 functional bit: MULT3_bram_cbit_0

 (36 1)  (36 209)  (36 209)  LC_0 Logic Functioning bit
 (37 1)  (37 209)  (37 209)  LC_0 Logic Functioning bit
 (42 1)  (42 209)  (42 209)  LC_0 Logic Functioning bit
 (43 1)  (43 209)  (43 209)  LC_0 Logic Functioning bit
 (36 2)  (36 210)  (36 210)  LC_1 Logic Functioning bit
 (37 2)  (37 210)  (37 210)  LC_1 Logic Functioning bit
 (42 2)  (42 210)  (42 210)  LC_1 Logic Functioning bit
 (43 2)  (43 210)  (43 210)  LC_1 Logic Functioning bit
 (50 2)  (50 210)  (50 210)  Cascade buffer Enable bit: MULT3_LC01_inmux02_5

 (36 3)  (36 211)  (36 211)  LC_1 Logic Functioning bit
 (37 3)  (37 211)  (37 211)  LC_1 Logic Functioning bit
 (42 3)  (42 211)  (42 211)  LC_1 Logic Functioning bit
 (43 3)  (43 211)  (43 211)  LC_1 Logic Functioning bit
 (36 4)  (36 212)  (36 212)  LC_2 Logic Functioning bit
 (37 4)  (37 212)  (37 212)  LC_2 Logic Functioning bit
 (42 4)  (42 212)  (42 212)  LC_2 Logic Functioning bit
 (43 4)  (43 212)  (43 212)  LC_2 Logic Functioning bit
 (50 4)  (50 212)  (50 212)  Cascade buffer Enable bit: MULT3_LC02_inmux02_5

 (36 5)  (36 213)  (36 213)  LC_2 Logic Functioning bit
 (37 5)  (37 213)  (37 213)  LC_2 Logic Functioning bit
 (42 5)  (42 213)  (42 213)  LC_2 Logic Functioning bit
 (43 5)  (43 213)  (43 213)  LC_2 Logic Functioning bit
 (36 6)  (36 214)  (36 214)  LC_3 Logic Functioning bit
 (37 6)  (37 214)  (37 214)  LC_3 Logic Functioning bit
 (42 6)  (42 214)  (42 214)  LC_3 Logic Functioning bit
 (43 6)  (43 214)  (43 214)  LC_3 Logic Functioning bit
 (50 6)  (50 214)  (50 214)  Cascade buffer Enable bit: MULT3_LC03_inmux02_5

 (36 7)  (36 215)  (36 215)  LC_3 Logic Functioning bit
 (37 7)  (37 215)  (37 215)  LC_3 Logic Functioning bit
 (42 7)  (42 215)  (42 215)  LC_3 Logic Functioning bit
 (43 7)  (43 215)  (43 215)  LC_3 Logic Functioning bit
 (36 8)  (36 216)  (36 216)  LC_4 Logic Functioning bit
 (37 8)  (37 216)  (37 216)  LC_4 Logic Functioning bit
 (42 8)  (42 216)  (42 216)  LC_4 Logic Functioning bit
 (43 8)  (43 216)  (43 216)  LC_4 Logic Functioning bit
 (50 8)  (50 216)  (50 216)  Cascade buffer Enable bit: MULT3_LC04_inmux02_5

 (36 9)  (36 217)  (36 217)  LC_4 Logic Functioning bit
 (37 9)  (37 217)  (37 217)  LC_4 Logic Functioning bit
 (42 9)  (42 217)  (42 217)  LC_4 Logic Functioning bit
 (43 9)  (43 217)  (43 217)  LC_4 Logic Functioning bit
 (36 10)  (36 218)  (36 218)  LC_5 Logic Functioning bit
 (37 10)  (37 218)  (37 218)  LC_5 Logic Functioning bit
 (42 10)  (42 218)  (42 218)  LC_5 Logic Functioning bit
 (43 10)  (43 218)  (43 218)  LC_5 Logic Functioning bit
 (50 10)  (50 218)  (50 218)  Cascade buffer Enable bit: MULT3_LC05_inmux02_5

 (36 11)  (36 219)  (36 219)  LC_5 Logic Functioning bit
 (37 11)  (37 219)  (37 219)  LC_5 Logic Functioning bit
 (42 11)  (42 219)  (42 219)  LC_5 Logic Functioning bit
 (43 11)  (43 219)  (43 219)  LC_5 Logic Functioning bit
 (36 12)  (36 220)  (36 220)  LC_6 Logic Functioning bit
 (37 12)  (37 220)  (37 220)  LC_6 Logic Functioning bit
 (42 12)  (42 220)  (42 220)  LC_6 Logic Functioning bit
 (43 12)  (43 220)  (43 220)  LC_6 Logic Functioning bit
 (50 12)  (50 220)  (50 220)  Cascade buffer Enable bit: MULT3_LC06_inmux02_5

 (36 13)  (36 221)  (36 221)  LC_6 Logic Functioning bit
 (37 13)  (37 221)  (37 221)  LC_6 Logic Functioning bit
 (42 13)  (42 221)  (42 221)  LC_6 Logic Functioning bit
 (43 13)  (43 221)  (43 221)  LC_6 Logic Functioning bit
 (36 14)  (36 222)  (36 222)  LC_7 Logic Functioning bit
 (37 14)  (37 222)  (37 222)  LC_7 Logic Functioning bit
 (42 14)  (42 222)  (42 222)  LC_7 Logic Functioning bit
 (43 14)  (43 222)  (43 222)  LC_7 Logic Functioning bit
 (50 14)  (50 222)  (50 222)  Cascade buffer Enable bit: MULT3_LC07_inmux02_5

 (36 15)  (36 223)  (36 223)  LC_7 Logic Functioning bit
 (37 15)  (37 223)  (37 223)  LC_7 Logic Functioning bit
 (42 15)  (42 223)  (42 223)  LC_7 Logic Functioning bit
 (43 15)  (43 223)  (43 223)  LC_7 Logic Functioning bit


LogicTile_1_13

 (6 0)  (60 208)  (60 208)  routing T_1_13.sp4_v_t_44 <X> T_1_13.sp4_v_b_0
 (27 0)  (81 208)  (81 208)  routing T_1_13.lc_trk_g1_0 <X> T_1_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 208)  (83 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (85 208)  (85 208)  routing T_1_13.lc_trk_g2_5 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 208)  (86 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 208)  (87 208)  routing T_1_13.lc_trk_g2_5 <X> T_1_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (89 208)  (89 208)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.input_2_0
 (36 0)  (90 208)  (90 208)  LC_0 Logic Functioning bit
 (37 0)  (91 208)  (91 208)  LC_0 Logic Functioning bit
 (38 0)  (92 208)  (92 208)  LC_0 Logic Functioning bit
 (39 0)  (93 208)  (93 208)  LC_0 Logic Functioning bit
 (44 0)  (98 208)  (98 208)  LC_0 Logic Functioning bit
 (45 0)  (99 208)  (99 208)  LC_0 Logic Functioning bit
 (5 1)  (59 209)  (59 209)  routing T_1_13.sp4_v_t_44 <X> T_1_13.sp4_v_b_0
 (32 1)  (86 209)  (86 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (87 209)  (87 209)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.input_2_0
 (34 1)  (88 209)  (88 209)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.input_2_0
 (40 1)  (94 209)  (94 209)  LC_0 Logic Functioning bit
 (41 1)  (95 209)  (95 209)  LC_0 Logic Functioning bit
 (42 1)  (96 209)  (96 209)  LC_0 Logic Functioning bit
 (43 1)  (97 209)  (97 209)  LC_0 Logic Functioning bit
 (0 2)  (54 210)  (54 210)  routing T_1_13.glb_netwk_7 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (1 2)  (55 210)  (55 210)  routing T_1_13.glb_netwk_7 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (2 2)  (56 210)  (56 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (81 210)  (81 210)  routing T_1_13.lc_trk_g3_1 <X> T_1_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 210)  (82 210)  routing T_1_13.lc_trk_g3_1 <X> T_1_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 210)  (83 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 210)  (86 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 210)  (90 210)  LC_1 Logic Functioning bit
 (37 2)  (91 210)  (91 210)  LC_1 Logic Functioning bit
 (38 2)  (92 210)  (92 210)  LC_1 Logic Functioning bit
 (39 2)  (93 210)  (93 210)  LC_1 Logic Functioning bit
 (44 2)  (98 210)  (98 210)  LC_1 Logic Functioning bit
 (45 2)  (99 210)  (99 210)  LC_1 Logic Functioning bit
 (0 3)  (54 211)  (54 211)  routing T_1_13.glb_netwk_7 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (40 3)  (94 211)  (94 211)  LC_1 Logic Functioning bit
 (41 3)  (95 211)  (95 211)  LC_1 Logic Functioning bit
 (42 3)  (96 211)  (96 211)  LC_1 Logic Functioning bit
 (43 3)  (97 211)  (97 211)  LC_1 Logic Functioning bit
 (14 4)  (68 212)  (68 212)  routing T_1_13.wire_logic_cluster/lc_0/out <X> T_1_13.lc_trk_g1_0
 (21 4)  (75 212)  (75 212)  routing T_1_13.wire_logic_cluster/lc_3/out <X> T_1_13.lc_trk_g1_3
 (22 4)  (76 212)  (76 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (79 212)  (79 212)  routing T_1_13.wire_logic_cluster/lc_2/out <X> T_1_13.lc_trk_g1_2
 (27 4)  (81 212)  (81 212)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 212)  (83 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 212)  (86 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 212)  (90 212)  LC_2 Logic Functioning bit
 (37 4)  (91 212)  (91 212)  LC_2 Logic Functioning bit
 (38 4)  (92 212)  (92 212)  LC_2 Logic Functioning bit
 (39 4)  (93 212)  (93 212)  LC_2 Logic Functioning bit
 (44 4)  (98 212)  (98 212)  LC_2 Logic Functioning bit
 (45 4)  (99 212)  (99 212)  LC_2 Logic Functioning bit
 (17 5)  (71 213)  (71 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (76 213)  (76 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (84 213)  (84 213)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (94 213)  (94 213)  LC_2 Logic Functioning bit
 (41 5)  (95 213)  (95 213)  LC_2 Logic Functioning bit
 (42 5)  (96 213)  (96 213)  LC_2 Logic Functioning bit
 (43 5)  (97 213)  (97 213)  LC_2 Logic Functioning bit
 (17 6)  (71 214)  (71 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (72 214)  (72 214)  routing T_1_13.wire_logic_cluster/lc_5/out <X> T_1_13.lc_trk_g1_5
 (25 6)  (79 214)  (79 214)  routing T_1_13.wire_logic_cluster/lc_6/out <X> T_1_13.lc_trk_g1_6
 (27 6)  (81 214)  (81 214)  routing T_1_13.lc_trk_g1_3 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 214)  (83 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 214)  (86 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 214)  (90 214)  LC_3 Logic Functioning bit
 (37 6)  (91 214)  (91 214)  LC_3 Logic Functioning bit
 (38 6)  (92 214)  (92 214)  LC_3 Logic Functioning bit
 (39 6)  (93 214)  (93 214)  LC_3 Logic Functioning bit
 (44 6)  (98 214)  (98 214)  LC_3 Logic Functioning bit
 (45 6)  (99 214)  (99 214)  LC_3 Logic Functioning bit
 (22 7)  (76 215)  (76 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (84 215)  (84 215)  routing T_1_13.lc_trk_g1_3 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (94 215)  (94 215)  LC_3 Logic Functioning bit
 (41 7)  (95 215)  (95 215)  LC_3 Logic Functioning bit
 (42 7)  (96 215)  (96 215)  LC_3 Logic Functioning bit
 (43 7)  (97 215)  (97 215)  LC_3 Logic Functioning bit
 (27 8)  (81 216)  (81 216)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 216)  (82 216)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 216)  (83 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 216)  (84 216)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 216)  (86 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 216)  (90 216)  LC_4 Logic Functioning bit
 (37 8)  (91 216)  (91 216)  LC_4 Logic Functioning bit
 (38 8)  (92 216)  (92 216)  LC_4 Logic Functioning bit
 (39 8)  (93 216)  (93 216)  LC_4 Logic Functioning bit
 (44 8)  (98 216)  (98 216)  LC_4 Logic Functioning bit
 (45 8)  (99 216)  (99 216)  LC_4 Logic Functioning bit
 (40 9)  (94 217)  (94 217)  LC_4 Logic Functioning bit
 (41 9)  (95 217)  (95 217)  LC_4 Logic Functioning bit
 (42 9)  (96 217)  (96 217)  LC_4 Logic Functioning bit
 (43 9)  (97 217)  (97 217)  LC_4 Logic Functioning bit
 (14 10)  (68 218)  (68 218)  routing T_1_13.sp4_h_r_44 <X> T_1_13.lc_trk_g2_4
 (15 10)  (69 218)  (69 218)  routing T_1_13.rgt_op_5 <X> T_1_13.lc_trk_g2_5
 (17 10)  (71 218)  (71 218)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (72 218)  (72 218)  routing T_1_13.rgt_op_5 <X> T_1_13.lc_trk_g2_5
 (27 10)  (81 218)  (81 218)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 218)  (83 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 218)  (84 218)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 218)  (86 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 218)  (90 218)  LC_5 Logic Functioning bit
 (37 10)  (91 218)  (91 218)  LC_5 Logic Functioning bit
 (38 10)  (92 218)  (92 218)  LC_5 Logic Functioning bit
 (39 10)  (93 218)  (93 218)  LC_5 Logic Functioning bit
 (44 10)  (98 218)  (98 218)  LC_5 Logic Functioning bit
 (45 10)  (99 218)  (99 218)  LC_5 Logic Functioning bit
 (14 11)  (68 219)  (68 219)  routing T_1_13.sp4_h_r_44 <X> T_1_13.lc_trk_g2_4
 (15 11)  (69 219)  (69 219)  routing T_1_13.sp4_h_r_44 <X> T_1_13.lc_trk_g2_4
 (16 11)  (70 219)  (70 219)  routing T_1_13.sp4_h_r_44 <X> T_1_13.lc_trk_g2_4
 (17 11)  (71 219)  (71 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (40 11)  (94 219)  (94 219)  LC_5 Logic Functioning bit
 (41 11)  (95 219)  (95 219)  LC_5 Logic Functioning bit
 (42 11)  (96 219)  (96 219)  LC_5 Logic Functioning bit
 (43 11)  (97 219)  (97 219)  LC_5 Logic Functioning bit
 (17 12)  (71 220)  (71 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (72 220)  (72 220)  routing T_1_13.wire_logic_cluster/lc_1/out <X> T_1_13.lc_trk_g3_1
 (27 12)  (81 220)  (81 220)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 220)  (83 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 220)  (84 220)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 220)  (86 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 220)  (90 220)  LC_6 Logic Functioning bit
 (37 12)  (91 220)  (91 220)  LC_6 Logic Functioning bit
 (38 12)  (92 220)  (92 220)  LC_6 Logic Functioning bit
 (39 12)  (93 220)  (93 220)  LC_6 Logic Functioning bit
 (44 12)  (98 220)  (98 220)  LC_6 Logic Functioning bit
 (45 12)  (99 220)  (99 220)  LC_6 Logic Functioning bit
 (30 13)  (84 221)  (84 221)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (94 221)  (94 221)  LC_6 Logic Functioning bit
 (41 13)  (95 221)  (95 221)  LC_6 Logic Functioning bit
 (42 13)  (96 221)  (96 221)  LC_6 Logic Functioning bit
 (43 13)  (97 221)  (97 221)  LC_6 Logic Functioning bit
 (0 14)  (54 222)  (54 222)  routing T_1_13.lc_trk_g2_4 <X> T_1_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 222)  (55 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (68 222)  (68 222)  routing T_1_13.wire_logic_cluster/lc_4/out <X> T_1_13.lc_trk_g3_4
 (15 14)  (69 222)  (69 222)  routing T_1_13.rgt_op_5 <X> T_1_13.lc_trk_g3_5
 (17 14)  (71 222)  (71 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (72 222)  (72 222)  routing T_1_13.rgt_op_5 <X> T_1_13.lc_trk_g3_5
 (21 14)  (75 222)  (75 222)  routing T_1_13.wire_logic_cluster/lc_7/out <X> T_1_13.lc_trk_g3_7
 (22 14)  (76 222)  (76 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (81 222)  (81 222)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 222)  (82 222)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 222)  (83 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 222)  (84 222)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 222)  (86 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 222)  (90 222)  LC_7 Logic Functioning bit
 (37 14)  (91 222)  (91 222)  LC_7 Logic Functioning bit
 (38 14)  (92 222)  (92 222)  LC_7 Logic Functioning bit
 (39 14)  (93 222)  (93 222)  LC_7 Logic Functioning bit
 (44 14)  (98 222)  (98 222)  LC_7 Logic Functioning bit
 (45 14)  (99 222)  (99 222)  LC_7 Logic Functioning bit
 (1 15)  (55 223)  (55 223)  routing T_1_13.lc_trk_g2_4 <X> T_1_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (71 223)  (71 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (84 223)  (84 223)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (40 15)  (94 223)  (94 223)  LC_7 Logic Functioning bit
 (41 15)  (95 223)  (95 223)  LC_7 Logic Functioning bit
 (42 15)  (96 223)  (96 223)  LC_7 Logic Functioning bit
 (43 15)  (97 223)  (97 223)  LC_7 Logic Functioning bit


LogicTile_2_13

 (26 0)  (134 208)  (134 208)  routing T_2_13.lc_trk_g0_4 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (136 208)  (136 208)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 208)  (137 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 208)  (138 208)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (139 208)  (139 208)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 208)  (140 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 208)  (141 208)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 208)  (142 208)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (143 208)  (143 208)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_0
 (40 0)  (148 208)  (148 208)  LC_0 Logic Functioning bit
 (42 0)  (150 208)  (150 208)  LC_0 Logic Functioning bit
 (29 1)  (137 209)  (137 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (138 209)  (138 209)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (139 209)  (139 209)  routing T_2_13.lc_trk_g3_6 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 209)  (140 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (141 209)  (141 209)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_0
 (35 1)  (143 209)  (143 209)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_0
 (40 1)  (148 209)  (148 209)  LC_0 Logic Functioning bit
 (41 1)  (149 209)  (149 209)  LC_0 Logic Functioning bit
 (42 1)  (150 209)  (150 209)  LC_0 Logic Functioning bit
 (47 1)  (155 209)  (155 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (4 2)  (112 210)  (112 210)  routing T_2_13.sp4_v_b_0 <X> T_2_13.sp4_v_t_37
 (14 2)  (122 210)  (122 210)  routing T_2_13.wire_logic_cluster/lc_4/out <X> T_2_13.lc_trk_g0_4
 (15 2)  (123 210)  (123 210)  routing T_2_13.lft_op_5 <X> T_2_13.lc_trk_g0_5
 (17 2)  (125 210)  (125 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (126 210)  (126 210)  routing T_2_13.lft_op_5 <X> T_2_13.lc_trk_g0_5
 (25 2)  (133 210)  (133 210)  routing T_2_13.lft_op_6 <X> T_2_13.lc_trk_g0_6
 (26 2)  (134 210)  (134 210)  routing T_2_13.lc_trk_g3_4 <X> T_2_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (135 210)  (135 210)  routing T_2_13.lc_trk_g3_3 <X> T_2_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 210)  (136 210)  routing T_2_13.lc_trk_g3_3 <X> T_2_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 210)  (137 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 210)  (139 210)  routing T_2_13.lc_trk_g0_6 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 210)  (140 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (148 210)  (148 210)  LC_1 Logic Functioning bit
 (42 2)  (150 210)  (150 210)  LC_1 Logic Functioning bit
 (17 3)  (125 211)  (125 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (130 211)  (130 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (132 211)  (132 211)  routing T_2_13.lft_op_6 <X> T_2_13.lc_trk_g0_6
 (27 3)  (135 211)  (135 211)  routing T_2_13.lc_trk_g3_4 <X> T_2_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 211)  (136 211)  routing T_2_13.lc_trk_g3_4 <X> T_2_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 211)  (137 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 211)  (138 211)  routing T_2_13.lc_trk_g3_3 <X> T_2_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 211)  (139 211)  routing T_2_13.lc_trk_g0_6 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (29 4)  (137 212)  (137 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 212)  (138 212)  routing T_2_13.lc_trk_g0_5 <X> T_2_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (139 212)  (139 212)  routing T_2_13.lc_trk_g1_4 <X> T_2_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 212)  (140 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (142 212)  (142 212)  routing T_2_13.lc_trk_g1_4 <X> T_2_13.wire_logic_cluster/lc_2/in_3
 (40 4)  (148 212)  (148 212)  LC_2 Logic Functioning bit
 (28 5)  (136 213)  (136 213)  routing T_2_13.lc_trk_g2_0 <X> T_2_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 213)  (137 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (140 213)  (140 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (141 213)  (141 213)  routing T_2_13.lc_trk_g3_1 <X> T_2_13.input_2_2
 (34 5)  (142 213)  (142 213)  routing T_2_13.lc_trk_g3_1 <X> T_2_13.input_2_2
 (14 6)  (122 214)  (122 214)  routing T_2_13.lft_op_4 <X> T_2_13.lc_trk_g1_4
 (21 6)  (129 214)  (129 214)  routing T_2_13.lft_op_7 <X> T_2_13.lc_trk_g1_7
 (22 6)  (130 214)  (130 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (132 214)  (132 214)  routing T_2_13.lft_op_7 <X> T_2_13.lc_trk_g1_7
 (26 6)  (134 214)  (134 214)  routing T_2_13.lc_trk_g3_4 <X> T_2_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (136 214)  (136 214)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 214)  (137 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 214)  (140 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 214)  (141 214)  routing T_2_13.lc_trk_g3_3 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (142 214)  (142 214)  routing T_2_13.lc_trk_g3_3 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (143 214)  (143 214)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.input_2_3
 (38 6)  (146 214)  (146 214)  LC_3 Logic Functioning bit
 (39 6)  (147 214)  (147 214)  LC_3 Logic Functioning bit
 (40 6)  (148 214)  (148 214)  LC_3 Logic Functioning bit
 (41 6)  (149 214)  (149 214)  LC_3 Logic Functioning bit
 (42 6)  (150 214)  (150 214)  LC_3 Logic Functioning bit
 (9 7)  (117 215)  (117 215)  routing T_2_13.sp4_v_b_4 <X> T_2_13.sp4_v_t_41
 (15 7)  (123 215)  (123 215)  routing T_2_13.lft_op_4 <X> T_2_13.lc_trk_g1_4
 (17 7)  (125 215)  (125 215)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (135 215)  (135 215)  routing T_2_13.lc_trk_g3_4 <X> T_2_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (136 215)  (136 215)  routing T_2_13.lc_trk_g3_4 <X> T_2_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 215)  (137 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 215)  (138 215)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (139 215)  (139 215)  routing T_2_13.lc_trk_g3_3 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (140 215)  (140 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (141 215)  (141 215)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.input_2_3
 (38 7)  (146 215)  (146 215)  LC_3 Logic Functioning bit
 (39 7)  (147 215)  (147 215)  LC_3 Logic Functioning bit
 (40 7)  (148 215)  (148 215)  LC_3 Logic Functioning bit
 (41 7)  (149 215)  (149 215)  LC_3 Logic Functioning bit
 (17 8)  (125 216)  (125 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (126 216)  (126 216)  routing T_2_13.wire_logic_cluster/lc_1/out <X> T_2_13.lc_trk_g2_1
 (26 8)  (134 216)  (134 216)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (135 216)  (135 216)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 216)  (136 216)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 216)  (137 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 216)  (140 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 216)  (141 216)  routing T_2_13.lc_trk_g2_1 <X> T_2_13.wire_logic_cluster/lc_4/in_3
 (38 8)  (146 216)  (146 216)  LC_4 Logic Functioning bit
 (39 8)  (147 216)  (147 216)  LC_4 Logic Functioning bit
 (40 8)  (148 216)  (148 216)  LC_4 Logic Functioning bit
 (41 8)  (149 216)  (149 216)  LC_4 Logic Functioning bit
 (50 8)  (158 216)  (158 216)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (122 217)  (122 217)  routing T_2_13.tnl_op_0 <X> T_2_13.lc_trk_g2_0
 (15 9)  (123 217)  (123 217)  routing T_2_13.tnl_op_0 <X> T_2_13.lc_trk_g2_0
 (17 9)  (125 217)  (125 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (130 217)  (130 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (132 217)  (132 217)  routing T_2_13.tnl_op_2 <X> T_2_13.lc_trk_g2_2
 (25 9)  (133 217)  (133 217)  routing T_2_13.tnl_op_2 <X> T_2_13.lc_trk_g2_2
 (26 9)  (134 217)  (134 217)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (135 217)  (135 217)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 217)  (137 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (138 217)  (138 217)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (39 9)  (147 217)  (147 217)  LC_4 Logic Functioning bit
 (40 9)  (148 217)  (148 217)  LC_4 Logic Functioning bit
 (41 9)  (149 217)  (149 217)  LC_4 Logic Functioning bit
 (15 10)  (123 218)  (123 218)  routing T_2_13.tnl_op_5 <X> T_2_13.lc_trk_g2_5
 (17 10)  (125 218)  (125 218)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (130 218)  (130 218)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (132 218)  (132 218)  routing T_2_13.tnl_op_7 <X> T_2_13.lc_trk_g2_7
 (27 10)  (135 218)  (135 218)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (136 218)  (136 218)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 218)  (137 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 218)  (138 218)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (139 218)  (139 218)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 218)  (140 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 218)  (141 218)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (145 218)  (145 218)  LC_5 Logic Functioning bit
 (39 10)  (147 218)  (147 218)  LC_5 Logic Functioning bit
 (40 10)  (148 218)  (148 218)  LC_5 Logic Functioning bit
 (41 10)  (149 218)  (149 218)  LC_5 Logic Functioning bit
 (42 10)  (150 218)  (150 218)  LC_5 Logic Functioning bit
 (50 10)  (158 218)  (158 218)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (126 219)  (126 219)  routing T_2_13.tnl_op_5 <X> T_2_13.lc_trk_g2_5
 (21 11)  (129 219)  (129 219)  routing T_2_13.tnl_op_7 <X> T_2_13.lc_trk_g2_7
 (22 11)  (130 219)  (130 219)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (132 219)  (132 219)  routing T_2_13.tnl_op_6 <X> T_2_13.lc_trk_g2_6
 (25 11)  (133 219)  (133 219)  routing T_2_13.tnl_op_6 <X> T_2_13.lc_trk_g2_6
 (30 11)  (138 219)  (138 219)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (139 219)  (139 219)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (145 219)  (145 219)  LC_5 Logic Functioning bit
 (39 11)  (147 219)  (147 219)  LC_5 Logic Functioning bit
 (40 11)  (148 219)  (148 219)  LC_5 Logic Functioning bit
 (41 11)  (149 219)  (149 219)  LC_5 Logic Functioning bit
 (42 11)  (150 219)  (150 219)  LC_5 Logic Functioning bit
 (5 12)  (113 220)  (113 220)  routing T_2_13.sp4_v_b_3 <X> T_2_13.sp4_h_r_9
 (11 12)  (119 220)  (119 220)  routing T_2_13.sp4_v_t_45 <X> T_2_13.sp4_v_b_11
 (15 12)  (123 220)  (123 220)  routing T_2_13.tnl_op_1 <X> T_2_13.lc_trk_g3_1
 (17 12)  (125 220)  (125 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (130 220)  (130 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (132 220)  (132 220)  routing T_2_13.tnl_op_3 <X> T_2_13.lc_trk_g3_3
 (25 12)  (133 220)  (133 220)  routing T_2_13.wire_logic_cluster/lc_2/out <X> T_2_13.lc_trk_g3_2
 (4 13)  (112 221)  (112 221)  routing T_2_13.sp4_v_b_3 <X> T_2_13.sp4_h_r_9
 (6 13)  (114 221)  (114 221)  routing T_2_13.sp4_v_b_3 <X> T_2_13.sp4_h_r_9
 (12 13)  (120 221)  (120 221)  routing T_2_13.sp4_v_t_45 <X> T_2_13.sp4_v_b_11
 (18 13)  (126 221)  (126 221)  routing T_2_13.tnl_op_1 <X> T_2_13.lc_trk_g3_1
 (21 13)  (129 221)  (129 221)  routing T_2_13.tnl_op_3 <X> T_2_13.lc_trk_g3_3
 (22 13)  (130 221)  (130 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (22 14)  (130 222)  (130 222)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (132 222)  (132 222)  routing T_2_13.tnl_op_7 <X> T_2_13.lc_trk_g3_7
 (6 15)  (114 223)  (114 223)  routing T_2_13.sp4_h_r_9 <X> T_2_13.sp4_h_l_44
 (9 15)  (117 223)  (117 223)  routing T_2_13.sp4_v_b_2 <X> T_2_13.sp4_v_t_47
 (10 15)  (118 223)  (118 223)  routing T_2_13.sp4_v_b_2 <X> T_2_13.sp4_v_t_47
 (14 15)  (122 223)  (122 223)  routing T_2_13.tnl_op_4 <X> T_2_13.lc_trk_g3_4
 (15 15)  (123 223)  (123 223)  routing T_2_13.tnl_op_4 <X> T_2_13.lc_trk_g3_4
 (17 15)  (125 223)  (125 223)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (129 223)  (129 223)  routing T_2_13.tnl_op_7 <X> T_2_13.lc_trk_g3_7
 (22 15)  (130 223)  (130 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_3_13

 (14 0)  (176 208)  (176 208)  routing T_3_13.lft_op_0 <X> T_3_13.lc_trk_g0_0
 (22 0)  (184 208)  (184 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (186 208)  (186 208)  routing T_3_13.bot_op_3 <X> T_3_13.lc_trk_g0_3
 (28 0)  (190 208)  (190 208)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 208)  (191 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 208)  (192 208)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 208)  (194 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (196 208)  (196 208)  routing T_3_13.lc_trk_g1_0 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (197 208)  (197 208)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.input_2_0
 (36 0)  (198 208)  (198 208)  LC_0 Logic Functioning bit
 (38 0)  (200 208)  (200 208)  LC_0 Logic Functioning bit
 (43 0)  (205 208)  (205 208)  LC_0 Logic Functioning bit
 (45 0)  (207 208)  (207 208)  LC_0 Logic Functioning bit
 (52 0)  (214 208)  (214 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (12 1)  (174 209)  (174 209)  routing T_3_13.sp4_h_r_2 <X> T_3_13.sp4_v_b_2
 (15 1)  (177 209)  (177 209)  routing T_3_13.lft_op_0 <X> T_3_13.lc_trk_g0_0
 (17 1)  (179 209)  (179 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (191 209)  (191 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 209)  (192 209)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 209)  (194 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (197 209)  (197 209)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.input_2_0
 (36 1)  (198 209)  (198 209)  LC_0 Logic Functioning bit
 (37 1)  (199 209)  (199 209)  LC_0 Logic Functioning bit
 (39 1)  (201 209)  (201 209)  LC_0 Logic Functioning bit
 (43 1)  (205 209)  (205 209)  LC_0 Logic Functioning bit
 (0 2)  (162 210)  (162 210)  routing T_3_13.glb_netwk_7 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (1 2)  (163 210)  (163 210)  routing T_3_13.glb_netwk_7 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (2 2)  (164 210)  (164 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (162 211)  (162 211)  routing T_3_13.glb_netwk_7 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (22 3)  (184 211)  (184 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (185 211)  (185 211)  routing T_3_13.sp4_v_b_22 <X> T_3_13.lc_trk_g0_6
 (24 3)  (186 211)  (186 211)  routing T_3_13.sp4_v_b_22 <X> T_3_13.lc_trk_g0_6
 (14 4)  (176 212)  (176 212)  routing T_3_13.wire_logic_cluster/lc_0/out <X> T_3_13.lc_trk_g1_0
 (25 4)  (187 212)  (187 212)  routing T_3_13.wire_logic_cluster/lc_2/out <X> T_3_13.lc_trk_g1_2
 (27 4)  (189 212)  (189 212)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 212)  (191 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 212)  (192 212)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 212)  (194 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 212)  (196 212)  routing T_3_13.lc_trk_g1_2 <X> T_3_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (197 212)  (197 212)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.input_2_2
 (36 4)  (198 212)  (198 212)  LC_2 Logic Functioning bit
 (38 4)  (200 212)  (200 212)  LC_2 Logic Functioning bit
 (43 4)  (205 212)  (205 212)  LC_2 Logic Functioning bit
 (45 4)  (207 212)  (207 212)  LC_2 Logic Functioning bit
 (52 4)  (214 212)  (214 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (179 213)  (179 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (184 213)  (184 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (191 213)  (191 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 213)  (192 213)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (193 213)  (193 213)  routing T_3_13.lc_trk_g1_2 <X> T_3_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 213)  (194 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (197 213)  (197 213)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.input_2_2
 (36 5)  (198 213)  (198 213)  LC_2 Logic Functioning bit
 (37 5)  (199 213)  (199 213)  LC_2 Logic Functioning bit
 (39 5)  (201 213)  (201 213)  LC_2 Logic Functioning bit
 (43 5)  (205 213)  (205 213)  LC_2 Logic Functioning bit
 (53 5)  (215 213)  (215 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (187 214)  (187 214)  routing T_3_13.wire_logic_cluster/lc_6/out <X> T_3_13.lc_trk_g1_6
 (29 6)  (191 214)  (191 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 214)  (193 214)  routing T_3_13.lc_trk_g2_4 <X> T_3_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 214)  (194 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 214)  (195 214)  routing T_3_13.lc_trk_g2_4 <X> T_3_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (198 214)  (198 214)  LC_3 Logic Functioning bit
 (38 6)  (200 214)  (200 214)  LC_3 Logic Functioning bit
 (43 6)  (205 214)  (205 214)  LC_3 Logic Functioning bit
 (45 6)  (207 214)  (207 214)  LC_3 Logic Functioning bit
 (22 7)  (184 215)  (184 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (188 215)  (188 215)  routing T_3_13.lc_trk_g0_3 <X> T_3_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 215)  (191 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (194 215)  (194 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (195 215)  (195 215)  routing T_3_13.lc_trk_g2_3 <X> T_3_13.input_2_3
 (35 7)  (197 215)  (197 215)  routing T_3_13.lc_trk_g2_3 <X> T_3_13.input_2_3
 (36 7)  (198 215)  (198 215)  LC_3 Logic Functioning bit
 (37 7)  (199 215)  (199 215)  LC_3 Logic Functioning bit
 (39 7)  (201 215)  (201 215)  LC_3 Logic Functioning bit
 (43 7)  (205 215)  (205 215)  LC_3 Logic Functioning bit
 (21 8)  (183 216)  (183 216)  routing T_3_13.wire_logic_cluster/lc_3/out <X> T_3_13.lc_trk_g2_3
 (22 8)  (184 216)  (184 216)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (9 9)  (171 217)  (171 217)  routing T_3_13.sp4_v_t_42 <X> T_3_13.sp4_v_b_7
 (14 10)  (176 218)  (176 218)  routing T_3_13.sp4_v_b_36 <X> T_3_13.lc_trk_g2_4
 (21 10)  (183 218)  (183 218)  routing T_3_13.wire_logic_cluster/lc_7/out <X> T_3_13.lc_trk_g2_7
 (22 10)  (184 218)  (184 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (176 219)  (176 219)  routing T_3_13.sp4_v_b_36 <X> T_3_13.lc_trk_g2_4
 (16 11)  (178 219)  (178 219)  routing T_3_13.sp4_v_b_36 <X> T_3_13.lc_trk_g2_4
 (17 11)  (179 219)  (179 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 12)  (189 220)  (189 220)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 220)  (191 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 220)  (192 220)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 220)  (194 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 220)  (195 220)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 220)  (196 220)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 220)  (197 220)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.input_2_6
 (36 12)  (198 220)  (198 220)  LC_6 Logic Functioning bit
 (37 12)  (199 220)  (199 220)  LC_6 Logic Functioning bit
 (38 12)  (200 220)  (200 220)  LC_6 Logic Functioning bit
 (41 12)  (203 220)  (203 220)  LC_6 Logic Functioning bit
 (43 12)  (205 220)  (205 220)  LC_6 Logic Functioning bit
 (45 12)  (207 220)  (207 220)  LC_6 Logic Functioning bit
 (51 12)  (213 220)  (213 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (184 221)  (184 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (185 221)  (185 221)  routing T_3_13.sp12_v_t_9 <X> T_3_13.lc_trk_g3_2
 (29 13)  (191 221)  (191 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (192 221)  (192 221)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (193 221)  (193 221)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 221)  (194 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (197 221)  (197 221)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.input_2_6
 (36 13)  (198 221)  (198 221)  LC_6 Logic Functioning bit
 (37 13)  (199 221)  (199 221)  LC_6 Logic Functioning bit
 (0 14)  (162 222)  (162 222)  routing T_3_13.glb_netwk_6 <X> T_3_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 222)  (163 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (188 222)  (188 222)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (191 222)  (191 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 222)  (193 222)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 222)  (194 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (198 222)  (198 222)  LC_7 Logic Functioning bit
 (37 14)  (199 222)  (199 222)  LC_7 Logic Functioning bit
 (38 14)  (200 222)  (200 222)  LC_7 Logic Functioning bit
 (41 14)  (203 222)  (203 222)  LC_7 Logic Functioning bit
 (43 14)  (205 222)  (205 222)  LC_7 Logic Functioning bit
 (45 14)  (207 222)  (207 222)  LC_7 Logic Functioning bit
 (0 15)  (162 223)  (162 223)  routing T_3_13.glb_netwk_6 <X> T_3_13.wire_logic_cluster/lc_7/s_r
 (26 15)  (188 223)  (188 223)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 223)  (190 223)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 223)  (191 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 223)  (193 223)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (194 223)  (194 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (195 223)  (195 223)  routing T_3_13.lc_trk_g2_3 <X> T_3_13.input_2_7
 (35 15)  (197 223)  (197 223)  routing T_3_13.lc_trk_g2_3 <X> T_3_13.input_2_7
 (36 15)  (198 223)  (198 223)  LC_7 Logic Functioning bit
 (37 15)  (199 223)  (199 223)  LC_7 Logic Functioning bit


LogicTile_4_13

 (27 0)  (243 208)  (243 208)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 208)  (244 208)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 208)  (245 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 208)  (248 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (252 208)  (252 208)  LC_0 Logic Functioning bit
 (37 0)  (253 208)  (253 208)  LC_0 Logic Functioning bit
 (38 0)  (254 208)  (254 208)  LC_0 Logic Functioning bit
 (39 0)  (255 208)  (255 208)  LC_0 Logic Functioning bit
 (44 0)  (260 208)  (260 208)  LC_0 Logic Functioning bit
 (45 0)  (261 208)  (261 208)  LC_0 Logic Functioning bit
 (40 1)  (256 209)  (256 209)  LC_0 Logic Functioning bit
 (41 1)  (257 209)  (257 209)  LC_0 Logic Functioning bit
 (42 1)  (258 209)  (258 209)  LC_0 Logic Functioning bit
 (43 1)  (259 209)  (259 209)  LC_0 Logic Functioning bit
 (48 1)  (264 209)  (264 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (265 209)  (265 209)  Carry_In_Mux bit 

 (0 2)  (216 210)  (216 210)  routing T_4_13.glb_netwk_7 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (1 2)  (217 210)  (217 210)  routing T_4_13.glb_netwk_7 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (2 2)  (218 210)  (218 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (243 210)  (243 210)  routing T_4_13.lc_trk_g3_1 <X> T_4_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 210)  (244 210)  routing T_4_13.lc_trk_g3_1 <X> T_4_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 210)  (245 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 210)  (248 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 210)  (252 210)  LC_1 Logic Functioning bit
 (37 2)  (253 210)  (253 210)  LC_1 Logic Functioning bit
 (38 2)  (254 210)  (254 210)  LC_1 Logic Functioning bit
 (39 2)  (255 210)  (255 210)  LC_1 Logic Functioning bit
 (44 2)  (260 210)  (260 210)  LC_1 Logic Functioning bit
 (45 2)  (261 210)  (261 210)  LC_1 Logic Functioning bit
 (0 3)  (216 211)  (216 211)  routing T_4_13.glb_netwk_7 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (10 3)  (226 211)  (226 211)  routing T_4_13.sp4_h_l_45 <X> T_4_13.sp4_v_t_36
 (40 3)  (256 211)  (256 211)  LC_1 Logic Functioning bit
 (41 3)  (257 211)  (257 211)  LC_1 Logic Functioning bit
 (42 3)  (258 211)  (258 211)  LC_1 Logic Functioning bit
 (43 3)  (259 211)  (259 211)  LC_1 Logic Functioning bit
 (4 4)  (220 212)  (220 212)  routing T_4_13.sp4_v_t_42 <X> T_4_13.sp4_v_b_3
 (6 4)  (222 212)  (222 212)  routing T_4_13.sp4_v_t_42 <X> T_4_13.sp4_v_b_3
 (21 4)  (237 212)  (237 212)  routing T_4_13.wire_logic_cluster/lc_3/out <X> T_4_13.lc_trk_g1_3
 (22 4)  (238 212)  (238 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (241 212)  (241 212)  routing T_4_13.wire_logic_cluster/lc_2/out <X> T_4_13.lc_trk_g1_2
 (27 4)  (243 212)  (243 212)  routing T_4_13.lc_trk_g1_2 <X> T_4_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 212)  (245 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 212)  (248 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 212)  (252 212)  LC_2 Logic Functioning bit
 (37 4)  (253 212)  (253 212)  LC_2 Logic Functioning bit
 (38 4)  (254 212)  (254 212)  LC_2 Logic Functioning bit
 (39 4)  (255 212)  (255 212)  LC_2 Logic Functioning bit
 (44 4)  (260 212)  (260 212)  LC_2 Logic Functioning bit
 (45 4)  (261 212)  (261 212)  LC_2 Logic Functioning bit
 (22 5)  (238 213)  (238 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (246 213)  (246 213)  routing T_4_13.lc_trk_g1_2 <X> T_4_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (256 213)  (256 213)  LC_2 Logic Functioning bit
 (41 5)  (257 213)  (257 213)  LC_2 Logic Functioning bit
 (42 5)  (258 213)  (258 213)  LC_2 Logic Functioning bit
 (43 5)  (259 213)  (259 213)  LC_2 Logic Functioning bit
 (11 6)  (227 214)  (227 214)  routing T_4_13.sp4_h_r_11 <X> T_4_13.sp4_v_t_40
 (13 6)  (229 214)  (229 214)  routing T_4_13.sp4_h_r_11 <X> T_4_13.sp4_v_t_40
 (17 6)  (233 214)  (233 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (234 214)  (234 214)  routing T_4_13.wire_logic_cluster/lc_5/out <X> T_4_13.lc_trk_g1_5
 (25 6)  (241 214)  (241 214)  routing T_4_13.wire_logic_cluster/lc_6/out <X> T_4_13.lc_trk_g1_6
 (27 6)  (243 214)  (243 214)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 214)  (245 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 214)  (248 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 214)  (252 214)  LC_3 Logic Functioning bit
 (37 6)  (253 214)  (253 214)  LC_3 Logic Functioning bit
 (38 6)  (254 214)  (254 214)  LC_3 Logic Functioning bit
 (39 6)  (255 214)  (255 214)  LC_3 Logic Functioning bit
 (44 6)  (260 214)  (260 214)  LC_3 Logic Functioning bit
 (45 6)  (261 214)  (261 214)  LC_3 Logic Functioning bit
 (51 6)  (267 214)  (267 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (12 7)  (228 215)  (228 215)  routing T_4_13.sp4_h_r_11 <X> T_4_13.sp4_v_t_40
 (22 7)  (238 215)  (238 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (246 215)  (246 215)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (256 215)  (256 215)  LC_3 Logic Functioning bit
 (41 7)  (257 215)  (257 215)  LC_3 Logic Functioning bit
 (42 7)  (258 215)  (258 215)  LC_3 Logic Functioning bit
 (43 7)  (259 215)  (259 215)  LC_3 Logic Functioning bit
 (5 8)  (221 216)  (221 216)  routing T_4_13.sp4_v_t_43 <X> T_4_13.sp4_h_r_6
 (27 8)  (243 216)  (243 216)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 216)  (244 216)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 216)  (245 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 216)  (246 216)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 216)  (248 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (252 216)  (252 216)  LC_4 Logic Functioning bit
 (37 8)  (253 216)  (253 216)  LC_4 Logic Functioning bit
 (38 8)  (254 216)  (254 216)  LC_4 Logic Functioning bit
 (39 8)  (255 216)  (255 216)  LC_4 Logic Functioning bit
 (44 8)  (260 216)  (260 216)  LC_4 Logic Functioning bit
 (45 8)  (261 216)  (261 216)  LC_4 Logic Functioning bit
 (40 9)  (256 217)  (256 217)  LC_4 Logic Functioning bit
 (41 9)  (257 217)  (257 217)  LC_4 Logic Functioning bit
 (42 9)  (258 217)  (258 217)  LC_4 Logic Functioning bit
 (43 9)  (259 217)  (259 217)  LC_4 Logic Functioning bit
 (27 10)  (243 218)  (243 218)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 218)  (245 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 218)  (246 218)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 218)  (248 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (252 218)  (252 218)  LC_5 Logic Functioning bit
 (37 10)  (253 218)  (253 218)  LC_5 Logic Functioning bit
 (38 10)  (254 218)  (254 218)  LC_5 Logic Functioning bit
 (39 10)  (255 218)  (255 218)  LC_5 Logic Functioning bit
 (44 10)  (260 218)  (260 218)  LC_5 Logic Functioning bit
 (45 10)  (261 218)  (261 218)  LC_5 Logic Functioning bit
 (40 11)  (256 219)  (256 219)  LC_5 Logic Functioning bit
 (41 11)  (257 219)  (257 219)  LC_5 Logic Functioning bit
 (42 11)  (258 219)  (258 219)  LC_5 Logic Functioning bit
 (43 11)  (259 219)  (259 219)  LC_5 Logic Functioning bit
 (46 11)  (262 219)  (262 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (230 220)  (230 220)  routing T_4_13.wire_logic_cluster/lc_0/out <X> T_4_13.lc_trk_g3_0
 (17 12)  (233 220)  (233 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (234 220)  (234 220)  routing T_4_13.wire_logic_cluster/lc_1/out <X> T_4_13.lc_trk_g3_1
 (27 12)  (243 220)  (243 220)  routing T_4_13.lc_trk_g1_6 <X> T_4_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 220)  (245 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 220)  (246 220)  routing T_4_13.lc_trk_g1_6 <X> T_4_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 220)  (248 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (252 220)  (252 220)  LC_6 Logic Functioning bit
 (37 12)  (253 220)  (253 220)  LC_6 Logic Functioning bit
 (38 12)  (254 220)  (254 220)  LC_6 Logic Functioning bit
 (39 12)  (255 220)  (255 220)  LC_6 Logic Functioning bit
 (44 12)  (260 220)  (260 220)  LC_6 Logic Functioning bit
 (45 12)  (261 220)  (261 220)  LC_6 Logic Functioning bit
 (4 13)  (220 221)  (220 221)  routing T_4_13.sp4_v_t_41 <X> T_4_13.sp4_h_r_9
 (17 13)  (233 221)  (233 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (246 221)  (246 221)  routing T_4_13.lc_trk_g1_6 <X> T_4_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (256 221)  (256 221)  LC_6 Logic Functioning bit
 (41 13)  (257 221)  (257 221)  LC_6 Logic Functioning bit
 (42 13)  (258 221)  (258 221)  LC_6 Logic Functioning bit
 (43 13)  (259 221)  (259 221)  LC_6 Logic Functioning bit
 (14 14)  (230 222)  (230 222)  routing T_4_13.wire_logic_cluster/lc_4/out <X> T_4_13.lc_trk_g3_4
 (21 14)  (237 222)  (237 222)  routing T_4_13.wire_logic_cluster/lc_7/out <X> T_4_13.lc_trk_g3_7
 (22 14)  (238 222)  (238 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (243 222)  (243 222)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 222)  (244 222)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 222)  (245 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 222)  (246 222)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 222)  (248 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (252 222)  (252 222)  LC_7 Logic Functioning bit
 (37 14)  (253 222)  (253 222)  LC_7 Logic Functioning bit
 (38 14)  (254 222)  (254 222)  LC_7 Logic Functioning bit
 (39 14)  (255 222)  (255 222)  LC_7 Logic Functioning bit
 (44 14)  (260 222)  (260 222)  LC_7 Logic Functioning bit
 (45 14)  (261 222)  (261 222)  LC_7 Logic Functioning bit
 (17 15)  (233 223)  (233 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (246 223)  (246 223)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (40 15)  (256 223)  (256 223)  LC_7 Logic Functioning bit
 (41 15)  (257 223)  (257 223)  LC_7 Logic Functioning bit
 (42 15)  (258 223)  (258 223)  LC_7 Logic Functioning bit
 (43 15)  (259 223)  (259 223)  LC_7 Logic Functioning bit
 (48 15)  (264 223)  (264 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_13

 (15 0)  (285 208)  (285 208)  routing T_5_13.lft_op_1 <X> T_5_13.lc_trk_g0_1
 (17 0)  (287 208)  (287 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (288 208)  (288 208)  routing T_5_13.lft_op_1 <X> T_5_13.lc_trk_g0_1
 (21 0)  (291 208)  (291 208)  routing T_5_13.wire_logic_cluster/lc_3/out <X> T_5_13.lc_trk_g0_3
 (22 0)  (292 208)  (292 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (270 210)  (270 210)  routing T_5_13.glb_netwk_7 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (1 2)  (271 210)  (271 210)  routing T_5_13.glb_netwk_7 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (2 2)  (272 210)  (272 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (284 210)  (284 210)  routing T_5_13.sp4_h_l_9 <X> T_5_13.lc_trk_g0_4
 (0 3)  (270 211)  (270 211)  routing T_5_13.glb_netwk_7 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (14 3)  (284 211)  (284 211)  routing T_5_13.sp4_h_l_9 <X> T_5_13.lc_trk_g0_4
 (15 3)  (285 211)  (285 211)  routing T_5_13.sp4_h_l_9 <X> T_5_13.lc_trk_g0_4
 (16 3)  (286 211)  (286 211)  routing T_5_13.sp4_h_l_9 <X> T_5_13.lc_trk_g0_4
 (17 3)  (287 211)  (287 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (292 211)  (292 211)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (3 4)  (273 212)  (273 212)  routing T_5_13.sp12_v_t_23 <X> T_5_13.sp12_h_r_0
 (12 4)  (282 212)  (282 212)  routing T_5_13.sp4_v_t_40 <X> T_5_13.sp4_h_r_5
 (25 4)  (295 212)  (295 212)  routing T_5_13.lft_op_2 <X> T_5_13.lc_trk_g1_2
 (26 4)  (296 212)  (296 212)  routing T_5_13.lc_trk_g1_7 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (299 212)  (299 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 212)  (302 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 212)  (304 212)  routing T_5_13.lc_trk_g1_2 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 212)  (306 212)  LC_2 Logic Functioning bit
 (48 4)  (318 212)  (318 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (292 213)  (292 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (294 213)  (294 213)  routing T_5_13.lft_op_2 <X> T_5_13.lc_trk_g1_2
 (26 5)  (296 213)  (296 213)  routing T_5_13.lc_trk_g1_7 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (297 213)  (297 213)  routing T_5_13.lc_trk_g1_7 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 213)  (299 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (301 213)  (301 213)  routing T_5_13.lc_trk_g1_2 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (302 213)  (302 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (303 213)  (303 213)  routing T_5_13.lc_trk_g2_0 <X> T_5_13.input_2_2
 (15 6)  (285 214)  (285 214)  routing T_5_13.top_op_5 <X> T_5_13.lc_trk_g1_5
 (17 6)  (287 214)  (287 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (291 214)  (291 214)  routing T_5_13.sp4_h_l_10 <X> T_5_13.lc_trk_g1_7
 (22 6)  (292 214)  (292 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (293 214)  (293 214)  routing T_5_13.sp4_h_l_10 <X> T_5_13.lc_trk_g1_7
 (24 6)  (294 214)  (294 214)  routing T_5_13.sp4_h_l_10 <X> T_5_13.lc_trk_g1_7
 (26 6)  (296 214)  (296 214)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (299 214)  (299 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 214)  (300 214)  routing T_5_13.lc_trk_g0_4 <X> T_5_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (301 214)  (301 214)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 214)  (302 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 214)  (303 214)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (304 214)  (304 214)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (307 214)  (307 214)  LC_3 Logic Functioning bit
 (42 6)  (312 214)  (312 214)  LC_3 Logic Functioning bit
 (45 6)  (315 214)  (315 214)  LC_3 Logic Functioning bit
 (46 6)  (316 214)  (316 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (321 214)  (321 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (288 215)  (288 215)  routing T_5_13.top_op_5 <X> T_5_13.lc_trk_g1_5
 (21 7)  (291 215)  (291 215)  routing T_5_13.sp4_h_l_10 <X> T_5_13.lc_trk_g1_7
 (22 7)  (292 215)  (292 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (294 215)  (294 215)  routing T_5_13.bot_op_6 <X> T_5_13.lc_trk_g1_6
 (26 7)  (296 215)  (296 215)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (297 215)  (297 215)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 215)  (299 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (301 215)  (301 215)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (302 215)  (302 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (305 215)  (305 215)  routing T_5_13.lc_trk_g0_3 <X> T_5_13.input_2_3
 (36 7)  (306 215)  (306 215)  LC_3 Logic Functioning bit
 (37 7)  (307 215)  (307 215)  LC_3 Logic Functioning bit
 (38 7)  (308 215)  (308 215)  LC_3 Logic Functioning bit
 (42 7)  (312 215)  (312 215)  LC_3 Logic Functioning bit
 (48 7)  (318 215)  (318 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (321 215)  (321 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 9)  (274 217)  (274 217)  routing T_5_13.sp4_v_t_36 <X> T_5_13.sp4_h_r_6
 (14 9)  (284 217)  (284 217)  routing T_5_13.tnl_op_0 <X> T_5_13.lc_trk_g2_0
 (15 9)  (285 217)  (285 217)  routing T_5_13.tnl_op_0 <X> T_5_13.lc_trk_g2_0
 (17 9)  (287 217)  (287 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (0 10)  (270 218)  (270 218)  routing T_5_13.glb_netwk_6 <X> T_5_13.glb2local_2
 (1 10)  (271 218)  (271 218)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (22 10)  (292 218)  (292 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (293 218)  (293 218)  routing T_5_13.sp4_v_b_47 <X> T_5_13.lc_trk_g2_7
 (24 10)  (294 218)  (294 218)  routing T_5_13.sp4_v_b_47 <X> T_5_13.lc_trk_g2_7
 (26 10)  (296 218)  (296 218)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 218)  (297 218)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 218)  (299 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 218)  (300 218)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (301 218)  (301 218)  routing T_5_13.lc_trk_g0_6 <X> T_5_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 218)  (302 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (306 218)  (306 218)  LC_5 Logic Functioning bit
 (37 10)  (307 218)  (307 218)  LC_5 Logic Functioning bit
 (38 10)  (308 218)  (308 218)  LC_5 Logic Functioning bit
 (39 10)  (309 218)  (309 218)  LC_5 Logic Functioning bit
 (41 10)  (311 218)  (311 218)  LC_5 Logic Functioning bit
 (43 10)  (313 218)  (313 218)  LC_5 Logic Functioning bit
 (46 10)  (316 218)  (316 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (1 11)  (271 219)  (271 219)  routing T_5_13.glb_netwk_6 <X> T_5_13.glb2local_2
 (26 11)  (296 219)  (296 219)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 219)  (298 219)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 219)  (299 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (301 219)  (301 219)  routing T_5_13.lc_trk_g0_6 <X> T_5_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (306 219)  (306 219)  LC_5 Logic Functioning bit
 (37 11)  (307 219)  (307 219)  LC_5 Logic Functioning bit
 (38 11)  (308 219)  (308 219)  LC_5 Logic Functioning bit
 (39 11)  (309 219)  (309 219)  LC_5 Logic Functioning bit
 (12 12)  (282 220)  (282 220)  routing T_5_13.sp4_v_t_46 <X> T_5_13.sp4_h_r_11
 (22 14)  (292 222)  (292 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (293 222)  (293 222)  routing T_5_13.sp12_v_t_12 <X> T_5_13.lc_trk_g3_7


LogicTile_7_13

 (12 0)  (378 208)  (378 208)  routing T_7_13.sp4_v_b_2 <X> T_7_13.sp4_h_r_2
 (25 0)  (391 208)  (391 208)  routing T_7_13.sp4_v_b_10 <X> T_7_13.lc_trk_g0_2
 (31 0)  (397 208)  (397 208)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 208)  (398 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 208)  (399 208)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 208)  (402 208)  LC_0 Logic Functioning bit
 (37 0)  (403 208)  (403 208)  LC_0 Logic Functioning bit
 (38 0)  (404 208)  (404 208)  LC_0 Logic Functioning bit
 (39 0)  (405 208)  (405 208)  LC_0 Logic Functioning bit
 (45 0)  (411 208)  (411 208)  LC_0 Logic Functioning bit
 (11 1)  (377 209)  (377 209)  routing T_7_13.sp4_v_b_2 <X> T_7_13.sp4_h_r_2
 (22 1)  (388 209)  (388 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (389 209)  (389 209)  routing T_7_13.sp4_v_b_10 <X> T_7_13.lc_trk_g0_2
 (25 1)  (391 209)  (391 209)  routing T_7_13.sp4_v_b_10 <X> T_7_13.lc_trk_g0_2
 (36 1)  (402 209)  (402 209)  LC_0 Logic Functioning bit
 (37 1)  (403 209)  (403 209)  LC_0 Logic Functioning bit
 (38 1)  (404 209)  (404 209)  LC_0 Logic Functioning bit
 (39 1)  (405 209)  (405 209)  LC_0 Logic Functioning bit
 (0 2)  (366 210)  (366 210)  routing T_7_13.glb_netwk_7 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (1 2)  (367 210)  (367 210)  routing T_7_13.glb_netwk_7 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (2 2)  (368 210)  (368 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (370 210)  (370 210)  routing T_7_13.sp4_h_r_0 <X> T_7_13.sp4_v_t_37
 (14 2)  (380 210)  (380 210)  routing T_7_13.sp12_h_l_3 <X> T_7_13.lc_trk_g0_4
 (32 2)  (398 210)  (398 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 210)  (399 210)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 210)  (400 210)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 210)  (402 210)  LC_1 Logic Functioning bit
 (37 2)  (403 210)  (403 210)  LC_1 Logic Functioning bit
 (38 2)  (404 210)  (404 210)  LC_1 Logic Functioning bit
 (39 2)  (405 210)  (405 210)  LC_1 Logic Functioning bit
 (45 2)  (411 210)  (411 210)  LC_1 Logic Functioning bit
 (0 3)  (366 211)  (366 211)  routing T_7_13.glb_netwk_7 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (5 3)  (371 211)  (371 211)  routing T_7_13.sp4_h_r_0 <X> T_7_13.sp4_v_t_37
 (14 3)  (380 211)  (380 211)  routing T_7_13.sp12_h_l_3 <X> T_7_13.lc_trk_g0_4
 (15 3)  (381 211)  (381 211)  routing T_7_13.sp12_h_l_3 <X> T_7_13.lc_trk_g0_4
 (17 3)  (383 211)  (383 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (36 3)  (402 211)  (402 211)  LC_1 Logic Functioning bit
 (37 3)  (403 211)  (403 211)  LC_1 Logic Functioning bit
 (38 3)  (404 211)  (404 211)  LC_1 Logic Functioning bit
 (39 3)  (405 211)  (405 211)  LC_1 Logic Functioning bit
 (1 4)  (367 212)  (367 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (398 212)  (398 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 212)  (399 212)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 212)  (402 212)  LC_2 Logic Functioning bit
 (37 4)  (403 212)  (403 212)  LC_2 Logic Functioning bit
 (38 4)  (404 212)  (404 212)  LC_2 Logic Functioning bit
 (39 4)  (405 212)  (405 212)  LC_2 Logic Functioning bit
 (45 4)  (411 212)  (411 212)  LC_2 Logic Functioning bit
 (46 4)  (412 212)  (412 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (367 213)  (367 213)  routing T_7_13.lc_trk_g0_2 <X> T_7_13.wire_logic_cluster/lc_7/cen
 (31 5)  (397 213)  (397 213)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (402 213)  (402 213)  LC_2 Logic Functioning bit
 (37 5)  (403 213)  (403 213)  LC_2 Logic Functioning bit
 (38 5)  (404 213)  (404 213)  LC_2 Logic Functioning bit
 (39 5)  (405 213)  (405 213)  LC_2 Logic Functioning bit
 (32 6)  (398 214)  (398 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 214)  (399 214)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 214)  (400 214)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 214)  (402 214)  LC_3 Logic Functioning bit
 (37 6)  (403 214)  (403 214)  LC_3 Logic Functioning bit
 (38 6)  (404 214)  (404 214)  LC_3 Logic Functioning bit
 (39 6)  (405 214)  (405 214)  LC_3 Logic Functioning bit
 (45 6)  (411 214)  (411 214)  LC_3 Logic Functioning bit
 (46 6)  (412 214)  (412 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (31 7)  (397 215)  (397 215)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (402 215)  (402 215)  LC_3 Logic Functioning bit
 (37 7)  (403 215)  (403 215)  LC_3 Logic Functioning bit
 (38 7)  (404 215)  (404 215)  LC_3 Logic Functioning bit
 (39 7)  (405 215)  (405 215)  LC_3 Logic Functioning bit
 (21 8)  (387 216)  (387 216)  routing T_7_13.sp4_h_r_35 <X> T_7_13.lc_trk_g2_3
 (22 8)  (388 216)  (388 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (389 216)  (389 216)  routing T_7_13.sp4_h_r_35 <X> T_7_13.lc_trk_g2_3
 (24 8)  (390 216)  (390 216)  routing T_7_13.sp4_h_r_35 <X> T_7_13.lc_trk_g2_3
 (31 8)  (397 216)  (397 216)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 216)  (398 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 216)  (399 216)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 216)  (400 216)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 216)  (402 216)  LC_4 Logic Functioning bit
 (37 8)  (403 216)  (403 216)  LC_4 Logic Functioning bit
 (38 8)  (404 216)  (404 216)  LC_4 Logic Functioning bit
 (39 8)  (405 216)  (405 216)  LC_4 Logic Functioning bit
 (45 8)  (411 216)  (411 216)  LC_4 Logic Functioning bit
 (31 9)  (397 217)  (397 217)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (402 217)  (402 217)  LC_4 Logic Functioning bit
 (37 9)  (403 217)  (403 217)  LC_4 Logic Functioning bit
 (38 9)  (404 217)  (404 217)  LC_4 Logic Functioning bit
 (39 9)  (405 217)  (405 217)  LC_4 Logic Functioning bit
 (15 10)  (381 218)  (381 218)  routing T_7_13.sp4_h_l_16 <X> T_7_13.lc_trk_g2_5
 (16 10)  (382 218)  (382 218)  routing T_7_13.sp4_h_l_16 <X> T_7_13.lc_trk_g2_5
 (17 10)  (383 218)  (383 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (19 10)  (385 218)  (385 218)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (18 11)  (384 219)  (384 219)  routing T_7_13.sp4_h_l_16 <X> T_7_13.lc_trk_g2_5
 (16 12)  (382 220)  (382 220)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g3_1
 (17 12)  (383 220)  (383 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (384 220)  (384 220)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g3_1
 (21 12)  (387 220)  (387 220)  routing T_7_13.sp4_h_r_43 <X> T_7_13.lc_trk_g3_3
 (22 12)  (388 220)  (388 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (389 220)  (389 220)  routing T_7_13.sp4_h_r_43 <X> T_7_13.lc_trk_g3_3
 (24 12)  (390 220)  (390 220)  routing T_7_13.sp4_h_r_43 <X> T_7_13.lc_trk_g3_3
 (8 13)  (374 221)  (374 221)  routing T_7_13.sp4_v_t_42 <X> T_7_13.sp4_v_b_10
 (10 13)  (376 221)  (376 221)  routing T_7_13.sp4_v_t_42 <X> T_7_13.sp4_v_b_10
 (18 13)  (384 221)  (384 221)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g3_1
 (21 13)  (387 221)  (387 221)  routing T_7_13.sp4_h_r_43 <X> T_7_13.lc_trk_g3_3
 (0 14)  (366 222)  (366 222)  routing T_7_13.glb_netwk_6 <X> T_7_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 222)  (367 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (31 14)  (397 222)  (397 222)  routing T_7_13.lc_trk_g0_4 <X> T_7_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 222)  (398 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (402 222)  (402 222)  LC_7 Logic Functioning bit
 (37 14)  (403 222)  (403 222)  LC_7 Logic Functioning bit
 (38 14)  (404 222)  (404 222)  LC_7 Logic Functioning bit
 (39 14)  (405 222)  (405 222)  LC_7 Logic Functioning bit
 (45 14)  (411 222)  (411 222)  LC_7 Logic Functioning bit
 (0 15)  (366 223)  (366 223)  routing T_7_13.glb_netwk_6 <X> T_7_13.wire_logic_cluster/lc_7/s_r
 (22 15)  (388 223)  (388 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (389 223)  (389 223)  routing T_7_13.sp4_h_r_30 <X> T_7_13.lc_trk_g3_6
 (24 15)  (390 223)  (390 223)  routing T_7_13.sp4_h_r_30 <X> T_7_13.lc_trk_g3_6
 (25 15)  (391 223)  (391 223)  routing T_7_13.sp4_h_r_30 <X> T_7_13.lc_trk_g3_6
 (36 15)  (402 223)  (402 223)  LC_7 Logic Functioning bit
 (37 15)  (403 223)  (403 223)  LC_7 Logic Functioning bit
 (38 15)  (404 223)  (404 223)  LC_7 Logic Functioning bit
 (39 15)  (405 223)  (405 223)  LC_7 Logic Functioning bit


LogicTile_8_13

 (12 0)  (432 208)  (432 208)  routing T_8_13.sp4_h_l_46 <X> T_8_13.sp4_h_r_2
 (14 0)  (434 208)  (434 208)  routing T_8_13.lft_op_0 <X> T_8_13.lc_trk_g0_0
 (15 0)  (435 208)  (435 208)  routing T_8_13.lft_op_1 <X> T_8_13.lc_trk_g0_1
 (17 0)  (437 208)  (437 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (438 208)  (438 208)  routing T_8_13.lft_op_1 <X> T_8_13.lc_trk_g0_1
 (22 0)  (442 208)  (442 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (443 208)  (443 208)  routing T_8_13.sp4_v_b_19 <X> T_8_13.lc_trk_g0_3
 (24 0)  (444 208)  (444 208)  routing T_8_13.sp4_v_b_19 <X> T_8_13.lc_trk_g0_3
 (25 0)  (445 208)  (445 208)  routing T_8_13.sp4_v_b_10 <X> T_8_13.lc_trk_g0_2
 (29 0)  (449 208)  (449 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (464 208)  (464 208)  LC_0 Logic Functioning bit
 (13 1)  (433 209)  (433 209)  routing T_8_13.sp4_h_l_46 <X> T_8_13.sp4_h_r_2
 (15 1)  (435 209)  (435 209)  routing T_8_13.lft_op_0 <X> T_8_13.lc_trk_g0_0
 (17 1)  (437 209)  (437 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (442 209)  (442 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (443 209)  (443 209)  routing T_8_13.sp4_v_b_10 <X> T_8_13.lc_trk_g0_2
 (25 1)  (445 209)  (445 209)  routing T_8_13.sp4_v_b_10 <X> T_8_13.lc_trk_g0_2
 (30 1)  (450 209)  (450 209)  routing T_8_13.lc_trk_g0_3 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (452 209)  (452 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (454 209)  (454 209)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.input_2_0
 (35 1)  (455 209)  (455 209)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.input_2_0
 (14 2)  (434 210)  (434 210)  routing T_8_13.lft_op_4 <X> T_8_13.lc_trk_g0_4
 (17 2)  (437 210)  (437 210)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (438 210)  (438 210)  routing T_8_13.bnr_op_5 <X> T_8_13.lc_trk_g0_5
 (21 2)  (441 210)  (441 210)  routing T_8_13.lft_op_7 <X> T_8_13.lc_trk_g0_7
 (22 2)  (442 210)  (442 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (444 210)  (444 210)  routing T_8_13.lft_op_7 <X> T_8_13.lc_trk_g0_7
 (25 2)  (445 210)  (445 210)  routing T_8_13.bnr_op_6 <X> T_8_13.lc_trk_g0_6
 (27 2)  (447 210)  (447 210)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 210)  (448 210)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 210)  (449 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 210)  (452 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (455 210)  (455 210)  routing T_8_13.lc_trk_g0_5 <X> T_8_13.input_2_1
 (36 2)  (456 210)  (456 210)  LC_1 Logic Functioning bit
 (39 2)  (459 210)  (459 210)  LC_1 Logic Functioning bit
 (41 2)  (461 210)  (461 210)  LC_1 Logic Functioning bit
 (42 2)  (462 210)  (462 210)  LC_1 Logic Functioning bit
 (44 2)  (464 210)  (464 210)  LC_1 Logic Functioning bit
 (46 2)  (466 210)  (466 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (435 211)  (435 211)  routing T_8_13.lft_op_4 <X> T_8_13.lc_trk_g0_4
 (17 3)  (437 211)  (437 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (438 211)  (438 211)  routing T_8_13.bnr_op_5 <X> T_8_13.lc_trk_g0_5
 (22 3)  (442 211)  (442 211)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (445 211)  (445 211)  routing T_8_13.bnr_op_6 <X> T_8_13.lc_trk_g0_6
 (30 3)  (450 211)  (450 211)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (452 211)  (452 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (456 211)  (456 211)  LC_1 Logic Functioning bit
 (39 3)  (459 211)  (459 211)  LC_1 Logic Functioning bit
 (41 3)  (461 211)  (461 211)  LC_1 Logic Functioning bit
 (42 3)  (462 211)  (462 211)  LC_1 Logic Functioning bit
 (53 3)  (473 211)  (473 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (11 4)  (431 212)  (431 212)  routing T_8_13.sp4_h_l_46 <X> T_8_13.sp4_v_b_5
 (13 4)  (433 212)  (433 212)  routing T_8_13.sp4_h_l_46 <X> T_8_13.sp4_v_b_5
 (21 4)  (441 212)  (441 212)  routing T_8_13.bnr_op_3 <X> T_8_13.lc_trk_g1_3
 (22 4)  (442 212)  (442 212)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (449 212)  (449 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 212)  (450 212)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 212)  (452 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (455 212)  (455 212)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.input_2_2
 (36 4)  (456 212)  (456 212)  LC_2 Logic Functioning bit
 (39 4)  (459 212)  (459 212)  LC_2 Logic Functioning bit
 (41 4)  (461 212)  (461 212)  LC_2 Logic Functioning bit
 (42 4)  (462 212)  (462 212)  LC_2 Logic Functioning bit
 (44 4)  (464 212)  (464 212)  LC_2 Logic Functioning bit
 (12 5)  (432 213)  (432 213)  routing T_8_13.sp4_h_l_46 <X> T_8_13.sp4_v_b_5
 (21 5)  (441 213)  (441 213)  routing T_8_13.bnr_op_3 <X> T_8_13.lc_trk_g1_3
 (22 5)  (442 213)  (442 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (444 213)  (444 213)  routing T_8_13.bot_op_2 <X> T_8_13.lc_trk_g1_2
 (30 5)  (450 213)  (450 213)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (452 213)  (452 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (454 213)  (454 213)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.input_2_2
 (35 5)  (455 213)  (455 213)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.input_2_2
 (36 5)  (456 213)  (456 213)  LC_2 Logic Functioning bit
 (39 5)  (459 213)  (459 213)  LC_2 Logic Functioning bit
 (41 5)  (461 213)  (461 213)  LC_2 Logic Functioning bit
 (42 5)  (462 213)  (462 213)  LC_2 Logic Functioning bit
 (15 6)  (435 214)  (435 214)  routing T_8_13.sp4_v_b_21 <X> T_8_13.lc_trk_g1_5
 (16 6)  (436 214)  (436 214)  routing T_8_13.sp4_v_b_21 <X> T_8_13.lc_trk_g1_5
 (17 6)  (437 214)  (437 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (441 214)  (441 214)  routing T_8_13.bnr_op_7 <X> T_8_13.lc_trk_g1_7
 (22 6)  (442 214)  (442 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (29 6)  (449 214)  (449 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 214)  (450 214)  routing T_8_13.lc_trk_g0_4 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (452 214)  (452 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 214)  (456 214)  LC_3 Logic Functioning bit
 (39 6)  (459 214)  (459 214)  LC_3 Logic Functioning bit
 (41 6)  (461 214)  (461 214)  LC_3 Logic Functioning bit
 (42 6)  (462 214)  (462 214)  LC_3 Logic Functioning bit
 (44 6)  (464 214)  (464 214)  LC_3 Logic Functioning bit
 (15 7)  (435 215)  (435 215)  routing T_8_13.bot_op_4 <X> T_8_13.lc_trk_g1_4
 (17 7)  (437 215)  (437 215)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (441 215)  (441 215)  routing T_8_13.bnr_op_7 <X> T_8_13.lc_trk_g1_7
 (32 7)  (452 215)  (452 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (454 215)  (454 215)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.input_2_3
 (35 7)  (455 215)  (455 215)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.input_2_3
 (36 7)  (456 215)  (456 215)  LC_3 Logic Functioning bit
 (39 7)  (459 215)  (459 215)  LC_3 Logic Functioning bit
 (41 7)  (461 215)  (461 215)  LC_3 Logic Functioning bit
 (42 7)  (462 215)  (462 215)  LC_3 Logic Functioning bit
 (10 8)  (430 216)  (430 216)  routing T_8_13.sp4_v_t_39 <X> T_8_13.sp4_h_r_7
 (15 8)  (435 216)  (435 216)  routing T_8_13.sp4_h_r_33 <X> T_8_13.lc_trk_g2_1
 (16 8)  (436 216)  (436 216)  routing T_8_13.sp4_h_r_33 <X> T_8_13.lc_trk_g2_1
 (17 8)  (437 216)  (437 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (438 216)  (438 216)  routing T_8_13.sp4_h_r_33 <X> T_8_13.lc_trk_g2_1
 (28 8)  (448 216)  (448 216)  routing T_8_13.lc_trk_g2_1 <X> T_8_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 216)  (449 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (452 216)  (452 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (455 216)  (455 216)  routing T_8_13.lc_trk_g0_6 <X> T_8_13.input_2_4
 (36 8)  (456 216)  (456 216)  LC_4 Logic Functioning bit
 (39 8)  (459 216)  (459 216)  LC_4 Logic Functioning bit
 (41 8)  (461 216)  (461 216)  LC_4 Logic Functioning bit
 (42 8)  (462 216)  (462 216)  LC_4 Logic Functioning bit
 (44 8)  (464 216)  (464 216)  LC_4 Logic Functioning bit
 (32 9)  (452 217)  (452 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (455 217)  (455 217)  routing T_8_13.lc_trk_g0_6 <X> T_8_13.input_2_4
 (36 9)  (456 217)  (456 217)  LC_4 Logic Functioning bit
 (39 9)  (459 217)  (459 217)  LC_4 Logic Functioning bit
 (41 9)  (461 217)  (461 217)  LC_4 Logic Functioning bit
 (42 9)  (462 217)  (462 217)  LC_4 Logic Functioning bit
 (29 10)  (449 218)  (449 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (452 218)  (452 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (455 218)  (455 218)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.input_2_5
 (36 10)  (456 218)  (456 218)  LC_5 Logic Functioning bit
 (39 10)  (459 218)  (459 218)  LC_5 Logic Functioning bit
 (41 10)  (461 218)  (461 218)  LC_5 Logic Functioning bit
 (42 10)  (462 218)  (462 218)  LC_5 Logic Functioning bit
 (44 10)  (464 218)  (464 218)  LC_5 Logic Functioning bit
 (32 11)  (452 219)  (452 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (454 219)  (454 219)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.input_2_5
 (36 11)  (456 219)  (456 219)  LC_5 Logic Functioning bit
 (39 11)  (459 219)  (459 219)  LC_5 Logic Functioning bit
 (41 11)  (461 219)  (461 219)  LC_5 Logic Functioning bit
 (42 11)  (462 219)  (462 219)  LC_5 Logic Functioning bit
 (21 12)  (441 220)  (441 220)  routing T_8_13.sp4_h_r_35 <X> T_8_13.lc_trk_g3_3
 (22 12)  (442 220)  (442 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (443 220)  (443 220)  routing T_8_13.sp4_h_r_35 <X> T_8_13.lc_trk_g3_3
 (24 12)  (444 220)  (444 220)  routing T_8_13.sp4_h_r_35 <X> T_8_13.lc_trk_g3_3
 (29 12)  (449 220)  (449 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (452 220)  (452 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (455 220)  (455 220)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.input_2_6
 (36 12)  (456 220)  (456 220)  LC_6 Logic Functioning bit
 (39 12)  (459 220)  (459 220)  LC_6 Logic Functioning bit
 (41 12)  (461 220)  (461 220)  LC_6 Logic Functioning bit
 (42 12)  (462 220)  (462 220)  LC_6 Logic Functioning bit
 (44 12)  (464 220)  (464 220)  LC_6 Logic Functioning bit
 (32 13)  (452 221)  (452 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (454 221)  (454 221)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.input_2_6
 (36 13)  (456 221)  (456 221)  LC_6 Logic Functioning bit
 (39 13)  (459 221)  (459 221)  LC_6 Logic Functioning bit
 (41 13)  (461 221)  (461 221)  LC_6 Logic Functioning bit
 (42 13)  (462 221)  (462 221)  LC_6 Logic Functioning bit
 (29 14)  (449 222)  (449 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (452 222)  (452 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (456 222)  (456 222)  LC_7 Logic Functioning bit
 (37 14)  (457 222)  (457 222)  LC_7 Logic Functioning bit
 (38 14)  (458 222)  (458 222)  LC_7 Logic Functioning bit
 (39 14)  (459 222)  (459 222)  LC_7 Logic Functioning bit
 (44 14)  (464 222)  (464 222)  LC_7 Logic Functioning bit
 (12 15)  (432 223)  (432 223)  routing T_8_13.sp4_h_l_46 <X> T_8_13.sp4_v_t_46
 (30 15)  (450 223)  (450 223)  routing T_8_13.lc_trk_g0_2 <X> T_8_13.wire_logic_cluster/lc_7/in_1
 (40 15)  (460 223)  (460 223)  LC_7 Logic Functioning bit
 (41 15)  (461 223)  (461 223)  LC_7 Logic Functioning bit
 (42 15)  (462 223)  (462 223)  LC_7 Logic Functioning bit
 (43 15)  (463 223)  (463 223)  LC_7 Logic Functioning bit


LogicTile_9_13

 (4 0)  (478 208)  (478 208)  routing T_9_13.sp4_h_l_43 <X> T_9_13.sp4_v_b_0
 (6 0)  (480 208)  (480 208)  routing T_9_13.sp4_h_l_43 <X> T_9_13.sp4_v_b_0
 (8 0)  (482 208)  (482 208)  routing T_9_13.sp4_h_l_40 <X> T_9_13.sp4_h_r_1
 (10 0)  (484 208)  (484 208)  routing T_9_13.sp4_h_l_40 <X> T_9_13.sp4_h_r_1
 (11 0)  (485 208)  (485 208)  routing T_9_13.sp4_v_t_46 <X> T_9_13.sp4_v_b_2
 (15 0)  (489 208)  (489 208)  routing T_9_13.lft_op_1 <X> T_9_13.lc_trk_g0_1
 (17 0)  (491 208)  (491 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (492 208)  (492 208)  routing T_9_13.lft_op_1 <X> T_9_13.lc_trk_g0_1
 (21 0)  (495 208)  (495 208)  routing T_9_13.lft_op_3 <X> T_9_13.lc_trk_g0_3
 (22 0)  (496 208)  (496 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (498 208)  (498 208)  routing T_9_13.lft_op_3 <X> T_9_13.lc_trk_g0_3
 (25 0)  (499 208)  (499 208)  routing T_9_13.lft_op_2 <X> T_9_13.lc_trk_g0_2
 (29 0)  (503 208)  (503 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (509 208)  (509 208)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.input_2_0
 (44 0)  (518 208)  (518 208)  LC_0 Logic Functioning bit
 (5 1)  (479 209)  (479 209)  routing T_9_13.sp4_h_l_43 <X> T_9_13.sp4_v_b_0
 (12 1)  (486 209)  (486 209)  routing T_9_13.sp4_v_t_46 <X> T_9_13.sp4_v_b_2
 (22 1)  (496 209)  (496 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (498 209)  (498 209)  routing T_9_13.lft_op_2 <X> T_9_13.lc_trk_g0_2
 (32 1)  (506 209)  (506 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (507 209)  (507 209)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.input_2_0
 (34 1)  (508 209)  (508 209)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.input_2_0
 (35 1)  (509 209)  (509 209)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.input_2_0
 (0 2)  (474 210)  (474 210)  routing T_9_13.glb_netwk_7 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (1 2)  (475 210)  (475 210)  routing T_9_13.glb_netwk_7 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (476 210)  (476 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (488 210)  (488 210)  routing T_9_13.lft_op_4 <X> T_9_13.lc_trk_g0_4
 (15 2)  (489 210)  (489 210)  routing T_9_13.lft_op_5 <X> T_9_13.lc_trk_g0_5
 (17 2)  (491 210)  (491 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (492 210)  (492 210)  routing T_9_13.lft_op_5 <X> T_9_13.lc_trk_g0_5
 (21 2)  (495 210)  (495 210)  routing T_9_13.lft_op_7 <X> T_9_13.lc_trk_g0_7
 (22 2)  (496 210)  (496 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (498 210)  (498 210)  routing T_9_13.lft_op_7 <X> T_9_13.lc_trk_g0_7
 (25 2)  (499 210)  (499 210)  routing T_9_13.lft_op_6 <X> T_9_13.lc_trk_g0_6
 (29 2)  (503 210)  (503 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 210)  (506 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 210)  (510 210)  LC_1 Logic Functioning bit
 (39 2)  (513 210)  (513 210)  LC_1 Logic Functioning bit
 (41 2)  (515 210)  (515 210)  LC_1 Logic Functioning bit
 (42 2)  (516 210)  (516 210)  LC_1 Logic Functioning bit
 (44 2)  (518 210)  (518 210)  LC_1 Logic Functioning bit
 (45 2)  (519 210)  (519 210)  LC_1 Logic Functioning bit
 (52 2)  (526 210)  (526 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (474 211)  (474 211)  routing T_9_13.glb_netwk_7 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (15 3)  (489 211)  (489 211)  routing T_9_13.lft_op_4 <X> T_9_13.lc_trk_g0_4
 (17 3)  (491 211)  (491 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (496 211)  (496 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (498 211)  (498 211)  routing T_9_13.lft_op_6 <X> T_9_13.lc_trk_g0_6
 (30 3)  (504 211)  (504 211)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (506 211)  (506 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (510 211)  (510 211)  LC_1 Logic Functioning bit
 (39 3)  (513 211)  (513 211)  LC_1 Logic Functioning bit
 (41 3)  (515 211)  (515 211)  LC_1 Logic Functioning bit
 (42 3)  (516 211)  (516 211)  LC_1 Logic Functioning bit
 (0 4)  (474 212)  (474 212)  routing T_9_13.glb_netwk_5 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (1 4)  (475 212)  (475 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (11 4)  (485 212)  (485 212)  routing T_9_13.sp4_h_l_46 <X> T_9_13.sp4_v_b_5
 (13 4)  (487 212)  (487 212)  routing T_9_13.sp4_h_l_46 <X> T_9_13.sp4_v_b_5
 (29 4)  (503 212)  (503 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 212)  (506 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (510 212)  (510 212)  LC_2 Logic Functioning bit
 (39 4)  (513 212)  (513 212)  LC_2 Logic Functioning bit
 (41 4)  (515 212)  (515 212)  LC_2 Logic Functioning bit
 (42 4)  (516 212)  (516 212)  LC_2 Logic Functioning bit
 (44 4)  (518 212)  (518 212)  LC_2 Logic Functioning bit
 (45 4)  (519 212)  (519 212)  LC_2 Logic Functioning bit
 (52 4)  (526 212)  (526 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (12 5)  (486 213)  (486 213)  routing T_9_13.sp4_h_l_46 <X> T_9_13.sp4_v_b_5
 (30 5)  (504 213)  (504 213)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (506 213)  (506 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (509 213)  (509 213)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.input_2_2
 (36 5)  (510 213)  (510 213)  LC_2 Logic Functioning bit
 (39 5)  (513 213)  (513 213)  LC_2 Logic Functioning bit
 (41 5)  (515 213)  (515 213)  LC_2 Logic Functioning bit
 (42 5)  (516 213)  (516 213)  LC_2 Logic Functioning bit
 (51 5)  (525 213)  (525 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (478 214)  (478 214)  routing T_9_13.sp4_h_r_3 <X> T_9_13.sp4_v_t_38
 (29 6)  (503 214)  (503 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 214)  (504 214)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (506 214)  (506 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 214)  (510 214)  LC_3 Logic Functioning bit
 (39 6)  (513 214)  (513 214)  LC_3 Logic Functioning bit
 (41 6)  (515 214)  (515 214)  LC_3 Logic Functioning bit
 (42 6)  (516 214)  (516 214)  LC_3 Logic Functioning bit
 (44 6)  (518 214)  (518 214)  LC_3 Logic Functioning bit
 (45 6)  (519 214)  (519 214)  LC_3 Logic Functioning bit
 (5 7)  (479 215)  (479 215)  routing T_9_13.sp4_h_r_3 <X> T_9_13.sp4_v_t_38
 (8 7)  (482 215)  (482 215)  routing T_9_13.sp4_h_r_10 <X> T_9_13.sp4_v_t_41
 (9 7)  (483 215)  (483 215)  routing T_9_13.sp4_h_r_10 <X> T_9_13.sp4_v_t_41
 (10 7)  (484 215)  (484 215)  routing T_9_13.sp4_h_r_10 <X> T_9_13.sp4_v_t_41
 (32 7)  (506 215)  (506 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (509 215)  (509 215)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.input_2_3
 (36 7)  (510 215)  (510 215)  LC_3 Logic Functioning bit
 (39 7)  (513 215)  (513 215)  LC_3 Logic Functioning bit
 (41 7)  (515 215)  (515 215)  LC_3 Logic Functioning bit
 (42 7)  (516 215)  (516 215)  LC_3 Logic Functioning bit
 (51 7)  (525 215)  (525 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (29 8)  (503 216)  (503 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 216)  (504 216)  routing T_9_13.lc_trk_g0_5 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 216)  (506 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (509 216)  (509 216)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.input_2_4
 (36 8)  (510 216)  (510 216)  LC_4 Logic Functioning bit
 (39 8)  (513 216)  (513 216)  LC_4 Logic Functioning bit
 (41 8)  (515 216)  (515 216)  LC_4 Logic Functioning bit
 (42 8)  (516 216)  (516 216)  LC_4 Logic Functioning bit
 (44 8)  (518 216)  (518 216)  LC_4 Logic Functioning bit
 (45 8)  (519 216)  (519 216)  LC_4 Logic Functioning bit
 (46 8)  (520 216)  (520 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (525 216)  (525 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (6 9)  (480 217)  (480 217)  routing T_9_13.sp4_h_l_43 <X> T_9_13.sp4_h_r_6
 (14 9)  (488 217)  (488 217)  routing T_9_13.tnl_op_0 <X> T_9_13.lc_trk_g2_0
 (15 9)  (489 217)  (489 217)  routing T_9_13.tnl_op_0 <X> T_9_13.lc_trk_g2_0
 (17 9)  (491 217)  (491 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (32 9)  (506 217)  (506 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (510 217)  (510 217)  LC_4 Logic Functioning bit
 (39 9)  (513 217)  (513 217)  LC_4 Logic Functioning bit
 (41 9)  (515 217)  (515 217)  LC_4 Logic Functioning bit
 (42 9)  (516 217)  (516 217)  LC_4 Logic Functioning bit
 (29 10)  (503 218)  (503 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 218)  (504 218)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 218)  (506 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (509 218)  (509 218)  routing T_9_13.lc_trk_g0_5 <X> T_9_13.input_2_5
 (36 10)  (510 218)  (510 218)  LC_5 Logic Functioning bit
 (39 10)  (513 218)  (513 218)  LC_5 Logic Functioning bit
 (41 10)  (515 218)  (515 218)  LC_5 Logic Functioning bit
 (42 10)  (516 218)  (516 218)  LC_5 Logic Functioning bit
 (44 10)  (518 218)  (518 218)  LC_5 Logic Functioning bit
 (45 10)  (519 218)  (519 218)  LC_5 Logic Functioning bit
 (51 10)  (525 218)  (525 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (30 11)  (504 219)  (504 219)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (506 219)  (506 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (510 219)  (510 219)  LC_5 Logic Functioning bit
 (39 11)  (513 219)  (513 219)  LC_5 Logic Functioning bit
 (41 11)  (515 219)  (515 219)  LC_5 Logic Functioning bit
 (42 11)  (516 219)  (516 219)  LC_5 Logic Functioning bit
 (46 11)  (520 219)  (520 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (485 220)  (485 220)  routing T_9_13.sp4_h_l_40 <X> T_9_13.sp4_v_b_11
 (13 12)  (487 220)  (487 220)  routing T_9_13.sp4_h_l_40 <X> T_9_13.sp4_v_b_11
 (29 12)  (503 220)  (503 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 220)  (504 220)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 220)  (506 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (509 220)  (509 220)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.input_2_6
 (36 12)  (510 220)  (510 220)  LC_6 Logic Functioning bit
 (39 12)  (513 220)  (513 220)  LC_6 Logic Functioning bit
 (41 12)  (515 220)  (515 220)  LC_6 Logic Functioning bit
 (42 12)  (516 220)  (516 220)  LC_6 Logic Functioning bit
 (44 12)  (518 220)  (518 220)  LC_6 Logic Functioning bit
 (45 12)  (519 220)  (519 220)  LC_6 Logic Functioning bit
 (52 12)  (526 220)  (526 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (485 221)  (485 221)  routing T_9_13.sp4_h_l_46 <X> T_9_13.sp4_h_r_11
 (12 13)  (486 221)  (486 221)  routing T_9_13.sp4_h_l_40 <X> T_9_13.sp4_v_b_11
 (30 13)  (504 221)  (504 221)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (506 221)  (506 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (509 221)  (509 221)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.input_2_6
 (36 13)  (510 221)  (510 221)  LC_6 Logic Functioning bit
 (39 13)  (513 221)  (513 221)  LC_6 Logic Functioning bit
 (41 13)  (515 221)  (515 221)  LC_6 Logic Functioning bit
 (42 13)  (516 221)  (516 221)  LC_6 Logic Functioning bit
 (0 14)  (474 222)  (474 222)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 222)  (475 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (495 222)  (495 222)  routing T_9_13.rgt_op_7 <X> T_9_13.lc_trk_g3_7
 (22 14)  (496 222)  (496 222)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (498 222)  (498 222)  routing T_9_13.rgt_op_7 <X> T_9_13.lc_trk_g3_7
 (28 14)  (502 222)  (502 222)  routing T_9_13.lc_trk_g2_0 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 222)  (503 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (506 222)  (506 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (509 222)  (509 222)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.input_2_7
 (36 14)  (510 222)  (510 222)  LC_7 Logic Functioning bit
 (39 14)  (513 222)  (513 222)  LC_7 Logic Functioning bit
 (41 14)  (515 222)  (515 222)  LC_7 Logic Functioning bit
 (42 14)  (516 222)  (516 222)  LC_7 Logic Functioning bit
 (44 14)  (518 222)  (518 222)  LC_7 Logic Functioning bit
 (45 14)  (519 222)  (519 222)  LC_7 Logic Functioning bit
 (51 14)  (525 222)  (525 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (526 222)  (526 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (474 223)  (474 223)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (32 15)  (506 223)  (506 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (509 223)  (509 223)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.input_2_7
 (36 15)  (510 223)  (510 223)  LC_7 Logic Functioning bit
 (39 15)  (513 223)  (513 223)  LC_7 Logic Functioning bit
 (41 15)  (515 223)  (515 223)  LC_7 Logic Functioning bit
 (42 15)  (516 223)  (516 223)  LC_7 Logic Functioning bit


LogicTile_10_13

 (17 2)  (545 210)  (545 210)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 2)  (555 210)  (555 210)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 210)  (557 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (558 210)  (558 210)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (560 210)  (560 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (562 210)  (562 210)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (564 210)  (564 210)  LC_1 Logic Functioning bit
 (38 2)  (566 210)  (566 210)  LC_1 Logic Functioning bit
 (40 2)  (568 210)  (568 210)  LC_1 Logic Functioning bit
 (42 2)  (570 210)  (570 210)  LC_1 Logic Functioning bit
 (30 3)  (558 211)  (558 211)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (564 211)  (564 211)  LC_1 Logic Functioning bit
 (38 3)  (566 211)  (566 211)  LC_1 Logic Functioning bit
 (40 3)  (568 211)  (568 211)  LC_1 Logic Functioning bit
 (42 3)  (570 211)  (570 211)  LC_1 Logic Functioning bit
 (15 4)  (543 212)  (543 212)  routing T_10_13.bot_op_1 <X> T_10_13.lc_trk_g1_1
 (17 4)  (545 212)  (545 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 6)  (550 214)  (550 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (552 214)  (552 214)  routing T_10_13.top_op_7 <X> T_10_13.lc_trk_g1_7
 (27 6)  (555 214)  (555 214)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 214)  (557 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 214)  (558 214)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (560 214)  (560 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (562 214)  (562 214)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (564 214)  (564 214)  LC_3 Logic Functioning bit
 (37 6)  (565 214)  (565 214)  LC_3 Logic Functioning bit
 (38 6)  (566 214)  (566 214)  LC_3 Logic Functioning bit
 (39 6)  (567 214)  (567 214)  LC_3 Logic Functioning bit
 (41 6)  (569 214)  (569 214)  LC_3 Logic Functioning bit
 (43 6)  (571 214)  (571 214)  LC_3 Logic Functioning bit
 (21 7)  (549 215)  (549 215)  routing T_10_13.top_op_7 <X> T_10_13.lc_trk_g1_7
 (30 7)  (558 215)  (558 215)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (564 215)  (564 215)  LC_3 Logic Functioning bit
 (37 7)  (565 215)  (565 215)  LC_3 Logic Functioning bit
 (38 7)  (566 215)  (566 215)  LC_3 Logic Functioning bit
 (39 7)  (567 215)  (567 215)  LC_3 Logic Functioning bit
 (41 7)  (569 215)  (569 215)  LC_3 Logic Functioning bit
 (43 7)  (571 215)  (571 215)  LC_3 Logic Functioning bit
 (53 7)  (581 215)  (581 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (0 8)  (528 216)  (528 216)  routing T_10_13.glb_netwk_6 <X> T_10_13.glb2local_1
 (1 8)  (529 216)  (529 216)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (22 8)  (550 216)  (550 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (551 216)  (551 216)  routing T_10_13.sp4_v_t_30 <X> T_10_13.lc_trk_g2_3
 (24 8)  (552 216)  (552 216)  routing T_10_13.sp4_v_t_30 <X> T_10_13.lc_trk_g2_3
 (28 8)  (556 216)  (556 216)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 216)  (557 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (559 216)  (559 216)  routing T_10_13.lc_trk_g0_5 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (560 216)  (560 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (564 216)  (564 216)  LC_4 Logic Functioning bit
 (37 8)  (565 216)  (565 216)  LC_4 Logic Functioning bit
 (38 8)  (566 216)  (566 216)  LC_4 Logic Functioning bit
 (39 8)  (567 216)  (567 216)  LC_4 Logic Functioning bit
 (41 8)  (569 216)  (569 216)  LC_4 Logic Functioning bit
 (43 8)  (571 216)  (571 216)  LC_4 Logic Functioning bit
 (52 8)  (580 216)  (580 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (1 9)  (529 217)  (529 217)  routing T_10_13.glb_netwk_6 <X> T_10_13.glb2local_1
 (9 9)  (537 217)  (537 217)  routing T_10_13.sp4_v_t_46 <X> T_10_13.sp4_v_b_7
 (10 9)  (538 217)  (538 217)  routing T_10_13.sp4_v_t_46 <X> T_10_13.sp4_v_b_7
 (30 9)  (558 217)  (558 217)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (564 217)  (564 217)  LC_4 Logic Functioning bit
 (37 9)  (565 217)  (565 217)  LC_4 Logic Functioning bit
 (38 9)  (566 217)  (566 217)  LC_4 Logic Functioning bit
 (39 9)  (567 217)  (567 217)  LC_4 Logic Functioning bit
 (41 9)  (569 217)  (569 217)  LC_4 Logic Functioning bit
 (43 9)  (571 217)  (571 217)  LC_4 Logic Functioning bit
 (53 9)  (581 217)  (581 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 12)  (549 220)  (549 220)  routing T_10_13.bnl_op_3 <X> T_10_13.lc_trk_g3_3
 (22 12)  (550 220)  (550 220)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (553 220)  (553 220)  routing T_10_13.sp4_h_r_42 <X> T_10_13.lc_trk_g3_2
 (21 13)  (549 221)  (549 221)  routing T_10_13.bnl_op_3 <X> T_10_13.lc_trk_g3_3
 (22 13)  (550 221)  (550 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (551 221)  (551 221)  routing T_10_13.sp4_h_r_42 <X> T_10_13.lc_trk_g3_2
 (24 13)  (552 221)  (552 221)  routing T_10_13.sp4_h_r_42 <X> T_10_13.lc_trk_g3_2
 (25 13)  (553 221)  (553 221)  routing T_10_13.sp4_h_r_42 <X> T_10_13.lc_trk_g3_2
 (21 14)  (549 222)  (549 222)  routing T_10_13.sp4_h_r_39 <X> T_10_13.lc_trk_g3_7
 (22 14)  (550 222)  (550 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (551 222)  (551 222)  routing T_10_13.sp4_h_r_39 <X> T_10_13.lc_trk_g3_7
 (24 14)  (552 222)  (552 222)  routing T_10_13.sp4_h_r_39 <X> T_10_13.lc_trk_g3_7
 (27 14)  (555 222)  (555 222)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (556 222)  (556 222)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 222)  (557 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (559 222)  (559 222)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (560 222)  (560 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (561 222)  (561 222)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (562 222)  (562 222)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (565 222)  (565 222)  LC_7 Logic Functioning bit
 (39 14)  (567 222)  (567 222)  LC_7 Logic Functioning bit
 (41 14)  (569 222)  (569 222)  LC_7 Logic Functioning bit
 (43 14)  (571 222)  (571 222)  LC_7 Logic Functioning bit
 (26 15)  (554 223)  (554 223)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (555 223)  (555 223)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (556 223)  (556 223)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 223)  (557 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (558 223)  (558 223)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (559 223)  (559 223)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (565 223)  (565 223)  LC_7 Logic Functioning bit
 (39 15)  (567 223)  (567 223)  LC_7 Logic Functioning bit
 (41 15)  (569 223)  (569 223)  LC_7 Logic Functioning bit
 (43 15)  (571 223)  (571 223)  LC_7 Logic Functioning bit


LogicTile_11_13

 (0 2)  (582 210)  (582 210)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (583 210)  (583 210)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (584 210)  (584 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (582 211)  (582 211)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (0 4)  (582 212)  (582 212)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (1 4)  (583 212)  (583 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (613 212)  (613 212)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (614 212)  (614 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (616 212)  (616 212)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (618 212)  (618 212)  LC_2 Logic Functioning bit
 (37 4)  (619 212)  (619 212)  LC_2 Logic Functioning bit
 (38 4)  (620 212)  (620 212)  LC_2 Logic Functioning bit
 (39 4)  (621 212)  (621 212)  LC_2 Logic Functioning bit
 (45 4)  (627 212)  (627 212)  LC_2 Logic Functioning bit
 (1 5)  (583 213)  (583 213)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (36 5)  (618 213)  (618 213)  LC_2 Logic Functioning bit
 (37 5)  (619 213)  (619 213)  LC_2 Logic Functioning bit
 (38 5)  (620 213)  (620 213)  LC_2 Logic Functioning bit
 (39 5)  (621 213)  (621 213)  LC_2 Logic Functioning bit
 (31 6)  (613 214)  (613 214)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (614 214)  (614 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (615 214)  (615 214)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (618 214)  (618 214)  LC_3 Logic Functioning bit
 (37 6)  (619 214)  (619 214)  LC_3 Logic Functioning bit
 (38 6)  (620 214)  (620 214)  LC_3 Logic Functioning bit
 (39 6)  (621 214)  (621 214)  LC_3 Logic Functioning bit
 (45 6)  (627 214)  (627 214)  LC_3 Logic Functioning bit
 (16 7)  (598 215)  (598 215)  routing T_11_13.sp12_h_r_12 <X> T_11_13.lc_trk_g1_4
 (17 7)  (599 215)  (599 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (31 7)  (613 215)  (613 215)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (618 215)  (618 215)  LC_3 Logic Functioning bit
 (37 7)  (619 215)  (619 215)  LC_3 Logic Functioning bit
 (38 7)  (620 215)  (620 215)  LC_3 Logic Functioning bit
 (39 7)  (621 215)  (621 215)  LC_3 Logic Functioning bit
 (16 8)  (598 216)  (598 216)  routing T_11_13.sp4_v_b_33 <X> T_11_13.lc_trk_g2_1
 (17 8)  (599 216)  (599 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (600 216)  (600 216)  routing T_11_13.sp4_v_b_33 <X> T_11_13.lc_trk_g2_1
 (21 8)  (603 216)  (603 216)  routing T_11_13.sp4_h_r_35 <X> T_11_13.lc_trk_g2_3
 (22 8)  (604 216)  (604 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (605 216)  (605 216)  routing T_11_13.sp4_h_r_35 <X> T_11_13.lc_trk_g2_3
 (24 8)  (606 216)  (606 216)  routing T_11_13.sp4_h_r_35 <X> T_11_13.lc_trk_g2_3
 (25 8)  (607 216)  (607 216)  routing T_11_13.sp4_h_r_42 <X> T_11_13.lc_trk_g2_2
 (32 8)  (614 216)  (614 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (615 216)  (615 216)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (618 216)  (618 216)  LC_4 Logic Functioning bit
 (37 8)  (619 216)  (619 216)  LC_4 Logic Functioning bit
 (38 8)  (620 216)  (620 216)  LC_4 Logic Functioning bit
 (39 8)  (621 216)  (621 216)  LC_4 Logic Functioning bit
 (45 8)  (627 216)  (627 216)  LC_4 Logic Functioning bit
 (18 9)  (600 217)  (600 217)  routing T_11_13.sp4_v_b_33 <X> T_11_13.lc_trk_g2_1
 (22 9)  (604 217)  (604 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (605 217)  (605 217)  routing T_11_13.sp4_h_r_42 <X> T_11_13.lc_trk_g2_2
 (24 9)  (606 217)  (606 217)  routing T_11_13.sp4_h_r_42 <X> T_11_13.lc_trk_g2_2
 (25 9)  (607 217)  (607 217)  routing T_11_13.sp4_h_r_42 <X> T_11_13.lc_trk_g2_2
 (31 9)  (613 217)  (613 217)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (618 217)  (618 217)  LC_4 Logic Functioning bit
 (37 9)  (619 217)  (619 217)  LC_4 Logic Functioning bit
 (38 9)  (620 217)  (620 217)  LC_4 Logic Functioning bit
 (39 9)  (621 217)  (621 217)  LC_4 Logic Functioning bit
 (32 10)  (614 218)  (614 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (615 218)  (615 218)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (616 218)  (616 218)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (618 218)  (618 218)  LC_5 Logic Functioning bit
 (37 10)  (619 218)  (619 218)  LC_5 Logic Functioning bit
 (38 10)  (620 218)  (620 218)  LC_5 Logic Functioning bit
 (39 10)  (621 218)  (621 218)  LC_5 Logic Functioning bit
 (45 10)  (627 218)  (627 218)  LC_5 Logic Functioning bit
 (22 11)  (604 219)  (604 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (605 219)  (605 219)  routing T_11_13.sp4_h_r_30 <X> T_11_13.lc_trk_g2_6
 (24 11)  (606 219)  (606 219)  routing T_11_13.sp4_h_r_30 <X> T_11_13.lc_trk_g2_6
 (25 11)  (607 219)  (607 219)  routing T_11_13.sp4_h_r_30 <X> T_11_13.lc_trk_g2_6
 (36 11)  (618 219)  (618 219)  LC_5 Logic Functioning bit
 (37 11)  (619 219)  (619 219)  LC_5 Logic Functioning bit
 (38 11)  (620 219)  (620 219)  LC_5 Logic Functioning bit
 (39 11)  (621 219)  (621 219)  LC_5 Logic Functioning bit
 (15 12)  (597 220)  (597 220)  routing T_11_13.sp4_h_r_25 <X> T_11_13.lc_trk_g3_1
 (16 12)  (598 220)  (598 220)  routing T_11_13.sp4_h_r_25 <X> T_11_13.lc_trk_g3_1
 (17 12)  (599 220)  (599 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (32 12)  (614 220)  (614 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (615 220)  (615 220)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (618 220)  (618 220)  LC_6 Logic Functioning bit
 (37 12)  (619 220)  (619 220)  LC_6 Logic Functioning bit
 (38 12)  (620 220)  (620 220)  LC_6 Logic Functioning bit
 (39 12)  (621 220)  (621 220)  LC_6 Logic Functioning bit
 (45 12)  (627 220)  (627 220)  LC_6 Logic Functioning bit
 (51 12)  (633 220)  (633 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (600 221)  (600 221)  routing T_11_13.sp4_h_r_25 <X> T_11_13.lc_trk_g3_1
 (36 13)  (618 221)  (618 221)  LC_6 Logic Functioning bit
 (37 13)  (619 221)  (619 221)  LC_6 Logic Functioning bit
 (38 13)  (620 221)  (620 221)  LC_6 Logic Functioning bit
 (39 13)  (621 221)  (621 221)  LC_6 Logic Functioning bit
 (0 14)  (582 222)  (582 222)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 222)  (583 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (582 223)  (582 223)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/s_r


LogicTile_12_13

 (13 0)  (649 208)  (649 208)  routing T_12_13.sp4_h_l_39 <X> T_12_13.sp4_v_b_2
 (25 0)  (661 208)  (661 208)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g0_2
 (12 1)  (648 209)  (648 209)  routing T_12_13.sp4_h_l_39 <X> T_12_13.sp4_v_b_2
 (22 1)  (658 209)  (658 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (659 209)  (659 209)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g0_2
 (24 1)  (660 209)  (660 209)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g0_2
 (0 2)  (636 210)  (636 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (637 210)  (637 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (638 210)  (638 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 211)  (636 211)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 4)  (637 212)  (637 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (658 212)  (658 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (659 212)  (659 212)  routing T_12_13.sp4_h_r_3 <X> T_12_13.lc_trk_g1_3
 (24 4)  (660 212)  (660 212)  routing T_12_13.sp4_h_r_3 <X> T_12_13.lc_trk_g1_3
 (0 5)  (636 213)  (636 213)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 5)  (637 213)  (637 213)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (4 5)  (640 213)  (640 213)  routing T_12_13.sp4_h_l_42 <X> T_12_13.sp4_h_r_3
 (6 5)  (642 213)  (642 213)  routing T_12_13.sp4_h_l_42 <X> T_12_13.sp4_h_r_3
 (21 5)  (657 213)  (657 213)  routing T_12_13.sp4_h_r_3 <X> T_12_13.lc_trk_g1_3
 (32 6)  (668 214)  (668 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (672 214)  (672 214)  LC_3 Logic Functioning bit
 (37 6)  (673 214)  (673 214)  LC_3 Logic Functioning bit
 (38 6)  (674 214)  (674 214)  LC_3 Logic Functioning bit
 (39 6)  (675 214)  (675 214)  LC_3 Logic Functioning bit
 (45 6)  (681 214)  (681 214)  LC_3 Logic Functioning bit
 (31 7)  (667 215)  (667 215)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (672 215)  (672 215)  LC_3 Logic Functioning bit
 (37 7)  (673 215)  (673 215)  LC_3 Logic Functioning bit
 (38 7)  (674 215)  (674 215)  LC_3 Logic Functioning bit
 (39 7)  (675 215)  (675 215)  LC_3 Logic Functioning bit
 (47 7)  (683 215)  (683 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (3 8)  (639 216)  (639 216)  routing T_12_13.sp12_v_t_22 <X> T_12_13.sp12_v_b_1
 (8 9)  (644 217)  (644 217)  routing T_12_13.sp4_h_l_42 <X> T_12_13.sp4_v_b_7
 (9 9)  (645 217)  (645 217)  routing T_12_13.sp4_h_l_42 <X> T_12_13.sp4_v_b_7
 (8 12)  (644 220)  (644 220)  routing T_12_13.sp4_h_l_39 <X> T_12_13.sp4_h_r_10
 (10 12)  (646 220)  (646 220)  routing T_12_13.sp4_h_l_39 <X> T_12_13.sp4_h_r_10
 (0 14)  (636 222)  (636 222)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 222)  (637 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (636 223)  (636 223)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/s_r


LogicTile_13_13

 (8 3)  (702 211)  (702 211)  routing T_13_13.sp4_h_l_36 <X> T_13_13.sp4_v_t_36
 (10 7)  (704 215)  (704 215)  routing T_13_13.sp4_h_l_46 <X> T_13_13.sp4_v_t_41
 (11 12)  (705 220)  (705 220)  routing T_13_13.sp4_v_t_45 <X> T_13_13.sp4_v_b_11
 (12 13)  (706 221)  (706 221)  routing T_13_13.sp4_v_t_45 <X> T_13_13.sp4_v_b_11


DSP_Tile_0_12

 (26 0)  (26 192)  (26 192)  routing T_0_12.lc_trk_g3_5 <X> T_0_12.wire_mult/lc_0/in_0
 (28 0)  (28 192)  (28 192)  routing T_0_12.lc_trk_g2_1 <X> T_0_12.wire_mult/lc_0/in_1
 (29 0)  (29 192)  (29 192)  Enable bit of Mux _mult/lcb1_0 => lc_trk_g2_1 wire_mult/lc_0/in_1
 (32 0)  (32 192)  (32 192)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g3_2 wire_mult/lc_0/in_3
 (33 0)  (33 192)  (33 192)  routing T_0_12.lc_trk_g3_2 <X> T_0_12.wire_mult/lc_0/in_3
 (34 0)  (34 192)  (34 192)  routing T_0_12.lc_trk_g3_2 <X> T_0_12.wire_mult/lc_0/in_3
 (36 0)  (36 192)  (36 192)  LC_0 Logic Functioning bit
 (37 0)  (37 192)  (37 192)  LC_0 Logic Functioning bit
 (42 0)  (42 192)  (42 192)  LC_0 Logic Functioning bit
 (43 0)  (43 192)  (43 192)  LC_0 Logic Functioning bit
 (50 0)  (50 192)  (50 192)  Cascade buffer Enable bit: MULT2_LC00_inmux02_5

 (53 0)  (53 192)  (53 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_mult/mult/O_16 sp4_r_v_b_17
 (7 1)  (7 193)  (7 193)  MAC16 functional bit: MULT2_bram_cbit_0

 (27 1)  (27 193)  (27 193)  routing T_0_12.lc_trk_g3_5 <X> T_0_12.wire_mult/lc_0/in_0
 (28 1)  (28 193)  (28 193)  routing T_0_12.lc_trk_g3_5 <X> T_0_12.wire_mult/lc_0/in_0
 (29 1)  (29 193)  (29 193)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g3_5 wire_mult/lc_0/in_0
 (31 1)  (31 193)  (31 193)  routing T_0_12.lc_trk_g3_2 <X> T_0_12.wire_mult/lc_0/in_3
 (36 1)  (36 193)  (36 193)  LC_0 Logic Functioning bit
 (37 1)  (37 193)  (37 193)  LC_0 Logic Functioning bit
 (42 1)  (42 193)  (42 193)  LC_0 Logic Functioning bit
 (43 1)  (43 193)  (43 193)  LC_0 Logic Functioning bit
 (17 2)  (17 194)  (17 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (27 194)  (27 194)  routing T_0_12.lc_trk_g1_1 <X> T_0_12.wire_mult/lc_1/in_1
 (29 2)  (29 194)  (29 194)  Enable bit of Mux _mult/lcb1_1 => lc_trk_g1_1 wire_mult/lc_1/in_1
 (32 2)  (32 194)  (32 194)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g2_2 wire_mult/lc_1/in_3
 (33 2)  (33 194)  (33 194)  routing T_0_12.lc_trk_g2_2 <X> T_0_12.wire_mult/lc_1/in_3
 (36 2)  (36 194)  (36 194)  LC_1 Logic Functioning bit
 (37 2)  (37 194)  (37 194)  LC_1 Logic Functioning bit
 (42 2)  (42 194)  (42 194)  LC_1 Logic Functioning bit
 (43 2)  (43 194)  (43 194)  LC_1 Logic Functioning bit
 (50 2)  (50 194)  (50 194)  Cascade buffer Enable bit: MULT2_LC01_inmux02_5

 (18 3)  (18 195)  (18 195)  routing T_0_12.sp4_r_v_b_29 <X> T_0_12.lc_trk_g0_5
 (22 3)  (22 195)  (22 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (25 195)  (25 195)  routing T_0_12.sp4_r_v_b_30 <X> T_0_12.lc_trk_g0_6
 (31 3)  (31 195)  (31 195)  routing T_0_12.lc_trk_g2_2 <X> T_0_12.wire_mult/lc_1/in_3
 (36 3)  (36 195)  (36 195)  LC_1 Logic Functioning bit
 (37 3)  (37 195)  (37 195)  LC_1 Logic Functioning bit
 (42 3)  (42 195)  (42 195)  LC_1 Logic Functioning bit
 (43 3)  (43 195)  (43 195)  LC_1 Logic Functioning bit
 (52 3)  (52 195)  (52 195)  Enable bit of Mux _out_links/OutMux9_1 => wire_mult/mult/O_17 sp4_r_v_b_3
 (17 4)  (17 196)  (17 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (28 4)  (28 196)  (28 196)  routing T_0_12.lc_trk_g2_7 <X> T_0_12.wire_mult/lc_2/in_1
 (29 4)  (29 196)  (29 196)  Enable bit of Mux _mult/lcb1_2 => lc_trk_g2_7 wire_mult/lc_2/in_1
 (30 4)  (30 196)  (30 196)  routing T_0_12.lc_trk_g2_7 <X> T_0_12.wire_mult/lc_2/in_1
 (31 4)  (31 196)  (31 196)  routing T_0_12.lc_trk_g3_6 <X> T_0_12.wire_mult/lc_2/in_3
 (32 4)  (32 196)  (32 196)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g3_6 wire_mult/lc_2/in_3
 (33 4)  (33 196)  (33 196)  routing T_0_12.lc_trk_g3_6 <X> T_0_12.wire_mult/lc_2/in_3
 (34 4)  (34 196)  (34 196)  routing T_0_12.lc_trk_g3_6 <X> T_0_12.wire_mult/lc_2/in_3
 (36 4)  (36 196)  (36 196)  LC_2 Logic Functioning bit
 (37 4)  (37 196)  (37 196)  LC_2 Logic Functioning bit
 (42 4)  (42 196)  (42 196)  LC_2 Logic Functioning bit
 (43 4)  (43 196)  (43 196)  LC_2 Logic Functioning bit
 (50 4)  (50 196)  (50 196)  Cascade buffer Enable bit: MULT2_LC02_inmux02_5

 (53 4)  (53 196)  (53 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_mult/mult/O_18 sp4_r_v_b_21
 (18 5)  (18 197)  (18 197)  routing T_0_12.sp4_r_v_b_25 <X> T_0_12.lc_trk_g1_1
 (30 5)  (30 197)  (30 197)  routing T_0_12.lc_trk_g2_7 <X> T_0_12.wire_mult/lc_2/in_1
 (31 5)  (31 197)  (31 197)  routing T_0_12.lc_trk_g3_6 <X> T_0_12.wire_mult/lc_2/in_3
 (36 5)  (36 197)  (36 197)  LC_2 Logic Functioning bit
 (37 5)  (37 197)  (37 197)  LC_2 Logic Functioning bit
 (42 5)  (42 197)  (42 197)  LC_2 Logic Functioning bit
 (43 5)  (43 197)  (43 197)  LC_2 Logic Functioning bit
 (7 6)  (7 198)  (7 198)  MAC16 functional bit: MULT2_bram_cbit_7

 (27 6)  (27 198)  (27 198)  routing T_0_12.lc_trk_g3_3 <X> T_0_12.wire_mult/lc_3/in_1
 (28 6)  (28 198)  (28 198)  routing T_0_12.lc_trk_g3_3 <X> T_0_12.wire_mult/lc_3/in_1
 (29 6)  (29 198)  (29 198)  Enable bit of Mux _mult/lcb1_3 => lc_trk_g3_3 wire_mult/lc_3/in_1
 (32 6)  (32 198)  (32 198)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g2_0 wire_mult/lc_3/in_3
 (33 6)  (33 198)  (33 198)  routing T_0_12.lc_trk_g2_0 <X> T_0_12.wire_mult/lc_3/in_3
 (36 6)  (36 198)  (36 198)  LC_3 Logic Functioning bit
 (37 6)  (37 198)  (37 198)  LC_3 Logic Functioning bit
 (42 6)  (42 198)  (42 198)  LC_3 Logic Functioning bit
 (43 6)  (43 198)  (43 198)  LC_3 Logic Functioning bit
 (50 6)  (50 198)  (50 198)  Cascade buffer Enable bit: MULT2_LC03_inmux02_5

 (30 7)  (30 199)  (30 199)  routing T_0_12.lc_trk_g3_3 <X> T_0_12.wire_mult/lc_3/in_1
 (36 7)  (36 199)  (36 199)  LC_3 Logic Functioning bit
 (37 7)  (37 199)  (37 199)  LC_3 Logic Functioning bit
 (42 7)  (42 199)  (42 199)  LC_3 Logic Functioning bit
 (43 7)  (43 199)  (43 199)  LC_3 Logic Functioning bit
 (14 8)  (14 200)  (14 200)  routing T_0_12.sp4_h_r_40 <X> T_0_12.lc_trk_g2_0
 (15 8)  (15 200)  (15 200)  routing T_0_12.sp4_h_l_12 <X> T_0_12.lc_trk_g2_1
 (16 8)  (16 200)  (16 200)  routing T_0_12.sp4_h_l_12 <X> T_0_12.lc_trk_g2_1
 (17 8)  (17 200)  (17 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_12 lc_trk_g2_1
 (25 8)  (25 200)  (25 200)  routing T_0_12.sp4_h_r_42 <X> T_0_12.lc_trk_g2_2
 (28 8)  (28 200)  (28 200)  routing T_0_12.lc_trk_g2_5 <X> T_0_12.wire_mult/lc_4/in_1
 (29 8)  (29 200)  (29 200)  Enable bit of Mux _mult/lcb1_4 => lc_trk_g2_5 wire_mult/lc_4/in_1
 (30 8)  (30 200)  (30 200)  routing T_0_12.lc_trk_g2_5 <X> T_0_12.wire_mult/lc_4/in_1
 (31 8)  (31 200)  (31 200)  routing T_0_12.lc_trk_g0_5 <X> T_0_12.wire_mult/lc_4/in_3
 (32 8)  (32 200)  (32 200)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g0_5 wire_mult/lc_4/in_3
 (36 8)  (36 200)  (36 200)  LC_4 Logic Functioning bit
 (37 8)  (37 200)  (37 200)  LC_4 Logic Functioning bit
 (42 8)  (42 200)  (42 200)  LC_4 Logic Functioning bit
 (43 8)  (43 200)  (43 200)  LC_4 Logic Functioning bit
 (50 8)  (50 200)  (50 200)  Cascade buffer Enable bit: MULT2_LC04_inmux02_5

 (14 9)  (14 201)  (14 201)  routing T_0_12.sp4_h_r_40 <X> T_0_12.lc_trk_g2_0
 (15 9)  (15 201)  (15 201)  routing T_0_12.sp4_h_r_40 <X> T_0_12.lc_trk_g2_0
 (16 9)  (16 201)  (16 201)  routing T_0_12.sp4_h_r_40 <X> T_0_12.lc_trk_g2_0
 (17 9)  (17 201)  (17 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (18 201)  (18 201)  routing T_0_12.sp4_h_l_12 <X> T_0_12.lc_trk_g2_1
 (22 9)  (22 201)  (22 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (23 201)  (23 201)  routing T_0_12.sp4_h_r_42 <X> T_0_12.lc_trk_g2_2
 (24 9)  (24 201)  (24 201)  routing T_0_12.sp4_h_r_42 <X> T_0_12.lc_trk_g2_2
 (25 9)  (25 201)  (25 201)  routing T_0_12.sp4_h_r_42 <X> T_0_12.lc_trk_g2_2
 (36 9)  (36 201)  (36 201)  LC_4 Logic Functioning bit
 (37 9)  (37 201)  (37 201)  LC_4 Logic Functioning bit
 (42 9)  (42 201)  (42 201)  LC_4 Logic Functioning bit
 (43 9)  (43 201)  (43 201)  LC_4 Logic Functioning bit
 (14 10)  (14 202)  (14 202)  routing T_0_12.sp4_h_l_33 <X> T_0_12.lc_trk_g2_4
 (15 10)  (15 202)  (15 202)  routing T_0_12.sp4_h_r_45 <X> T_0_12.lc_trk_g2_5
 (16 10)  (16 202)  (16 202)  routing T_0_12.sp4_h_r_45 <X> T_0_12.lc_trk_g2_5
 (17 10)  (17 202)  (17 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (18 202)  (18 202)  routing T_0_12.sp4_h_r_45 <X> T_0_12.lc_trk_g2_5
 (21 10)  (21 202)  (21 202)  routing T_0_12.sp4_h_l_34 <X> T_0_12.lc_trk_g2_7
 (22 10)  (22 202)  (22 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (23 202)  (23 202)  routing T_0_12.sp4_h_l_34 <X> T_0_12.lc_trk_g2_7
 (24 10)  (24 202)  (24 202)  routing T_0_12.sp4_h_l_34 <X> T_0_12.lc_trk_g2_7
 (27 10)  (27 202)  (27 202)  routing T_0_12.lc_trk_g3_1 <X> T_0_12.wire_mult/lc_5/in_1
 (28 10)  (28 202)  (28 202)  routing T_0_12.lc_trk_g3_1 <X> T_0_12.wire_mult/lc_5/in_1
 (29 10)  (29 202)  (29 202)  Enable bit of Mux _mult/lcb1_5 => lc_trk_g3_1 wire_mult/lc_5/in_1
 (31 10)  (31 202)  (31 202)  routing T_0_12.lc_trk_g3_7 <X> T_0_12.wire_mult/lc_5/in_3
 (32 10)  (32 202)  (32 202)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g3_7 wire_mult/lc_5/in_3
 (33 10)  (33 202)  (33 202)  routing T_0_12.lc_trk_g3_7 <X> T_0_12.wire_mult/lc_5/in_3
 (34 10)  (34 202)  (34 202)  routing T_0_12.lc_trk_g3_7 <X> T_0_12.wire_mult/lc_5/in_3
 (36 10)  (36 202)  (36 202)  LC_5 Logic Functioning bit
 (37 10)  (37 202)  (37 202)  LC_5 Logic Functioning bit
 (42 10)  (42 202)  (42 202)  LC_5 Logic Functioning bit
 (43 10)  (43 202)  (43 202)  LC_5 Logic Functioning bit
 (50 10)  (50 202)  (50 202)  Cascade buffer Enable bit: MULT2_LC05_inmux02_5

 (14 11)  (14 203)  (14 203)  routing T_0_12.sp4_h_l_33 <X> T_0_12.lc_trk_g2_4
 (15 11)  (15 203)  (15 203)  routing T_0_12.sp4_h_l_33 <X> T_0_12.lc_trk_g2_4
 (16 11)  (16 203)  (16 203)  routing T_0_12.sp4_h_l_33 <X> T_0_12.lc_trk_g2_4
 (17 11)  (17 203)  (17 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_33 lc_trk_g2_4
 (18 11)  (18 203)  (18 203)  routing T_0_12.sp4_h_r_45 <X> T_0_12.lc_trk_g2_5
 (21 11)  (21 203)  (21 203)  routing T_0_12.sp4_h_l_34 <X> T_0_12.lc_trk_g2_7
 (31 11)  (31 203)  (31 203)  routing T_0_12.lc_trk_g3_7 <X> T_0_12.wire_mult/lc_5/in_3
 (36 11)  (36 203)  (36 203)  LC_5 Logic Functioning bit
 (37 11)  (37 203)  (37 203)  LC_5 Logic Functioning bit
 (42 11)  (42 203)  (42 203)  LC_5 Logic Functioning bit
 (43 11)  (43 203)  (43 203)  LC_5 Logic Functioning bit
 (15 12)  (15 204)  (15 204)  routing T_0_12.sp4_h_l_28 <X> T_0_12.lc_trk_g3_1
 (16 12)  (16 204)  (16 204)  routing T_0_12.sp4_h_l_28 <X> T_0_12.lc_trk_g3_1
 (17 12)  (17 204)  (17 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (18 204)  (18 204)  routing T_0_12.sp4_h_l_28 <X> T_0_12.lc_trk_g3_1
 (21 12)  (21 204)  (21 204)  routing T_0_12.sp4_h_r_43 <X> T_0_12.lc_trk_g3_3
 (22 12)  (22 204)  (22 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (23 204)  (23 204)  routing T_0_12.sp4_h_r_43 <X> T_0_12.lc_trk_g3_3
 (24 12)  (24 204)  (24 204)  routing T_0_12.sp4_h_r_43 <X> T_0_12.lc_trk_g3_3
 (27 12)  (27 204)  (27 204)  routing T_0_12.lc_trk_g3_0 <X> T_0_12.wire_mult/lc_6/in_1
 (28 12)  (28 204)  (28 204)  routing T_0_12.lc_trk_g3_0 <X> T_0_12.wire_mult/lc_6/in_1
 (29 12)  (29 204)  (29 204)  Enable bit of Mux _mult/lcb1_6 => lc_trk_g3_0 wire_mult/lc_6/in_1
 (31 12)  (31 204)  (31 204)  routing T_0_12.lc_trk_g3_4 <X> T_0_12.wire_mult/lc_6/in_3
 (32 12)  (32 204)  (32 204)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g3_4 wire_mult/lc_6/in_3
 (33 12)  (33 204)  (33 204)  routing T_0_12.lc_trk_g3_4 <X> T_0_12.wire_mult/lc_6/in_3
 (34 12)  (34 204)  (34 204)  routing T_0_12.lc_trk_g3_4 <X> T_0_12.wire_mult/lc_6/in_3
 (36 12)  (36 204)  (36 204)  LC_6 Logic Functioning bit
 (37 12)  (37 204)  (37 204)  LC_6 Logic Functioning bit
 (42 12)  (42 204)  (42 204)  LC_6 Logic Functioning bit
 (43 12)  (43 204)  (43 204)  LC_6 Logic Functioning bit
 (50 12)  (50 204)  (50 204)  Cascade buffer Enable bit: MULT2_LC06_inmux02_5

 (14 13)  (14 205)  (14 205)  routing T_0_12.sp4_r_v_b_40 <X> T_0_12.lc_trk_g3_0
 (17 13)  (17 205)  (17 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (18 205)  (18 205)  routing T_0_12.sp4_h_l_28 <X> T_0_12.lc_trk_g3_1
 (21 13)  (21 205)  (21 205)  routing T_0_12.sp4_h_r_43 <X> T_0_12.lc_trk_g3_3
 (22 13)  (22 205)  (22 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (23 205)  (23 205)  routing T_0_12.sp4_h_l_15 <X> T_0_12.lc_trk_g3_2
 (24 13)  (24 205)  (24 205)  routing T_0_12.sp4_h_l_15 <X> T_0_12.lc_trk_g3_2
 (25 13)  (25 205)  (25 205)  routing T_0_12.sp4_h_l_15 <X> T_0_12.lc_trk_g3_2
 (36 13)  (36 205)  (36 205)  LC_6 Logic Functioning bit
 (37 13)  (37 205)  (37 205)  LC_6 Logic Functioning bit
 (42 13)  (42 205)  (42 205)  LC_6 Logic Functioning bit
 (43 13)  (43 205)  (43 205)  LC_6 Logic Functioning bit
 (14 14)  (14 206)  (14 206)  routing T_0_12.sp4_h_r_36 <X> T_0_12.lc_trk_g3_4
 (16 14)  (16 206)  (16 206)  routing T_0_12.sp4_v_b_37 <X> T_0_12.lc_trk_g3_5
 (17 14)  (17 206)  (17 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (18 206)  (18 206)  routing T_0_12.sp4_v_b_37 <X> T_0_12.lc_trk_g3_5
 (22 14)  (22 206)  (22 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (25 206)  (25 206)  routing T_0_12.sp4_h_l_27 <X> T_0_12.lc_trk_g3_6
 (29 14)  (29 206)  (29 206)  Enable bit of Mux _mult/lcb1_7 => lc_trk_g0_6 wire_mult/lc_7/in_1
 (30 14)  (30 206)  (30 206)  routing T_0_12.lc_trk_g0_6 <X> T_0_12.wire_mult/lc_7/in_1
 (31 14)  (31 206)  (31 206)  routing T_0_12.lc_trk_g2_4 <X> T_0_12.wire_mult/lc_7/in_3
 (32 14)  (32 206)  (32 206)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g2_4 wire_mult/lc_7/in_3
 (33 14)  (33 206)  (33 206)  routing T_0_12.lc_trk_g2_4 <X> T_0_12.wire_mult/lc_7/in_3
 (36 14)  (36 206)  (36 206)  LC_7 Logic Functioning bit
 (37 14)  (37 206)  (37 206)  LC_7 Logic Functioning bit
 (42 14)  (42 206)  (42 206)  LC_7 Logic Functioning bit
 (43 14)  (43 206)  (43 206)  LC_7 Logic Functioning bit
 (50 14)  (50 206)  (50 206)  Cascade buffer Enable bit: MULT2_LC07_inmux02_5

 (15 15)  (15 207)  (15 207)  routing T_0_12.sp4_h_r_36 <X> T_0_12.lc_trk_g3_4
 (16 15)  (16 207)  (16 207)  routing T_0_12.sp4_h_r_36 <X> T_0_12.lc_trk_g3_4
 (17 15)  (17 207)  (17 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (18 207)  (18 207)  routing T_0_12.sp4_v_b_37 <X> T_0_12.lc_trk_g3_5
 (21 15)  (21 207)  (21 207)  routing T_0_12.sp4_r_v_b_47 <X> T_0_12.lc_trk_g3_7
 (22 15)  (22 207)  (22 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (23 207)  (23 207)  routing T_0_12.sp4_h_l_27 <X> T_0_12.lc_trk_g3_6
 (24 15)  (24 207)  (24 207)  routing T_0_12.sp4_h_l_27 <X> T_0_12.lc_trk_g3_6
 (30 15)  (30 207)  (30 207)  routing T_0_12.lc_trk_g0_6 <X> T_0_12.wire_mult/lc_7/in_1
 (36 15)  (36 207)  (36 207)  LC_7 Logic Functioning bit
 (37 15)  (37 207)  (37 207)  LC_7 Logic Functioning bit
 (42 15)  (42 207)  (42 207)  LC_7 Logic Functioning bit
 (43 15)  (43 207)  (43 207)  LC_7 Logic Functioning bit


LogicTile_1_12

 (0 2)  (54 194)  (54 194)  routing T_1_12.glb_netwk_7 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (1 2)  (55 194)  (55 194)  routing T_1_12.glb_netwk_7 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (2 2)  (56 194)  (56 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (62 194)  (62 194)  routing T_1_12.sp4_v_t_36 <X> T_1_12.sp4_h_l_36
 (9 2)  (63 194)  (63 194)  routing T_1_12.sp4_v_t_36 <X> T_1_12.sp4_h_l_36
 (0 3)  (54 195)  (54 195)  routing T_1_12.glb_netwk_7 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (22 3)  (76 195)  (76 195)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (0 4)  (54 196)  (54 196)  routing T_1_12.lc_trk_g2_2 <X> T_1_12.wire_logic_cluster/lc_7/cen
 (1 4)  (55 196)  (55 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (55 197)  (55 197)  routing T_1_12.lc_trk_g2_2 <X> T_1_12.wire_logic_cluster/lc_7/cen
 (5 6)  (59 198)  (59 198)  routing T_1_12.sp4_v_t_44 <X> T_1_12.sp4_h_l_38
 (8 6)  (62 198)  (62 198)  routing T_1_12.sp4_v_t_47 <X> T_1_12.sp4_h_l_41
 (9 6)  (63 198)  (63 198)  routing T_1_12.sp4_v_t_47 <X> T_1_12.sp4_h_l_41
 (10 6)  (64 198)  (64 198)  routing T_1_12.sp4_v_t_47 <X> T_1_12.sp4_h_l_41
 (12 6)  (66 198)  (66 198)  routing T_1_12.sp4_v_t_46 <X> T_1_12.sp4_h_l_40
 (4 7)  (58 199)  (58 199)  routing T_1_12.sp4_v_t_44 <X> T_1_12.sp4_h_l_38
 (6 7)  (60 199)  (60 199)  routing T_1_12.sp4_v_t_44 <X> T_1_12.sp4_h_l_38
 (11 7)  (65 199)  (65 199)  routing T_1_12.sp4_v_t_46 <X> T_1_12.sp4_h_l_40
 (13 7)  (67 199)  (67 199)  routing T_1_12.sp4_v_t_46 <X> T_1_12.sp4_h_l_40
 (14 8)  (68 200)  (68 200)  routing T_1_12.bnl_op_0 <X> T_1_12.lc_trk_g2_0
 (25 8)  (79 200)  (79 200)  routing T_1_12.sp4_h_r_34 <X> T_1_12.lc_trk_g2_2
 (14 9)  (68 201)  (68 201)  routing T_1_12.bnl_op_0 <X> T_1_12.lc_trk_g2_0
 (17 9)  (71 201)  (71 201)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (76 201)  (76 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (77 201)  (77 201)  routing T_1_12.sp4_h_r_34 <X> T_1_12.lc_trk_g2_2
 (24 9)  (78 201)  (78 201)  routing T_1_12.sp4_h_r_34 <X> T_1_12.lc_trk_g2_2
 (0 10)  (54 202)  (54 202)  routing T_1_12.glb_netwk_6 <X> T_1_12.glb2local_2
 (1 10)  (55 202)  (55 202)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (5 10)  (59 202)  (59 202)  routing T_1_12.sp4_v_t_43 <X> T_1_12.sp4_h_l_43
 (8 10)  (62 202)  (62 202)  routing T_1_12.sp4_v_t_42 <X> T_1_12.sp4_h_l_42
 (9 10)  (63 202)  (63 202)  routing T_1_12.sp4_v_t_42 <X> T_1_12.sp4_h_l_42
 (12 10)  (66 202)  (66 202)  routing T_1_12.sp4_v_t_45 <X> T_1_12.sp4_h_l_45
 (29 10)  (83 202)  (83 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 202)  (84 202)  routing T_1_12.lc_trk_g0_6 <X> T_1_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 202)  (86 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 202)  (87 202)  routing T_1_12.lc_trk_g2_0 <X> T_1_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (91 202)  (91 202)  LC_5 Logic Functioning bit
 (39 10)  (93 202)  (93 202)  LC_5 Logic Functioning bit
 (45 10)  (99 202)  (99 202)  LC_5 Logic Functioning bit
 (1 11)  (55 203)  (55 203)  routing T_1_12.glb_netwk_6 <X> T_1_12.glb2local_2
 (6 11)  (60 203)  (60 203)  routing T_1_12.sp4_v_t_43 <X> T_1_12.sp4_h_l_43
 (11 11)  (65 203)  (65 203)  routing T_1_12.sp4_v_t_45 <X> T_1_12.sp4_h_l_45
 (30 11)  (84 203)  (84 203)  routing T_1_12.lc_trk_g0_6 <X> T_1_12.wire_logic_cluster/lc_5/in_1
 (37 11)  (91 203)  (91 203)  LC_5 Logic Functioning bit
 (39 11)  (93 203)  (93 203)  LC_5 Logic Functioning bit
 (53 11)  (107 203)  (107 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 14)  (59 206)  (59 206)  routing T_1_12.sp4_v_t_38 <X> T_1_12.sp4_h_l_44
 (8 14)  (62 206)  (62 206)  routing T_1_12.sp4_v_t_41 <X> T_1_12.sp4_h_l_47
 (9 14)  (63 206)  (63 206)  routing T_1_12.sp4_v_t_41 <X> T_1_12.sp4_h_l_47
 (10 14)  (64 206)  (64 206)  routing T_1_12.sp4_v_t_41 <X> T_1_12.sp4_h_l_47
 (4 15)  (58 207)  (58 207)  routing T_1_12.sp4_v_t_38 <X> T_1_12.sp4_h_l_44
 (6 15)  (60 207)  (60 207)  routing T_1_12.sp4_v_t_38 <X> T_1_12.sp4_h_l_44


LogicTile_2_12

 (14 1)  (122 193)  (122 193)  routing T_2_12.top_op_0 <X> T_2_12.lc_trk_g0_0
 (15 1)  (123 193)  (123 193)  routing T_2_12.top_op_0 <X> T_2_12.lc_trk_g0_0
 (17 1)  (125 193)  (125 193)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (108 194)  (108 194)  routing T_2_12.glb_netwk_7 <X> T_2_12.wire_logic_cluster/lc_7/clk
 (1 2)  (109 194)  (109 194)  routing T_2_12.glb_netwk_7 <X> T_2_12.wire_logic_cluster/lc_7/clk
 (2 2)  (110 194)  (110 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (114 194)  (114 194)  routing T_2_12.sp4_v_b_9 <X> T_2_12.sp4_v_t_37
 (8 2)  (116 194)  (116 194)  routing T_2_12.sp4_v_t_36 <X> T_2_12.sp4_h_l_36
 (9 2)  (117 194)  (117 194)  routing T_2_12.sp4_v_t_36 <X> T_2_12.sp4_h_l_36
 (12 2)  (120 194)  (120 194)  routing T_2_12.sp4_v_t_45 <X> T_2_12.sp4_h_l_39
 (17 2)  (125 194)  (125 194)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (126 194)  (126 194)  routing T_2_12.wire_logic_cluster/lc_5/out <X> T_2_12.lc_trk_g0_5
 (0 3)  (108 195)  (108 195)  routing T_2_12.glb_netwk_7 <X> T_2_12.wire_logic_cluster/lc_7/clk
 (5 3)  (113 195)  (113 195)  routing T_2_12.sp4_v_b_9 <X> T_2_12.sp4_v_t_37
 (11 3)  (119 195)  (119 195)  routing T_2_12.sp4_v_t_45 <X> T_2_12.sp4_h_l_39
 (13 3)  (121 195)  (121 195)  routing T_2_12.sp4_v_t_45 <X> T_2_12.sp4_h_l_39
 (17 3)  (125 195)  (125 195)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (108 198)  (108 198)  routing T_2_12.glb_netwk_6 <X> T_2_12.glb2local_0
 (1 6)  (109 198)  (109 198)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (11 6)  (119 198)  (119 198)  routing T_2_12.sp4_v_b_2 <X> T_2_12.sp4_v_t_40
 (1 7)  (109 199)  (109 199)  routing T_2_12.glb_netwk_6 <X> T_2_12.glb2local_0
 (12 7)  (120 199)  (120 199)  routing T_2_12.sp4_v_b_2 <X> T_2_12.sp4_v_t_40
 (25 8)  (133 200)  (133 200)  routing T_2_12.sp4_h_r_42 <X> T_2_12.lc_trk_g2_2
 (14 9)  (122 201)  (122 201)  routing T_2_12.sp4_r_v_b_32 <X> T_2_12.lc_trk_g2_0
 (17 9)  (125 201)  (125 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (130 201)  (130 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (131 201)  (131 201)  routing T_2_12.sp4_h_r_42 <X> T_2_12.lc_trk_g2_2
 (24 9)  (132 201)  (132 201)  routing T_2_12.sp4_h_r_42 <X> T_2_12.lc_trk_g2_2
 (25 9)  (133 201)  (133 201)  routing T_2_12.sp4_h_r_42 <X> T_2_12.lc_trk_g2_2
 (15 10)  (123 202)  (123 202)  routing T_2_12.rgt_op_5 <X> T_2_12.lc_trk_g2_5
 (17 10)  (125 202)  (125 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (126 202)  (126 202)  routing T_2_12.rgt_op_5 <X> T_2_12.lc_trk_g2_5
 (26 10)  (134 202)  (134 202)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (137 202)  (137 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 202)  (140 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 202)  (141 202)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 202)  (143 202)  routing T_2_12.lc_trk_g0_5 <X> T_2_12.input_2_5
 (36 10)  (144 202)  (144 202)  LC_5 Logic Functioning bit
 (38 10)  (146 202)  (146 202)  LC_5 Logic Functioning bit
 (43 10)  (151 202)  (151 202)  LC_5 Logic Functioning bit
 (45 10)  (153 202)  (153 202)  LC_5 Logic Functioning bit
 (53 10)  (161 202)  (161 202)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (9 11)  (117 203)  (117 203)  routing T_2_12.sp4_v_b_11 <X> T_2_12.sp4_v_t_42
 (10 11)  (118 203)  (118 203)  routing T_2_12.sp4_v_b_11 <X> T_2_12.sp4_v_t_42
 (28 11)  (136 203)  (136 203)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 203)  (137 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 203)  (139 203)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (140 203)  (140 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (144 203)  (144 203)  LC_5 Logic Functioning bit
 (37 11)  (145 203)  (145 203)  LC_5 Logic Functioning bit
 (39 11)  (147 203)  (147 203)  LC_5 Logic Functioning bit
 (43 11)  (151 203)  (151 203)  LC_5 Logic Functioning bit
 (0 14)  (108 206)  (108 206)  routing T_2_12.glb_netwk_6 <X> T_2_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 206)  (109 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (28 14)  (136 206)  (136 206)  routing T_2_12.lc_trk_g2_0 <X> T_2_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 206)  (137 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (139 206)  (139 206)  routing T_2_12.lc_trk_g0_4 <X> T_2_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 206)  (140 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (144 206)  (144 206)  LC_7 Logic Functioning bit
 (37 14)  (145 206)  (145 206)  LC_7 Logic Functioning bit
 (38 14)  (146 206)  (146 206)  LC_7 Logic Functioning bit
 (39 14)  (147 206)  (147 206)  LC_7 Logic Functioning bit
 (41 14)  (149 206)  (149 206)  LC_7 Logic Functioning bit
 (43 14)  (151 206)  (151 206)  LC_7 Logic Functioning bit
 (0 15)  (108 207)  (108 207)  routing T_2_12.glb_netwk_6 <X> T_2_12.wire_logic_cluster/lc_7/s_r
 (36 15)  (144 207)  (144 207)  LC_7 Logic Functioning bit
 (37 15)  (145 207)  (145 207)  LC_7 Logic Functioning bit
 (38 15)  (146 207)  (146 207)  LC_7 Logic Functioning bit
 (39 15)  (147 207)  (147 207)  LC_7 Logic Functioning bit
 (41 15)  (149 207)  (149 207)  LC_7 Logic Functioning bit
 (43 15)  (151 207)  (151 207)  LC_7 Logic Functioning bit
 (48 15)  (156 207)  (156 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (159 207)  (159 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_12

 (28 4)  (190 196)  (190 196)  routing T_3_12.lc_trk_g2_3 <X> T_3_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 196)  (191 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (193 196)  (193 196)  routing T_3_12.lc_trk_g2_5 <X> T_3_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 196)  (194 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 196)  (195 196)  routing T_3_12.lc_trk_g2_5 <X> T_3_12.wire_logic_cluster/lc_2/in_3
 (40 4)  (202 196)  (202 196)  LC_2 Logic Functioning bit
 (42 4)  (204 196)  (204 196)  LC_2 Logic Functioning bit
 (30 5)  (192 197)  (192 197)  routing T_3_12.lc_trk_g2_3 <X> T_3_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (202 197)  (202 197)  LC_2 Logic Functioning bit
 (42 5)  (204 197)  (204 197)  LC_2 Logic Functioning bit
 (15 6)  (177 198)  (177 198)  routing T_3_12.lft_op_5 <X> T_3_12.lc_trk_g1_5
 (17 6)  (179 198)  (179 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (180 198)  (180 198)  routing T_3_12.lft_op_5 <X> T_3_12.lc_trk_g1_5
 (27 6)  (189 198)  (189 198)  routing T_3_12.lc_trk_g1_5 <X> T_3_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 198)  (191 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 198)  (192 198)  routing T_3_12.lc_trk_g1_5 <X> T_3_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (193 198)  (193 198)  routing T_3_12.lc_trk_g2_6 <X> T_3_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 198)  (194 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 198)  (195 198)  routing T_3_12.lc_trk_g2_6 <X> T_3_12.wire_logic_cluster/lc_3/in_3
 (50 6)  (212 198)  (212 198)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (189 199)  (189 199)  routing T_3_12.lc_trk_g3_0 <X> T_3_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 199)  (190 199)  routing T_3_12.lc_trk_g3_0 <X> T_3_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 199)  (191 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (193 199)  (193 199)  routing T_3_12.lc_trk_g2_6 <X> T_3_12.wire_logic_cluster/lc_3/in_3
 (43 7)  (205 199)  (205 199)  LC_3 Logic Functioning bit
 (21 8)  (183 200)  (183 200)  routing T_3_12.sp4_h_r_43 <X> T_3_12.lc_trk_g2_3
 (22 8)  (184 200)  (184 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (185 200)  (185 200)  routing T_3_12.sp4_h_r_43 <X> T_3_12.lc_trk_g2_3
 (24 8)  (186 200)  (186 200)  routing T_3_12.sp4_h_r_43 <X> T_3_12.lc_trk_g2_3
 (26 8)  (188 200)  (188 200)  routing T_3_12.lc_trk_g2_6 <X> T_3_12.wire_logic_cluster/lc_4/in_0
 (32 8)  (194 200)  (194 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 200)  (195 200)  routing T_3_12.lc_trk_g3_0 <X> T_3_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 200)  (196 200)  routing T_3_12.lc_trk_g3_0 <X> T_3_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 200)  (198 200)  LC_4 Logic Functioning bit
 (38 8)  (200 200)  (200 200)  LC_4 Logic Functioning bit
 (21 9)  (183 201)  (183 201)  routing T_3_12.sp4_h_r_43 <X> T_3_12.lc_trk_g2_3
 (22 9)  (184 201)  (184 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (185 201)  (185 201)  routing T_3_12.sp4_v_b_42 <X> T_3_12.lc_trk_g2_2
 (24 9)  (186 201)  (186 201)  routing T_3_12.sp4_v_b_42 <X> T_3_12.lc_trk_g2_2
 (26 9)  (188 201)  (188 201)  routing T_3_12.lc_trk_g2_6 <X> T_3_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 201)  (190 201)  routing T_3_12.lc_trk_g2_6 <X> T_3_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 201)  (191 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (199 201)  (199 201)  LC_4 Logic Functioning bit
 (39 9)  (201 201)  (201 201)  LC_4 Logic Functioning bit
 (8 10)  (170 202)  (170 202)  routing T_3_12.sp4_v_t_36 <X> T_3_12.sp4_h_l_42
 (9 10)  (171 202)  (171 202)  routing T_3_12.sp4_v_t_36 <X> T_3_12.sp4_h_l_42
 (10 10)  (172 202)  (172 202)  routing T_3_12.sp4_v_t_36 <X> T_3_12.sp4_h_l_42
 (15 10)  (177 202)  (177 202)  routing T_3_12.sp4_h_r_45 <X> T_3_12.lc_trk_g2_5
 (16 10)  (178 202)  (178 202)  routing T_3_12.sp4_h_r_45 <X> T_3_12.lc_trk_g2_5
 (17 10)  (179 202)  (179 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (180 202)  (180 202)  routing T_3_12.sp4_h_r_45 <X> T_3_12.lc_trk_g2_5
 (26 10)  (188 202)  (188 202)  routing T_3_12.lc_trk_g2_5 <X> T_3_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (189 202)  (189 202)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (190 202)  (190 202)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 202)  (191 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (194 202)  (194 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 202)  (195 202)  routing T_3_12.lc_trk_g2_2 <X> T_3_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 202)  (198 202)  LC_5 Logic Functioning bit
 (50 10)  (212 202)  (212 202)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (180 203)  (180 203)  routing T_3_12.sp4_h_r_45 <X> T_3_12.lc_trk_g2_5
 (22 11)  (184 203)  (184 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (190 203)  (190 203)  routing T_3_12.lc_trk_g2_5 <X> T_3_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 203)  (191 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 203)  (192 203)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (193 203)  (193 203)  routing T_3_12.lc_trk_g2_2 <X> T_3_12.wire_logic_cluster/lc_5/in_3
 (21 12)  (183 204)  (183 204)  routing T_3_12.sp4_h_r_43 <X> T_3_12.lc_trk_g3_3
 (22 12)  (184 204)  (184 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (185 204)  (185 204)  routing T_3_12.sp4_h_r_43 <X> T_3_12.lc_trk_g3_3
 (24 12)  (186 204)  (186 204)  routing T_3_12.sp4_h_r_43 <X> T_3_12.lc_trk_g3_3
 (14 13)  (176 205)  (176 205)  routing T_3_12.sp4_r_v_b_40 <X> T_3_12.lc_trk_g3_0
 (17 13)  (179 205)  (179 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (183 205)  (183 205)  routing T_3_12.sp4_h_r_43 <X> T_3_12.lc_trk_g3_3
 (10 14)  (172 206)  (172 206)  routing T_3_12.sp4_v_b_5 <X> T_3_12.sp4_h_l_47


LogicTile_4_12

 (27 0)  (243 192)  (243 192)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 192)  (245 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (251 192)  (251 192)  routing T_4_12.lc_trk_g1_7 <X> T_4_12.input_2_0
 (44 0)  (260 192)  (260 192)  LC_0 Logic Functioning bit
 (22 1)  (238 193)  (238 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (240 193)  (240 193)  routing T_4_12.bot_op_2 <X> T_4_12.lc_trk_g0_2
 (30 1)  (246 193)  (246 193)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 193)  (248 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (250 193)  (250 193)  routing T_4_12.lc_trk_g1_7 <X> T_4_12.input_2_0
 (35 1)  (251 193)  (251 193)  routing T_4_12.lc_trk_g1_7 <X> T_4_12.input_2_0
 (0 2)  (216 194)  (216 194)  routing T_4_12.glb_netwk_7 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (1 2)  (217 194)  (217 194)  routing T_4_12.glb_netwk_7 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (2 2)  (218 194)  (218 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (245 194)  (245 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 194)  (248 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 194)  (252 194)  LC_1 Logic Functioning bit
 (37 2)  (253 194)  (253 194)  LC_1 Logic Functioning bit
 (38 2)  (254 194)  (254 194)  LC_1 Logic Functioning bit
 (39 2)  (255 194)  (255 194)  LC_1 Logic Functioning bit
 (44 2)  (260 194)  (260 194)  LC_1 Logic Functioning bit
 (0 3)  (216 195)  (216 195)  routing T_4_12.glb_netwk_7 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (30 3)  (246 195)  (246 195)  routing T_4_12.lc_trk_g0_2 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (40 3)  (256 195)  (256 195)  LC_1 Logic Functioning bit
 (41 3)  (257 195)  (257 195)  LC_1 Logic Functioning bit
 (42 3)  (258 195)  (258 195)  LC_1 Logic Functioning bit
 (43 3)  (259 195)  (259 195)  LC_1 Logic Functioning bit
 (21 4)  (237 196)  (237 196)  routing T_4_12.wire_logic_cluster/lc_3/out <X> T_4_12.lc_trk_g1_3
 (22 4)  (238 196)  (238 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (243 196)  (243 196)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 196)  (244 196)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 196)  (245 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 196)  (248 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 196)  (252 196)  LC_2 Logic Functioning bit
 (37 4)  (253 196)  (253 196)  LC_2 Logic Functioning bit
 (38 4)  (254 196)  (254 196)  LC_2 Logic Functioning bit
 (39 4)  (255 196)  (255 196)  LC_2 Logic Functioning bit
 (44 4)  (260 196)  (260 196)  LC_2 Logic Functioning bit
 (45 4)  (261 196)  (261 196)  LC_2 Logic Functioning bit
 (22 5)  (238 197)  (238 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (239 197)  (239 197)  routing T_4_12.sp4_v_b_18 <X> T_4_12.lc_trk_g1_2
 (24 5)  (240 197)  (240 197)  routing T_4_12.sp4_v_b_18 <X> T_4_12.lc_trk_g1_2
 (30 5)  (246 197)  (246 197)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (256 197)  (256 197)  LC_2 Logic Functioning bit
 (41 5)  (257 197)  (257 197)  LC_2 Logic Functioning bit
 (42 5)  (258 197)  (258 197)  LC_2 Logic Functioning bit
 (43 5)  (259 197)  (259 197)  LC_2 Logic Functioning bit
 (17 6)  (233 198)  (233 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (234 198)  (234 198)  routing T_4_12.wire_logic_cluster/lc_5/out <X> T_4_12.lc_trk_g1_5
 (22 6)  (238 198)  (238 198)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (240 198)  (240 198)  routing T_4_12.bot_op_7 <X> T_4_12.lc_trk_g1_7
 (25 6)  (241 198)  (241 198)  routing T_4_12.wire_logic_cluster/lc_6/out <X> T_4_12.lc_trk_g1_6
 (27 6)  (243 198)  (243 198)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 198)  (245 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 198)  (248 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 198)  (252 198)  LC_3 Logic Functioning bit
 (37 6)  (253 198)  (253 198)  LC_3 Logic Functioning bit
 (38 6)  (254 198)  (254 198)  LC_3 Logic Functioning bit
 (39 6)  (255 198)  (255 198)  LC_3 Logic Functioning bit
 (44 6)  (260 198)  (260 198)  LC_3 Logic Functioning bit
 (45 6)  (261 198)  (261 198)  LC_3 Logic Functioning bit
 (22 7)  (238 199)  (238 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (246 199)  (246 199)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (256 199)  (256 199)  LC_3 Logic Functioning bit
 (41 7)  (257 199)  (257 199)  LC_3 Logic Functioning bit
 (42 7)  (258 199)  (258 199)  LC_3 Logic Functioning bit
 (43 7)  (259 199)  (259 199)  LC_3 Logic Functioning bit
 (27 8)  (243 200)  (243 200)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 200)  (244 200)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 200)  (245 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 200)  (246 200)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 200)  (248 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (252 200)  (252 200)  LC_4 Logic Functioning bit
 (37 8)  (253 200)  (253 200)  LC_4 Logic Functioning bit
 (38 8)  (254 200)  (254 200)  LC_4 Logic Functioning bit
 (39 8)  (255 200)  (255 200)  LC_4 Logic Functioning bit
 (44 8)  (260 200)  (260 200)  LC_4 Logic Functioning bit
 (45 8)  (261 200)  (261 200)  LC_4 Logic Functioning bit
 (40 9)  (256 201)  (256 201)  LC_4 Logic Functioning bit
 (41 9)  (257 201)  (257 201)  LC_4 Logic Functioning bit
 (42 9)  (258 201)  (258 201)  LC_4 Logic Functioning bit
 (43 9)  (259 201)  (259 201)  LC_4 Logic Functioning bit
 (5 10)  (221 202)  (221 202)  routing T_4_12.sp4_v_t_43 <X> T_4_12.sp4_h_l_43
 (12 10)  (228 202)  (228 202)  routing T_4_12.sp4_v_t_45 <X> T_4_12.sp4_h_l_45
 (27 10)  (243 202)  (243 202)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 202)  (245 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 202)  (246 202)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 202)  (248 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (252 202)  (252 202)  LC_5 Logic Functioning bit
 (37 10)  (253 202)  (253 202)  LC_5 Logic Functioning bit
 (38 10)  (254 202)  (254 202)  LC_5 Logic Functioning bit
 (39 10)  (255 202)  (255 202)  LC_5 Logic Functioning bit
 (44 10)  (260 202)  (260 202)  LC_5 Logic Functioning bit
 (45 10)  (261 202)  (261 202)  LC_5 Logic Functioning bit
 (6 11)  (222 203)  (222 203)  routing T_4_12.sp4_v_t_43 <X> T_4_12.sp4_h_l_43
 (11 11)  (227 203)  (227 203)  routing T_4_12.sp4_v_t_45 <X> T_4_12.sp4_h_l_45
 (40 11)  (256 203)  (256 203)  LC_5 Logic Functioning bit
 (41 11)  (257 203)  (257 203)  LC_5 Logic Functioning bit
 (42 11)  (258 203)  (258 203)  LC_5 Logic Functioning bit
 (43 11)  (259 203)  (259 203)  LC_5 Logic Functioning bit
 (25 12)  (241 204)  (241 204)  routing T_4_12.wire_logic_cluster/lc_2/out <X> T_4_12.lc_trk_g3_2
 (27 12)  (243 204)  (243 204)  routing T_4_12.lc_trk_g1_6 <X> T_4_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 204)  (245 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 204)  (246 204)  routing T_4_12.lc_trk_g1_6 <X> T_4_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 204)  (248 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (252 204)  (252 204)  LC_6 Logic Functioning bit
 (37 12)  (253 204)  (253 204)  LC_6 Logic Functioning bit
 (38 12)  (254 204)  (254 204)  LC_6 Logic Functioning bit
 (39 12)  (255 204)  (255 204)  LC_6 Logic Functioning bit
 (44 12)  (260 204)  (260 204)  LC_6 Logic Functioning bit
 (45 12)  (261 204)  (261 204)  LC_6 Logic Functioning bit
 (22 13)  (238 205)  (238 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (246 205)  (246 205)  routing T_4_12.lc_trk_g1_6 <X> T_4_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (256 205)  (256 205)  LC_6 Logic Functioning bit
 (41 13)  (257 205)  (257 205)  LC_6 Logic Functioning bit
 (42 13)  (258 205)  (258 205)  LC_6 Logic Functioning bit
 (43 13)  (259 205)  (259 205)  LC_6 Logic Functioning bit
 (14 14)  (230 206)  (230 206)  routing T_4_12.wire_logic_cluster/lc_4/out <X> T_4_12.lc_trk_g3_4
 (21 14)  (237 206)  (237 206)  routing T_4_12.wire_logic_cluster/lc_7/out <X> T_4_12.lc_trk_g3_7
 (22 14)  (238 206)  (238 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (243 206)  (243 206)  routing T_4_12.lc_trk_g3_7 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 206)  (244 206)  routing T_4_12.lc_trk_g3_7 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 206)  (245 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 206)  (246 206)  routing T_4_12.lc_trk_g3_7 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 206)  (248 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (252 206)  (252 206)  LC_7 Logic Functioning bit
 (37 14)  (253 206)  (253 206)  LC_7 Logic Functioning bit
 (38 14)  (254 206)  (254 206)  LC_7 Logic Functioning bit
 (39 14)  (255 206)  (255 206)  LC_7 Logic Functioning bit
 (44 14)  (260 206)  (260 206)  LC_7 Logic Functioning bit
 (45 14)  (261 206)  (261 206)  LC_7 Logic Functioning bit
 (17 15)  (233 207)  (233 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (246 207)  (246 207)  routing T_4_12.lc_trk_g3_7 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (256 207)  (256 207)  LC_7 Logic Functioning bit
 (41 15)  (257 207)  (257 207)  LC_7 Logic Functioning bit
 (42 15)  (258 207)  (258 207)  LC_7 Logic Functioning bit
 (43 15)  (259 207)  (259 207)  LC_7 Logic Functioning bit


LogicTile_5_12

 (25 0)  (295 192)  (295 192)  routing T_5_12.lft_op_2 <X> T_5_12.lc_trk_g0_2
 (22 1)  (292 193)  (292 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (294 193)  (294 193)  routing T_5_12.lft_op_2 <X> T_5_12.lc_trk_g0_2
 (15 2)  (285 194)  (285 194)  routing T_5_12.lft_op_5 <X> T_5_12.lc_trk_g0_5
 (17 2)  (287 194)  (287 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (288 194)  (288 194)  routing T_5_12.lft_op_5 <X> T_5_12.lc_trk_g0_5
 (14 3)  (284 195)  (284 195)  routing T_5_12.sp12_h_r_20 <X> T_5_12.lc_trk_g0_4
 (16 3)  (286 195)  (286 195)  routing T_5_12.sp12_h_r_20 <X> T_5_12.lc_trk_g0_4
 (17 3)  (287 195)  (287 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 6)  (296 198)  (296 198)  routing T_5_12.lc_trk_g0_5 <X> T_5_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (299 198)  (299 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 198)  (302 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 198)  (303 198)  routing T_5_12.lc_trk_g2_2 <X> T_5_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (305 198)  (305 198)  routing T_5_12.lc_trk_g2_7 <X> T_5_12.input_2_3
 (42 6)  (312 198)  (312 198)  LC_3 Logic Functioning bit
 (29 7)  (299 199)  (299 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (300 199)  (300 199)  routing T_5_12.lc_trk_g0_2 <X> T_5_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (301 199)  (301 199)  routing T_5_12.lc_trk_g2_2 <X> T_5_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (302 199)  (302 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (303 199)  (303 199)  routing T_5_12.lc_trk_g2_7 <X> T_5_12.input_2_3
 (35 7)  (305 199)  (305 199)  routing T_5_12.lc_trk_g2_7 <X> T_5_12.input_2_3
 (48 7)  (318 199)  (318 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (295 200)  (295 200)  routing T_5_12.bnl_op_2 <X> T_5_12.lc_trk_g2_2
 (22 9)  (292 201)  (292 201)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (295 201)  (295 201)  routing T_5_12.bnl_op_2 <X> T_5_12.lc_trk_g2_2
 (15 10)  (285 202)  (285 202)  routing T_5_12.sp4_h_l_16 <X> T_5_12.lc_trk_g2_5
 (16 10)  (286 202)  (286 202)  routing T_5_12.sp4_h_l_16 <X> T_5_12.lc_trk_g2_5
 (17 10)  (287 202)  (287 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (292 202)  (292 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (293 202)  (293 202)  routing T_5_12.sp4_v_b_47 <X> T_5_12.lc_trk_g2_7
 (24 10)  (294 202)  (294 202)  routing T_5_12.sp4_v_b_47 <X> T_5_12.lc_trk_g2_7
 (18 11)  (288 203)  (288 203)  routing T_5_12.sp4_h_l_16 <X> T_5_12.lc_trk_g2_5
 (26 12)  (296 204)  (296 204)  routing T_5_12.lc_trk_g0_4 <X> T_5_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (298 204)  (298 204)  routing T_5_12.lc_trk_g2_5 <X> T_5_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 204)  (299 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 204)  (300 204)  routing T_5_12.lc_trk_g2_5 <X> T_5_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (301 204)  (301 204)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 204)  (302 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 204)  (303 204)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 204)  (304 204)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 204)  (306 204)  LC_6 Logic Functioning bit
 (37 12)  (307 204)  (307 204)  LC_6 Logic Functioning bit
 (38 12)  (308 204)  (308 204)  LC_6 Logic Functioning bit
 (39 12)  (309 204)  (309 204)  LC_6 Logic Functioning bit
 (51 12)  (321 204)  (321 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (29 13)  (299 205)  (299 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (301 205)  (301 205)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (306 205)  (306 205)  LC_6 Logic Functioning bit
 (37 13)  (307 205)  (307 205)  LC_6 Logic Functioning bit
 (38 13)  (308 205)  (308 205)  LC_6 Logic Functioning bit
 (39 13)  (309 205)  (309 205)  LC_6 Logic Functioning bit
 (41 13)  (311 205)  (311 205)  LC_6 Logic Functioning bit
 (43 13)  (313 205)  (313 205)  LC_6 Logic Functioning bit
 (53 13)  (323 205)  (323 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 15)  (292 207)  (292 207)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (293 207)  (293 207)  routing T_5_12.sp12_v_b_14 <X> T_5_12.lc_trk_g3_6


LogicTile_7_12

 (3 3)  (369 195)  (369 195)  routing T_7_12.sp12_v_b_0 <X> T_7_12.sp12_h_l_23
 (3 6)  (369 198)  (369 198)  routing T_7_12.sp12_v_b_0 <X> T_7_12.sp12_v_t_23
 (12 6)  (378 198)  (378 198)  routing T_7_12.sp4_v_t_46 <X> T_7_12.sp4_h_l_40
 (11 7)  (377 199)  (377 199)  routing T_7_12.sp4_v_t_46 <X> T_7_12.sp4_h_l_40
 (13 7)  (379 199)  (379 199)  routing T_7_12.sp4_v_t_46 <X> T_7_12.sp4_h_l_40


LogicTile_8_12

 (25 0)  (445 192)  (445 192)  routing T_8_12.sp4_h_l_7 <X> T_8_12.lc_trk_g0_2
 (31 0)  (451 192)  (451 192)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 192)  (452 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 192)  (453 192)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (456 192)  (456 192)  LC_0 Logic Functioning bit
 (37 0)  (457 192)  (457 192)  LC_0 Logic Functioning bit
 (38 0)  (458 192)  (458 192)  LC_0 Logic Functioning bit
 (39 0)  (459 192)  (459 192)  LC_0 Logic Functioning bit
 (45 0)  (465 192)  (465 192)  LC_0 Logic Functioning bit
 (22 1)  (442 193)  (442 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (443 193)  (443 193)  routing T_8_12.sp4_h_l_7 <X> T_8_12.lc_trk_g0_2
 (24 1)  (444 193)  (444 193)  routing T_8_12.sp4_h_l_7 <X> T_8_12.lc_trk_g0_2
 (25 1)  (445 193)  (445 193)  routing T_8_12.sp4_h_l_7 <X> T_8_12.lc_trk_g0_2
 (31 1)  (451 193)  (451 193)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (456 193)  (456 193)  LC_0 Logic Functioning bit
 (37 1)  (457 193)  (457 193)  LC_0 Logic Functioning bit
 (38 1)  (458 193)  (458 193)  LC_0 Logic Functioning bit
 (39 1)  (459 193)  (459 193)  LC_0 Logic Functioning bit
 (51 1)  (471 193)  (471 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (420 194)  (420 194)  routing T_8_12.glb_netwk_7 <X> T_8_12.wire_logic_cluster/lc_7/clk
 (1 2)  (421 194)  (421 194)  routing T_8_12.glb_netwk_7 <X> T_8_12.wire_logic_cluster/lc_7/clk
 (2 2)  (422 194)  (422 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 195)  (420 195)  routing T_8_12.glb_netwk_7 <X> T_8_12.wire_logic_cluster/lc_7/clk
 (1 4)  (421 196)  (421 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (31 4)  (451 196)  (451 196)  routing T_8_12.lc_trk_g2_5 <X> T_8_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 196)  (452 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 196)  (453 196)  routing T_8_12.lc_trk_g2_5 <X> T_8_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (456 196)  (456 196)  LC_2 Logic Functioning bit
 (37 4)  (457 196)  (457 196)  LC_2 Logic Functioning bit
 (38 4)  (458 196)  (458 196)  LC_2 Logic Functioning bit
 (39 4)  (459 196)  (459 196)  LC_2 Logic Functioning bit
 (45 4)  (465 196)  (465 196)  LC_2 Logic Functioning bit
 (1 5)  (421 197)  (421 197)  routing T_8_12.lc_trk_g0_2 <X> T_8_12.wire_logic_cluster/lc_7/cen
 (36 5)  (456 197)  (456 197)  LC_2 Logic Functioning bit
 (37 5)  (457 197)  (457 197)  LC_2 Logic Functioning bit
 (38 5)  (458 197)  (458 197)  LC_2 Logic Functioning bit
 (39 5)  (459 197)  (459 197)  LC_2 Logic Functioning bit
 (31 8)  (451 200)  (451 200)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 200)  (452 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 200)  (453 200)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (454 200)  (454 200)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (456 200)  (456 200)  LC_4 Logic Functioning bit
 (37 8)  (457 200)  (457 200)  LC_4 Logic Functioning bit
 (38 8)  (458 200)  (458 200)  LC_4 Logic Functioning bit
 (39 8)  (459 200)  (459 200)  LC_4 Logic Functioning bit
 (45 8)  (465 200)  (465 200)  LC_4 Logic Functioning bit
 (31 9)  (451 201)  (451 201)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (456 201)  (456 201)  LC_4 Logic Functioning bit
 (37 9)  (457 201)  (457 201)  LC_4 Logic Functioning bit
 (38 9)  (458 201)  (458 201)  LC_4 Logic Functioning bit
 (39 9)  (459 201)  (459 201)  LC_4 Logic Functioning bit
 (17 10)  (437 202)  (437 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (441 202)  (441 202)  routing T_8_12.sp12_v_b_7 <X> T_8_12.lc_trk_g2_7
 (22 10)  (442 202)  (442 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (444 202)  (444 202)  routing T_8_12.sp12_v_b_7 <X> T_8_12.lc_trk_g2_7
 (21 11)  (441 203)  (441 203)  routing T_8_12.sp12_v_b_7 <X> T_8_12.lc_trk_g2_7
 (0 14)  (420 206)  (420 206)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 206)  (421 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (420 207)  (420 207)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (442 207)  (442 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_9_12

 (0 2)  (474 194)  (474 194)  routing T_9_12.glb_netwk_7 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (1 2)  (475 194)  (475 194)  routing T_9_12.glb_netwk_7 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (2 2)  (476 194)  (476 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (474 195)  (474 195)  routing T_9_12.glb_netwk_7 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (0 4)  (474 196)  (474 196)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (1 4)  (475 196)  (475 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (474 197)  (474 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (1 5)  (475 197)  (475 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (15 5)  (489 197)  (489 197)  routing T_9_12.sp4_v_t_5 <X> T_9_12.lc_trk_g1_0
 (16 5)  (490 197)  (490 197)  routing T_9_12.sp4_v_t_5 <X> T_9_12.lc_trk_g1_0
 (17 5)  (491 197)  (491 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 6)  (495 198)  (495 198)  routing T_9_12.sp4_v_b_15 <X> T_9_12.lc_trk_g1_7
 (22 6)  (496 198)  (496 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (497 198)  (497 198)  routing T_9_12.sp4_v_b_15 <X> T_9_12.lc_trk_g1_7
 (32 6)  (506 198)  (506 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (507 198)  (507 198)  routing T_9_12.lc_trk_g2_0 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (510 198)  (510 198)  LC_3 Logic Functioning bit
 (37 6)  (511 198)  (511 198)  LC_3 Logic Functioning bit
 (38 6)  (512 198)  (512 198)  LC_3 Logic Functioning bit
 (39 6)  (513 198)  (513 198)  LC_3 Logic Functioning bit
 (45 6)  (519 198)  (519 198)  LC_3 Logic Functioning bit
 (52 6)  (526 198)  (526 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (495 199)  (495 199)  routing T_9_12.sp4_v_b_15 <X> T_9_12.lc_trk_g1_7
 (36 7)  (510 199)  (510 199)  LC_3 Logic Functioning bit
 (37 7)  (511 199)  (511 199)  LC_3 Logic Functioning bit
 (38 7)  (512 199)  (512 199)  LC_3 Logic Functioning bit
 (39 7)  (513 199)  (513 199)  LC_3 Logic Functioning bit
 (51 7)  (525 199)  (525 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 9)  (488 201)  (488 201)  routing T_9_12.sp4_h_r_24 <X> T_9_12.lc_trk_g2_0
 (15 9)  (489 201)  (489 201)  routing T_9_12.sp4_h_r_24 <X> T_9_12.lc_trk_g2_0
 (16 9)  (490 201)  (490 201)  routing T_9_12.sp4_h_r_24 <X> T_9_12.lc_trk_g2_0
 (17 9)  (491 201)  (491 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (14 10)  (488 202)  (488 202)  routing T_9_12.sp4_v_t_17 <X> T_9_12.lc_trk_g2_4
 (31 10)  (505 202)  (505 202)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 202)  (506 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (508 202)  (508 202)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (510 202)  (510 202)  LC_5 Logic Functioning bit
 (37 10)  (511 202)  (511 202)  LC_5 Logic Functioning bit
 (38 10)  (512 202)  (512 202)  LC_5 Logic Functioning bit
 (39 10)  (513 202)  (513 202)  LC_5 Logic Functioning bit
 (45 10)  (519 202)  (519 202)  LC_5 Logic Functioning bit
 (16 11)  (490 203)  (490 203)  routing T_9_12.sp4_v_t_17 <X> T_9_12.lc_trk_g2_4
 (17 11)  (491 203)  (491 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (31 11)  (505 203)  (505 203)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (510 203)  (510 203)  LC_5 Logic Functioning bit
 (37 11)  (511 203)  (511 203)  LC_5 Logic Functioning bit
 (38 11)  (512 203)  (512 203)  LC_5 Logic Functioning bit
 (39 11)  (513 203)  (513 203)  LC_5 Logic Functioning bit
 (22 12)  (496 204)  (496 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (32 12)  (506 204)  (506 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (508 204)  (508 204)  routing T_9_12.lc_trk_g1_0 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (510 204)  (510 204)  LC_6 Logic Functioning bit
 (37 12)  (511 204)  (511 204)  LC_6 Logic Functioning bit
 (38 12)  (512 204)  (512 204)  LC_6 Logic Functioning bit
 (39 12)  (513 204)  (513 204)  LC_6 Logic Functioning bit
 (45 12)  (519 204)  (519 204)  LC_6 Logic Functioning bit
 (21 13)  (495 205)  (495 205)  routing T_9_12.sp4_r_v_b_43 <X> T_9_12.lc_trk_g3_3
 (36 13)  (510 205)  (510 205)  LC_6 Logic Functioning bit
 (37 13)  (511 205)  (511 205)  LC_6 Logic Functioning bit
 (38 13)  (512 205)  (512 205)  LC_6 Logic Functioning bit
 (39 13)  (513 205)  (513 205)  LC_6 Logic Functioning bit
 (0 14)  (474 206)  (474 206)  routing T_9_12.glb_netwk_6 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 206)  (475 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (31 14)  (505 206)  (505 206)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 206)  (506 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (507 206)  (507 206)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (510 206)  (510 206)  LC_7 Logic Functioning bit
 (37 14)  (511 206)  (511 206)  LC_7 Logic Functioning bit
 (38 14)  (512 206)  (512 206)  LC_7 Logic Functioning bit
 (39 14)  (513 206)  (513 206)  LC_7 Logic Functioning bit
 (45 14)  (519 206)  (519 206)  LC_7 Logic Functioning bit
 (0 15)  (474 207)  (474 207)  routing T_9_12.glb_netwk_6 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (36 15)  (510 207)  (510 207)  LC_7 Logic Functioning bit
 (37 15)  (511 207)  (511 207)  LC_7 Logic Functioning bit
 (38 15)  (512 207)  (512 207)  LC_7 Logic Functioning bit
 (39 15)  (513 207)  (513 207)  LC_7 Logic Functioning bit


LogicTile_10_12

 (22 1)  (550 193)  (550 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (551 193)  (551 193)  routing T_10_12.sp4_v_b_18 <X> T_10_12.lc_trk_g0_2
 (24 1)  (552 193)  (552 193)  routing T_10_12.sp4_v_b_18 <X> T_10_12.lc_trk_g0_2
 (0 2)  (528 194)  (528 194)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (529 194)  (529 194)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (530 194)  (530 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (560 194)  (560 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (564 194)  (564 194)  LC_1 Logic Functioning bit
 (37 2)  (565 194)  (565 194)  LC_1 Logic Functioning bit
 (38 2)  (566 194)  (566 194)  LC_1 Logic Functioning bit
 (39 2)  (567 194)  (567 194)  LC_1 Logic Functioning bit
 (45 2)  (573 194)  (573 194)  LC_1 Logic Functioning bit
 (0 3)  (528 195)  (528 195)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (31 3)  (559 195)  (559 195)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (564 195)  (564 195)  LC_1 Logic Functioning bit
 (37 3)  (565 195)  (565 195)  LC_1 Logic Functioning bit
 (38 3)  (566 195)  (566 195)  LC_1 Logic Functioning bit
 (39 3)  (567 195)  (567 195)  LC_1 Logic Functioning bit
 (44 3)  (572 195)  (572 195)  LC_1 Logic Functioning bit
 (0 4)  (528 196)  (528 196)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 4)  (529 196)  (529 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (528 197)  (528 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 5)  (529 197)  (529 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (13 6)  (541 198)  (541 198)  routing T_10_12.sp4_h_r_5 <X> T_10_12.sp4_v_t_40
 (12 7)  (540 199)  (540 199)  routing T_10_12.sp4_h_r_5 <X> T_10_12.sp4_v_t_40
 (21 12)  (549 204)  (549 204)  routing T_10_12.sp4_v_t_22 <X> T_10_12.lc_trk_g3_3
 (22 12)  (550 204)  (550 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (551 204)  (551 204)  routing T_10_12.sp4_v_t_22 <X> T_10_12.lc_trk_g3_3
 (21 13)  (549 205)  (549 205)  routing T_10_12.sp4_v_t_22 <X> T_10_12.lc_trk_g3_3
 (0 14)  (528 206)  (528 206)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 206)  (529 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (528 207)  (528 207)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/s_r


LogicTile_11_12

 (31 0)  (613 192)  (613 192)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (614 192)  (614 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (615 192)  (615 192)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (618 192)  (618 192)  LC_0 Logic Functioning bit
 (37 0)  (619 192)  (619 192)  LC_0 Logic Functioning bit
 (38 0)  (620 192)  (620 192)  LC_0 Logic Functioning bit
 (39 0)  (621 192)  (621 192)  LC_0 Logic Functioning bit
 (45 0)  (627 192)  (627 192)  LC_0 Logic Functioning bit
 (46 0)  (628 192)  (628 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (613 193)  (613 193)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (618 193)  (618 193)  LC_0 Logic Functioning bit
 (37 1)  (619 193)  (619 193)  LC_0 Logic Functioning bit
 (38 1)  (620 193)  (620 193)  LC_0 Logic Functioning bit
 (39 1)  (621 193)  (621 193)  LC_0 Logic Functioning bit
 (53 1)  (635 193)  (635 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (582 194)  (582 194)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (583 194)  (583 194)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (584 194)  (584 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (587 194)  (587 194)  routing T_11_12.sp4_v_t_43 <X> T_11_12.sp4_h_l_37
 (0 3)  (582 195)  (582 195)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (4 3)  (586 195)  (586 195)  routing T_11_12.sp4_v_t_43 <X> T_11_12.sp4_h_l_37
 (6 3)  (588 195)  (588 195)  routing T_11_12.sp4_v_t_43 <X> T_11_12.sp4_h_l_37
 (0 4)  (582 196)  (582 196)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 4)  (583 196)  (583 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (9 4)  (591 196)  (591 196)  routing T_11_12.sp4_v_t_41 <X> T_11_12.sp4_h_r_4
 (1 5)  (583 197)  (583 197)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (25 8)  (607 200)  (607 200)  routing T_11_12.bnl_op_2 <X> T_11_12.lc_trk_g2_2
 (22 9)  (604 201)  (604 201)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (607 201)  (607 201)  routing T_11_12.bnl_op_2 <X> T_11_12.lc_trk_g2_2
 (9 10)  (591 202)  (591 202)  routing T_11_12.sp4_h_r_4 <X> T_11_12.sp4_h_l_42
 (10 10)  (592 202)  (592 202)  routing T_11_12.sp4_h_r_4 <X> T_11_12.sp4_h_l_42
 (22 10)  (604 202)  (604 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (0 14)  (582 206)  (582 206)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 206)  (583 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (582 207)  (582 207)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/s_r


LogicTile_12_12

 (22 1)  (658 193)  (658 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (659 193)  (659 193)  routing T_12_12.sp4_v_b_18 <X> T_12_12.lc_trk_g0_2
 (24 1)  (660 193)  (660 193)  routing T_12_12.sp4_v_b_18 <X> T_12_12.lc_trk_g0_2
 (0 2)  (636 194)  (636 194)  routing T_12_12.glb_netwk_7 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (637 194)  (637 194)  routing T_12_12.glb_netwk_7 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (638 194)  (638 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 195)  (636 195)  routing T_12_12.glb_netwk_7 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 4)  (637 196)  (637 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (637 197)  (637 197)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (31 12)  (667 204)  (667 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (668 204)  (668 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (669 204)  (669 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (670 204)  (670 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (672 204)  (672 204)  LC_6 Logic Functioning bit
 (37 12)  (673 204)  (673 204)  LC_6 Logic Functioning bit
 (38 12)  (674 204)  (674 204)  LC_6 Logic Functioning bit
 (39 12)  (675 204)  (675 204)  LC_6 Logic Functioning bit
 (45 12)  (681 204)  (681 204)  LC_6 Logic Functioning bit
 (51 12)  (687 204)  (687 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (31 13)  (667 205)  (667 205)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (672 205)  (672 205)  LC_6 Logic Functioning bit
 (37 13)  (673 205)  (673 205)  LC_6 Logic Functioning bit
 (38 13)  (674 205)  (674 205)  LC_6 Logic Functioning bit
 (39 13)  (675 205)  (675 205)  LC_6 Logic Functioning bit
 (0 14)  (636 206)  (636 206)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 206)  (637 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (636 207)  (636 207)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (658 207)  (658 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


DSP_Tile_0_11

 (7 0)  (7 176)  (7 176)  MAC16 functional bit: MULT1_bram_cbit_1

 (32 0)  (32 176)  (32 176)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g3_0 wire_mult/lc_0/in_3
 (33 0)  (33 176)  (33 176)  routing T_0_11.lc_trk_g3_0 <X> T_0_11.wire_mult/lc_0/in_3
 (34 0)  (34 176)  (34 176)  routing T_0_11.lc_trk_g3_0 <X> T_0_11.wire_mult/lc_0/in_3
 (36 0)  (36 176)  (36 176)  LC_0 Logic Functioning bit
 (37 0)  (37 176)  (37 176)  LC_0 Logic Functioning bit
 (42 0)  (42 176)  (42 176)  LC_0 Logic Functioning bit
 (43 0)  (43 176)  (43 176)  LC_0 Logic Functioning bit
 (50 0)  (50 176)  (50 176)  Cascade buffer Enable bit: MULT1_LC00_inmux02_5

 (7 1)  (7 177)  (7 177)  MAC16 functional bit: MULT1_bram_cbit_0

 (17 1)  (17 177)  (17 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (29 1)  (29 177)  (29 177)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g0_0 wire_mult/lc_0/in_0
 (36 1)  (36 177)  (36 177)  LC_0 Logic Functioning bit
 (37 1)  (37 177)  (37 177)  LC_0 Logic Functioning bit
 (42 1)  (42 177)  (42 177)  LC_0 Logic Functioning bit
 (43 1)  (43 177)  (43 177)  LC_0 Logic Functioning bit
 (31 2)  (31 178)  (31 178)  routing T_0_11.lc_trk_g3_5 <X> T_0_11.wire_mult/lc_1/in_3
 (32 2)  (32 178)  (32 178)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g3_5 wire_mult/lc_1/in_3
 (33 2)  (33 178)  (33 178)  routing T_0_11.lc_trk_g3_5 <X> T_0_11.wire_mult/lc_1/in_3
 (34 2)  (34 178)  (34 178)  routing T_0_11.lc_trk_g3_5 <X> T_0_11.wire_mult/lc_1/in_3
 (36 2)  (36 178)  (36 178)  LC_1 Logic Functioning bit
 (37 2)  (37 178)  (37 178)  LC_1 Logic Functioning bit
 (42 2)  (42 178)  (42 178)  LC_1 Logic Functioning bit
 (43 2)  (43 178)  (43 178)  LC_1 Logic Functioning bit
 (50 2)  (50 178)  (50 178)  Cascade buffer Enable bit: MULT1_LC01_inmux02_5

 (36 3)  (36 179)  (36 179)  LC_1 Logic Functioning bit
 (37 3)  (37 179)  (37 179)  LC_1 Logic Functioning bit
 (42 3)  (42 179)  (42 179)  LC_1 Logic Functioning bit
 (43 3)  (43 179)  (43 179)  LC_1 Logic Functioning bit
 (15 4)  (15 180)  (15 180)  routing T_0_11.sp4_h_l_4 <X> T_0_11.lc_trk_g1_1
 (16 4)  (16 180)  (16 180)  routing T_0_11.sp4_h_l_4 <X> T_0_11.lc_trk_g1_1
 (17 4)  (17 180)  (17 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (18 180)  (18 180)  routing T_0_11.sp4_h_l_4 <X> T_0_11.lc_trk_g1_1
 (25 4)  (25 180)  (25 180)  routing T_0_11.sp4_h_r_10 <X> T_0_11.lc_trk_g1_2
 (32 4)  (32 180)  (32 180)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g3_2 wire_mult/lc_2/in_3
 (33 4)  (33 180)  (33 180)  routing T_0_11.lc_trk_g3_2 <X> T_0_11.wire_mult/lc_2/in_3
 (34 4)  (34 180)  (34 180)  routing T_0_11.lc_trk_g3_2 <X> T_0_11.wire_mult/lc_2/in_3
 (36 4)  (36 180)  (36 180)  LC_2 Logic Functioning bit
 (37 4)  (37 180)  (37 180)  LC_2 Logic Functioning bit
 (42 4)  (42 180)  (42 180)  LC_2 Logic Functioning bit
 (43 4)  (43 180)  (43 180)  LC_2 Logic Functioning bit
 (50 4)  (50 180)  (50 180)  Cascade buffer Enable bit: MULT1_LC02_inmux02_5

 (53 4)  (53 180)  (53 180)  Enable bit of Mux _out_links/OutMuxa_2 => wire_mult/mult/O_10 sp4_r_v_b_21
 (18 5)  (18 181)  (18 181)  routing T_0_11.sp4_h_l_4 <X> T_0_11.lc_trk_g1_1
 (22 5)  (22 181)  (22 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (23 181)  (23 181)  routing T_0_11.sp4_h_r_10 <X> T_0_11.lc_trk_g1_2
 (24 5)  (24 181)  (24 181)  routing T_0_11.sp4_h_r_10 <X> T_0_11.lc_trk_g1_2
 (31 5)  (31 181)  (31 181)  routing T_0_11.lc_trk_g3_2 <X> T_0_11.wire_mult/lc_2/in_3
 (36 5)  (36 181)  (36 181)  LC_2 Logic Functioning bit
 (37 5)  (37 181)  (37 181)  LC_2 Logic Functioning bit
 (42 5)  (42 181)  (42 181)  LC_2 Logic Functioning bit
 (43 5)  (43 181)  (43 181)  LC_2 Logic Functioning bit
 (7 6)  (7 182)  (7 182)  MAC16 functional bit: MULT1_bram_cbit_7

 (15 6)  (15 182)  (15 182)  routing T_0_11.sp4_h_l_0 <X> T_0_11.lc_trk_g1_5
 (16 6)  (16 182)  (16 182)  routing T_0_11.sp4_h_l_0 <X> T_0_11.lc_trk_g1_5
 (17 6)  (17 182)  (17 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_l_0 lc_trk_g1_5
 (18 6)  (18 182)  (18 182)  routing T_0_11.sp4_h_l_0 <X> T_0_11.lc_trk_g1_5
 (32 6)  (32 182)  (32 182)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g3_3 wire_mult/lc_3/in_3
 (33 6)  (33 182)  (33 182)  routing T_0_11.lc_trk_g3_3 <X> T_0_11.wire_mult/lc_3/in_3
 (34 6)  (34 182)  (34 182)  routing T_0_11.lc_trk_g3_3 <X> T_0_11.wire_mult/lc_3/in_3
 (36 6)  (36 182)  (36 182)  LC_3 Logic Functioning bit
 (37 6)  (37 182)  (37 182)  LC_3 Logic Functioning bit
 (42 6)  (42 182)  (42 182)  LC_3 Logic Functioning bit
 (43 6)  (43 182)  (43 182)  LC_3 Logic Functioning bit
 (50 6)  (50 182)  (50 182)  Cascade buffer Enable bit: MULT1_LC03_inmux02_5

 (31 7)  (31 183)  (31 183)  routing T_0_11.lc_trk_g3_3 <X> T_0_11.wire_mult/lc_3/in_3
 (36 7)  (36 183)  (36 183)  LC_3 Logic Functioning bit
 (37 7)  (37 183)  (37 183)  LC_3 Logic Functioning bit
 (42 7)  (42 183)  (42 183)  LC_3 Logic Functioning bit
 (43 7)  (43 183)  (43 183)  LC_3 Logic Functioning bit
 (31 8)  (31 184)  (31 184)  routing T_0_11.lc_trk_g3_4 <X> T_0_11.wire_mult/lc_4/in_3
 (32 8)  (32 184)  (32 184)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g3_4 wire_mult/lc_4/in_3
 (33 8)  (33 184)  (33 184)  routing T_0_11.lc_trk_g3_4 <X> T_0_11.wire_mult/lc_4/in_3
 (34 8)  (34 184)  (34 184)  routing T_0_11.lc_trk_g3_4 <X> T_0_11.wire_mult/lc_4/in_3
 (36 8)  (36 184)  (36 184)  LC_4 Logic Functioning bit
 (37 8)  (37 184)  (37 184)  LC_4 Logic Functioning bit
 (42 8)  (42 184)  (42 184)  LC_4 Logic Functioning bit
 (43 8)  (43 184)  (43 184)  LC_4 Logic Functioning bit
 (50 8)  (50 184)  (50 184)  Cascade buffer Enable bit: MULT1_LC04_inmux02_5

 (36 9)  (36 185)  (36 185)  LC_4 Logic Functioning bit
 (37 9)  (37 185)  (37 185)  LC_4 Logic Functioning bit
 (42 9)  (42 185)  (42 185)  LC_4 Logic Functioning bit
 (43 9)  (43 185)  (43 185)  LC_4 Logic Functioning bit
 (32 10)  (32 186)  (32 186)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g1_1 wire_mult/lc_5/in_3
 (34 10)  (34 186)  (34 186)  routing T_0_11.lc_trk_g1_1 <X> T_0_11.wire_mult/lc_5/in_3
 (36 10)  (36 186)  (36 186)  LC_5 Logic Functioning bit
 (37 10)  (37 186)  (37 186)  LC_5 Logic Functioning bit
 (42 10)  (42 186)  (42 186)  LC_5 Logic Functioning bit
 (43 10)  (43 186)  (43 186)  LC_5 Logic Functioning bit
 (50 10)  (50 186)  (50 186)  Cascade buffer Enable bit: MULT1_LC05_inmux02_5

 (36 11)  (36 187)  (36 187)  LC_5 Logic Functioning bit
 (37 11)  (37 187)  (37 187)  LC_5 Logic Functioning bit
 (42 11)  (42 187)  (42 187)  LC_5 Logic Functioning bit
 (43 11)  (43 187)  (43 187)  LC_5 Logic Functioning bit
 (22 12)  (22 188)  (22 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (23 188)  (23 188)  routing T_0_11.sp4_h_r_27 <X> T_0_11.lc_trk_g3_3
 (24 12)  (24 188)  (24 188)  routing T_0_11.sp4_h_r_27 <X> T_0_11.lc_trk_g3_3
 (32 12)  (32 188)  (32 188)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g1_2 wire_mult/lc_6/in_3
 (34 12)  (34 188)  (34 188)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_mult/lc_6/in_3
 (36 12)  (36 188)  (36 188)  LC_6 Logic Functioning bit
 (37 12)  (37 188)  (37 188)  LC_6 Logic Functioning bit
 (42 12)  (42 188)  (42 188)  LC_6 Logic Functioning bit
 (43 12)  (43 188)  (43 188)  LC_6 Logic Functioning bit
 (50 12)  (50 188)  (50 188)  Cascade buffer Enable bit: MULT1_LC06_inmux02_5

 (14 13)  (14 189)  (14 189)  routing T_0_11.sp4_h_r_24 <X> T_0_11.lc_trk_g3_0
 (15 13)  (15 189)  (15 189)  routing T_0_11.sp4_h_r_24 <X> T_0_11.lc_trk_g3_0
 (16 13)  (16 189)  (16 189)  routing T_0_11.sp4_h_r_24 <X> T_0_11.lc_trk_g3_0
 (17 13)  (17 189)  (17 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (21 189)  (21 189)  routing T_0_11.sp4_h_r_27 <X> T_0_11.lc_trk_g3_3
 (22 13)  (22 189)  (22 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_26 lc_trk_g3_2
 (23 13)  (23 189)  (23 189)  routing T_0_11.sp4_h_r_26 <X> T_0_11.lc_trk_g3_2
 (24 13)  (24 189)  (24 189)  routing T_0_11.sp4_h_r_26 <X> T_0_11.lc_trk_g3_2
 (25 13)  (25 189)  (25 189)  routing T_0_11.sp4_h_r_26 <X> T_0_11.lc_trk_g3_2
 (31 13)  (31 189)  (31 189)  routing T_0_11.lc_trk_g1_2 <X> T_0_11.wire_mult/lc_6/in_3
 (36 13)  (36 189)  (36 189)  LC_6 Logic Functioning bit
 (37 13)  (37 189)  (37 189)  LC_6 Logic Functioning bit
 (42 13)  (42 189)  (42 189)  LC_6 Logic Functioning bit
 (43 13)  (43 189)  (43 189)  LC_6 Logic Functioning bit
 (15 14)  (15 190)  (15 190)  routing T_0_11.sp4_v_b_45 <X> T_0_11.lc_trk_g3_5
 (16 14)  (16 190)  (16 190)  routing T_0_11.sp4_v_b_45 <X> T_0_11.lc_trk_g3_5
 (17 14)  (17 190)  (17 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (31 14)  (31 190)  (31 190)  routing T_0_11.lc_trk_g1_5 <X> T_0_11.wire_mult/lc_7/in_3
 (32 14)  (32 190)  (32 190)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g1_5 wire_mult/lc_7/in_3
 (34 14)  (34 190)  (34 190)  routing T_0_11.lc_trk_g1_5 <X> T_0_11.wire_mult/lc_7/in_3
 (36 14)  (36 190)  (36 190)  LC_7 Logic Functioning bit
 (37 14)  (37 190)  (37 190)  LC_7 Logic Functioning bit
 (42 14)  (42 190)  (42 190)  LC_7 Logic Functioning bit
 (43 14)  (43 190)  (43 190)  LC_7 Logic Functioning bit
 (50 14)  (50 190)  (50 190)  Cascade buffer Enable bit: MULT1_LC07_inmux02_5

 (15 15)  (15 191)  (15 191)  routing T_0_11.sp4_v_t_33 <X> T_0_11.lc_trk_g3_4
 (16 15)  (16 191)  (16 191)  routing T_0_11.sp4_v_t_33 <X> T_0_11.lc_trk_g3_4
 (17 15)  (17 191)  (17 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (36 15)  (36 191)  (36 191)  LC_7 Logic Functioning bit
 (37 15)  (37 191)  (37 191)  LC_7 Logic Functioning bit
 (42 15)  (42 191)  (42 191)  LC_7 Logic Functioning bit
 (43 15)  (43 191)  (43 191)  LC_7 Logic Functioning bit


LogicTile_1_11

 (15 0)  (69 176)  (69 176)  routing T_1_11.lft_op_1 <X> T_1_11.lc_trk_g0_1
 (17 0)  (71 176)  (71 176)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (72 176)  (72 176)  routing T_1_11.lft_op_1 <X> T_1_11.lc_trk_g0_1
 (22 1)  (76 177)  (76 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (79 177)  (79 177)  routing T_1_11.sp4_r_v_b_33 <X> T_1_11.lc_trk_g0_2
 (0 2)  (54 178)  (54 178)  routing T_1_11.glb_netwk_7 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (1 2)  (55 178)  (55 178)  routing T_1_11.glb_netwk_7 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (2 2)  (56 178)  (56 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (79 178)  (79 178)  routing T_1_11.lft_op_6 <X> T_1_11.lc_trk_g0_6
 (29 2)  (83 178)  (83 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 178)  (84 178)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (85 178)  (85 178)  routing T_1_11.lc_trk_g0_6 <X> T_1_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 178)  (86 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (91 178)  (91 178)  LC_1 Logic Functioning bit
 (39 2)  (93 178)  (93 178)  LC_1 Logic Functioning bit
 (45 2)  (99 178)  (99 178)  LC_1 Logic Functioning bit
 (52 2)  (106 178)  (106 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (54 179)  (54 179)  routing T_1_11.glb_netwk_7 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (17 3)  (71 179)  (71 179)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (76 179)  (76 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (78 179)  (78 179)  routing T_1_11.lft_op_6 <X> T_1_11.lc_trk_g0_6
 (31 3)  (85 179)  (85 179)  routing T_1_11.lc_trk_g0_6 <X> T_1_11.wire_logic_cluster/lc_1/in_3
 (37 3)  (91 179)  (91 179)  LC_1 Logic Functioning bit
 (39 3)  (93 179)  (93 179)  LC_1 Logic Functioning bit
 (1 4)  (55 180)  (55 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (55 181)  (55 181)  routing T_1_11.lc_trk_g0_2 <X> T_1_11.wire_logic_cluster/lc_7/cen
 (0 6)  (54 182)  (54 182)  routing T_1_11.glb_netwk_6 <X> T_1_11.glb2local_0
 (1 6)  (55 182)  (55 182)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (21 6)  (75 182)  (75 182)  routing T_1_11.lft_op_7 <X> T_1_11.lc_trk_g1_7
 (22 6)  (76 182)  (76 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (78 182)  (78 182)  routing T_1_11.lft_op_7 <X> T_1_11.lc_trk_g1_7
 (1 7)  (55 183)  (55 183)  routing T_1_11.glb_netwk_6 <X> T_1_11.glb2local_0
 (26 8)  (80 184)  (80 184)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_4/in_0
 (31 8)  (85 184)  (85 184)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 184)  (86 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 184)  (87 184)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 184)  (88 184)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (91 184)  (91 184)  LC_4 Logic Functioning bit
 (39 8)  (93 184)  (93 184)  LC_4 Logic Functioning bit
 (45 8)  (99 184)  (99 184)  LC_4 Logic Functioning bit
 (29 9)  (83 185)  (83 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (90 185)  (90 185)  LC_4 Logic Functioning bit
 (38 9)  (92 185)  (92 185)  LC_4 Logic Functioning bit
 (47 9)  (101 185)  (101 185)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (29 10)  (83 186)  (83 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 186)  (84 186)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (85 186)  (85 186)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 186)  (86 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 186)  (87 186)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 186)  (88 186)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (91 186)  (91 186)  LC_5 Logic Functioning bit
 (39 10)  (93 186)  (93 186)  LC_5 Logic Functioning bit
 (45 10)  (99 186)  (99 186)  LC_5 Logic Functioning bit
 (37 11)  (91 187)  (91 187)  LC_5 Logic Functioning bit
 (39 11)  (93 187)  (93 187)  LC_5 Logic Functioning bit
 (47 11)  (101 187)  (101 187)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (26 12)  (80 188)  (80 188)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (83 188)  (83 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (45 12)  (99 188)  (99 188)  LC_6 Logic Functioning bit
 (29 13)  (83 189)  (83 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (90 189)  (90 189)  LC_6 Logic Functioning bit
 (38 13)  (92 189)  (92 189)  LC_6 Logic Functioning bit
 (41 13)  (95 189)  (95 189)  LC_6 Logic Functioning bit
 (43 13)  (97 189)  (97 189)  LC_6 Logic Functioning bit
 (47 13)  (101 189)  (101 189)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (68 190)  (68 190)  routing T_1_11.bnl_op_4 <X> T_1_11.lc_trk_g3_4
 (17 14)  (71 190)  (71 190)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (72 190)  (72 190)  routing T_1_11.bnl_op_5 <X> T_1_11.lc_trk_g3_5
 (29 14)  (83 190)  (83 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 190)  (84 190)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (85 190)  (85 190)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 190)  (86 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (88 190)  (88 190)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (91 190)  (91 190)  LC_7 Logic Functioning bit
 (39 14)  (93 190)  (93 190)  LC_7 Logic Functioning bit
 (45 14)  (99 190)  (99 190)  LC_7 Logic Functioning bit
 (48 14)  (102 190)  (102 190)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (14 15)  (68 191)  (68 191)  routing T_1_11.bnl_op_4 <X> T_1_11.lc_trk_g3_4
 (17 15)  (71 191)  (71 191)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (72 191)  (72 191)  routing T_1_11.bnl_op_5 <X> T_1_11.lc_trk_g3_5
 (31 15)  (85 191)  (85 191)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_7/in_3
 (37 15)  (91 191)  (91 191)  LC_7 Logic Functioning bit
 (39 15)  (93 191)  (93 191)  LC_7 Logic Functioning bit


LogicTile_2_11

 (22 1)  (130 177)  (130 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (108 178)  (108 178)  routing T_2_11.glb_netwk_7 <X> T_2_11.wire_logic_cluster/lc_7/clk
 (1 2)  (109 178)  (109 178)  routing T_2_11.glb_netwk_7 <X> T_2_11.wire_logic_cluster/lc_7/clk
 (2 2)  (110 178)  (110 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (114 178)  (114 178)  routing T_2_11.sp4_h_l_42 <X> T_2_11.sp4_v_t_37
 (26 2)  (134 178)  (134 178)  routing T_2_11.lc_trk_g2_5 <X> T_2_11.wire_logic_cluster/lc_1/in_0
 (29 2)  (137 178)  (137 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 178)  (139 178)  routing T_2_11.lc_trk_g0_4 <X> T_2_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 178)  (140 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (145 178)  (145 178)  LC_1 Logic Functioning bit
 (41 2)  (149 178)  (149 178)  LC_1 Logic Functioning bit
 (42 2)  (150 178)  (150 178)  LC_1 Logic Functioning bit
 (43 2)  (151 178)  (151 178)  LC_1 Logic Functioning bit
 (45 2)  (153 178)  (153 178)  LC_1 Logic Functioning bit
 (0 3)  (108 179)  (108 179)  routing T_2_11.glb_netwk_7 <X> T_2_11.wire_logic_cluster/lc_7/clk
 (4 3)  (112 179)  (112 179)  routing T_2_11.sp4_v_b_7 <X> T_2_11.sp4_h_l_37
 (13 3)  (121 179)  (121 179)  routing T_2_11.sp4_v_b_9 <X> T_2_11.sp4_h_l_39
 (17 3)  (125 179)  (125 179)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (28 3)  (136 179)  (136 179)  routing T_2_11.lc_trk_g2_5 <X> T_2_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 179)  (137 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 179)  (138 179)  routing T_2_11.lc_trk_g0_2 <X> T_2_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (140 179)  (140 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (141 179)  (141 179)  routing T_2_11.lc_trk_g2_1 <X> T_2_11.input_2_1
 (37 3)  (145 179)  (145 179)  LC_1 Logic Functioning bit
 (42 3)  (150 179)  (150 179)  LC_1 Logic Functioning bit
 (47 3)  (155 179)  (155 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 6)  (108 182)  (108 182)  routing T_2_11.glb_netwk_6 <X> T_2_11.glb2local_0
 (1 6)  (109 182)  (109 182)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (5 6)  (113 182)  (113 182)  routing T_2_11.sp4_v_b_3 <X> T_2_11.sp4_h_l_38
 (1 7)  (109 183)  (109 183)  routing T_2_11.glb_netwk_6 <X> T_2_11.glb2local_0
 (12 7)  (120 183)  (120 183)  routing T_2_11.sp4_h_l_40 <X> T_2_11.sp4_v_t_40
 (17 8)  (125 184)  (125 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (126 184)  (126 184)  routing T_2_11.wire_logic_cluster/lc_1/out <X> T_2_11.lc_trk_g2_1
 (15 10)  (123 186)  (123 186)  routing T_2_11.sp4_h_r_45 <X> T_2_11.lc_trk_g2_5
 (16 10)  (124 186)  (124 186)  routing T_2_11.sp4_h_r_45 <X> T_2_11.lc_trk_g2_5
 (17 10)  (125 186)  (125 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (126 186)  (126 186)  routing T_2_11.sp4_h_r_45 <X> T_2_11.lc_trk_g2_5
 (9 11)  (117 187)  (117 187)  routing T_2_11.sp4_v_b_11 <X> T_2_11.sp4_v_t_42
 (10 11)  (118 187)  (118 187)  routing T_2_11.sp4_v_b_11 <X> T_2_11.sp4_v_t_42
 (18 11)  (126 187)  (126 187)  routing T_2_11.sp4_h_r_45 <X> T_2_11.lc_trk_g2_5
 (3 15)  (111 191)  (111 191)  routing T_2_11.sp12_h_l_22 <X> T_2_11.sp12_v_t_22
 (5 15)  (113 191)  (113 191)  routing T_2_11.sp4_h_l_44 <X> T_2_11.sp4_v_t_44


LogicTile_3_11

 (4 3)  (166 179)  (166 179)  routing T_3_11.sp4_v_b_7 <X> T_3_11.sp4_h_l_37
 (10 6)  (172 182)  (172 182)  routing T_3_11.sp4_v_b_11 <X> T_3_11.sp4_h_l_41
 (19 6)  (181 182)  (181 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (12 10)  (174 186)  (174 186)  routing T_3_11.sp4_v_t_39 <X> T_3_11.sp4_h_l_45
 (11 11)  (173 187)  (173 187)  routing T_3_11.sp4_v_t_39 <X> T_3_11.sp4_h_l_45
 (13 11)  (175 187)  (175 187)  routing T_3_11.sp4_v_t_39 <X> T_3_11.sp4_h_l_45


LogicTile_4_11

 (15 0)  (231 176)  (231 176)  routing T_4_11.top_op_1 <X> T_4_11.lc_trk_g0_1
 (17 0)  (233 176)  (233 176)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (238 176)  (238 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (240 176)  (240 176)  routing T_4_11.top_op_3 <X> T_4_11.lc_trk_g0_3
 (18 1)  (234 177)  (234 177)  routing T_4_11.top_op_1 <X> T_4_11.lc_trk_g0_1
 (21 1)  (237 177)  (237 177)  routing T_4_11.top_op_3 <X> T_4_11.lc_trk_g0_3
 (0 2)  (216 178)  (216 178)  routing T_4_11.glb_netwk_7 <X> T_4_11.wire_logic_cluster/lc_7/clk
 (1 2)  (217 178)  (217 178)  routing T_4_11.glb_netwk_7 <X> T_4_11.wire_logic_cluster/lc_7/clk
 (2 2)  (218 178)  (218 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (237 178)  (237 178)  routing T_4_11.wire_logic_cluster/lc_7/out <X> T_4_11.lc_trk_g0_7
 (22 2)  (238 178)  (238 178)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (0 3)  (216 179)  (216 179)  routing T_4_11.glb_netwk_7 <X> T_4_11.wire_logic_cluster/lc_7/clk
 (14 3)  (230 179)  (230 179)  routing T_4_11.sp4_r_v_b_28 <X> T_4_11.lc_trk_g0_4
 (17 3)  (233 179)  (233 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 4)  (237 180)  (237 180)  routing T_4_11.wire_logic_cluster/lc_3/out <X> T_4_11.lc_trk_g1_3
 (22 4)  (238 180)  (238 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (242 180)  (242 180)  routing T_4_11.lc_trk_g0_4 <X> T_4_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (245 180)  (245 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (247 180)  (247 180)  routing T_4_11.lc_trk_g3_6 <X> T_4_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 180)  (248 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 180)  (249 180)  routing T_4_11.lc_trk_g3_6 <X> T_4_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 180)  (250 180)  routing T_4_11.lc_trk_g3_6 <X> T_4_11.wire_logic_cluster/lc_2/in_3
 (38 4)  (254 180)  (254 180)  LC_2 Logic Functioning bit
 (41 4)  (257 180)  (257 180)  LC_2 Logic Functioning bit
 (43 4)  (259 180)  (259 180)  LC_2 Logic Functioning bit
 (45 4)  (261 180)  (261 180)  LC_2 Logic Functioning bit
 (29 5)  (245 181)  (245 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (247 181)  (247 181)  routing T_4_11.lc_trk_g3_6 <X> T_4_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 181)  (248 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (249 181)  (249 181)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.input_2_2
 (34 5)  (250 181)  (250 181)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.input_2_2
 (35 5)  (251 181)  (251 181)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.input_2_2
 (36 5)  (252 181)  (252 181)  LC_2 Logic Functioning bit
 (38 5)  (254 181)  (254 181)  LC_2 Logic Functioning bit
 (41 5)  (257 181)  (257 181)  LC_2 Logic Functioning bit
 (43 5)  (259 181)  (259 181)  LC_2 Logic Functioning bit
 (15 6)  (231 182)  (231 182)  routing T_4_11.bot_op_5 <X> T_4_11.lc_trk_g1_5
 (17 6)  (233 182)  (233 182)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (238 182)  (238 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (240 182)  (240 182)  routing T_4_11.top_op_7 <X> T_4_11.lc_trk_g1_7
 (31 6)  (247 182)  (247 182)  routing T_4_11.lc_trk_g1_5 <X> T_4_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 182)  (248 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 182)  (250 182)  routing T_4_11.lc_trk_g1_5 <X> T_4_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 182)  (252 182)  LC_3 Logic Functioning bit
 (38 6)  (254 182)  (254 182)  LC_3 Logic Functioning bit
 (14 7)  (230 183)  (230 183)  routing T_4_11.top_op_4 <X> T_4_11.lc_trk_g1_4
 (15 7)  (231 183)  (231 183)  routing T_4_11.top_op_4 <X> T_4_11.lc_trk_g1_4
 (17 7)  (233 183)  (233 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (237 183)  (237 183)  routing T_4_11.top_op_7 <X> T_4_11.lc_trk_g1_7
 (22 7)  (238 183)  (238 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (240 183)  (240 183)  routing T_4_11.top_op_6 <X> T_4_11.lc_trk_g1_6
 (25 7)  (241 183)  (241 183)  routing T_4_11.top_op_6 <X> T_4_11.lc_trk_g1_6
 (26 7)  (242 183)  (242 183)  routing T_4_11.lc_trk_g0_3 <X> T_4_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 183)  (245 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (253 183)  (253 183)  LC_3 Logic Functioning bit
 (39 7)  (255 183)  (255 183)  LC_3 Logic Functioning bit
 (26 8)  (242 184)  (242 184)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (243 184)  (243 184)  routing T_4_11.lc_trk_g1_6 <X> T_4_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 184)  (245 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 184)  (246 184)  routing T_4_11.lc_trk_g1_6 <X> T_4_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (247 184)  (247 184)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 184)  (248 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (250 184)  (250 184)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 184)  (252 184)  LC_4 Logic Functioning bit
 (15 9)  (231 185)  (231 185)  routing T_4_11.sp4_v_t_29 <X> T_4_11.lc_trk_g2_0
 (16 9)  (232 185)  (232 185)  routing T_4_11.sp4_v_t_29 <X> T_4_11.lc_trk_g2_0
 (17 9)  (233 185)  (233 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (238 185)  (238 185)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (239 185)  (239 185)  routing T_4_11.sp12_v_t_9 <X> T_4_11.lc_trk_g2_2
 (26 9)  (242 185)  (242 185)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (243 185)  (243 185)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 185)  (245 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 185)  (246 185)  routing T_4_11.lc_trk_g1_6 <X> T_4_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (248 185)  (248 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (249 185)  (249 185)  routing T_4_11.lc_trk_g2_0 <X> T_4_11.input_2_4
 (16 10)  (232 186)  (232 186)  routing T_4_11.sp12_v_b_21 <X> T_4_11.lc_trk_g2_5
 (17 10)  (233 186)  (233 186)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (237 186)  (237 186)  routing T_4_11.sp4_v_t_26 <X> T_4_11.lc_trk_g2_7
 (22 10)  (238 186)  (238 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (239 186)  (239 186)  routing T_4_11.sp4_v_t_26 <X> T_4_11.lc_trk_g2_7
 (25 10)  (241 186)  (241 186)  routing T_4_11.sp4_v_b_38 <X> T_4_11.lc_trk_g2_6
 (26 10)  (242 186)  (242 186)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (244 186)  (244 186)  routing T_4_11.lc_trk_g2_6 <X> T_4_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 186)  (245 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 186)  (246 186)  routing T_4_11.lc_trk_g2_6 <X> T_4_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 186)  (248 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 186)  (250 186)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (253 186)  (253 186)  LC_5 Logic Functioning bit
 (50 10)  (266 186)  (266 186)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (234 187)  (234 187)  routing T_4_11.sp12_v_b_21 <X> T_4_11.lc_trk_g2_5
 (21 11)  (237 187)  (237 187)  routing T_4_11.sp4_v_t_26 <X> T_4_11.lc_trk_g2_7
 (22 11)  (238 187)  (238 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (239 187)  (239 187)  routing T_4_11.sp4_v_b_38 <X> T_4_11.lc_trk_g2_6
 (25 11)  (241 187)  (241 187)  routing T_4_11.sp4_v_b_38 <X> T_4_11.lc_trk_g2_6
 (26 11)  (242 187)  (242 187)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 187)  (244 187)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 187)  (245 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 187)  (246 187)  routing T_4_11.lc_trk_g2_6 <X> T_4_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (247 187)  (247 187)  routing T_4_11.lc_trk_g1_3 <X> T_4_11.wire_logic_cluster/lc_5/in_3
 (22 12)  (238 188)  (238 188)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (240 188)  (240 188)  routing T_4_11.tnr_op_3 <X> T_4_11.lc_trk_g3_3
 (29 12)  (245 188)  (245 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 188)  (246 188)  routing T_4_11.lc_trk_g0_7 <X> T_4_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 188)  (247 188)  routing T_4_11.lc_trk_g2_5 <X> T_4_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 188)  (248 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 188)  (249 188)  routing T_4_11.lc_trk_g2_5 <X> T_4_11.wire_logic_cluster/lc_6/in_3
 (50 12)  (266 188)  (266 188)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (242 189)  (242 189)  routing T_4_11.lc_trk_g2_2 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 189)  (244 189)  routing T_4_11.lc_trk_g2_2 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 189)  (245 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 189)  (246 189)  routing T_4_11.lc_trk_g0_7 <X> T_4_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (252 189)  (252 189)  LC_6 Logic Functioning bit
 (25 14)  (241 190)  (241 190)  routing T_4_11.wire_logic_cluster/lc_6/out <X> T_4_11.lc_trk_g3_6
 (26 14)  (242 190)  (242 190)  routing T_4_11.lc_trk_g0_7 <X> T_4_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (243 190)  (243 190)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 190)  (244 190)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 190)  (245 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (247 190)  (247 190)  routing T_4_11.lc_trk_g0_4 <X> T_4_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 190)  (248 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (252 190)  (252 190)  LC_7 Logic Functioning bit
 (37 14)  (253 190)  (253 190)  LC_7 Logic Functioning bit
 (39 14)  (255 190)  (255 190)  LC_7 Logic Functioning bit
 (40 14)  (256 190)  (256 190)  LC_7 Logic Functioning bit
 (42 14)  (258 190)  (258 190)  LC_7 Logic Functioning bit
 (45 14)  (261 190)  (261 190)  LC_7 Logic Functioning bit
 (50 14)  (266 190)  (266 190)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (238 191)  (238 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (242 191)  (242 191)  routing T_4_11.lc_trk_g0_7 <X> T_4_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 191)  (245 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 191)  (246 191)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (252 191)  (252 191)  LC_7 Logic Functioning bit
 (38 15)  (254 191)  (254 191)  LC_7 Logic Functioning bit
 (41 15)  (257 191)  (257 191)  LC_7 Logic Functioning bit
 (43 15)  (259 191)  (259 191)  LC_7 Logic Functioning bit


LogicTile_5_11

 (27 8)  (297 184)  (297 184)  routing T_5_11.lc_trk_g3_6 <X> T_5_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 184)  (298 184)  routing T_5_11.lc_trk_g3_6 <X> T_5_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 184)  (299 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 184)  (300 184)  routing T_5_11.lc_trk_g3_6 <X> T_5_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 184)  (301 184)  routing T_5_11.lc_trk_g2_7 <X> T_5_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 184)  (302 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 184)  (303 184)  routing T_5_11.lc_trk_g2_7 <X> T_5_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 184)  (306 184)  LC_4 Logic Functioning bit
 (38 8)  (308 184)  (308 184)  LC_4 Logic Functioning bit
 (47 8)  (317 184)  (317 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (321 184)  (321 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (300 185)  (300 185)  routing T_5_11.lc_trk_g3_6 <X> T_5_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (301 185)  (301 185)  routing T_5_11.lc_trk_g2_7 <X> T_5_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (306 185)  (306 185)  LC_4 Logic Functioning bit
 (38 9)  (308 185)  (308 185)  LC_4 Logic Functioning bit
 (22 10)  (292 186)  (292 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (293 186)  (293 186)  routing T_5_11.sp4_v_b_47 <X> T_5_11.lc_trk_g2_7
 (24 10)  (294 186)  (294 186)  routing T_5_11.sp4_v_b_47 <X> T_5_11.lc_trk_g2_7
 (22 15)  (292 191)  (292 191)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (293 191)  (293 191)  routing T_5_11.sp12_v_t_21 <X> T_5_11.lc_trk_g3_6
 (25 15)  (295 191)  (295 191)  routing T_5_11.sp12_v_t_21 <X> T_5_11.lc_trk_g3_6


LogicTile_7_11

 (0 2)  (366 178)  (366 178)  routing T_7_11.glb_netwk_7 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (1 2)  (367 178)  (367 178)  routing T_7_11.glb_netwk_7 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (2 2)  (368 178)  (368 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (366 179)  (366 179)  routing T_7_11.glb_netwk_7 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (0 4)  (366 180)  (366 180)  routing T_7_11.lc_trk_g2_2 <X> T_7_11.wire_logic_cluster/lc_7/cen
 (1 4)  (367 180)  (367 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (367 181)  (367 181)  routing T_7_11.lc_trk_g2_2 <X> T_7_11.wire_logic_cluster/lc_7/cen
 (17 6)  (383 182)  (383 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (384 183)  (384 183)  routing T_7_11.sp4_r_v_b_29 <X> T_7_11.lc_trk_g1_5
 (25 8)  (391 184)  (391 184)  routing T_7_11.sp4_v_t_23 <X> T_7_11.lc_trk_g2_2
 (22 9)  (388 185)  (388 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (389 185)  (389 185)  routing T_7_11.sp4_v_t_23 <X> T_7_11.lc_trk_g2_2
 (25 9)  (391 185)  (391 185)  routing T_7_11.sp4_v_t_23 <X> T_7_11.lc_trk_g2_2
 (31 10)  (397 186)  (397 186)  routing T_7_11.lc_trk_g1_5 <X> T_7_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 186)  (398 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (400 186)  (400 186)  routing T_7_11.lc_trk_g1_5 <X> T_7_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 186)  (402 186)  LC_5 Logic Functioning bit
 (37 10)  (403 186)  (403 186)  LC_5 Logic Functioning bit
 (38 10)  (404 186)  (404 186)  LC_5 Logic Functioning bit
 (39 10)  (405 186)  (405 186)  LC_5 Logic Functioning bit
 (45 10)  (411 186)  (411 186)  LC_5 Logic Functioning bit
 (46 10)  (412 186)  (412 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (418 186)  (418 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (402 187)  (402 187)  LC_5 Logic Functioning bit
 (37 11)  (403 187)  (403 187)  LC_5 Logic Functioning bit
 (38 11)  (404 187)  (404 187)  LC_5 Logic Functioning bit
 (39 11)  (405 187)  (405 187)  LC_5 Logic Functioning bit
 (51 11)  (417 187)  (417 187)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (419 187)  (419 187)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (0 14)  (366 190)  (366 190)  routing T_7_11.glb_netwk_6 <X> T_7_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 190)  (367 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (366 191)  (366 191)  routing T_7_11.glb_netwk_6 <X> T_7_11.wire_logic_cluster/lc_7/s_r


LogicTile_8_11

 (27 2)  (447 178)  (447 178)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 178)  (449 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 178)  (450 178)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (451 178)  (451 178)  routing T_8_11.lc_trk_g0_6 <X> T_8_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 178)  (452 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (456 178)  (456 178)  LC_1 Logic Functioning bit
 (38 2)  (458 178)  (458 178)  LC_1 Logic Functioning bit
 (40 2)  (460 178)  (460 178)  LC_1 Logic Functioning bit
 (42 2)  (462 178)  (462 178)  LC_1 Logic Functioning bit
 (22 3)  (442 179)  (442 179)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (444 179)  (444 179)  routing T_8_11.bot_op_6 <X> T_8_11.lc_trk_g0_6
 (30 3)  (450 179)  (450 179)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (451 179)  (451 179)  routing T_8_11.lc_trk_g0_6 <X> T_8_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (456 179)  (456 179)  LC_1 Logic Functioning bit
 (38 3)  (458 179)  (458 179)  LC_1 Logic Functioning bit
 (40 3)  (460 179)  (460 179)  LC_1 Logic Functioning bit
 (42 3)  (462 179)  (462 179)  LC_1 Logic Functioning bit
 (51 3)  (471 179)  (471 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (26 4)  (446 180)  (446 180)  routing T_8_11.lc_trk_g0_6 <X> T_8_11.wire_logic_cluster/lc_2/in_0
 (35 4)  (455 180)  (455 180)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.input_2_2
 (36 4)  (456 180)  (456 180)  LC_2 Logic Functioning bit
 (37 4)  (457 180)  (457 180)  LC_2 Logic Functioning bit
 (38 4)  (458 180)  (458 180)  LC_2 Logic Functioning bit
 (41 4)  (461 180)  (461 180)  LC_2 Logic Functioning bit
 (42 4)  (462 180)  (462 180)  LC_2 Logic Functioning bit
 (43 4)  (463 180)  (463 180)  LC_2 Logic Functioning bit
 (26 5)  (446 181)  (446 181)  routing T_8_11.lc_trk_g0_6 <X> T_8_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 181)  (449 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (452 181)  (452 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (454 181)  (454 181)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.input_2_2
 (35 5)  (455 181)  (455 181)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.input_2_2
 (36 5)  (456 181)  (456 181)  LC_2 Logic Functioning bit
 (37 5)  (457 181)  (457 181)  LC_2 Logic Functioning bit
 (39 5)  (459 181)  (459 181)  LC_2 Logic Functioning bit
 (40 5)  (460 181)  (460 181)  LC_2 Logic Functioning bit
 (42 5)  (462 181)  (462 181)  LC_2 Logic Functioning bit
 (43 5)  (463 181)  (463 181)  LC_2 Logic Functioning bit
 (51 5)  (471 181)  (471 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (441 182)  (441 182)  routing T_8_11.bnr_op_7 <X> T_8_11.lc_trk_g1_7
 (22 6)  (442 182)  (442 182)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (21 7)  (441 183)  (441 183)  routing T_8_11.bnr_op_7 <X> T_8_11.lc_trk_g1_7


LogicTile_9_11

 (4 0)  (478 176)  (478 176)  routing T_9_11.sp4_v_t_41 <X> T_9_11.sp4_v_b_0
 (6 0)  (480 176)  (480 176)  routing T_9_11.sp4_v_t_41 <X> T_9_11.sp4_v_b_0
 (12 3)  (486 179)  (486 179)  routing T_9_11.sp4_h_l_39 <X> T_9_11.sp4_v_t_39


LogicTile_10_11

 (22 0)  (550 176)  (550 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (551 176)  (551 176)  routing T_10_11.sp12_h_r_11 <X> T_10_11.lc_trk_g0_3
 (17 2)  (545 178)  (545 178)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (29 4)  (557 180)  (557 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (559 180)  (559 180)  routing T_10_11.lc_trk_g0_5 <X> T_10_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 180)  (560 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (564 180)  (564 180)  LC_2 Logic Functioning bit
 (37 4)  (565 180)  (565 180)  LC_2 Logic Functioning bit
 (38 4)  (566 180)  (566 180)  LC_2 Logic Functioning bit
 (39 4)  (567 180)  (567 180)  LC_2 Logic Functioning bit
 (41 4)  (569 180)  (569 180)  LC_2 Logic Functioning bit
 (43 4)  (571 180)  (571 180)  LC_2 Logic Functioning bit
 (46 4)  (574 180)  (574 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (30 5)  (558 181)  (558 181)  routing T_10_11.lc_trk_g0_3 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (564 181)  (564 181)  LC_2 Logic Functioning bit
 (37 5)  (565 181)  (565 181)  LC_2 Logic Functioning bit
 (38 5)  (566 181)  (566 181)  LC_2 Logic Functioning bit
 (39 5)  (567 181)  (567 181)  LC_2 Logic Functioning bit
 (41 5)  (569 181)  (569 181)  LC_2 Logic Functioning bit
 (43 5)  (571 181)  (571 181)  LC_2 Logic Functioning bit
 (53 5)  (581 181)  (581 181)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (0 8)  (528 184)  (528 184)  routing T_10_11.glb_netwk_6 <X> T_10_11.glb2local_1
 (1 8)  (529 184)  (529 184)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (1 9)  (529 185)  (529 185)  routing T_10_11.glb_netwk_6 <X> T_10_11.glb2local_1
 (4 10)  (532 186)  (532 186)  routing T_10_11.sp4_v_b_6 <X> T_10_11.sp4_v_t_43


LogicTile_13_11

 (11 2)  (705 178)  (705 178)  routing T_13_11.sp4_h_l_44 <X> T_13_11.sp4_v_t_39


DSP_Tile_0_10

 (36 0)  (36 160)  (36 160)  LC_0 Logic Functioning bit
 (37 0)  (37 160)  (37 160)  LC_0 Logic Functioning bit
 (42 0)  (42 160)  (42 160)  LC_0 Logic Functioning bit
 (43 0)  (43 160)  (43 160)  LC_0 Logic Functioning bit
 (50 0)  (50 160)  (50 160)  Cascade buffer Enable bit: MULT0_LC00_inmux02_5

 (36 1)  (36 161)  (36 161)  LC_0 Logic Functioning bit
 (37 1)  (37 161)  (37 161)  LC_0 Logic Functioning bit
 (42 1)  (42 161)  (42 161)  LC_0 Logic Functioning bit
 (43 1)  (43 161)  (43 161)  LC_0 Logic Functioning bit
 (36 2)  (36 162)  (36 162)  LC_1 Logic Functioning bit
 (37 2)  (37 162)  (37 162)  LC_1 Logic Functioning bit
 (42 2)  (42 162)  (42 162)  LC_1 Logic Functioning bit
 (43 2)  (43 162)  (43 162)  LC_1 Logic Functioning bit
 (50 2)  (50 162)  (50 162)  Cascade buffer Enable bit: MULT0_LC01_inmux02_5

 (36 3)  (36 163)  (36 163)  LC_1 Logic Functioning bit
 (37 3)  (37 163)  (37 163)  LC_1 Logic Functioning bit
 (42 3)  (42 163)  (42 163)  LC_1 Logic Functioning bit
 (43 3)  (43 163)  (43 163)  LC_1 Logic Functioning bit
 (36 4)  (36 164)  (36 164)  LC_2 Logic Functioning bit
 (37 4)  (37 164)  (37 164)  LC_2 Logic Functioning bit
 (42 4)  (42 164)  (42 164)  LC_2 Logic Functioning bit
 (43 4)  (43 164)  (43 164)  LC_2 Logic Functioning bit
 (50 4)  (50 164)  (50 164)  Cascade buffer Enable bit: MULT0_LC02_inmux02_5

 (36 5)  (36 165)  (36 165)  LC_2 Logic Functioning bit
 (37 5)  (37 165)  (37 165)  LC_2 Logic Functioning bit
 (42 5)  (42 165)  (42 165)  LC_2 Logic Functioning bit
 (43 5)  (43 165)  (43 165)  LC_2 Logic Functioning bit
 (36 6)  (36 166)  (36 166)  LC_3 Logic Functioning bit
 (37 6)  (37 166)  (37 166)  LC_3 Logic Functioning bit
 (42 6)  (42 166)  (42 166)  LC_3 Logic Functioning bit
 (43 6)  (43 166)  (43 166)  LC_3 Logic Functioning bit
 (50 6)  (50 166)  (50 166)  Cascade buffer Enable bit: MULT0_LC03_inmux02_5

 (36 7)  (36 167)  (36 167)  LC_3 Logic Functioning bit
 (37 7)  (37 167)  (37 167)  LC_3 Logic Functioning bit
 (42 7)  (42 167)  (42 167)  LC_3 Logic Functioning bit
 (43 7)  (43 167)  (43 167)  LC_3 Logic Functioning bit
 (36 8)  (36 168)  (36 168)  LC_4 Logic Functioning bit
 (37 8)  (37 168)  (37 168)  LC_4 Logic Functioning bit
 (42 8)  (42 168)  (42 168)  LC_4 Logic Functioning bit
 (43 8)  (43 168)  (43 168)  LC_4 Logic Functioning bit
 (50 8)  (50 168)  (50 168)  Cascade buffer Enable bit: MULT0_LC04_inmux02_5

 (36 9)  (36 169)  (36 169)  LC_4 Logic Functioning bit
 (37 9)  (37 169)  (37 169)  LC_4 Logic Functioning bit
 (42 9)  (42 169)  (42 169)  LC_4 Logic Functioning bit
 (43 9)  (43 169)  (43 169)  LC_4 Logic Functioning bit
 (11 10)  (11 170)  (11 170)  routing T_0_10.sp4_h_r_2 <X> T_0_10.sp4_v_t_45
 (13 10)  (13 170)  (13 170)  routing T_0_10.sp4_h_r_2 <X> T_0_10.sp4_v_t_45
 (36 10)  (36 170)  (36 170)  LC_5 Logic Functioning bit
 (37 10)  (37 170)  (37 170)  LC_5 Logic Functioning bit
 (42 10)  (42 170)  (42 170)  LC_5 Logic Functioning bit
 (43 10)  (43 170)  (43 170)  LC_5 Logic Functioning bit
 (50 10)  (50 170)  (50 170)  Cascade buffer Enable bit: MULT0_LC05_inmux02_5

 (12 11)  (12 171)  (12 171)  routing T_0_10.sp4_h_r_2 <X> T_0_10.sp4_v_t_45
 (36 11)  (36 171)  (36 171)  LC_5 Logic Functioning bit
 (37 11)  (37 171)  (37 171)  LC_5 Logic Functioning bit
 (42 11)  (42 171)  (42 171)  LC_5 Logic Functioning bit
 (43 11)  (43 171)  (43 171)  LC_5 Logic Functioning bit
 (36 12)  (36 172)  (36 172)  LC_6 Logic Functioning bit
 (37 12)  (37 172)  (37 172)  LC_6 Logic Functioning bit
 (42 12)  (42 172)  (42 172)  LC_6 Logic Functioning bit
 (43 12)  (43 172)  (43 172)  LC_6 Logic Functioning bit
 (50 12)  (50 172)  (50 172)  Cascade buffer Enable bit: MULT0_LC06_inmux02_5

 (36 13)  (36 173)  (36 173)  LC_6 Logic Functioning bit
 (37 13)  (37 173)  (37 173)  LC_6 Logic Functioning bit
 (42 13)  (42 173)  (42 173)  LC_6 Logic Functioning bit
 (43 13)  (43 173)  (43 173)  LC_6 Logic Functioning bit
 (36 14)  (36 174)  (36 174)  LC_7 Logic Functioning bit
 (37 14)  (37 174)  (37 174)  LC_7 Logic Functioning bit
 (42 14)  (42 174)  (42 174)  LC_7 Logic Functioning bit
 (43 14)  (43 174)  (43 174)  LC_7 Logic Functioning bit
 (50 14)  (50 174)  (50 174)  Cascade buffer Enable bit: MULT0_LC07_inmux02_5

 (36 15)  (36 175)  (36 175)  LC_7 Logic Functioning bit
 (37 15)  (37 175)  (37 175)  LC_7 Logic Functioning bit
 (42 15)  (42 175)  (42 175)  LC_7 Logic Functioning bit
 (43 15)  (43 175)  (43 175)  LC_7 Logic Functioning bit


LogicTile_1_10

 (26 0)  (80 160)  (80 160)  routing T_1_10.lc_trk_g0_4 <X> T_1_10.wire_logic_cluster/lc_0/in_0
 (32 0)  (86 160)  (86 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 160)  (87 160)  routing T_1_10.lc_trk_g2_1 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (37 0)  (91 160)  (91 160)  LC_0 Logic Functioning bit
 (39 0)  (93 160)  (93 160)  LC_0 Logic Functioning bit
 (45 0)  (99 160)  (99 160)  LC_0 Logic Functioning bit
 (46 0)  (100 160)  (100 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (29 1)  (83 161)  (83 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (90 161)  (90 161)  LC_0 Logic Functioning bit
 (38 1)  (92 161)  (92 161)  LC_0 Logic Functioning bit
 (53 1)  (107 161)  (107 161)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (54 162)  (54 162)  routing T_1_10.glb_netwk_7 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (1 2)  (55 162)  (55 162)  routing T_1_10.glb_netwk_7 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (2 2)  (56 162)  (56 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (83 162)  (83 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 162)  (84 162)  routing T_1_10.lc_trk_g0_4 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (85 162)  (85 162)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 162)  (86 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 162)  (87 162)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (91 162)  (91 162)  LC_1 Logic Functioning bit
 (39 2)  (93 162)  (93 162)  LC_1 Logic Functioning bit
 (45 2)  (99 162)  (99 162)  LC_1 Logic Functioning bit
 (0 3)  (54 163)  (54 163)  routing T_1_10.glb_netwk_7 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (17 3)  (71 163)  (71 163)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (37 3)  (91 163)  (91 163)  LC_1 Logic Functioning bit
 (39 3)  (93 163)  (93 163)  LC_1 Logic Functioning bit
 (53 3)  (107 163)  (107 163)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (55 164)  (55 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (75 164)  (75 164)  routing T_1_10.sp12_h_r_3 <X> T_1_10.lc_trk_g1_3
 (22 4)  (76 164)  (76 164)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (78 164)  (78 164)  routing T_1_10.sp12_h_r_3 <X> T_1_10.lc_trk_g1_3
 (26 4)  (80 164)  (80 164)  routing T_1_10.lc_trk_g0_4 <X> T_1_10.wire_logic_cluster/lc_2/in_0
 (32 4)  (86 164)  (86 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 164)  (87 164)  routing T_1_10.lc_trk_g2_3 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (91 164)  (91 164)  LC_2 Logic Functioning bit
 (39 4)  (93 164)  (93 164)  LC_2 Logic Functioning bit
 (45 4)  (99 164)  (99 164)  LC_2 Logic Functioning bit
 (0 5)  (54 165)  (54 165)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_7/cen
 (1 5)  (55 165)  (55 165)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_7/cen
 (21 5)  (75 165)  (75 165)  routing T_1_10.sp12_h_r_3 <X> T_1_10.lc_trk_g1_3
 (29 5)  (83 165)  (83 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (85 165)  (85 165)  routing T_1_10.lc_trk_g2_3 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 165)  (90 165)  LC_2 Logic Functioning bit
 (38 5)  (92 165)  (92 165)  LC_2 Logic Functioning bit
 (53 5)  (107 165)  (107 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (0 6)  (54 166)  (54 166)  routing T_1_10.glb_netwk_6 <X> T_1_10.glb2local_0
 (1 6)  (55 166)  (55 166)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (29 6)  (83 166)  (83 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 166)  (84 166)  routing T_1_10.lc_trk_g0_4 <X> T_1_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (85 166)  (85 166)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 166)  (86 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 166)  (87 166)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 166)  (88 166)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (91 166)  (91 166)  LC_3 Logic Functioning bit
 (39 6)  (93 166)  (93 166)  LC_3 Logic Functioning bit
 (45 6)  (99 166)  (99 166)  LC_3 Logic Functioning bit
 (1 7)  (55 167)  (55 167)  routing T_1_10.glb_netwk_6 <X> T_1_10.glb2local_0
 (37 7)  (91 167)  (91 167)  LC_3 Logic Functioning bit
 (39 7)  (93 167)  (93 167)  LC_3 Logic Functioning bit
 (53 7)  (107 167)  (107 167)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (69 168)  (69 168)  routing T_1_10.sp4_v_t_28 <X> T_1_10.lc_trk_g2_1
 (16 8)  (70 168)  (70 168)  routing T_1_10.sp4_v_t_28 <X> T_1_10.lc_trk_g2_1
 (17 8)  (71 168)  (71 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (76 168)  (76 168)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (78 168)  (78 168)  routing T_1_10.tnl_op_3 <X> T_1_10.lc_trk_g2_3
 (26 8)  (80 168)  (80 168)  routing T_1_10.lc_trk_g0_4 <X> T_1_10.wire_logic_cluster/lc_4/in_0
 (31 8)  (85 168)  (85 168)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 168)  (86 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 168)  (87 168)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (91 168)  (91 168)  LC_4 Logic Functioning bit
 (39 8)  (93 168)  (93 168)  LC_4 Logic Functioning bit
 (45 8)  (99 168)  (99 168)  LC_4 Logic Functioning bit
 (21 9)  (75 169)  (75 169)  routing T_1_10.tnl_op_3 <X> T_1_10.lc_trk_g2_3
 (29 9)  (83 169)  (83 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (90 169)  (90 169)  LC_4 Logic Functioning bit
 (38 9)  (92 169)  (92 169)  LC_4 Logic Functioning bit
 (53 9)  (107 169)  (107 169)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (69 170)  (69 170)  routing T_1_10.sp4_v_t_32 <X> T_1_10.lc_trk_g2_5
 (16 10)  (70 170)  (70 170)  routing T_1_10.sp4_v_t_32 <X> T_1_10.lc_trk_g2_5
 (17 10)  (71 170)  (71 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 11)  (68 171)  (68 171)  routing T_1_10.tnl_op_4 <X> T_1_10.lc_trk_g2_4
 (15 11)  (69 171)  (69 171)  routing T_1_10.tnl_op_4 <X> T_1_10.lc_trk_g2_4
 (17 11)  (71 171)  (71 171)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (15 14)  (69 174)  (69 174)  routing T_1_10.tnl_op_5 <X> T_1_10.lc_trk_g3_5
 (17 14)  (71 174)  (71 174)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (18 15)  (72 175)  (72 175)  routing T_1_10.tnl_op_5 <X> T_1_10.lc_trk_g3_5


LogicTile_2_10

 (25 0)  (133 160)  (133 160)  routing T_2_10.wire_logic_cluster/lc_2/out <X> T_2_10.lc_trk_g0_2
 (22 1)  (130 161)  (130 161)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (108 162)  (108 162)  routing T_2_10.glb_netwk_7 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (1 2)  (109 162)  (109 162)  routing T_2_10.glb_netwk_7 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (2 2)  (110 162)  (110 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 162)  (122 162)  routing T_2_10.sp4_h_l_1 <X> T_2_10.lc_trk_g0_4
 (17 2)  (125 162)  (125 162)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (25 2)  (133 162)  (133 162)  routing T_2_10.sp4_h_l_11 <X> T_2_10.lc_trk_g0_6
 (26 2)  (134 162)  (134 162)  routing T_2_10.lc_trk_g0_5 <X> T_2_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (135 162)  (135 162)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (136 162)  (136 162)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 162)  (137 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 162)  (139 162)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 162)  (140 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (143 162)  (143 162)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.input_2_1
 (37 2)  (145 162)  (145 162)  LC_1 Logic Functioning bit
 (38 2)  (146 162)  (146 162)  LC_1 Logic Functioning bit
 (41 2)  (149 162)  (149 162)  LC_1 Logic Functioning bit
 (45 2)  (153 162)  (153 162)  LC_1 Logic Functioning bit
 (0 3)  (108 163)  (108 163)  routing T_2_10.glb_netwk_7 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (15 3)  (123 163)  (123 163)  routing T_2_10.sp4_h_l_1 <X> T_2_10.lc_trk_g0_4
 (16 3)  (124 163)  (124 163)  routing T_2_10.sp4_h_l_1 <X> T_2_10.lc_trk_g0_4
 (17 3)  (125 163)  (125 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (130 163)  (130 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (131 163)  (131 163)  routing T_2_10.sp4_h_l_11 <X> T_2_10.lc_trk_g0_6
 (24 3)  (132 163)  (132 163)  routing T_2_10.sp4_h_l_11 <X> T_2_10.lc_trk_g0_6
 (25 3)  (133 163)  (133 163)  routing T_2_10.sp4_h_l_11 <X> T_2_10.lc_trk_g0_6
 (29 3)  (137 163)  (137 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 163)  (139 163)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 163)  (140 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (141 163)  (141 163)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.input_2_1
 (35 3)  (143 163)  (143 163)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.input_2_1
 (36 3)  (144 163)  (144 163)  LC_1 Logic Functioning bit
 (38 3)  (146 163)  (146 163)  LC_1 Logic Functioning bit
 (41 3)  (149 163)  (149 163)  LC_1 Logic Functioning bit
 (48 3)  (156 163)  (156 163)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 4)  (134 164)  (134 164)  routing T_2_10.lc_trk_g0_4 <X> T_2_10.wire_logic_cluster/lc_2/in_0
 (28 4)  (136 164)  (136 164)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 164)  (137 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 164)  (138 164)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (139 164)  (139 164)  routing T_2_10.lc_trk_g0_5 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 164)  (140 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (145 164)  (145 164)  LC_2 Logic Functioning bit
 (41 4)  (149 164)  (149 164)  LC_2 Logic Functioning bit
 (42 4)  (150 164)  (150 164)  LC_2 Logic Functioning bit
 (43 4)  (151 164)  (151 164)  LC_2 Logic Functioning bit
 (45 4)  (153 164)  (153 164)  LC_2 Logic Functioning bit
 (29 5)  (137 165)  (137 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (138 165)  (138 165)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 165)  (140 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (143 165)  (143 165)  routing T_2_10.lc_trk_g0_2 <X> T_2_10.input_2_2
 (37 5)  (145 165)  (145 165)  LC_2 Logic Functioning bit
 (42 5)  (150 165)  (150 165)  LC_2 Logic Functioning bit
 (48 5)  (156 165)  (156 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (125 166)  (125 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (126 166)  (126 166)  routing T_2_10.wire_logic_cluster/lc_5/out <X> T_2_10.lc_trk_g1_5
 (21 6)  (129 166)  (129 166)  routing T_2_10.wire_logic_cluster/lc_7/out <X> T_2_10.lc_trk_g1_7
 (22 6)  (130 166)  (130 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (9 7)  (117 167)  (117 167)  routing T_2_10.sp4_v_b_4 <X> T_2_10.sp4_v_t_41
 (22 7)  (130 167)  (130 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (133 167)  (133 167)  routing T_2_10.sp4_r_v_b_30 <X> T_2_10.lc_trk_g1_6
 (0 8)  (108 168)  (108 168)  routing T_2_10.glb_netwk_6 <X> T_2_10.glb2local_1
 (1 8)  (109 168)  (109 168)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (1 9)  (109 169)  (109 169)  routing T_2_10.glb_netwk_6 <X> T_2_10.glb2local_1
 (22 10)  (130 170)  (130 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (134 170)  (134 170)  routing T_2_10.lc_trk_g0_5 <X> T_2_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (135 170)  (135 170)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 170)  (137 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 170)  (138 170)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (139 170)  (139 170)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 170)  (140 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 170)  (141 170)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 170)  (142 170)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 170)  (143 170)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.input_2_5
 (37 10)  (145 170)  (145 170)  LC_5 Logic Functioning bit
 (38 10)  (146 170)  (146 170)  LC_5 Logic Functioning bit
 (41 10)  (149 170)  (149 170)  LC_5 Logic Functioning bit
 (45 10)  (153 170)  (153 170)  LC_5 Logic Functioning bit
 (46 10)  (154 170)  (154 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (21 11)  (129 171)  (129 171)  routing T_2_10.sp4_r_v_b_39 <X> T_2_10.lc_trk_g2_7
 (22 11)  (130 171)  (130 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (131 171)  (131 171)  routing T_2_10.sp4_v_b_46 <X> T_2_10.lc_trk_g2_6
 (24 11)  (132 171)  (132 171)  routing T_2_10.sp4_v_b_46 <X> T_2_10.lc_trk_g2_6
 (29 11)  (137 171)  (137 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 171)  (139 171)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (140 171)  (140 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (141 171)  (141 171)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.input_2_5
 (35 11)  (143 171)  (143 171)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.input_2_5
 (36 11)  (144 171)  (144 171)  LC_5 Logic Functioning bit
 (38 11)  (146 171)  (146 171)  LC_5 Logic Functioning bit
 (41 11)  (149 171)  (149 171)  LC_5 Logic Functioning bit
 (17 12)  (125 172)  (125 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (126 172)  (126 172)  routing T_2_10.wire_logic_cluster/lc_1/out <X> T_2_10.lc_trk_g3_1
 (27 12)  (135 172)  (135 172)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 172)  (137 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 172)  (138 172)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 172)  (139 172)  routing T_2_10.lc_trk_g0_5 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 172)  (140 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (144 172)  (144 172)  LC_6 Logic Functioning bit
 (37 12)  (145 172)  (145 172)  LC_6 Logic Functioning bit
 (38 12)  (146 172)  (146 172)  LC_6 Logic Functioning bit
 (39 12)  (147 172)  (147 172)  LC_6 Logic Functioning bit
 (41 12)  (149 172)  (149 172)  LC_6 Logic Functioning bit
 (43 12)  (151 172)  (151 172)  LC_6 Logic Functioning bit
 (47 12)  (155 172)  (155 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (159 172)  (159 172)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (161 172)  (161 172)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (30 13)  (138 173)  (138 173)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (36 13)  (144 173)  (144 173)  LC_6 Logic Functioning bit
 (37 13)  (145 173)  (145 173)  LC_6 Logic Functioning bit
 (38 13)  (146 173)  (146 173)  LC_6 Logic Functioning bit
 (39 13)  (147 173)  (147 173)  LC_6 Logic Functioning bit
 (41 13)  (149 173)  (149 173)  LC_6 Logic Functioning bit
 (43 13)  (151 173)  (151 173)  LC_6 Logic Functioning bit
 (53 13)  (161 173)  (161 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (130 174)  (130 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (131 174)  (131 174)  routing T_2_10.sp4_h_r_31 <X> T_2_10.lc_trk_g3_7
 (24 14)  (132 174)  (132 174)  routing T_2_10.sp4_h_r_31 <X> T_2_10.lc_trk_g3_7
 (26 14)  (134 174)  (134 174)  routing T_2_10.lc_trk_g0_5 <X> T_2_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (135 174)  (135 174)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 174)  (137 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 174)  (138 174)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (139 174)  (139 174)  routing T_2_10.lc_trk_g2_6 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 174)  (140 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 174)  (141 174)  routing T_2_10.lc_trk_g2_6 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (143 174)  (143 174)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.input_2_7
 (37 14)  (145 174)  (145 174)  LC_7 Logic Functioning bit
 (38 14)  (146 174)  (146 174)  LC_7 Logic Functioning bit
 (41 14)  (149 174)  (149 174)  LC_7 Logic Functioning bit
 (45 14)  (153 174)  (153 174)  LC_7 Logic Functioning bit
 (21 15)  (129 175)  (129 175)  routing T_2_10.sp4_h_r_31 <X> T_2_10.lc_trk_g3_7
 (29 15)  (137 175)  (137 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 175)  (138 175)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (139 175)  (139 175)  routing T_2_10.lc_trk_g2_6 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (140 175)  (140 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (141 175)  (141 175)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.input_2_7
 (35 15)  (143 175)  (143 175)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.input_2_7
 (36 15)  (144 175)  (144 175)  LC_7 Logic Functioning bit
 (38 15)  (146 175)  (146 175)  LC_7 Logic Functioning bit
 (41 15)  (149 175)  (149 175)  LC_7 Logic Functioning bit
 (48 15)  (156 175)  (156 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_10

 (17 0)  (179 160)  (179 160)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (180 160)  (180 160)  routing T_3_10.wire_logic_cluster/lc_1/out <X> T_3_10.lc_trk_g0_1
 (21 0)  (183 160)  (183 160)  routing T_3_10.wire_logic_cluster/lc_3/out <X> T_3_10.lc_trk_g0_3
 (22 0)  (184 160)  (184 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (162 162)  (162 162)  routing T_3_10.glb_netwk_7 <X> T_3_10.wire_logic_cluster/lc_7/clk
 (1 2)  (163 162)  (163 162)  routing T_3_10.glb_netwk_7 <X> T_3_10.wire_logic_cluster/lc_7/clk
 (2 2)  (164 162)  (164 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (188 162)  (188 162)  routing T_3_10.lc_trk_g2_7 <X> T_3_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (189 162)  (189 162)  routing T_3_10.lc_trk_g3_7 <X> T_3_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 162)  (190 162)  routing T_3_10.lc_trk_g3_7 <X> T_3_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 162)  (191 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 162)  (192 162)  routing T_3_10.lc_trk_g3_7 <X> T_3_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 162)  (193 162)  routing T_3_10.lc_trk_g0_6 <X> T_3_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 162)  (194 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (199 162)  (199 162)  LC_1 Logic Functioning bit
 (41 2)  (203 162)  (203 162)  LC_1 Logic Functioning bit
 (42 2)  (204 162)  (204 162)  LC_1 Logic Functioning bit
 (43 2)  (205 162)  (205 162)  LC_1 Logic Functioning bit
 (45 2)  (207 162)  (207 162)  LC_1 Logic Functioning bit
 (0 3)  (162 163)  (162 163)  routing T_3_10.glb_netwk_7 <X> T_3_10.wire_logic_cluster/lc_7/clk
 (22 3)  (184 163)  (184 163)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (188 163)  (188 163)  routing T_3_10.lc_trk_g2_7 <X> T_3_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (190 163)  (190 163)  routing T_3_10.lc_trk_g2_7 <X> T_3_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 163)  (191 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (192 163)  (192 163)  routing T_3_10.lc_trk_g3_7 <X> T_3_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (193 163)  (193 163)  routing T_3_10.lc_trk_g0_6 <X> T_3_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 163)  (194 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (198 163)  (198 163)  LC_1 Logic Functioning bit
 (43 3)  (205 163)  (205 163)  LC_1 Logic Functioning bit
 (48 3)  (210 163)  (210 163)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 4)  (165 164)  (165 164)  routing T_3_10.sp12_v_t_23 <X> T_3_10.sp12_h_r_0
 (26 6)  (188 166)  (188 166)  routing T_3_10.lc_trk_g2_7 <X> T_3_10.wire_logic_cluster/lc_3/in_0
 (28 6)  (190 166)  (190 166)  routing T_3_10.lc_trk_g2_2 <X> T_3_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 166)  (191 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 166)  (193 166)  routing T_3_10.lc_trk_g0_6 <X> T_3_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 166)  (194 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (199 166)  (199 166)  LC_3 Logic Functioning bit
 (41 6)  (203 166)  (203 166)  LC_3 Logic Functioning bit
 (42 6)  (204 166)  (204 166)  LC_3 Logic Functioning bit
 (43 6)  (205 166)  (205 166)  LC_3 Logic Functioning bit
 (45 6)  (207 166)  (207 166)  LC_3 Logic Functioning bit
 (26 7)  (188 167)  (188 167)  routing T_3_10.lc_trk_g2_7 <X> T_3_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 167)  (190 167)  routing T_3_10.lc_trk_g2_7 <X> T_3_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 167)  (191 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 167)  (192 167)  routing T_3_10.lc_trk_g2_2 <X> T_3_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (193 167)  (193 167)  routing T_3_10.lc_trk_g0_6 <X> T_3_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 167)  (194 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 167)  (197 167)  routing T_3_10.lc_trk_g0_3 <X> T_3_10.input_2_3
 (36 7)  (198 167)  (198 167)  LC_3 Logic Functioning bit
 (43 7)  (205 167)  (205 167)  LC_3 Logic Functioning bit
 (48 7)  (210 167)  (210 167)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 9)  (184 169)  (184 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (185 169)  (185 169)  routing T_3_10.sp4_v_b_42 <X> T_3_10.lc_trk_g2_2
 (24 9)  (186 169)  (186 169)  routing T_3_10.sp4_v_b_42 <X> T_3_10.lc_trk_g2_2
 (0 10)  (162 170)  (162 170)  routing T_3_10.glb_netwk_6 <X> T_3_10.glb2local_2
 (1 10)  (163 170)  (163 170)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (21 10)  (183 170)  (183 170)  routing T_3_10.sp4_v_t_26 <X> T_3_10.lc_trk_g2_7
 (22 10)  (184 170)  (184 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (185 170)  (185 170)  routing T_3_10.sp4_v_t_26 <X> T_3_10.lc_trk_g2_7
 (1 11)  (163 171)  (163 171)  routing T_3_10.glb_netwk_6 <X> T_3_10.glb2local_2
 (21 11)  (183 171)  (183 171)  routing T_3_10.sp4_v_t_26 <X> T_3_10.lc_trk_g2_7
 (22 14)  (184 174)  (184 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (185 174)  (185 174)  routing T_3_10.sp12_v_t_12 <X> T_3_10.lc_trk_g3_7


LogicTile_4_10

 (0 2)  (216 162)  (216 162)  routing T_4_10.glb_netwk_7 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (1 2)  (217 162)  (217 162)  routing T_4_10.glb_netwk_7 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (2 2)  (218 162)  (218 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (238 162)  (238 162)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (240 162)  (240 162)  routing T_4_10.top_op_7 <X> T_4_10.lc_trk_g0_7
 (0 3)  (216 163)  (216 163)  routing T_4_10.glb_netwk_7 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (8 3)  (224 163)  (224 163)  routing T_4_10.sp4_h_r_7 <X> T_4_10.sp4_v_t_36
 (9 3)  (225 163)  (225 163)  routing T_4_10.sp4_h_r_7 <X> T_4_10.sp4_v_t_36
 (10 3)  (226 163)  (226 163)  routing T_4_10.sp4_h_r_7 <X> T_4_10.sp4_v_t_36
 (21 3)  (237 163)  (237 163)  routing T_4_10.top_op_7 <X> T_4_10.lc_trk_g0_7
 (22 3)  (238 163)  (238 163)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (240 163)  (240 163)  routing T_4_10.top_op_6 <X> T_4_10.lc_trk_g0_6
 (25 3)  (241 163)  (241 163)  routing T_4_10.top_op_6 <X> T_4_10.lc_trk_g0_6
 (29 8)  (245 168)  (245 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 168)  (246 168)  routing T_4_10.lc_trk_g0_7 <X> T_4_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (247 168)  (247 168)  routing T_4_10.lc_trk_g2_5 <X> T_4_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 168)  (248 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 168)  (249 168)  routing T_4_10.lc_trk_g2_5 <X> T_4_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (252 168)  (252 168)  LC_4 Logic Functioning bit
 (39 8)  (255 168)  (255 168)  LC_4 Logic Functioning bit
 (41 8)  (257 168)  (257 168)  LC_4 Logic Functioning bit
 (42 8)  (258 168)  (258 168)  LC_4 Logic Functioning bit
 (30 9)  (246 169)  (246 169)  routing T_4_10.lc_trk_g0_7 <X> T_4_10.wire_logic_cluster/lc_4/in_1
 (36 9)  (252 169)  (252 169)  LC_4 Logic Functioning bit
 (39 9)  (255 169)  (255 169)  LC_4 Logic Functioning bit
 (41 9)  (257 169)  (257 169)  LC_4 Logic Functioning bit
 (42 9)  (258 169)  (258 169)  LC_4 Logic Functioning bit
 (8 10)  (224 170)  (224 170)  routing T_4_10.sp4_v_t_42 <X> T_4_10.sp4_h_l_42
 (9 10)  (225 170)  (225 170)  routing T_4_10.sp4_v_t_42 <X> T_4_10.sp4_h_l_42
 (17 10)  (233 170)  (233 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (234 170)  (234 170)  routing T_4_10.wire_logic_cluster/lc_5/out <X> T_4_10.lc_trk_g2_5
 (26 10)  (242 170)  (242 170)  routing T_4_10.lc_trk_g3_6 <X> T_4_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (243 170)  (243 170)  routing T_4_10.lc_trk_g3_1 <X> T_4_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 170)  (244 170)  routing T_4_10.lc_trk_g3_1 <X> T_4_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 170)  (245 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 170)  (247 170)  routing T_4_10.lc_trk_g0_6 <X> T_4_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 170)  (248 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (252 170)  (252 170)  LC_5 Logic Functioning bit
 (37 10)  (253 170)  (253 170)  LC_5 Logic Functioning bit
 (38 10)  (254 170)  (254 170)  LC_5 Logic Functioning bit
 (42 10)  (258 170)  (258 170)  LC_5 Logic Functioning bit
 (43 10)  (259 170)  (259 170)  LC_5 Logic Functioning bit
 (45 10)  (261 170)  (261 170)  LC_5 Logic Functioning bit
 (50 10)  (266 170)  (266 170)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (267 170)  (267 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (242 171)  (242 171)  routing T_4_10.lc_trk_g3_6 <X> T_4_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (243 171)  (243 171)  routing T_4_10.lc_trk_g3_6 <X> T_4_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 171)  (244 171)  routing T_4_10.lc_trk_g3_6 <X> T_4_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 171)  (245 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 171)  (247 171)  routing T_4_10.lc_trk_g0_6 <X> T_4_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (252 171)  (252 171)  LC_5 Logic Functioning bit
 (37 11)  (253 171)  (253 171)  LC_5 Logic Functioning bit
 (42 11)  (258 171)  (258 171)  LC_5 Logic Functioning bit
 (43 11)  (259 171)  (259 171)  LC_5 Logic Functioning bit
 (17 12)  (233 172)  (233 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (234 173)  (234 173)  routing T_4_10.sp4_r_v_b_41 <X> T_4_10.lc_trk_g3_1
 (10 15)  (226 175)  (226 175)  routing T_4_10.sp4_h_l_40 <X> T_4_10.sp4_v_t_47
 (22 15)  (238 175)  (238 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (241 175)  (241 175)  routing T_4_10.sp4_r_v_b_46 <X> T_4_10.lc_trk_g3_6


LogicTile_5_10

 (0 2)  (270 162)  (270 162)  routing T_5_10.glb_netwk_7 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (1 2)  (271 162)  (271 162)  routing T_5_10.glb_netwk_7 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (2 2)  (272 162)  (272 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (278 162)  (278 162)  routing T_5_10.sp4_v_t_36 <X> T_5_10.sp4_h_l_36
 (9 2)  (279 162)  (279 162)  routing T_5_10.sp4_v_t_36 <X> T_5_10.sp4_h_l_36
 (26 2)  (296 162)  (296 162)  routing T_5_10.lc_trk_g3_6 <X> T_5_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (297 162)  (297 162)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 162)  (298 162)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 162)  (299 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (301 162)  (301 162)  routing T_5_10.lc_trk_g2_6 <X> T_5_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 162)  (302 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 162)  (303 162)  routing T_5_10.lc_trk_g2_6 <X> T_5_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (307 162)  (307 162)  LC_1 Logic Functioning bit
 (39 2)  (309 162)  (309 162)  LC_1 Logic Functioning bit
 (40 2)  (310 162)  (310 162)  LC_1 Logic Functioning bit
 (41 2)  (311 162)  (311 162)  LC_1 Logic Functioning bit
 (42 2)  (312 162)  (312 162)  LC_1 Logic Functioning bit
 (43 2)  (313 162)  (313 162)  LC_1 Logic Functioning bit
 (45 2)  (315 162)  (315 162)  LC_1 Logic Functioning bit
 (46 2)  (316 162)  (316 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (322 162)  (322 162)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (270 163)  (270 163)  routing T_5_10.glb_netwk_7 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (26 3)  (296 163)  (296 163)  routing T_5_10.lc_trk_g3_6 <X> T_5_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (297 163)  (297 163)  routing T_5_10.lc_trk_g3_6 <X> T_5_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (298 163)  (298 163)  routing T_5_10.lc_trk_g3_6 <X> T_5_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 163)  (299 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (301 163)  (301 163)  routing T_5_10.lc_trk_g2_6 <X> T_5_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (306 163)  (306 163)  LC_1 Logic Functioning bit
 (37 3)  (307 163)  (307 163)  LC_1 Logic Functioning bit
 (38 3)  (308 163)  (308 163)  LC_1 Logic Functioning bit
 (39 3)  (309 163)  (309 163)  LC_1 Logic Functioning bit
 (40 3)  (310 163)  (310 163)  LC_1 Logic Functioning bit
 (41 3)  (311 163)  (311 163)  LC_1 Logic Functioning bit
 (42 3)  (312 163)  (312 163)  LC_1 Logic Functioning bit
 (43 3)  (313 163)  (313 163)  LC_1 Logic Functioning bit
 (52 3)  (322 163)  (322 163)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (22 11)  (292 171)  (292 171)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (294 171)  (294 171)  routing T_5_10.tnl_op_6 <X> T_5_10.lc_trk_g2_6
 (25 11)  (295 171)  (295 171)  routing T_5_10.tnl_op_6 <X> T_5_10.lc_trk_g2_6
 (15 12)  (285 172)  (285 172)  routing T_5_10.sp4_v_t_28 <X> T_5_10.lc_trk_g3_1
 (16 12)  (286 172)  (286 172)  routing T_5_10.sp4_v_t_28 <X> T_5_10.lc_trk_g3_1
 (17 12)  (287 172)  (287 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (12 14)  (282 174)  (282 174)  routing T_5_10.sp4_v_t_46 <X> T_5_10.sp4_h_l_46
 (11 15)  (281 175)  (281 175)  routing T_5_10.sp4_v_t_46 <X> T_5_10.sp4_h_l_46
 (22 15)  (292 175)  (292 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (293 175)  (293 175)  routing T_5_10.sp4_v_b_46 <X> T_5_10.lc_trk_g3_6
 (24 15)  (294 175)  (294 175)  routing T_5_10.sp4_v_b_46 <X> T_5_10.lc_trk_g3_6


LogicTile_8_10

 (0 2)  (420 162)  (420 162)  routing T_8_10.glb_netwk_7 <X> T_8_10.wire_logic_cluster/lc_7/clk
 (1 2)  (421 162)  (421 162)  routing T_8_10.glb_netwk_7 <X> T_8_10.wire_logic_cluster/lc_7/clk
 (2 2)  (422 162)  (422 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 163)  (420 163)  routing T_8_10.glb_netwk_7 <X> T_8_10.wire_logic_cluster/lc_7/clk
 (1 4)  (421 164)  (421 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (441 164)  (441 164)  routing T_8_10.sp4_h_r_11 <X> T_8_10.lc_trk_g1_3
 (22 4)  (442 164)  (442 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (443 164)  (443 164)  routing T_8_10.sp4_h_r_11 <X> T_8_10.lc_trk_g1_3
 (24 4)  (444 164)  (444 164)  routing T_8_10.sp4_h_r_11 <X> T_8_10.lc_trk_g1_3
 (0 5)  (420 165)  (420 165)  routing T_8_10.lc_trk_g1_3 <X> T_8_10.wire_logic_cluster/lc_7/cen
 (1 5)  (421 165)  (421 165)  routing T_8_10.lc_trk_g1_3 <X> T_8_10.wire_logic_cluster/lc_7/cen
 (17 10)  (437 170)  (437 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (8 11)  (428 171)  (428 171)  routing T_8_10.sp4_h_l_42 <X> T_8_10.sp4_v_t_42
 (12 12)  (432 172)  (432 172)  routing T_8_10.sp4_v_t_46 <X> T_8_10.sp4_h_r_11
 (31 12)  (451 172)  (451 172)  routing T_8_10.lc_trk_g2_5 <X> T_8_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 172)  (452 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 172)  (453 172)  routing T_8_10.lc_trk_g2_5 <X> T_8_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 172)  (456 172)  LC_6 Logic Functioning bit
 (37 12)  (457 172)  (457 172)  LC_6 Logic Functioning bit
 (38 12)  (458 172)  (458 172)  LC_6 Logic Functioning bit
 (39 12)  (459 172)  (459 172)  LC_6 Logic Functioning bit
 (45 12)  (465 172)  (465 172)  LC_6 Logic Functioning bit
 (36 13)  (456 173)  (456 173)  LC_6 Logic Functioning bit
 (37 13)  (457 173)  (457 173)  LC_6 Logic Functioning bit
 (38 13)  (458 173)  (458 173)  LC_6 Logic Functioning bit
 (39 13)  (459 173)  (459 173)  LC_6 Logic Functioning bit
 (44 13)  (464 173)  (464 173)  LC_6 Logic Functioning bit
 (0 14)  (420 174)  (420 174)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 174)  (421 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (420 175)  (420 175)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_logic_cluster/lc_7/s_r


LogicTile_9_10

 (0 2)  (474 162)  (474 162)  routing T_9_10.glb_netwk_7 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (1 2)  (475 162)  (475 162)  routing T_9_10.glb_netwk_7 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (2 2)  (476 162)  (476 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (474 163)  (474 163)  routing T_9_10.glb_netwk_7 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (0 4)  (474 164)  (474 164)  routing T_9_10.lc_trk_g3_3 <X> T_9_10.wire_logic_cluster/lc_7/cen
 (1 4)  (475 164)  (475 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (474 165)  (474 165)  routing T_9_10.lc_trk_g3_3 <X> T_9_10.wire_logic_cluster/lc_7/cen
 (1 5)  (475 165)  (475 165)  routing T_9_10.lc_trk_g3_3 <X> T_9_10.wire_logic_cluster/lc_7/cen
 (22 12)  (496 172)  (496 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (22 13)  (496 173)  (496 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (499 173)  (499 173)  routing T_9_10.sp4_r_v_b_42 <X> T_9_10.lc_trk_g3_2
 (0 14)  (474 174)  (474 174)  routing T_9_10.glb_netwk_6 <X> T_9_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 174)  (475 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (36 14)  (510 174)  (510 174)  LC_7 Logic Functioning bit
 (38 14)  (512 174)  (512 174)  LC_7 Logic Functioning bit
 (41 14)  (515 174)  (515 174)  LC_7 Logic Functioning bit
 (43 14)  (517 174)  (517 174)  LC_7 Logic Functioning bit
 (45 14)  (519 174)  (519 174)  LC_7 Logic Functioning bit
 (0 15)  (474 175)  (474 175)  routing T_9_10.glb_netwk_6 <X> T_9_10.wire_logic_cluster/lc_7/s_r
 (26 15)  (500 175)  (500 175)  routing T_9_10.lc_trk_g3_2 <X> T_9_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (501 175)  (501 175)  routing T_9_10.lc_trk_g3_2 <X> T_9_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (502 175)  (502 175)  routing T_9_10.lc_trk_g3_2 <X> T_9_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 175)  (503 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (511 175)  (511 175)  LC_7 Logic Functioning bit
 (39 15)  (513 175)  (513 175)  LC_7 Logic Functioning bit
 (40 15)  (514 175)  (514 175)  LC_7 Logic Functioning bit
 (42 15)  (516 175)  (516 175)  LC_7 Logic Functioning bit
 (44 15)  (518 175)  (518 175)  LC_7 Logic Functioning bit


LogicTile_10_10

 (19 6)  (547 166)  (547 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_15_10

 (3 1)  (805 161)  (805 161)  routing T_15_10.sp12_h_l_23 <X> T_15_10.sp12_v_b_0


IpCon_Tile_0_9

 (36 0)  (36 144)  (36 144)  LC_0 Logic Functioning bit
 (37 0)  (37 144)  (37 144)  LC_0 Logic Functioning bit
 (42 0)  (42 144)  (42 144)  LC_0 Logic Functioning bit
 (43 0)  (43 144)  (43 144)  LC_0 Logic Functioning bit
 (50 0)  (50 144)  (50 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 145)  (36 145)  LC_0 Logic Functioning bit
 (37 1)  (37 145)  (37 145)  LC_0 Logic Functioning bit
 (42 1)  (42 145)  (42 145)  LC_0 Logic Functioning bit
 (43 1)  (43 145)  (43 145)  LC_0 Logic Functioning bit
 (36 2)  (36 146)  (36 146)  LC_1 Logic Functioning bit
 (37 2)  (37 146)  (37 146)  LC_1 Logic Functioning bit
 (42 2)  (42 146)  (42 146)  LC_1 Logic Functioning bit
 (43 2)  (43 146)  (43 146)  LC_1 Logic Functioning bit
 (50 2)  (50 146)  (50 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 147)  (36 147)  LC_1 Logic Functioning bit
 (37 3)  (37 147)  (37 147)  LC_1 Logic Functioning bit
 (42 3)  (42 147)  (42 147)  LC_1 Logic Functioning bit
 (43 3)  (43 147)  (43 147)  LC_1 Logic Functioning bit
 (36 4)  (36 148)  (36 148)  LC_2 Logic Functioning bit
 (37 4)  (37 148)  (37 148)  LC_2 Logic Functioning bit
 (42 4)  (42 148)  (42 148)  LC_2 Logic Functioning bit
 (43 4)  (43 148)  (43 148)  LC_2 Logic Functioning bit
 (50 4)  (50 148)  (50 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 149)  (36 149)  LC_2 Logic Functioning bit
 (37 5)  (37 149)  (37 149)  LC_2 Logic Functioning bit
 (42 5)  (42 149)  (42 149)  LC_2 Logic Functioning bit
 (43 5)  (43 149)  (43 149)  LC_2 Logic Functioning bit
 (36 6)  (36 150)  (36 150)  LC_3 Logic Functioning bit
 (37 6)  (37 150)  (37 150)  LC_3 Logic Functioning bit
 (42 6)  (42 150)  (42 150)  LC_3 Logic Functioning bit
 (43 6)  (43 150)  (43 150)  LC_3 Logic Functioning bit
 (50 6)  (50 150)  (50 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 151)  (36 151)  LC_3 Logic Functioning bit
 (37 7)  (37 151)  (37 151)  LC_3 Logic Functioning bit
 (42 7)  (42 151)  (42 151)  LC_3 Logic Functioning bit
 (43 7)  (43 151)  (43 151)  LC_3 Logic Functioning bit
 (36 8)  (36 152)  (36 152)  LC_4 Logic Functioning bit
 (37 8)  (37 152)  (37 152)  LC_4 Logic Functioning bit
 (42 8)  (42 152)  (42 152)  LC_4 Logic Functioning bit
 (43 8)  (43 152)  (43 152)  LC_4 Logic Functioning bit
 (50 8)  (50 152)  (50 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 153)  (36 153)  LC_4 Logic Functioning bit
 (37 9)  (37 153)  (37 153)  LC_4 Logic Functioning bit
 (42 9)  (42 153)  (42 153)  LC_4 Logic Functioning bit
 (43 9)  (43 153)  (43 153)  LC_4 Logic Functioning bit
 (36 10)  (36 154)  (36 154)  LC_5 Logic Functioning bit
 (37 10)  (37 154)  (37 154)  LC_5 Logic Functioning bit
 (42 10)  (42 154)  (42 154)  LC_5 Logic Functioning bit
 (43 10)  (43 154)  (43 154)  LC_5 Logic Functioning bit
 (50 10)  (50 154)  (50 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 155)  (36 155)  LC_5 Logic Functioning bit
 (37 11)  (37 155)  (37 155)  LC_5 Logic Functioning bit
 (42 11)  (42 155)  (42 155)  LC_5 Logic Functioning bit
 (43 11)  (43 155)  (43 155)  LC_5 Logic Functioning bit
 (36 12)  (36 156)  (36 156)  LC_6 Logic Functioning bit
 (37 12)  (37 156)  (37 156)  LC_6 Logic Functioning bit
 (42 12)  (42 156)  (42 156)  LC_6 Logic Functioning bit
 (43 12)  (43 156)  (43 156)  LC_6 Logic Functioning bit
 (50 12)  (50 156)  (50 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 157)  (36 157)  LC_6 Logic Functioning bit
 (37 13)  (37 157)  (37 157)  LC_6 Logic Functioning bit
 (42 13)  (42 157)  (42 157)  LC_6 Logic Functioning bit
 (43 13)  (43 157)  (43 157)  LC_6 Logic Functioning bit
 (36 14)  (36 158)  (36 158)  LC_7 Logic Functioning bit
 (37 14)  (37 158)  (37 158)  LC_7 Logic Functioning bit
 (42 14)  (42 158)  (42 158)  LC_7 Logic Functioning bit
 (43 14)  (43 158)  (43 158)  LC_7 Logic Functioning bit
 (50 14)  (50 158)  (50 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 159)  (36 159)  LC_7 Logic Functioning bit
 (37 15)  (37 159)  (37 159)  LC_7 Logic Functioning bit
 (42 15)  (42 159)  (42 159)  LC_7 Logic Functioning bit
 (43 15)  (43 159)  (43 159)  LC_7 Logic Functioning bit


LogicTile_1_9

 (31 0)  (85 144)  (85 144)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 144)  (86 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 144)  (87 144)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 144)  (88 144)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 144)  (90 144)  LC_0 Logic Functioning bit
 (37 0)  (91 144)  (91 144)  LC_0 Logic Functioning bit
 (38 0)  (92 144)  (92 144)  LC_0 Logic Functioning bit
 (39 0)  (93 144)  (93 144)  LC_0 Logic Functioning bit
 (45 0)  (99 144)  (99 144)  LC_0 Logic Functioning bit
 (53 0)  (107 144)  (107 144)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (31 1)  (85 145)  (85 145)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (90 145)  (90 145)  LC_0 Logic Functioning bit
 (37 1)  (91 145)  (91 145)  LC_0 Logic Functioning bit
 (38 1)  (92 145)  (92 145)  LC_0 Logic Functioning bit
 (39 1)  (93 145)  (93 145)  LC_0 Logic Functioning bit
 (44 1)  (98 145)  (98 145)  LC_0 Logic Functioning bit
 (0 2)  (54 146)  (54 146)  routing T_1_9.glb_netwk_7 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (1 2)  (55 146)  (55 146)  routing T_1_9.glb_netwk_7 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (2 2)  (56 146)  (56 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (85 146)  (85 146)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 146)  (86 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 146)  (87 146)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 146)  (90 146)  LC_1 Logic Functioning bit
 (37 2)  (91 146)  (91 146)  LC_1 Logic Functioning bit
 (38 2)  (92 146)  (92 146)  LC_1 Logic Functioning bit
 (39 2)  (93 146)  (93 146)  LC_1 Logic Functioning bit
 (45 2)  (99 146)  (99 146)  LC_1 Logic Functioning bit
 (0 3)  (54 147)  (54 147)  routing T_1_9.glb_netwk_7 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (31 3)  (85 147)  (85 147)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 147)  (90 147)  LC_1 Logic Functioning bit
 (37 3)  (91 147)  (91 147)  LC_1 Logic Functioning bit
 (38 3)  (92 147)  (92 147)  LC_1 Logic Functioning bit
 (39 3)  (93 147)  (93 147)  LC_1 Logic Functioning bit
 (44 3)  (98 147)  (98 147)  LC_1 Logic Functioning bit
 (53 3)  (107 147)  (107 147)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (54 148)  (54 148)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_7/cen
 (1 4)  (55 148)  (55 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (85 148)  (85 148)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 148)  (86 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 148)  (87 148)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 148)  (90 148)  LC_2 Logic Functioning bit
 (37 4)  (91 148)  (91 148)  LC_2 Logic Functioning bit
 (38 4)  (92 148)  (92 148)  LC_2 Logic Functioning bit
 (39 4)  (93 148)  (93 148)  LC_2 Logic Functioning bit
 (45 4)  (99 148)  (99 148)  LC_2 Logic Functioning bit
 (52 4)  (106 148)  (106 148)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (55 149)  (55 149)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_7/cen
 (31 5)  (85 149)  (85 149)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 149)  (90 149)  LC_2 Logic Functioning bit
 (37 5)  (91 149)  (91 149)  LC_2 Logic Functioning bit
 (38 5)  (92 149)  (92 149)  LC_2 Logic Functioning bit
 (39 5)  (93 149)  (93 149)  LC_2 Logic Functioning bit
 (44 5)  (98 149)  (98 149)  LC_2 Logic Functioning bit
 (31 6)  (85 150)  (85 150)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 150)  (86 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 150)  (87 150)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 150)  (88 150)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 150)  (90 150)  LC_3 Logic Functioning bit
 (37 6)  (91 150)  (91 150)  LC_3 Logic Functioning bit
 (38 6)  (92 150)  (92 150)  LC_3 Logic Functioning bit
 (39 6)  (93 150)  (93 150)  LC_3 Logic Functioning bit
 (45 6)  (99 150)  (99 150)  LC_3 Logic Functioning bit
 (36 7)  (90 151)  (90 151)  LC_3 Logic Functioning bit
 (37 7)  (91 151)  (91 151)  LC_3 Logic Functioning bit
 (38 7)  (92 151)  (92 151)  LC_3 Logic Functioning bit
 (39 7)  (93 151)  (93 151)  LC_3 Logic Functioning bit
 (44 7)  (98 151)  (98 151)  LC_3 Logic Functioning bit
 (53 7)  (107 151)  (107 151)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 9)  (76 153)  (76 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (77 153)  (77 153)  routing T_1_9.sp4_h_l_15 <X> T_1_9.lc_trk_g2_2
 (24 9)  (78 153)  (78 153)  routing T_1_9.sp4_h_l_15 <X> T_1_9.lc_trk_g2_2
 (25 9)  (79 153)  (79 153)  routing T_1_9.sp4_h_l_15 <X> T_1_9.lc_trk_g2_2
 (22 10)  (76 154)  (76 154)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (78 154)  (78 154)  routing T_1_9.tnl_op_7 <X> T_1_9.lc_trk_g2_7
 (21 11)  (75 155)  (75 155)  routing T_1_9.tnl_op_7 <X> T_1_9.lc_trk_g2_7
 (22 11)  (76 155)  (76 155)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (78 155)  (78 155)  routing T_1_9.tnl_op_6 <X> T_1_9.lc_trk_g2_6
 (25 11)  (79 155)  (79 155)  routing T_1_9.tnl_op_6 <X> T_1_9.lc_trk_g2_6
 (0 14)  (54 158)  (54 158)  routing T_1_9.glb_netwk_6 <X> T_1_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 158)  (55 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (69 158)  (69 158)  routing T_1_9.sp4_v_t_32 <X> T_1_9.lc_trk_g3_5
 (16 14)  (70 158)  (70 158)  routing T_1_9.sp4_v_t_32 <X> T_1_9.lc_trk_g3_5
 (17 14)  (71 158)  (71 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (79 158)  (79 158)  routing T_1_9.sp4_v_b_38 <X> T_1_9.lc_trk_g3_6
 (0 15)  (54 159)  (54 159)  routing T_1_9.glb_netwk_6 <X> T_1_9.wire_logic_cluster/lc_7/s_r
 (22 15)  (76 159)  (76 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (77 159)  (77 159)  routing T_1_9.sp4_v_b_38 <X> T_1_9.lc_trk_g3_6
 (25 15)  (79 159)  (79 159)  routing T_1_9.sp4_v_b_38 <X> T_1_9.lc_trk_g3_6


LogicTile_3_9

 (12 2)  (174 146)  (174 146)  routing T_3_9.sp4_v_t_45 <X> T_3_9.sp4_h_l_39
 (11 3)  (173 147)  (173 147)  routing T_3_9.sp4_v_t_45 <X> T_3_9.sp4_h_l_39
 (13 3)  (175 147)  (175 147)  routing T_3_9.sp4_v_t_45 <X> T_3_9.sp4_h_l_39


LogicTile_8_9

 (3 14)  (423 158)  (423 158)  routing T_8_9.sp12_v_b_1 <X> T_8_9.sp12_v_t_22


IpCon_Tile_25_9

 (36 0)  (1366 144)  (1366 144)  LC_0 Logic Functioning bit
 (37 0)  (1367 144)  (1367 144)  LC_0 Logic Functioning bit
 (42 0)  (1372 144)  (1372 144)  LC_0 Logic Functioning bit
 (43 0)  (1373 144)  (1373 144)  LC_0 Logic Functioning bit
 (50 0)  (1380 144)  (1380 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 145)  (1366 145)  LC_0 Logic Functioning bit
 (37 1)  (1367 145)  (1367 145)  LC_0 Logic Functioning bit
 (42 1)  (1372 145)  (1372 145)  LC_0 Logic Functioning bit
 (43 1)  (1373 145)  (1373 145)  LC_0 Logic Functioning bit
 (36 2)  (1366 146)  (1366 146)  LC_1 Logic Functioning bit
 (37 2)  (1367 146)  (1367 146)  LC_1 Logic Functioning bit
 (42 2)  (1372 146)  (1372 146)  LC_1 Logic Functioning bit
 (43 2)  (1373 146)  (1373 146)  LC_1 Logic Functioning bit
 (50 2)  (1380 146)  (1380 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 147)  (1366 147)  LC_1 Logic Functioning bit
 (37 3)  (1367 147)  (1367 147)  LC_1 Logic Functioning bit
 (42 3)  (1372 147)  (1372 147)  LC_1 Logic Functioning bit
 (43 3)  (1373 147)  (1373 147)  LC_1 Logic Functioning bit
 (36 4)  (1366 148)  (1366 148)  LC_2 Logic Functioning bit
 (37 4)  (1367 148)  (1367 148)  LC_2 Logic Functioning bit
 (42 4)  (1372 148)  (1372 148)  LC_2 Logic Functioning bit
 (43 4)  (1373 148)  (1373 148)  LC_2 Logic Functioning bit
 (50 4)  (1380 148)  (1380 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 149)  (1366 149)  LC_2 Logic Functioning bit
 (37 5)  (1367 149)  (1367 149)  LC_2 Logic Functioning bit
 (42 5)  (1372 149)  (1372 149)  LC_2 Logic Functioning bit
 (43 5)  (1373 149)  (1373 149)  LC_2 Logic Functioning bit
 (36 6)  (1366 150)  (1366 150)  LC_3 Logic Functioning bit
 (37 6)  (1367 150)  (1367 150)  LC_3 Logic Functioning bit
 (42 6)  (1372 150)  (1372 150)  LC_3 Logic Functioning bit
 (43 6)  (1373 150)  (1373 150)  LC_3 Logic Functioning bit
 (50 6)  (1380 150)  (1380 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 151)  (1366 151)  LC_3 Logic Functioning bit
 (37 7)  (1367 151)  (1367 151)  LC_3 Logic Functioning bit
 (42 7)  (1372 151)  (1372 151)  LC_3 Logic Functioning bit
 (43 7)  (1373 151)  (1373 151)  LC_3 Logic Functioning bit
 (36 8)  (1366 152)  (1366 152)  LC_4 Logic Functioning bit
 (37 8)  (1367 152)  (1367 152)  LC_4 Logic Functioning bit
 (42 8)  (1372 152)  (1372 152)  LC_4 Logic Functioning bit
 (43 8)  (1373 152)  (1373 152)  LC_4 Logic Functioning bit
 (50 8)  (1380 152)  (1380 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 153)  (1366 153)  LC_4 Logic Functioning bit
 (37 9)  (1367 153)  (1367 153)  LC_4 Logic Functioning bit
 (42 9)  (1372 153)  (1372 153)  LC_4 Logic Functioning bit
 (43 9)  (1373 153)  (1373 153)  LC_4 Logic Functioning bit
 (36 10)  (1366 154)  (1366 154)  LC_5 Logic Functioning bit
 (37 10)  (1367 154)  (1367 154)  LC_5 Logic Functioning bit
 (42 10)  (1372 154)  (1372 154)  LC_5 Logic Functioning bit
 (43 10)  (1373 154)  (1373 154)  LC_5 Logic Functioning bit
 (50 10)  (1380 154)  (1380 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 155)  (1366 155)  LC_5 Logic Functioning bit
 (37 11)  (1367 155)  (1367 155)  LC_5 Logic Functioning bit
 (42 11)  (1372 155)  (1372 155)  LC_5 Logic Functioning bit
 (43 11)  (1373 155)  (1373 155)  LC_5 Logic Functioning bit
 (36 12)  (1366 156)  (1366 156)  LC_6 Logic Functioning bit
 (37 12)  (1367 156)  (1367 156)  LC_6 Logic Functioning bit
 (42 12)  (1372 156)  (1372 156)  LC_6 Logic Functioning bit
 (43 12)  (1373 156)  (1373 156)  LC_6 Logic Functioning bit
 (50 12)  (1380 156)  (1380 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 157)  (1366 157)  LC_6 Logic Functioning bit
 (37 13)  (1367 157)  (1367 157)  LC_6 Logic Functioning bit
 (42 13)  (1372 157)  (1372 157)  LC_6 Logic Functioning bit
 (43 13)  (1373 157)  (1373 157)  LC_6 Logic Functioning bit
 (36 14)  (1366 158)  (1366 158)  LC_7 Logic Functioning bit
 (37 14)  (1367 158)  (1367 158)  LC_7 Logic Functioning bit
 (42 14)  (1372 158)  (1372 158)  LC_7 Logic Functioning bit
 (43 14)  (1373 158)  (1373 158)  LC_7 Logic Functioning bit
 (50 14)  (1380 158)  (1380 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 159)  (1366 159)  LC_7 Logic Functioning bit
 (37 15)  (1367 159)  (1367 159)  LC_7 Logic Functioning bit
 (42 15)  (1372 159)  (1372 159)  LC_7 Logic Functioning bit
 (43 15)  (1373 159)  (1373 159)  LC_7 Logic Functioning bit


LogicTile_3_8

 (6 12)  (168 140)  (168 140)  routing T_3_8.sp4_v_t_43 <X> T_3_8.sp4_v_b_9
 (5 13)  (167 141)  (167 141)  routing T_3_8.sp4_v_t_43 <X> T_3_8.sp4_v_b_9


LogicTile_4_7

 (3 4)  (219 116)  (219 116)  routing T_4_7.sp12_v_t_23 <X> T_4_7.sp12_h_r_0


LogicTile_12_7

 (2 8)  (638 120)  (638 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_7

 (4 12)  (806 124)  (806 124)  routing T_15_7.sp4_h_l_44 <X> T_15_7.sp4_v_b_9
 (5 13)  (807 125)  (807 125)  routing T_15_7.sp4_h_l_44 <X> T_15_7.sp4_v_b_9


RAM_Tile_6_6

 (11 12)  (335 108)  (335 108)  routing T_6_6.sp4_v_t_38 <X> T_6_6.sp4_v_b_11
 (13 12)  (337 108)  (337 108)  routing T_6_6.sp4_v_t_38 <X> T_6_6.sp4_v_b_11


DSP_Tile_0_5



LogicTile_1_5

 (7 14)  (61 94)  (61 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (61 95)  (61 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_2_5

 (7 14)  (115 94)  (115 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (115 95)  (115 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_3_5

 (7 14)  (169 94)  (169 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (169 95)  (169 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_4_5

 (7 14)  (223 94)  (223 94)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_5_5

 (7 14)  (277 94)  (277 94)  Column buffer control bit: LH_colbuf_cntl_7



RAM_Tile_6_5



LogicTile_7_5



LogicTile_8_5

 (7 14)  (427 94)  (427 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (427 95)  (427 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_9_5

 (7 14)  (481 94)  (481 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (481 95)  (481 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_5



LogicTile_11_5



LogicTile_12_5



LogicTile_13_5



LogicTile_14_5



LogicTile_15_5



LogicTile_16_5



LogicTile_17_5



LogicTile_18_5



RAM_Tile_19_5



LogicTile_20_5



LogicTile_21_5



LogicTile_22_5



LogicTile_23_5



LogicTile_24_5



DSP_Tile_25_5



IpCon_Tile_0_4

 (36 0)  (36 64)  (36 64)  LC_0 Logic Functioning bit
 (37 0)  (37 64)  (37 64)  LC_0 Logic Functioning bit
 (42 0)  (42 64)  (42 64)  LC_0 Logic Functioning bit
 (43 0)  (43 64)  (43 64)  LC_0 Logic Functioning bit
 (50 0)  (50 64)  (50 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 65)  (36 65)  LC_0 Logic Functioning bit
 (37 1)  (37 65)  (37 65)  LC_0 Logic Functioning bit
 (42 1)  (42 65)  (42 65)  LC_0 Logic Functioning bit
 (43 1)  (43 65)  (43 65)  LC_0 Logic Functioning bit
 (36 2)  (36 66)  (36 66)  LC_1 Logic Functioning bit
 (37 2)  (37 66)  (37 66)  LC_1 Logic Functioning bit
 (42 2)  (42 66)  (42 66)  LC_1 Logic Functioning bit
 (43 2)  (43 66)  (43 66)  LC_1 Logic Functioning bit
 (50 2)  (50 66)  (50 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 67)  (36 67)  LC_1 Logic Functioning bit
 (37 3)  (37 67)  (37 67)  LC_1 Logic Functioning bit
 (42 3)  (42 67)  (42 67)  LC_1 Logic Functioning bit
 (43 3)  (43 67)  (43 67)  LC_1 Logic Functioning bit
 (36 4)  (36 68)  (36 68)  LC_2 Logic Functioning bit
 (37 4)  (37 68)  (37 68)  LC_2 Logic Functioning bit
 (42 4)  (42 68)  (42 68)  LC_2 Logic Functioning bit
 (43 4)  (43 68)  (43 68)  LC_2 Logic Functioning bit
 (50 4)  (50 68)  (50 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 69)  (36 69)  LC_2 Logic Functioning bit
 (37 5)  (37 69)  (37 69)  LC_2 Logic Functioning bit
 (42 5)  (42 69)  (42 69)  LC_2 Logic Functioning bit
 (43 5)  (43 69)  (43 69)  LC_2 Logic Functioning bit
 (36 6)  (36 70)  (36 70)  LC_3 Logic Functioning bit
 (37 6)  (37 70)  (37 70)  LC_3 Logic Functioning bit
 (42 6)  (42 70)  (42 70)  LC_3 Logic Functioning bit
 (43 6)  (43 70)  (43 70)  LC_3 Logic Functioning bit
 (50 6)  (50 70)  (50 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 71)  (36 71)  LC_3 Logic Functioning bit
 (37 7)  (37 71)  (37 71)  LC_3 Logic Functioning bit
 (42 7)  (42 71)  (42 71)  LC_3 Logic Functioning bit
 (43 7)  (43 71)  (43 71)  LC_3 Logic Functioning bit
 (36 8)  (36 72)  (36 72)  LC_4 Logic Functioning bit
 (37 8)  (37 72)  (37 72)  LC_4 Logic Functioning bit
 (42 8)  (42 72)  (42 72)  LC_4 Logic Functioning bit
 (43 8)  (43 72)  (43 72)  LC_4 Logic Functioning bit
 (50 8)  (50 72)  (50 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 73)  (36 73)  LC_4 Logic Functioning bit
 (37 9)  (37 73)  (37 73)  LC_4 Logic Functioning bit
 (42 9)  (42 73)  (42 73)  LC_4 Logic Functioning bit
 (43 9)  (43 73)  (43 73)  LC_4 Logic Functioning bit
 (36 10)  (36 74)  (36 74)  LC_5 Logic Functioning bit
 (37 10)  (37 74)  (37 74)  LC_5 Logic Functioning bit
 (42 10)  (42 74)  (42 74)  LC_5 Logic Functioning bit
 (43 10)  (43 74)  (43 74)  LC_5 Logic Functioning bit
 (50 10)  (50 74)  (50 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 75)  (36 75)  LC_5 Logic Functioning bit
 (37 11)  (37 75)  (37 75)  LC_5 Logic Functioning bit
 (42 11)  (42 75)  (42 75)  LC_5 Logic Functioning bit
 (43 11)  (43 75)  (43 75)  LC_5 Logic Functioning bit
 (36 12)  (36 76)  (36 76)  LC_6 Logic Functioning bit
 (37 12)  (37 76)  (37 76)  LC_6 Logic Functioning bit
 (42 12)  (42 76)  (42 76)  LC_6 Logic Functioning bit
 (43 12)  (43 76)  (43 76)  LC_6 Logic Functioning bit
 (50 12)  (50 76)  (50 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 77)  (36 77)  LC_6 Logic Functioning bit
 (37 13)  (37 77)  (37 77)  LC_6 Logic Functioning bit
 (42 13)  (42 77)  (42 77)  LC_6 Logic Functioning bit
 (43 13)  (43 77)  (43 77)  LC_6 Logic Functioning bit
 (36 14)  (36 78)  (36 78)  LC_7 Logic Functioning bit
 (37 14)  (37 78)  (37 78)  LC_7 Logic Functioning bit
 (42 14)  (42 78)  (42 78)  LC_7 Logic Functioning bit
 (43 14)  (43 78)  (43 78)  LC_7 Logic Functioning bit
 (50 14)  (50 78)  (50 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 79)  (36 79)  LC_7 Logic Functioning bit
 (37 15)  (37 79)  (37 79)  LC_7 Logic Functioning bit
 (42 15)  (42 79)  (42 79)  LC_7 Logic Functioning bit
 (43 15)  (43 79)  (43 79)  LC_7 Logic Functioning bit


LogicTile_1_4



LogicTile_2_4



LogicTile_3_4

 (6 0)  (168 64)  (168 64)  routing T_3_4.sp4_v_t_44 <X> T_3_4.sp4_v_b_0
 (5 1)  (167 65)  (167 65)  routing T_3_4.sp4_v_t_44 <X> T_3_4.sp4_v_b_0


LogicTile_4_4



LogicTile_5_4



RAM_Tile_6_4



LogicTile_7_4

 (7 14)  (373 78)  (373 78)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_8_4

 (7 14)  (427 78)  (427 78)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_9_4

 (7 14)  (481 78)  (481 78)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_10_4



LogicTile_11_4



LogicTile_12_4

 (7 15)  (643 79)  (643 79)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_4



LogicTile_14_4



LogicTile_15_4



LogicTile_16_4



LogicTile_17_4



LogicTile_18_4



RAM_Tile_19_4



LogicTile_20_4



LogicTile_21_4



LogicTile_22_4



LogicTile_23_4



LogicTile_24_4



IpCon_Tile_25_4

 (36 0)  (1366 64)  (1366 64)  LC_0 Logic Functioning bit
 (37 0)  (1367 64)  (1367 64)  LC_0 Logic Functioning bit
 (42 0)  (1372 64)  (1372 64)  LC_0 Logic Functioning bit
 (43 0)  (1373 64)  (1373 64)  LC_0 Logic Functioning bit
 (50 0)  (1380 64)  (1380 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 65)  (1366 65)  LC_0 Logic Functioning bit
 (37 1)  (1367 65)  (1367 65)  LC_0 Logic Functioning bit
 (42 1)  (1372 65)  (1372 65)  LC_0 Logic Functioning bit
 (43 1)  (1373 65)  (1373 65)  LC_0 Logic Functioning bit
 (36 2)  (1366 66)  (1366 66)  LC_1 Logic Functioning bit
 (37 2)  (1367 66)  (1367 66)  LC_1 Logic Functioning bit
 (42 2)  (1372 66)  (1372 66)  LC_1 Logic Functioning bit
 (43 2)  (1373 66)  (1373 66)  LC_1 Logic Functioning bit
 (50 2)  (1380 66)  (1380 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 67)  (1366 67)  LC_1 Logic Functioning bit
 (37 3)  (1367 67)  (1367 67)  LC_1 Logic Functioning bit
 (42 3)  (1372 67)  (1372 67)  LC_1 Logic Functioning bit
 (43 3)  (1373 67)  (1373 67)  LC_1 Logic Functioning bit
 (36 4)  (1366 68)  (1366 68)  LC_2 Logic Functioning bit
 (37 4)  (1367 68)  (1367 68)  LC_2 Logic Functioning bit
 (42 4)  (1372 68)  (1372 68)  LC_2 Logic Functioning bit
 (43 4)  (1373 68)  (1373 68)  LC_2 Logic Functioning bit
 (50 4)  (1380 68)  (1380 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 69)  (1366 69)  LC_2 Logic Functioning bit
 (37 5)  (1367 69)  (1367 69)  LC_2 Logic Functioning bit
 (42 5)  (1372 69)  (1372 69)  LC_2 Logic Functioning bit
 (43 5)  (1373 69)  (1373 69)  LC_2 Logic Functioning bit
 (36 6)  (1366 70)  (1366 70)  LC_3 Logic Functioning bit
 (37 6)  (1367 70)  (1367 70)  LC_3 Logic Functioning bit
 (42 6)  (1372 70)  (1372 70)  LC_3 Logic Functioning bit
 (43 6)  (1373 70)  (1373 70)  LC_3 Logic Functioning bit
 (50 6)  (1380 70)  (1380 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 71)  (1366 71)  LC_3 Logic Functioning bit
 (37 7)  (1367 71)  (1367 71)  LC_3 Logic Functioning bit
 (42 7)  (1372 71)  (1372 71)  LC_3 Logic Functioning bit
 (43 7)  (1373 71)  (1373 71)  LC_3 Logic Functioning bit
 (36 8)  (1366 72)  (1366 72)  LC_4 Logic Functioning bit
 (37 8)  (1367 72)  (1367 72)  LC_4 Logic Functioning bit
 (42 8)  (1372 72)  (1372 72)  LC_4 Logic Functioning bit
 (43 8)  (1373 72)  (1373 72)  LC_4 Logic Functioning bit
 (50 8)  (1380 72)  (1380 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 73)  (1366 73)  LC_4 Logic Functioning bit
 (37 9)  (1367 73)  (1367 73)  LC_4 Logic Functioning bit
 (42 9)  (1372 73)  (1372 73)  LC_4 Logic Functioning bit
 (43 9)  (1373 73)  (1373 73)  LC_4 Logic Functioning bit
 (36 10)  (1366 74)  (1366 74)  LC_5 Logic Functioning bit
 (37 10)  (1367 74)  (1367 74)  LC_5 Logic Functioning bit
 (42 10)  (1372 74)  (1372 74)  LC_5 Logic Functioning bit
 (43 10)  (1373 74)  (1373 74)  LC_5 Logic Functioning bit
 (50 10)  (1380 74)  (1380 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 75)  (1366 75)  LC_5 Logic Functioning bit
 (37 11)  (1367 75)  (1367 75)  LC_5 Logic Functioning bit
 (42 11)  (1372 75)  (1372 75)  LC_5 Logic Functioning bit
 (43 11)  (1373 75)  (1373 75)  LC_5 Logic Functioning bit
 (36 12)  (1366 76)  (1366 76)  LC_6 Logic Functioning bit
 (37 12)  (1367 76)  (1367 76)  LC_6 Logic Functioning bit
 (42 12)  (1372 76)  (1372 76)  LC_6 Logic Functioning bit
 (43 12)  (1373 76)  (1373 76)  LC_6 Logic Functioning bit
 (50 12)  (1380 76)  (1380 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 77)  (1366 77)  LC_6 Logic Functioning bit
 (37 13)  (1367 77)  (1367 77)  LC_6 Logic Functioning bit
 (42 13)  (1372 77)  (1372 77)  LC_6 Logic Functioning bit
 (43 13)  (1373 77)  (1373 77)  LC_6 Logic Functioning bit
 (36 14)  (1366 78)  (1366 78)  LC_7 Logic Functioning bit
 (37 14)  (1367 78)  (1367 78)  LC_7 Logic Functioning bit
 (42 14)  (1372 78)  (1372 78)  LC_7 Logic Functioning bit
 (43 14)  (1373 78)  (1373 78)  LC_7 Logic Functioning bit
 (50 14)  (1380 78)  (1380 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 79)  (1366 79)  LC_7 Logic Functioning bit
 (37 15)  (1367 79)  (1367 79)  LC_7 Logic Functioning bit
 (42 15)  (1372 79)  (1372 79)  LC_7 Logic Functioning bit
 (43 15)  (1373 79)  (1373 79)  LC_7 Logic Functioning bit


IpCon_Tile_0_3

 (36 0)  (36 48)  (36 48)  LC_0 Logic Functioning bit
 (37 0)  (37 48)  (37 48)  LC_0 Logic Functioning bit
 (42 0)  (42 48)  (42 48)  LC_0 Logic Functioning bit
 (43 0)  (43 48)  (43 48)  LC_0 Logic Functioning bit
 (50 0)  (50 48)  (50 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 49)  (36 49)  LC_0 Logic Functioning bit
 (37 1)  (37 49)  (37 49)  LC_0 Logic Functioning bit
 (42 1)  (42 49)  (42 49)  LC_0 Logic Functioning bit
 (43 1)  (43 49)  (43 49)  LC_0 Logic Functioning bit
 (36 2)  (36 50)  (36 50)  LC_1 Logic Functioning bit
 (37 2)  (37 50)  (37 50)  LC_1 Logic Functioning bit
 (42 2)  (42 50)  (42 50)  LC_1 Logic Functioning bit
 (43 2)  (43 50)  (43 50)  LC_1 Logic Functioning bit
 (50 2)  (50 50)  (50 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 51)  (36 51)  LC_1 Logic Functioning bit
 (37 3)  (37 51)  (37 51)  LC_1 Logic Functioning bit
 (42 3)  (42 51)  (42 51)  LC_1 Logic Functioning bit
 (43 3)  (43 51)  (43 51)  LC_1 Logic Functioning bit
 (36 4)  (36 52)  (36 52)  LC_2 Logic Functioning bit
 (37 4)  (37 52)  (37 52)  LC_2 Logic Functioning bit
 (42 4)  (42 52)  (42 52)  LC_2 Logic Functioning bit
 (43 4)  (43 52)  (43 52)  LC_2 Logic Functioning bit
 (50 4)  (50 52)  (50 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 53)  (36 53)  LC_2 Logic Functioning bit
 (37 5)  (37 53)  (37 53)  LC_2 Logic Functioning bit
 (42 5)  (42 53)  (42 53)  LC_2 Logic Functioning bit
 (43 5)  (43 53)  (43 53)  LC_2 Logic Functioning bit
 (36 6)  (36 54)  (36 54)  LC_3 Logic Functioning bit
 (37 6)  (37 54)  (37 54)  LC_3 Logic Functioning bit
 (42 6)  (42 54)  (42 54)  LC_3 Logic Functioning bit
 (43 6)  (43 54)  (43 54)  LC_3 Logic Functioning bit
 (50 6)  (50 54)  (50 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 55)  (36 55)  LC_3 Logic Functioning bit
 (37 7)  (37 55)  (37 55)  LC_3 Logic Functioning bit
 (42 7)  (42 55)  (42 55)  LC_3 Logic Functioning bit
 (43 7)  (43 55)  (43 55)  LC_3 Logic Functioning bit
 (36 8)  (36 56)  (36 56)  LC_4 Logic Functioning bit
 (37 8)  (37 56)  (37 56)  LC_4 Logic Functioning bit
 (42 8)  (42 56)  (42 56)  LC_4 Logic Functioning bit
 (43 8)  (43 56)  (43 56)  LC_4 Logic Functioning bit
 (50 8)  (50 56)  (50 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 57)  (36 57)  LC_4 Logic Functioning bit
 (37 9)  (37 57)  (37 57)  LC_4 Logic Functioning bit
 (42 9)  (42 57)  (42 57)  LC_4 Logic Functioning bit
 (43 9)  (43 57)  (43 57)  LC_4 Logic Functioning bit
 (36 10)  (36 58)  (36 58)  LC_5 Logic Functioning bit
 (37 10)  (37 58)  (37 58)  LC_5 Logic Functioning bit
 (42 10)  (42 58)  (42 58)  LC_5 Logic Functioning bit
 (43 10)  (43 58)  (43 58)  LC_5 Logic Functioning bit
 (50 10)  (50 58)  (50 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 59)  (36 59)  LC_5 Logic Functioning bit
 (37 11)  (37 59)  (37 59)  LC_5 Logic Functioning bit
 (42 11)  (42 59)  (42 59)  LC_5 Logic Functioning bit
 (43 11)  (43 59)  (43 59)  LC_5 Logic Functioning bit
 (36 12)  (36 60)  (36 60)  LC_6 Logic Functioning bit
 (37 12)  (37 60)  (37 60)  LC_6 Logic Functioning bit
 (42 12)  (42 60)  (42 60)  LC_6 Logic Functioning bit
 (43 12)  (43 60)  (43 60)  LC_6 Logic Functioning bit
 (50 12)  (50 60)  (50 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 61)  (36 61)  LC_6 Logic Functioning bit
 (37 13)  (37 61)  (37 61)  LC_6 Logic Functioning bit
 (42 13)  (42 61)  (42 61)  LC_6 Logic Functioning bit
 (43 13)  (43 61)  (43 61)  LC_6 Logic Functioning bit
 (36 14)  (36 62)  (36 62)  LC_7 Logic Functioning bit
 (37 14)  (37 62)  (37 62)  LC_7 Logic Functioning bit
 (42 14)  (42 62)  (42 62)  LC_7 Logic Functioning bit
 (43 14)  (43 62)  (43 62)  LC_7 Logic Functioning bit
 (50 14)  (50 62)  (50 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 63)  (36 63)  LC_7 Logic Functioning bit
 (37 15)  (37 63)  (37 63)  LC_7 Logic Functioning bit
 (42 15)  (42 63)  (42 63)  LC_7 Logic Functioning bit
 (43 15)  (43 63)  (43 63)  LC_7 Logic Functioning bit


LogicTile_12_3

 (17 3)  (653 51)  (653 51)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (636 54)  (636 54)  routing T_12_3.glb_netwk_6 <X> T_12_3.glb2local_0
 (1 6)  (637 54)  (637 54)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (27 6)  (663 54)  (663 54)  routing T_12_3.lc_trk_g3_5 <X> T_12_3.wire_logic_cluster/lc_3/in_1
 (28 6)  (664 54)  (664 54)  routing T_12_3.lc_trk_g3_5 <X> T_12_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 54)  (665 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (666 54)  (666 54)  routing T_12_3.lc_trk_g3_5 <X> T_12_3.wire_logic_cluster/lc_3/in_1
 (31 6)  (667 54)  (667 54)  routing T_12_3.lc_trk_g0_4 <X> T_12_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (668 54)  (668 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (672 54)  (672 54)  LC_3 Logic Functioning bit
 (37 6)  (673 54)  (673 54)  LC_3 Logic Functioning bit
 (38 6)  (674 54)  (674 54)  LC_3 Logic Functioning bit
 (39 6)  (675 54)  (675 54)  LC_3 Logic Functioning bit
 (41 6)  (677 54)  (677 54)  LC_3 Logic Functioning bit
 (43 6)  (679 54)  (679 54)  LC_3 Logic Functioning bit
 (48 6)  (684 54)  (684 54)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (1 7)  (637 55)  (637 55)  routing T_12_3.glb_netwk_6 <X> T_12_3.glb2local_0
 (36 7)  (672 55)  (672 55)  LC_3 Logic Functioning bit
 (37 7)  (673 55)  (673 55)  LC_3 Logic Functioning bit
 (38 7)  (674 55)  (674 55)  LC_3 Logic Functioning bit
 (39 7)  (675 55)  (675 55)  LC_3 Logic Functioning bit
 (41 7)  (677 55)  (677 55)  LC_3 Logic Functioning bit
 (43 7)  (679 55)  (679 55)  LC_3 Logic Functioning bit
 (16 14)  (652 62)  (652 62)  routing T_12_3.sp12_v_b_21 <X> T_12_3.lc_trk_g3_5
 (17 14)  (653 62)  (653 62)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (18 15)  (654 63)  (654 63)  routing T_12_3.sp12_v_b_21 <X> T_12_3.lc_trk_g3_5


LogicTile_15_3

 (6 0)  (808 48)  (808 48)  routing T_15_3.sp4_v_t_44 <X> T_15_3.sp4_v_b_0
 (5 1)  (807 49)  (807 49)  routing T_15_3.sp4_v_t_44 <X> T_15_3.sp4_v_b_0
 (19 6)  (821 54)  (821 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IpCon_Tile_25_3

 (36 0)  (1366 48)  (1366 48)  LC_0 Logic Functioning bit
 (37 0)  (1367 48)  (1367 48)  LC_0 Logic Functioning bit
 (42 0)  (1372 48)  (1372 48)  LC_0 Logic Functioning bit
 (43 0)  (1373 48)  (1373 48)  LC_0 Logic Functioning bit
 (50 0)  (1380 48)  (1380 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 49)  (1366 49)  LC_0 Logic Functioning bit
 (37 1)  (1367 49)  (1367 49)  LC_0 Logic Functioning bit
 (42 1)  (1372 49)  (1372 49)  LC_0 Logic Functioning bit
 (43 1)  (1373 49)  (1373 49)  LC_0 Logic Functioning bit
 (36 2)  (1366 50)  (1366 50)  LC_1 Logic Functioning bit
 (37 2)  (1367 50)  (1367 50)  LC_1 Logic Functioning bit
 (42 2)  (1372 50)  (1372 50)  LC_1 Logic Functioning bit
 (43 2)  (1373 50)  (1373 50)  LC_1 Logic Functioning bit
 (50 2)  (1380 50)  (1380 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 51)  (1366 51)  LC_1 Logic Functioning bit
 (37 3)  (1367 51)  (1367 51)  LC_1 Logic Functioning bit
 (42 3)  (1372 51)  (1372 51)  LC_1 Logic Functioning bit
 (43 3)  (1373 51)  (1373 51)  LC_1 Logic Functioning bit
 (36 4)  (1366 52)  (1366 52)  LC_2 Logic Functioning bit
 (37 4)  (1367 52)  (1367 52)  LC_2 Logic Functioning bit
 (42 4)  (1372 52)  (1372 52)  LC_2 Logic Functioning bit
 (43 4)  (1373 52)  (1373 52)  LC_2 Logic Functioning bit
 (50 4)  (1380 52)  (1380 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 53)  (1366 53)  LC_2 Logic Functioning bit
 (37 5)  (1367 53)  (1367 53)  LC_2 Logic Functioning bit
 (42 5)  (1372 53)  (1372 53)  LC_2 Logic Functioning bit
 (43 5)  (1373 53)  (1373 53)  LC_2 Logic Functioning bit
 (36 6)  (1366 54)  (1366 54)  LC_3 Logic Functioning bit
 (37 6)  (1367 54)  (1367 54)  LC_3 Logic Functioning bit
 (42 6)  (1372 54)  (1372 54)  LC_3 Logic Functioning bit
 (43 6)  (1373 54)  (1373 54)  LC_3 Logic Functioning bit
 (50 6)  (1380 54)  (1380 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 55)  (1366 55)  LC_3 Logic Functioning bit
 (37 7)  (1367 55)  (1367 55)  LC_3 Logic Functioning bit
 (42 7)  (1372 55)  (1372 55)  LC_3 Logic Functioning bit
 (43 7)  (1373 55)  (1373 55)  LC_3 Logic Functioning bit
 (36 8)  (1366 56)  (1366 56)  LC_4 Logic Functioning bit
 (37 8)  (1367 56)  (1367 56)  LC_4 Logic Functioning bit
 (42 8)  (1372 56)  (1372 56)  LC_4 Logic Functioning bit
 (43 8)  (1373 56)  (1373 56)  LC_4 Logic Functioning bit
 (50 8)  (1380 56)  (1380 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 57)  (1366 57)  LC_4 Logic Functioning bit
 (37 9)  (1367 57)  (1367 57)  LC_4 Logic Functioning bit
 (42 9)  (1372 57)  (1372 57)  LC_4 Logic Functioning bit
 (43 9)  (1373 57)  (1373 57)  LC_4 Logic Functioning bit
 (36 10)  (1366 58)  (1366 58)  LC_5 Logic Functioning bit
 (37 10)  (1367 58)  (1367 58)  LC_5 Logic Functioning bit
 (42 10)  (1372 58)  (1372 58)  LC_5 Logic Functioning bit
 (43 10)  (1373 58)  (1373 58)  LC_5 Logic Functioning bit
 (50 10)  (1380 58)  (1380 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 59)  (1366 59)  LC_5 Logic Functioning bit
 (37 11)  (1367 59)  (1367 59)  LC_5 Logic Functioning bit
 (42 11)  (1372 59)  (1372 59)  LC_5 Logic Functioning bit
 (43 11)  (1373 59)  (1373 59)  LC_5 Logic Functioning bit
 (36 12)  (1366 60)  (1366 60)  LC_6 Logic Functioning bit
 (37 12)  (1367 60)  (1367 60)  LC_6 Logic Functioning bit
 (42 12)  (1372 60)  (1372 60)  LC_6 Logic Functioning bit
 (43 12)  (1373 60)  (1373 60)  LC_6 Logic Functioning bit
 (50 12)  (1380 60)  (1380 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 61)  (1366 61)  LC_6 Logic Functioning bit
 (37 13)  (1367 61)  (1367 61)  LC_6 Logic Functioning bit
 (42 13)  (1372 61)  (1372 61)  LC_6 Logic Functioning bit
 (43 13)  (1373 61)  (1373 61)  LC_6 Logic Functioning bit
 (36 14)  (1366 62)  (1366 62)  LC_7 Logic Functioning bit
 (37 14)  (1367 62)  (1367 62)  LC_7 Logic Functioning bit
 (42 14)  (1372 62)  (1372 62)  LC_7 Logic Functioning bit
 (43 14)  (1373 62)  (1373 62)  LC_7 Logic Functioning bit
 (50 14)  (1380 62)  (1380 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 63)  (1366 63)  LC_7 Logic Functioning bit
 (37 15)  (1367 63)  (1367 63)  LC_7 Logic Functioning bit
 (42 15)  (1372 63)  (1372 63)  LC_7 Logic Functioning bit
 (43 15)  (1373 63)  (1373 63)  LC_7 Logic Functioning bit


IpCon_Tile_0_2

 (36 0)  (36 32)  (36 32)  LC_0 Logic Functioning bit
 (37 0)  (37 32)  (37 32)  LC_0 Logic Functioning bit
 (42 0)  (42 32)  (42 32)  LC_0 Logic Functioning bit
 (43 0)  (43 32)  (43 32)  LC_0 Logic Functioning bit
 (50 0)  (50 32)  (50 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 33)  (36 33)  LC_0 Logic Functioning bit
 (37 1)  (37 33)  (37 33)  LC_0 Logic Functioning bit
 (42 1)  (42 33)  (42 33)  LC_0 Logic Functioning bit
 (43 1)  (43 33)  (43 33)  LC_0 Logic Functioning bit
 (36 2)  (36 34)  (36 34)  LC_1 Logic Functioning bit
 (37 2)  (37 34)  (37 34)  LC_1 Logic Functioning bit
 (42 2)  (42 34)  (42 34)  LC_1 Logic Functioning bit
 (43 2)  (43 34)  (43 34)  LC_1 Logic Functioning bit
 (50 2)  (50 34)  (50 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 35)  (36 35)  LC_1 Logic Functioning bit
 (37 3)  (37 35)  (37 35)  LC_1 Logic Functioning bit
 (42 3)  (42 35)  (42 35)  LC_1 Logic Functioning bit
 (43 3)  (43 35)  (43 35)  LC_1 Logic Functioning bit
 (36 4)  (36 36)  (36 36)  LC_2 Logic Functioning bit
 (37 4)  (37 36)  (37 36)  LC_2 Logic Functioning bit
 (42 4)  (42 36)  (42 36)  LC_2 Logic Functioning bit
 (43 4)  (43 36)  (43 36)  LC_2 Logic Functioning bit
 (50 4)  (50 36)  (50 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 37)  (36 37)  LC_2 Logic Functioning bit
 (37 5)  (37 37)  (37 37)  LC_2 Logic Functioning bit
 (42 5)  (42 37)  (42 37)  LC_2 Logic Functioning bit
 (43 5)  (43 37)  (43 37)  LC_2 Logic Functioning bit
 (36 6)  (36 38)  (36 38)  LC_3 Logic Functioning bit
 (37 6)  (37 38)  (37 38)  LC_3 Logic Functioning bit
 (42 6)  (42 38)  (42 38)  LC_3 Logic Functioning bit
 (43 6)  (43 38)  (43 38)  LC_3 Logic Functioning bit
 (50 6)  (50 38)  (50 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 39)  (36 39)  LC_3 Logic Functioning bit
 (37 7)  (37 39)  (37 39)  LC_3 Logic Functioning bit
 (42 7)  (42 39)  (42 39)  LC_3 Logic Functioning bit
 (43 7)  (43 39)  (43 39)  LC_3 Logic Functioning bit
 (36 8)  (36 40)  (36 40)  LC_4 Logic Functioning bit
 (37 8)  (37 40)  (37 40)  LC_4 Logic Functioning bit
 (42 8)  (42 40)  (42 40)  LC_4 Logic Functioning bit
 (43 8)  (43 40)  (43 40)  LC_4 Logic Functioning bit
 (50 8)  (50 40)  (50 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 41)  (36 41)  LC_4 Logic Functioning bit
 (37 9)  (37 41)  (37 41)  LC_4 Logic Functioning bit
 (42 9)  (42 41)  (42 41)  LC_4 Logic Functioning bit
 (43 9)  (43 41)  (43 41)  LC_4 Logic Functioning bit
 (36 10)  (36 42)  (36 42)  LC_5 Logic Functioning bit
 (37 10)  (37 42)  (37 42)  LC_5 Logic Functioning bit
 (42 10)  (42 42)  (42 42)  LC_5 Logic Functioning bit
 (43 10)  (43 42)  (43 42)  LC_5 Logic Functioning bit
 (50 10)  (50 42)  (50 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 43)  (36 43)  LC_5 Logic Functioning bit
 (37 11)  (37 43)  (37 43)  LC_5 Logic Functioning bit
 (42 11)  (42 43)  (42 43)  LC_5 Logic Functioning bit
 (43 11)  (43 43)  (43 43)  LC_5 Logic Functioning bit
 (36 12)  (36 44)  (36 44)  LC_6 Logic Functioning bit
 (37 12)  (37 44)  (37 44)  LC_6 Logic Functioning bit
 (42 12)  (42 44)  (42 44)  LC_6 Logic Functioning bit
 (43 12)  (43 44)  (43 44)  LC_6 Logic Functioning bit
 (50 12)  (50 44)  (50 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 45)  (36 45)  LC_6 Logic Functioning bit
 (37 13)  (37 45)  (37 45)  LC_6 Logic Functioning bit
 (42 13)  (42 45)  (42 45)  LC_6 Logic Functioning bit
 (43 13)  (43 45)  (43 45)  LC_6 Logic Functioning bit
 (36 14)  (36 46)  (36 46)  LC_7 Logic Functioning bit
 (37 14)  (37 46)  (37 46)  LC_7 Logic Functioning bit
 (42 14)  (42 46)  (42 46)  LC_7 Logic Functioning bit
 (43 14)  (43 46)  (43 46)  LC_7 Logic Functioning bit
 (50 14)  (50 46)  (50 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 47)  (36 47)  LC_7 Logic Functioning bit
 (37 15)  (37 47)  (37 47)  LC_7 Logic Functioning bit
 (42 15)  (42 47)  (42 47)  LC_7 Logic Functioning bit
 (43 15)  (43 47)  (43 47)  LC_7 Logic Functioning bit


LogicTile_5_2

 (3 14)  (273 46)  (273 46)  routing T_5_2.sp12_h_r_1 <X> T_5_2.sp12_v_t_22
 (3 15)  (273 47)  (273 47)  routing T_5_2.sp12_h_r_1 <X> T_5_2.sp12_v_t_22


RAM_Tile_6_2

 (11 0)  (335 32)  (335 32)  routing T_6_2.sp4_v_t_46 <X> T_6_2.sp4_v_b_2
 (12 1)  (336 33)  (336 33)  routing T_6_2.sp4_v_t_46 <X> T_6_2.sp4_v_b_2


LogicTile_7_2

 (0 2)  (366 34)  (366 34)  routing T_7_2.glb_netwk_7 <X> T_7_2.wire_logic_cluster/lc_7/clk
 (1 2)  (367 34)  (367 34)  routing T_7_2.glb_netwk_7 <X> T_7_2.wire_logic_cluster/lc_7/clk
 (2 2)  (368 34)  (368 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (388 34)  (388 34)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (390 34)  (390 34)  routing T_7_2.bot_op_7 <X> T_7_2.lc_trk_g0_7
 (0 3)  (366 35)  (366 35)  routing T_7_2.glb_netwk_7 <X> T_7_2.wire_logic_cluster/lc_7/clk
 (31 4)  (397 36)  (397 36)  routing T_7_2.lc_trk_g1_4 <X> T_7_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 36)  (398 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (400 36)  (400 36)  routing T_7_2.lc_trk_g1_4 <X> T_7_2.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 36)  (402 36)  LC_2 Logic Functioning bit
 (37 4)  (403 36)  (403 36)  LC_2 Logic Functioning bit
 (38 4)  (404 36)  (404 36)  LC_2 Logic Functioning bit
 (39 4)  (405 36)  (405 36)  LC_2 Logic Functioning bit
 (45 4)  (411 36)  (411 36)  LC_2 Logic Functioning bit
 (46 4)  (412 36)  (412 36)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (418 36)  (418 36)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (36 5)  (402 37)  (402 37)  LC_2 Logic Functioning bit
 (37 5)  (403 37)  (403 37)  LC_2 Logic Functioning bit
 (38 5)  (404 37)  (404 37)  LC_2 Logic Functioning bit
 (39 5)  (405 37)  (405 37)  LC_2 Logic Functioning bit
 (14 6)  (380 38)  (380 38)  routing T_7_2.wire_logic_cluster/lc_4/out <X> T_7_2.lc_trk_g1_4
 (17 7)  (383 39)  (383 39)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 8)  (397 40)  (397 40)  routing T_7_2.lc_trk_g0_7 <X> T_7_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 40)  (398 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (402 40)  (402 40)  LC_4 Logic Functioning bit
 (37 8)  (403 40)  (403 40)  LC_4 Logic Functioning bit
 (38 8)  (404 40)  (404 40)  LC_4 Logic Functioning bit
 (39 8)  (405 40)  (405 40)  LC_4 Logic Functioning bit
 (45 8)  (411 40)  (411 40)  LC_4 Logic Functioning bit
 (31 9)  (397 41)  (397 41)  routing T_7_2.lc_trk_g0_7 <X> T_7_2.wire_logic_cluster/lc_4/in_3
 (36 9)  (402 41)  (402 41)  LC_4 Logic Functioning bit
 (37 9)  (403 41)  (403 41)  LC_4 Logic Functioning bit
 (38 9)  (404 41)  (404 41)  LC_4 Logic Functioning bit
 (39 9)  (405 41)  (405 41)  LC_4 Logic Functioning bit


LogicTile_8_2

 (0 2)  (420 34)  (420 34)  routing T_8_2.glb_netwk_7 <X> T_8_2.wire_logic_cluster/lc_7/clk
 (1 2)  (421 34)  (421 34)  routing T_8_2.glb_netwk_7 <X> T_8_2.wire_logic_cluster/lc_7/clk
 (2 2)  (422 34)  (422 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 35)  (420 35)  routing T_8_2.glb_netwk_7 <X> T_8_2.wire_logic_cluster/lc_7/clk
 (15 4)  (435 36)  (435 36)  routing T_8_2.bot_op_1 <X> T_8_2.lc_trk_g1_1
 (17 4)  (437 36)  (437 36)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (17 6)  (437 38)  (437 38)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (438 38)  (438 38)  routing T_8_2.wire_logic_cluster/lc_5/out <X> T_8_2.lc_trk_g1_5
 (32 10)  (452 42)  (452 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (454 42)  (454 42)  routing T_8_2.lc_trk_g1_1 <X> T_8_2.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 42)  (456 42)  LC_5 Logic Functioning bit
 (37 10)  (457 42)  (457 42)  LC_5 Logic Functioning bit
 (38 10)  (458 42)  (458 42)  LC_5 Logic Functioning bit
 (39 10)  (459 42)  (459 42)  LC_5 Logic Functioning bit
 (45 10)  (465 42)  (465 42)  LC_5 Logic Functioning bit
 (36 11)  (456 43)  (456 43)  LC_5 Logic Functioning bit
 (37 11)  (457 43)  (457 43)  LC_5 Logic Functioning bit
 (38 11)  (458 43)  (458 43)  LC_5 Logic Functioning bit
 (39 11)  (459 43)  (459 43)  LC_5 Logic Functioning bit
 (31 14)  (451 46)  (451 46)  routing T_8_2.lc_trk_g1_5 <X> T_8_2.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 46)  (452 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (454 46)  (454 46)  routing T_8_2.lc_trk_g1_5 <X> T_8_2.wire_logic_cluster/lc_7/in_3
 (36 14)  (456 46)  (456 46)  LC_7 Logic Functioning bit
 (37 14)  (457 46)  (457 46)  LC_7 Logic Functioning bit
 (38 14)  (458 46)  (458 46)  LC_7 Logic Functioning bit
 (39 14)  (459 46)  (459 46)  LC_7 Logic Functioning bit
 (45 14)  (465 46)  (465 46)  LC_7 Logic Functioning bit
 (47 14)  (467 46)  (467 46)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (472 46)  (472 46)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (36 15)  (456 47)  (456 47)  LC_7 Logic Functioning bit
 (37 15)  (457 47)  (457 47)  LC_7 Logic Functioning bit
 (38 15)  (458 47)  (458 47)  LC_7 Logic Functioning bit
 (39 15)  (459 47)  (459 47)  LC_7 Logic Functioning bit


LogicTile_10_2

 (5 0)  (533 32)  (533 32)  routing T_10_2.sp4_h_l_44 <X> T_10_2.sp4_h_r_0
 (4 1)  (532 33)  (532 33)  routing T_10_2.sp4_h_l_44 <X> T_10_2.sp4_h_r_0
 (1 3)  (529 35)  (529 35)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_13_2

 (8 13)  (702 45)  (702 45)  routing T_13_2.sp4_h_l_41 <X> T_13_2.sp4_v_b_10
 (9 13)  (703 45)  (703 45)  routing T_13_2.sp4_h_l_41 <X> T_13_2.sp4_v_b_10
 (10 13)  (704 45)  (704 45)  routing T_13_2.sp4_h_l_41 <X> T_13_2.sp4_v_b_10


LogicTile_14_2

 (4 0)  (752 32)  (752 32)  routing T_14_2.sp4_h_l_37 <X> T_14_2.sp4_v_b_0
 (5 1)  (753 33)  (753 33)  routing T_14_2.sp4_h_l_37 <X> T_14_2.sp4_v_b_0


IpCon_Tile_25_2

 (36 0)  (1366 32)  (1366 32)  LC_0 Logic Functioning bit
 (37 0)  (1367 32)  (1367 32)  LC_0 Logic Functioning bit
 (42 0)  (1372 32)  (1372 32)  LC_0 Logic Functioning bit
 (43 0)  (1373 32)  (1373 32)  LC_0 Logic Functioning bit
 (50 0)  (1380 32)  (1380 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 33)  (1366 33)  LC_0 Logic Functioning bit
 (37 1)  (1367 33)  (1367 33)  LC_0 Logic Functioning bit
 (42 1)  (1372 33)  (1372 33)  LC_0 Logic Functioning bit
 (43 1)  (1373 33)  (1373 33)  LC_0 Logic Functioning bit
 (36 2)  (1366 34)  (1366 34)  LC_1 Logic Functioning bit
 (37 2)  (1367 34)  (1367 34)  LC_1 Logic Functioning bit
 (42 2)  (1372 34)  (1372 34)  LC_1 Logic Functioning bit
 (43 2)  (1373 34)  (1373 34)  LC_1 Logic Functioning bit
 (50 2)  (1380 34)  (1380 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 35)  (1366 35)  LC_1 Logic Functioning bit
 (37 3)  (1367 35)  (1367 35)  LC_1 Logic Functioning bit
 (42 3)  (1372 35)  (1372 35)  LC_1 Logic Functioning bit
 (43 3)  (1373 35)  (1373 35)  LC_1 Logic Functioning bit
 (36 4)  (1366 36)  (1366 36)  LC_2 Logic Functioning bit
 (37 4)  (1367 36)  (1367 36)  LC_2 Logic Functioning bit
 (42 4)  (1372 36)  (1372 36)  LC_2 Logic Functioning bit
 (43 4)  (1373 36)  (1373 36)  LC_2 Logic Functioning bit
 (50 4)  (1380 36)  (1380 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 37)  (1366 37)  LC_2 Logic Functioning bit
 (37 5)  (1367 37)  (1367 37)  LC_2 Logic Functioning bit
 (42 5)  (1372 37)  (1372 37)  LC_2 Logic Functioning bit
 (43 5)  (1373 37)  (1373 37)  LC_2 Logic Functioning bit
 (36 6)  (1366 38)  (1366 38)  LC_3 Logic Functioning bit
 (37 6)  (1367 38)  (1367 38)  LC_3 Logic Functioning bit
 (42 6)  (1372 38)  (1372 38)  LC_3 Logic Functioning bit
 (43 6)  (1373 38)  (1373 38)  LC_3 Logic Functioning bit
 (50 6)  (1380 38)  (1380 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 39)  (1366 39)  LC_3 Logic Functioning bit
 (37 7)  (1367 39)  (1367 39)  LC_3 Logic Functioning bit
 (42 7)  (1372 39)  (1372 39)  LC_3 Logic Functioning bit
 (43 7)  (1373 39)  (1373 39)  LC_3 Logic Functioning bit
 (36 8)  (1366 40)  (1366 40)  LC_4 Logic Functioning bit
 (37 8)  (1367 40)  (1367 40)  LC_4 Logic Functioning bit
 (42 8)  (1372 40)  (1372 40)  LC_4 Logic Functioning bit
 (43 8)  (1373 40)  (1373 40)  LC_4 Logic Functioning bit
 (50 8)  (1380 40)  (1380 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 41)  (1366 41)  LC_4 Logic Functioning bit
 (37 9)  (1367 41)  (1367 41)  LC_4 Logic Functioning bit
 (42 9)  (1372 41)  (1372 41)  LC_4 Logic Functioning bit
 (43 9)  (1373 41)  (1373 41)  LC_4 Logic Functioning bit
 (36 10)  (1366 42)  (1366 42)  LC_5 Logic Functioning bit
 (37 10)  (1367 42)  (1367 42)  LC_5 Logic Functioning bit
 (42 10)  (1372 42)  (1372 42)  LC_5 Logic Functioning bit
 (43 10)  (1373 42)  (1373 42)  LC_5 Logic Functioning bit
 (50 10)  (1380 42)  (1380 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 43)  (1366 43)  LC_5 Logic Functioning bit
 (37 11)  (1367 43)  (1367 43)  LC_5 Logic Functioning bit
 (42 11)  (1372 43)  (1372 43)  LC_5 Logic Functioning bit
 (43 11)  (1373 43)  (1373 43)  LC_5 Logic Functioning bit
 (36 12)  (1366 44)  (1366 44)  LC_6 Logic Functioning bit
 (37 12)  (1367 44)  (1367 44)  LC_6 Logic Functioning bit
 (42 12)  (1372 44)  (1372 44)  LC_6 Logic Functioning bit
 (43 12)  (1373 44)  (1373 44)  LC_6 Logic Functioning bit
 (50 12)  (1380 44)  (1380 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 45)  (1366 45)  LC_6 Logic Functioning bit
 (37 13)  (1367 45)  (1367 45)  LC_6 Logic Functioning bit
 (42 13)  (1372 45)  (1372 45)  LC_6 Logic Functioning bit
 (43 13)  (1373 45)  (1373 45)  LC_6 Logic Functioning bit
 (36 14)  (1366 46)  (1366 46)  LC_7 Logic Functioning bit
 (37 14)  (1367 46)  (1367 46)  LC_7 Logic Functioning bit
 (42 14)  (1372 46)  (1372 46)  LC_7 Logic Functioning bit
 (43 14)  (1373 46)  (1373 46)  LC_7 Logic Functioning bit
 (50 14)  (1380 46)  (1380 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 47)  (1366 47)  LC_7 Logic Functioning bit
 (37 15)  (1367 47)  (1367 47)  LC_7 Logic Functioning bit
 (42 15)  (1372 47)  (1372 47)  LC_7 Logic Functioning bit
 (43 15)  (1373 47)  (1373 47)  LC_7 Logic Functioning bit


IpCon_Tile_0_1

 (36 0)  (36 16)  (36 16)  LC_0 Logic Functioning bit
 (37 0)  (37 16)  (37 16)  LC_0 Logic Functioning bit
 (42 0)  (42 16)  (42 16)  LC_0 Logic Functioning bit
 (43 0)  (43 16)  (43 16)  LC_0 Logic Functioning bit
 (50 0)  (50 16)  (50 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 17)  (36 17)  LC_0 Logic Functioning bit
 (37 1)  (37 17)  (37 17)  LC_0 Logic Functioning bit
 (42 1)  (42 17)  (42 17)  LC_0 Logic Functioning bit
 (43 1)  (43 17)  (43 17)  LC_0 Logic Functioning bit
 (36 2)  (36 18)  (36 18)  LC_1 Logic Functioning bit
 (37 2)  (37 18)  (37 18)  LC_1 Logic Functioning bit
 (42 2)  (42 18)  (42 18)  LC_1 Logic Functioning bit
 (43 2)  (43 18)  (43 18)  LC_1 Logic Functioning bit
 (50 2)  (50 18)  (50 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 19)  (36 19)  LC_1 Logic Functioning bit
 (37 3)  (37 19)  (37 19)  LC_1 Logic Functioning bit
 (42 3)  (42 19)  (42 19)  LC_1 Logic Functioning bit
 (43 3)  (43 19)  (43 19)  LC_1 Logic Functioning bit
 (36 4)  (36 20)  (36 20)  LC_2 Logic Functioning bit
 (37 4)  (37 20)  (37 20)  LC_2 Logic Functioning bit
 (42 4)  (42 20)  (42 20)  LC_2 Logic Functioning bit
 (43 4)  (43 20)  (43 20)  LC_2 Logic Functioning bit
 (50 4)  (50 20)  (50 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 21)  (36 21)  LC_2 Logic Functioning bit
 (37 5)  (37 21)  (37 21)  LC_2 Logic Functioning bit
 (42 5)  (42 21)  (42 21)  LC_2 Logic Functioning bit
 (43 5)  (43 21)  (43 21)  LC_2 Logic Functioning bit
 (36 6)  (36 22)  (36 22)  LC_3 Logic Functioning bit
 (37 6)  (37 22)  (37 22)  LC_3 Logic Functioning bit
 (42 6)  (42 22)  (42 22)  LC_3 Logic Functioning bit
 (43 6)  (43 22)  (43 22)  LC_3 Logic Functioning bit
 (50 6)  (50 22)  (50 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 23)  (36 23)  LC_3 Logic Functioning bit
 (37 7)  (37 23)  (37 23)  LC_3 Logic Functioning bit
 (42 7)  (42 23)  (42 23)  LC_3 Logic Functioning bit
 (43 7)  (43 23)  (43 23)  LC_3 Logic Functioning bit
 (36 8)  (36 24)  (36 24)  LC_4 Logic Functioning bit
 (37 8)  (37 24)  (37 24)  LC_4 Logic Functioning bit
 (42 8)  (42 24)  (42 24)  LC_4 Logic Functioning bit
 (43 8)  (43 24)  (43 24)  LC_4 Logic Functioning bit
 (50 8)  (50 24)  (50 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 25)  (36 25)  LC_4 Logic Functioning bit
 (37 9)  (37 25)  (37 25)  LC_4 Logic Functioning bit
 (42 9)  (42 25)  (42 25)  LC_4 Logic Functioning bit
 (43 9)  (43 25)  (43 25)  LC_4 Logic Functioning bit
 (36 10)  (36 26)  (36 26)  LC_5 Logic Functioning bit
 (37 10)  (37 26)  (37 26)  LC_5 Logic Functioning bit
 (42 10)  (42 26)  (42 26)  LC_5 Logic Functioning bit
 (43 10)  (43 26)  (43 26)  LC_5 Logic Functioning bit
 (50 10)  (50 26)  (50 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 27)  (36 27)  LC_5 Logic Functioning bit
 (37 11)  (37 27)  (37 27)  LC_5 Logic Functioning bit
 (42 11)  (42 27)  (42 27)  LC_5 Logic Functioning bit
 (43 11)  (43 27)  (43 27)  LC_5 Logic Functioning bit
 (36 12)  (36 28)  (36 28)  LC_6 Logic Functioning bit
 (37 12)  (37 28)  (37 28)  LC_6 Logic Functioning bit
 (42 12)  (42 28)  (42 28)  LC_6 Logic Functioning bit
 (43 12)  (43 28)  (43 28)  LC_6 Logic Functioning bit
 (50 12)  (50 28)  (50 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 29)  (36 29)  LC_6 Logic Functioning bit
 (37 13)  (37 29)  (37 29)  LC_6 Logic Functioning bit
 (42 13)  (42 29)  (42 29)  LC_6 Logic Functioning bit
 (43 13)  (43 29)  (43 29)  LC_6 Logic Functioning bit
 (36 14)  (36 30)  (36 30)  LC_7 Logic Functioning bit
 (37 14)  (37 30)  (37 30)  LC_7 Logic Functioning bit
 (42 14)  (42 30)  (42 30)  LC_7 Logic Functioning bit
 (43 14)  (43 30)  (43 30)  LC_7 Logic Functioning bit
 (50 14)  (50 30)  (50 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 31)  (36 31)  LC_7 Logic Functioning bit
 (37 15)  (37 31)  (37 31)  LC_7 Logic Functioning bit
 (42 15)  (42 31)  (42 31)  LC_7 Logic Functioning bit
 (43 15)  (43 31)  (43 31)  LC_7 Logic Functioning bit


LogicTile_7_1

 (0 2)  (366 18)  (366 18)  routing T_7_1.glb_netwk_7 <X> T_7_1.wire_logic_cluster/lc_7/clk
 (1 2)  (367 18)  (367 18)  routing T_7_1.glb_netwk_7 <X> T_7_1.wire_logic_cluster/lc_7/clk
 (2 2)  (368 18)  (368 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (380 18)  (380 18)  routing T_7_1.sp4_h_l_1 <X> T_7_1.lc_trk_g0_4
 (0 3)  (366 19)  (366 19)  routing T_7_1.glb_netwk_7 <X> T_7_1.wire_logic_cluster/lc_7/clk
 (15 3)  (381 19)  (381 19)  routing T_7_1.sp4_h_l_1 <X> T_7_1.lc_trk_g0_4
 (16 3)  (382 19)  (382 19)  routing T_7_1.sp4_h_l_1 <X> T_7_1.lc_trk_g0_4
 (17 3)  (383 19)  (383 19)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (31 14)  (397 30)  (397 30)  routing T_7_1.lc_trk_g0_4 <X> T_7_1.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 30)  (398 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (402 30)  (402 30)  LC_7 Logic Functioning bit
 (37 14)  (403 30)  (403 30)  LC_7 Logic Functioning bit
 (38 14)  (404 30)  (404 30)  LC_7 Logic Functioning bit
 (39 14)  (405 30)  (405 30)  LC_7 Logic Functioning bit
 (45 14)  (411 30)  (411 30)  LC_7 Logic Functioning bit
 (36 15)  (402 31)  (402 31)  LC_7 Logic Functioning bit
 (37 15)  (403 31)  (403 31)  LC_7 Logic Functioning bit
 (38 15)  (404 31)  (404 31)  LC_7 Logic Functioning bit
 (39 15)  (405 31)  (405 31)  LC_7 Logic Functioning bit


LogicTile_8_1

 (31 0)  (451 16)  (451 16)  routing T_8_1.lc_trk_g1_4 <X> T_8_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 16)  (452 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (454 16)  (454 16)  routing T_8_1.lc_trk_g1_4 <X> T_8_1.wire_logic_cluster/lc_0/in_3
 (36 0)  (456 16)  (456 16)  LC_0 Logic Functioning bit
 (37 0)  (457 16)  (457 16)  LC_0 Logic Functioning bit
 (38 0)  (458 16)  (458 16)  LC_0 Logic Functioning bit
 (39 0)  (459 16)  (459 16)  LC_0 Logic Functioning bit
 (45 0)  (465 16)  (465 16)  LC_0 Logic Functioning bit
 (36 1)  (456 17)  (456 17)  LC_0 Logic Functioning bit
 (37 1)  (457 17)  (457 17)  LC_0 Logic Functioning bit
 (38 1)  (458 17)  (458 17)  LC_0 Logic Functioning bit
 (39 1)  (459 17)  (459 17)  LC_0 Logic Functioning bit
 (0 2)  (420 18)  (420 18)  routing T_8_1.glb_netwk_7 <X> T_8_1.wire_logic_cluster/lc_7/clk
 (1 2)  (421 18)  (421 18)  routing T_8_1.glb_netwk_7 <X> T_8_1.wire_logic_cluster/lc_7/clk
 (2 2)  (422 18)  (422 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (451 18)  (451 18)  routing T_8_1.lc_trk_g2_6 <X> T_8_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 18)  (452 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 18)  (453 18)  routing T_8_1.lc_trk_g2_6 <X> T_8_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 18)  (456 18)  LC_1 Logic Functioning bit
 (37 2)  (457 18)  (457 18)  LC_1 Logic Functioning bit
 (38 2)  (458 18)  (458 18)  LC_1 Logic Functioning bit
 (39 2)  (459 18)  (459 18)  LC_1 Logic Functioning bit
 (45 2)  (465 18)  (465 18)  LC_1 Logic Functioning bit
 (0 3)  (420 19)  (420 19)  routing T_8_1.glb_netwk_7 <X> T_8_1.wire_logic_cluster/lc_7/clk
 (31 3)  (451 19)  (451 19)  routing T_8_1.lc_trk_g2_6 <X> T_8_1.wire_logic_cluster/lc_1/in_3
 (36 3)  (456 19)  (456 19)  LC_1 Logic Functioning bit
 (37 3)  (457 19)  (457 19)  LC_1 Logic Functioning bit
 (38 3)  (458 19)  (458 19)  LC_1 Logic Functioning bit
 (39 3)  (459 19)  (459 19)  LC_1 Logic Functioning bit
 (14 4)  (434 20)  (434 20)  routing T_8_1.wire_logic_cluster/lc_0/out <X> T_8_1.lc_trk_g1_0
 (17 5)  (437 21)  (437 21)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 7)  (435 23)  (435 23)  routing T_8_1.bot_op_4 <X> T_8_1.lc_trk_g1_4
 (17 7)  (437 23)  (437 23)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (25 10)  (445 26)  (445 26)  routing T_8_1.wire_logic_cluster/lc_6/out <X> T_8_1.lc_trk_g2_6
 (22 11)  (442 27)  (442 27)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 12)  (452 28)  (452 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (454 28)  (454 28)  routing T_8_1.lc_trk_g1_0 <X> T_8_1.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 28)  (456 28)  LC_6 Logic Functioning bit
 (37 12)  (457 28)  (457 28)  LC_6 Logic Functioning bit
 (38 12)  (458 28)  (458 28)  LC_6 Logic Functioning bit
 (39 12)  (459 28)  (459 28)  LC_6 Logic Functioning bit
 (45 12)  (465 28)  (465 28)  LC_6 Logic Functioning bit
 (36 13)  (456 29)  (456 29)  LC_6 Logic Functioning bit
 (37 13)  (457 29)  (457 29)  LC_6 Logic Functioning bit
 (38 13)  (458 29)  (458 29)  LC_6 Logic Functioning bit
 (39 13)  (459 29)  (459 29)  LC_6 Logic Functioning bit


LogicTile_9_1

 (0 2)  (474 18)  (474 18)  routing T_9_1.glb_netwk_7 <X> T_9_1.wire_logic_cluster/lc_7/clk
 (1 2)  (475 18)  (475 18)  routing T_9_1.glb_netwk_7 <X> T_9_1.wire_logic_cluster/lc_7/clk
 (2 2)  (476 18)  (476 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (505 18)  (505 18)  routing T_9_1.lc_trk_g0_4 <X> T_9_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 18)  (506 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (510 18)  (510 18)  LC_1 Logic Functioning bit
 (37 2)  (511 18)  (511 18)  LC_1 Logic Functioning bit
 (38 2)  (512 18)  (512 18)  LC_1 Logic Functioning bit
 (39 2)  (513 18)  (513 18)  LC_1 Logic Functioning bit
 (45 2)  (519 18)  (519 18)  LC_1 Logic Functioning bit
 (0 3)  (474 19)  (474 19)  routing T_9_1.glb_netwk_7 <X> T_9_1.wire_logic_cluster/lc_7/clk
 (15 3)  (489 19)  (489 19)  routing T_9_1.bot_op_4 <X> T_9_1.lc_trk_g0_4
 (17 3)  (491 19)  (491 19)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (36 3)  (510 19)  (510 19)  LC_1 Logic Functioning bit
 (37 3)  (511 19)  (511 19)  LC_1 Logic Functioning bit
 (38 3)  (512 19)  (512 19)  LC_1 Logic Functioning bit
 (39 3)  (513 19)  (513 19)  LC_1 Logic Functioning bit
 (32 4)  (506 20)  (506 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 20)  (507 20)  routing T_9_1.lc_trk_g2_1 <X> T_9_1.wire_logic_cluster/lc_2/in_3
 (36 4)  (510 20)  (510 20)  LC_2 Logic Functioning bit
 (37 4)  (511 20)  (511 20)  LC_2 Logic Functioning bit
 (38 4)  (512 20)  (512 20)  LC_2 Logic Functioning bit
 (39 4)  (513 20)  (513 20)  LC_2 Logic Functioning bit
 (45 4)  (519 20)  (519 20)  LC_2 Logic Functioning bit
 (36 5)  (510 21)  (510 21)  LC_2 Logic Functioning bit
 (37 5)  (511 21)  (511 21)  LC_2 Logic Functioning bit
 (38 5)  (512 21)  (512 21)  LC_2 Logic Functioning bit
 (39 5)  (513 21)  (513 21)  LC_2 Logic Functioning bit
 (47 5)  (521 21)  (521 21)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 8)  (491 24)  (491 24)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (492 24)  (492 24)  routing T_9_1.wire_logic_cluster/lc_1/out <X> T_9_1.lc_trk_g2_1


IpCon_Tile_25_1

 (36 0)  (1366 16)  (1366 16)  LC_0 Logic Functioning bit
 (37 0)  (1367 16)  (1367 16)  LC_0 Logic Functioning bit
 (42 0)  (1372 16)  (1372 16)  LC_0 Logic Functioning bit
 (43 0)  (1373 16)  (1373 16)  LC_0 Logic Functioning bit
 (50 0)  (1380 16)  (1380 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 17)  (1366 17)  LC_0 Logic Functioning bit
 (37 1)  (1367 17)  (1367 17)  LC_0 Logic Functioning bit
 (42 1)  (1372 17)  (1372 17)  LC_0 Logic Functioning bit
 (43 1)  (1373 17)  (1373 17)  LC_0 Logic Functioning bit
 (36 2)  (1366 18)  (1366 18)  LC_1 Logic Functioning bit
 (37 2)  (1367 18)  (1367 18)  LC_1 Logic Functioning bit
 (42 2)  (1372 18)  (1372 18)  LC_1 Logic Functioning bit
 (43 2)  (1373 18)  (1373 18)  LC_1 Logic Functioning bit
 (50 2)  (1380 18)  (1380 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 19)  (1366 19)  LC_1 Logic Functioning bit
 (37 3)  (1367 19)  (1367 19)  LC_1 Logic Functioning bit
 (42 3)  (1372 19)  (1372 19)  LC_1 Logic Functioning bit
 (43 3)  (1373 19)  (1373 19)  LC_1 Logic Functioning bit
 (36 4)  (1366 20)  (1366 20)  LC_2 Logic Functioning bit
 (37 4)  (1367 20)  (1367 20)  LC_2 Logic Functioning bit
 (42 4)  (1372 20)  (1372 20)  LC_2 Logic Functioning bit
 (43 4)  (1373 20)  (1373 20)  LC_2 Logic Functioning bit
 (50 4)  (1380 20)  (1380 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 21)  (1366 21)  LC_2 Logic Functioning bit
 (37 5)  (1367 21)  (1367 21)  LC_2 Logic Functioning bit
 (42 5)  (1372 21)  (1372 21)  LC_2 Logic Functioning bit
 (43 5)  (1373 21)  (1373 21)  LC_2 Logic Functioning bit
 (36 6)  (1366 22)  (1366 22)  LC_3 Logic Functioning bit
 (37 6)  (1367 22)  (1367 22)  LC_3 Logic Functioning bit
 (42 6)  (1372 22)  (1372 22)  LC_3 Logic Functioning bit
 (43 6)  (1373 22)  (1373 22)  LC_3 Logic Functioning bit
 (50 6)  (1380 22)  (1380 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 23)  (1366 23)  LC_3 Logic Functioning bit
 (37 7)  (1367 23)  (1367 23)  LC_3 Logic Functioning bit
 (42 7)  (1372 23)  (1372 23)  LC_3 Logic Functioning bit
 (43 7)  (1373 23)  (1373 23)  LC_3 Logic Functioning bit
 (36 8)  (1366 24)  (1366 24)  LC_4 Logic Functioning bit
 (37 8)  (1367 24)  (1367 24)  LC_4 Logic Functioning bit
 (42 8)  (1372 24)  (1372 24)  LC_4 Logic Functioning bit
 (43 8)  (1373 24)  (1373 24)  LC_4 Logic Functioning bit
 (50 8)  (1380 24)  (1380 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 25)  (1366 25)  LC_4 Logic Functioning bit
 (37 9)  (1367 25)  (1367 25)  LC_4 Logic Functioning bit
 (42 9)  (1372 25)  (1372 25)  LC_4 Logic Functioning bit
 (43 9)  (1373 25)  (1373 25)  LC_4 Logic Functioning bit
 (36 10)  (1366 26)  (1366 26)  LC_5 Logic Functioning bit
 (37 10)  (1367 26)  (1367 26)  LC_5 Logic Functioning bit
 (42 10)  (1372 26)  (1372 26)  LC_5 Logic Functioning bit
 (43 10)  (1373 26)  (1373 26)  LC_5 Logic Functioning bit
 (50 10)  (1380 26)  (1380 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 27)  (1366 27)  LC_5 Logic Functioning bit
 (37 11)  (1367 27)  (1367 27)  LC_5 Logic Functioning bit
 (42 11)  (1372 27)  (1372 27)  LC_5 Logic Functioning bit
 (43 11)  (1373 27)  (1373 27)  LC_5 Logic Functioning bit
 (36 12)  (1366 28)  (1366 28)  LC_6 Logic Functioning bit
 (37 12)  (1367 28)  (1367 28)  LC_6 Logic Functioning bit
 (42 12)  (1372 28)  (1372 28)  LC_6 Logic Functioning bit
 (43 12)  (1373 28)  (1373 28)  LC_6 Logic Functioning bit
 (50 12)  (1380 28)  (1380 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 29)  (1366 29)  LC_6 Logic Functioning bit
 (37 13)  (1367 29)  (1367 29)  LC_6 Logic Functioning bit
 (42 13)  (1372 29)  (1372 29)  LC_6 Logic Functioning bit
 (43 13)  (1373 29)  (1373 29)  LC_6 Logic Functioning bit
 (36 14)  (1366 30)  (1366 30)  LC_7 Logic Functioning bit
 (37 14)  (1367 30)  (1367 30)  LC_7 Logic Functioning bit
 (42 14)  (1372 30)  (1372 30)  LC_7 Logic Functioning bit
 (43 14)  (1373 30)  (1373 30)  LC_7 Logic Functioning bit
 (50 14)  (1380 30)  (1380 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 31)  (1366 31)  LC_7 Logic Functioning bit
 (37 15)  (1367 31)  (1367 31)  LC_7 Logic Functioning bit
 (42 15)  (1372 31)  (1372 31)  LC_7 Logic Functioning bit
 (43 15)  (1373 31)  (1373 31)  LC_7 Logic Functioning bit


GlobalNetwork_0_0

 (1 0)  (691 335)  (691 335)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7


IO_Tile_1_0

 (15 14)  (91 0)  (91 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (90 1)  (90 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_2_0

 (15 14)  (145 0)  (145 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (144 1)  (144 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_3_0

 (13 7)  (197 9)  (197 9)  routing T_3_0.span4_vert_37 <X> T_3_0.span4_horz_r_2
 (15 14)  (199 0)  (199 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (198 1)  (198 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_4_0

 (15 14)  (253 0)  (253 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (252 1)  (252 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_5_0

 (16 0)  (274 15)  (274 15)  IOB_0 IO Functioning bit
 (3 1)  (297 14)  (297 14)  IO control bit: IODOWN_REN_0

 (4 2)  (286 12)  (286 12)  routing T_5_0.span4_horz_r_10 <X> T_5_0.lc_trk_g0_2
 (5 3)  (287 13)  (287 13)  routing T_5_0.span4_horz_r_10 <X> T_5_0.lc_trk_g0_2
 (7 3)  (289 13)  (289 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (275 13)  (275 13)  IOB_0 IO Functioning bit
 (16 4)  (274 11)  (274 11)  IOB_0 IO Functioning bit
 (12 5)  (304 10)  (304 10)  routing T_5_0.lc_trk_g0_2 <X> T_5_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (305 10)  (305 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (307 8)  (307 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (307 0)  (307 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_6_0

 (14 4)  (360 11)  (360 11)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_gbuf/in
 (15 4)  (361 11)  (361 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (361 10)  (361 10)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_gbuf/in
 (6 6)  (342 8)  (342 8)  routing T_6_0.span4_vert_15 <X> T_6_0.lc_trk_g0_7
 (7 6)  (343 8)  (343 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (344 8)  (344 8)  routing T_6_0.span4_vert_15 <X> T_6_0.lc_trk_g0_7
 (8 7)  (344 9)  (344 9)  routing T_6_0.span4_vert_15 <X> T_6_0.lc_trk_g0_7
 (15 14)  (361 0)  (361 0)  IO control bit: GIOLEFT1_extra_padeb_test_1

 (14 15)  (360 1)  (360 1)  IO control bit: GIOLEFT1_extra_padeb_test_0



IO_Tile_7_0

 (15 14)  (403 0)  (403 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (402 1)  (402 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_8_0

 (3 1)  (447 14)  (447 14)  IO control bit: IODOWN_REN_0

 (17 3)  (425 13)  (425 13)  IOB_0 IO Functioning bit
 (3 6)  (447 8)  (447 8)  IO control bit: IODOWN_IE_0

 (15 6)  (457 8)  (457 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (457 0)  (457 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (456 1)  (456 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_9_0

 (3 1)  (501 14)  (501 14)  IO control bit: IODOWN_REN_0

 (17 3)  (479 13)  (479 13)  IOB_0 IO Functioning bit
 (3 6)  (501 8)  (501 8)  IO control bit: IODOWN_IE_0

 (15 6)  (511 8)  (511 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (511 0)  (511 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (510 1)  (510 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_10_0

 (15 14)  (565 0)  (565 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (564 1)  (564 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_11_0

 (15 14)  (619 0)  (619 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (618 1)  (618 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_12_0

 (14 4)  (672 11)  (672 11)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_gbuf/in
 (15 4)  (673 11)  (673 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (672 10)  (672 10)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_gbuf/in
 (15 5)  (673 10)  (673 10)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_gbuf/in
 (15 14)  (673 0)  (673 0)  IO control bit: GIODOWN1_extra_padeb_test_1

 (4 15)  (652 1)  (652 1)  routing T_12_0.span4_vert_30 <X> T_12_0.lc_trk_g1_6
 (5 15)  (653 1)  (653 1)  routing T_12_0.span4_vert_30 <X> T_12_0.lc_trk_g1_6
 (6 15)  (654 1)  (654 1)  routing T_12_0.span4_vert_30 <X> T_12_0.lc_trk_g1_6
 (7 15)  (655 1)  (655 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_30 lc_trk_g1_6
 (14 15)  (672 1)  (672 1)  IO control bit: GIODOWN1_extra_padeb_test_0



IO_Tile_13_0

 (2 6)  (720 8)  (720 8)  IO control bit: GIODOWN0_REN_1

 (5 6)  (711 8)  (711 8)  routing T_13_0.span4_vert_23 <X> T_13_0.lc_trk_g0_7
 (6 6)  (712 8)  (712 8)  routing T_13_0.span4_vert_23 <X> T_13_0.lc_trk_g0_7
 (7 6)  (713 8)  (713 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (13 10)  (729 4)  (729 4)  routing T_13_0.lc_trk_g0_7 <X> T_13_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (698 4)  (698 4)  IOB_1 IO Functioning bit
 (12 11)  (728 5)  (728 5)  routing T_13_0.lc_trk_g0_7 <X> T_13_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (729 5)  (729 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (731 3)  (731 3)  IO control bit: GIODOWN0_cf_bit_39

 (17 13)  (699 2)  (699 2)  IOB_1 IO Functioning bit
 (16 14)  (698 0)  (698 0)  IOB_1 IO Functioning bit
 (14 15)  (730 1)  (730 1)  IO control bit: GIODOWN0_extra_padeb_test_0



IO_Tile_14_0

 (13 7)  (783 9)  (783 9)  routing T_14_0.span4_vert_13 <X> T_14_0.span4_horz_r_2
 (14 7)  (784 9)  (784 9)  routing T_14_0.span4_vert_13 <X> T_14_0.span4_horz_r_2
 (15 14)  (785 0)  (785 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (784 1)  (784 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_15_0

 (16 0)  (806 15)  (806 15)  IOB_0 IO Functioning bit
 (3 1)  (829 14)  (829 14)  IO control bit: IODOWN_REN_0

 (4 1)  (818 14)  (818 14)  routing T_15_0.span4_vert_24 <X> T_15_0.lc_trk_g0_0
 (5 1)  (819 14)  (819 14)  routing T_15_0.span4_vert_24 <X> T_15_0.lc_trk_g0_0
 (6 1)  (820 14)  (820 14)  routing T_15_0.span4_vert_24 <X> T_15_0.lc_trk_g0_0
 (7 1)  (821 14)  (821 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (17 3)  (807 13)  (807 13)  IOB_0 IO Functioning bit
 (16 4)  (806 11)  (806 11)  IOB_0 IO Functioning bit
 (13 5)  (837 10)  (837 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (839 8)  (839 8)  IO control bit: IODOWN_cf_bit_35

 (13 13)  (837 2)  (837 2)  routing T_15_0.span4_vert_43 <X> T_15_0.span4_horz_r_3
 (15 14)  (839 0)  (839 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_16_0

 (16 0)  (860 15)  (860 15)  IOB_0 IO Functioning bit
 (3 1)  (883 14)  (883 14)  IO control bit: IODOWN_REN_0

 (17 3)  (861 13)  (861 13)  IOB_0 IO Functioning bit
 (12 4)  (890 11)  (890 11)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (891 11)  (891 11)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (860 11)  (860 11)  IOB_0 IO Functioning bit
 (12 5)  (890 10)  (890 10)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (891 10)  (891 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (893 8)  (893 8)  IO control bit: IODOWN_cf_bit_35

 (5 14)  (873 0)  (873 0)  routing T_16_0.span4_horz_r_7 <X> T_16_0.lc_trk_g1_7
 (7 14)  (875 0)  (875 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (15 14)  (893 0)  (893 0)  IO control bit: IODOWN_extra_padeb_test_1

 (8 15)  (876 1)  (876 1)  routing T_16_0.span4_horz_r_7 <X> T_16_0.lc_trk_g1_7


IO_Tile_17_0

 (16 0)  (914 15)  (914 15)  IOB_0 IO Functioning bit
 (3 1)  (937 14)  (937 14)  IO control bit: IODOWN_REN_0

 (17 3)  (915 13)  (915 13)  IOB_0 IO Functioning bit
 (13 4)  (945 11)  (945 11)  routing T_17_0.lc_trk_g0_6 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (914 11)  (914 11)  IOB_0 IO Functioning bit
 (12 5)  (944 10)  (944 10)  routing T_17_0.lc_trk_g0_6 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (945 10)  (945 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (4 6)  (926 8)  (926 8)  routing T_17_0.span4_horz_r_14 <X> T_17_0.lc_trk_g0_6
 (15 6)  (947 8)  (947 8)  IO control bit: IODOWN_cf_bit_35

 (5 7)  (927 9)  (927 9)  routing T_17_0.span4_horz_r_14 <X> T_17_0.lc_trk_g0_6
 (7 7)  (929 9)  (929 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (15 14)  (947 0)  (947 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_18_0

 (15 14)  (1001 0)  (1001 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1000 1)  (1000 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_19_0

 (15 14)  (1055 0)  (1055 0)  IO control bit: GIORIGHT1_extra_padeb_test_1

 (14 15)  (1054 1)  (1054 1)  IO control bit: GIORIGHT1_extra_padeb_test_0



IO_Tile_20_0

 (15 14)  (1097 0)  (1097 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1096 1)  (1096 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_21_0

 (15 14)  (1151 0)  (1151 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1150 1)  (1150 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_22_0

 (15 14)  (1205 0)  (1205 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1204 1)  (1204 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_23_0

 (15 14)  (1259 0)  (1259 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1258 1)  (1258 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_24_0

 (15 14)  (1313 0)  (1313 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1312 1)  (1312 1)  IO control bit: BIODOWN_extra_padeb_test_0


