
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003506                       # Number of seconds simulated
sim_ticks                                  3506194380                       # Number of ticks simulated
final_tick                               529826828478                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165159                       # Simulator instruction rate (inst/s)
host_op_rate                                   208729                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 287129                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893328                       # Number of bytes of host memory used
host_seconds                                 12211.22                       # Real time elapsed on the host
sim_insts                                  2016793405                       # Number of instructions simulated
sim_ops                                    2548830178                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        47616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        72576                       # Number of bytes read from this memory
system.physmem.bytes_read::total               130560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        98048                       # Number of bytes written to this memory
system.physmem.bytes_written::total             98048                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          372                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          567                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1020                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             766                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  766                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1423766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13580536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1533286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20699366                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37236954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1423766                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1533286                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2957052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27964223                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27964223                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27964223                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1423766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13580536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1533286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20699366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               65201177                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8408141                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3134425                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552317                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       213038                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1322619                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1227322                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          331837                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9525                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3292473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17111108                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3134425                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1559159                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3796733                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1091554                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        412859                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1613592                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        87156                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8378668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.526672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.327999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4581935     54.69%     54.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          392087      4.68%     59.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          393288      4.69%     64.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          489967      5.85%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          150663      1.80%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          193625      2.31%     74.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          159047      1.90%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          147926      1.77%     77.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1870130     22.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8378668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.372785                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.035064                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3452184                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       386371                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3629603                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        34237                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876267                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       531345                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          332                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20407761                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1937                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876267                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3609160                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48500                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       157235                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3504641                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       182859                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19704835                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        113426                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        49285                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27659532                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91819744                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91819744                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17191638                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10467860                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3679                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1970                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           504347                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1825752                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944470                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8887                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       333754                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18521437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14917418                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30280                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6163513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18635276                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8378668                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780404                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907630                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2937210     35.06%     35.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1741910     20.79%     55.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1194072     14.25%     70.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815911      9.74%     79.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802170      9.57%     89.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       391413      4.67%     94.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       367347      4.38%     98.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59276      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69359      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8378668                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94870     75.69%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15722     12.54%     88.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        14755     11.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12471595     83.60%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       186871      1.25%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1476208      9.90%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       781038      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14917418                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.774164                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             125347                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008403                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38369128                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24688772                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14504236                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15042765                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        18374                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       703800                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231970                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876267                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25580                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4291                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18525130                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41037                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1825752                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944470                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1953                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3365                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          137                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130181                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       119675                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249856                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14662070                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1378220                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       255345                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2134296                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2093918                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            756076                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743794                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14520915                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14504236                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9418447                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26585226                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.725023                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354274                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326895                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6198263                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214569                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7502401                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.643060                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.163858                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2918961     38.91%     38.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2063572     27.51%     66.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       839174     11.19%     77.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       456369      6.08%     83.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       401791      5.36%     89.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       164572      2.19%     91.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       184921      2.46%     93.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       108010      1.44%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       365031      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7502401                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326895                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1834443                       # Number of memory references committed
system.switch_cpus0.commit.loads              1121943                       # Number of loads committed
system.switch_cpus0.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788604                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096918                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254808                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       365031                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25662359                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37927417                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1880                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  29473                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326895                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840814                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840814                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.189324                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.189324                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65813774                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20160836                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18842768                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3480                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8408141                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3092877                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2517510                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       207180                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1276169                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1197278                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          326755                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9141                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3085684                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17063231                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3092877                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1524033                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3756399                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1114411                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        579393                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1511119                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88176                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8324864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.536659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.312285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4568465     54.88%     54.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          328535      3.95%     58.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          267941      3.22%     62.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          643299      7.73%     69.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172233      2.07%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          234266      2.81%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162319      1.95%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93597      1.12%     77.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1854209     22.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8324864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367843                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.029370                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3219831                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       565886                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3613104                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22959                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        903077                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       526967                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20445677                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1678                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        903077                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3455605                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103811                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       121279                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3395333                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       345752                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19723127                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          167                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        138353                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       112327                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27575050                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92086369                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92086369                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16940288                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10634721                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4172                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2517                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           968960                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1857303                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       961866                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19655                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       334534                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18631961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4178                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14784247                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30333                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6405579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19731382                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          801                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8324864                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.775915                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896791                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2870613     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1794101     21.55%     56.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1170126     14.06%     70.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       867667     10.42%     80.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       753021      9.05%     89.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       394210      4.74%     94.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       335176      4.03%     98.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66897      0.80%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73053      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8324864                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87828     69.75%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19146     15.20%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18946     15.05%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12289116     83.12%     83.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205733      1.39%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1652      0.01%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1476965      9.99%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       810781      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14784247                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.758325                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125922                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008517                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38049612                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25041910                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14404953                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14910169                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        56887                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       735042                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          198                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       242354                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        903077                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56767                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8139                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18636140                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42040                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1857303                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       961866                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2494                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          198                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125212                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118480                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       243692                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14549094                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1384234                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       235152                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2174421                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2051292                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            790187                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730358                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14414782                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14404953                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9369567                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26612666                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713215                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352072                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9927933                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12202208                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6434003                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3377                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       210589                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7421787                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.644106                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149020                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2842635     38.30%     38.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2072168     27.92%     66.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       837090     11.28%     77.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       481705      6.49%     83.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       384223      5.18%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       161362      2.17%     91.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       190181      2.56%     93.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93427      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       358996      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7421787                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9927933                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12202208                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1841756                       # Number of memory references committed
system.switch_cpus1.commit.loads              1122251                       # Number of loads committed
system.switch_cpus1.commit.membars               1678                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1750326                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10997984                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       248777                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       358996                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25698833                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38176158                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  83277                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9927933                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12202208                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9927933                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846918                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846918                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.180752                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.180752                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65457736                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19892117                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18850878                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3372                       # number of misc regfile writes
system.l2.replacements                           1020                       # number of replacements
system.l2.tagsinuse                      32764.639966                       # Cycle average of tags in use
system.l2.total_refs                           953740                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33784                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.230523                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4540.806958                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     35.851446                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    184.375727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.026070                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    267.894449                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10829.376349                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16866.308966                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.138574                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001094                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.005627                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001130                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.008175                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.330486                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.514719                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999897                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3425                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4961                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8388                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3735                       # number of Writeback hits
system.l2.Writeback_hits::total                  3735                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    91                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3464                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5013                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8479                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3464                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5013                       # number of overall hits
system.l2.overall_hits::total                    8479                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          372                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          565                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1018                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          372                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          567                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1020                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          372                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          567                       # number of overall misses
system.l2.overall_misses::total                  1020                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1766301                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     17654812                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2056259                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     25447607                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        46924979                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       100065                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        100065                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1766301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     17654812                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2056259                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     25547672                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         47025044                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1766301                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     17654812                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2056259                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     25547672                       # number of overall miss cycles
system.l2.overall_miss_latency::total        47025044                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3797                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5526                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9406                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3735                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3735                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                93                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3836                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5580                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9499                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3836                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5580                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9499                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.097972                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.102244                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.108229                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021505                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.096976                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.101613                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.107380                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.096976                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.101613                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.107380                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45289.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47459.172043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48958.547619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45040.012389                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46095.264244                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 50032.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 50032.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45289.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47459.172043                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48958.547619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45057.622575                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46102.984314                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45289.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47459.172043                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48958.547619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45057.622575                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46102.984314                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  766                       # number of writebacks
system.l2.writebacks::total                       766                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          372                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          565                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1018                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1020                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1020                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1542966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     15508059                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1813023                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     22154051                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41018099                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        88475                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        88475                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1542966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     15508059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1813023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     22242526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     41106574                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1542966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     15508059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1813023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     22242526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     41106574                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.097972                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.102244                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.108229                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021505                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.096976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.101613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.107380                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.096976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.101613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107380                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39563.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41688.330645                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43167.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39210.709735                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40292.828094                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 44237.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 44237.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39563.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41688.330645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43167.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39228.440917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40300.562745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39563.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41688.330645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43167.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39228.440917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40300.562745                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               504.808204                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001622313                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1971697.466535                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.808204                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          468                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058988                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.750000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.808988                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1613544                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1613544                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1613544                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1613544                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1613544                       # number of overall hits
system.cpu0.icache.overall_hits::total        1613544                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2406375                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2406375                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2406375                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2406375                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2406375                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2406375                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1613592                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1613592                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1613592                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1613592                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1613592                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1613592                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50132.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50132.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50132.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50132.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50132.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50132.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2001639                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2001639                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2001639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2001639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2001639                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2001639                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50040.975000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50040.975000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50040.975000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50040.975000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50040.975000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50040.975000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3836                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147902374                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4092                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36144.275171                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.675129                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.324871                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.858106                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.141894                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1080370                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1080370                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       708751                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        708751                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1898                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1898                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1789121                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1789121                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1789121                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1789121                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7440                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7440                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          160                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          160                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         7600                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7600                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         7600                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7600                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    180111577                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    180111577                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5664560                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5664560                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    185776137                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    185776137                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    185776137                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    185776137                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1087810                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1087810                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1796721                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1796721                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1796721                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1796721                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006839                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006839                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000226                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000226                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004230                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004230                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004230                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004230                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24208.545296                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24208.545296                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35403.500000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35403.500000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24444.228553                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24444.228553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24444.228553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24444.228553                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1078                       # number of writebacks
system.cpu0.dcache.writebacks::total             1078                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3643                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3643                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          121                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3764                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3764                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3764                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3764                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3797                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3797                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3836                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3836                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3836                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3836                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     51022103                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     51022103                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1011823                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1011823                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     52033926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     52033926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     52033926                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     52033926                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003490                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003490                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002135                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002135                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002135                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002135                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13437.477746                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13437.477746                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25944.179487                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25944.179487                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13564.631387                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13564.631387                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13564.631387                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13564.631387                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.957234                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998385338                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1931112.839458                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.957234                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820444                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1511065                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1511065                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1511065                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1511065                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1511065                       # number of overall hits
system.cpu1.icache.overall_hits::total        1511065                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2653471                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2653471                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2653471                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2653471                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2653471                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2653471                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1511119                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1511119                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1511119                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1511119                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1511119                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1511119                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49138.351852                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49138.351852                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49138.351852                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49138.351852                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49138.351852                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49138.351852                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2205541                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2205541                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2205541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2205541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2205541                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2205541                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51291.651163                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51291.651163                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51291.651163                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51291.651163                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51291.651163                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51291.651163                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5580                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157206042                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5836                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26937.293009                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.373414                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.626586                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872552                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127448                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1050636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1050636                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       715512                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        715512                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1858                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1858                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1686                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1686                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1766148                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1766148                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1766148                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1766148                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14031                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14031                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          445                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          445                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14476                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14476                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14476                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14476                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    385883814                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    385883814                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     18236074                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18236074                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    404119888                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    404119888                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    404119888                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    404119888                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1064667                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1064667                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       715957                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       715957                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1686                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1686                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1780624                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1780624                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1780624                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1780624                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013179                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013179                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000622                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000622                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008130                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008130                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008130                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008130                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27502.231773                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27502.231773                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40979.941573                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40979.941573                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27916.543797                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27916.543797                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27916.543797                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27916.543797                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2657                       # number of writebacks
system.cpu1.dcache.writebacks::total             2657                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8505                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8505                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          391                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          391                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8896                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8896                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8896                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8896                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5526                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5580                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5580                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     70349953                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     70349953                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1164247                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1164247                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     71514200                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     71514200                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     71514200                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     71514200                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005190                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005190                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003134                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003134                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003134                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003134                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12730.718965                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12730.718965                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21560.129630                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21560.129630                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12816.164875                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12816.164875                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12816.164875                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12816.164875                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
