{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 15:52:13 2019 " "Info: Processing started: Thu Jul 04 15:52:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUversion -c ALUversion " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALUversion -c ALUversion" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU16.v(20) " "Warning (10268): Verilog HDL information at ALU16.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Info: Found entity 1: ALU16" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file latch_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_8 " "Info: Found entity 1: latch_8" {  } { { "latch_8.v" "" { Text "C:/Users/SOPC/Desktop/Version1/latch_8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/SOPC/Desktop/Version1/mux.v " "Warning: Entity \"mux\" obtained from \"C:/Users/SOPC/Desktop/Version1/mux.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/SOPC/Desktop/Version1/mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm " "Info: Found entity 1: dm" {  } { { "dm.v" "" { Text "C:/Users/SOPC/Desktop/Version1/dm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2x.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x " "Info: Found entity 1: mux_2x" {  } { { "mux_2x.v" "" { Text "C:/Users/SOPC/Desktop/Version1/mux_2x.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_hex.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dual_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_hex " "Info: Found entity 1: dual_hex" {  } { { "dual_hex.v" "" { Text "C:/Users/SOPC/Desktop/Version1/dual_hex.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_dec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file disp_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp_dec " "Info: Found entity 1: disp_dec" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Info: Found entity 1: seg_decoder" {  } { { "seg_decoder.v" "" { Text "C:/Users/SOPC/Desktop/Version1/seg_decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_sign.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_sign " "Info: Found entity 1: seg_sign" {  } { { "seg_sign.v" "" { Text "C:/Users/SOPC/Desktop/Version1/seg_sign.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Info: Found entity 1: decoder2_4" {  } { { "decoder2_4.v" "" { Text "C:/Users/SOPC/Desktop/Version1/decoder2_4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16 ALU16:inst " "Info: Elaborating entity \"ALU16\" for hierarchy \"ALU16:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 96 1128 1296 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU16.v(168) " "Warning (10230): Verilog HDL assignment warning at ALU16.v(168): truncated value with size 32 to match size of target (16)" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU16.v(169) " "Warning (10230): Verilog HDL assignment warning at ALU16.v(169): truncated value with size 32 to match size of target (16)" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU16.v(170) " "Warning (10230): Verilog HDL assignment warning at ALU16.v(170): truncated value with size 32 to match size of target (16)" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU16.v(171) " "Warning (10230): Verilog HDL assignment warning at ALU16.v(171): truncated value with size 32 to match size of target (16)" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU16.v(172) " "Warning (10230): Verilog HDL assignment warning at ALU16.v(172): truncated value with size 32 to match size of target (16)" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU16.v(173) " "Warning (10230): Verilog HDL assignment warning at ALU16.v(173): truncated value with size 32 to match size of target (16)" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU16.v(174) " "Warning (10230): Verilog HDL assignment warning at ALU16.v(174): truncated value with size 32 to match size of target (16)" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU16.v(175) " "Warning (10230): Verilog HDL assignment warning at ALU16.v(175): truncated value with size 32 to match size of target (16)" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU16.v(176) " "Warning (10230): Verilog HDL assignment warning at ALU16.v(176): truncated value with size 32 to match size of target (16)" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU16.v(177) " "Warning (10230): Verilog HDL assignment warning at ALU16.v(177): truncated value with size 32 to match size of target (16)" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst13 " "Info: Elaborating entity \"mux\" for hierarchy \"mux:inst13\"" {  } { { "Block1.bdf" "inst13" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 32 912 1032 128 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_8 latch_8:inst1 " "Info: Elaborating entity \"latch_8\" for hierarchy \"latch_8:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 48 544 696 144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 decoder2_4:inst9 " "Info: Elaborating entity \"decoder2_4\" for hierarchy \"decoder2_4:inst9\"" {  } { { "Block1.bdf" "inst9" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 192 160 256 320 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm dm:inst10 " "Info: Elaborating entity \"dm\" for hierarchy \"dm:inst10\"" {  } { { "Block1.bdf" "inst10" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { -48 1456 1608 48 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_dec disp_dec:inst8 " "Info: Elaborating entity \"disp_dec\" for hierarchy \"disp_dec:inst8\"" {  } { { "Block1.bdf" "inst8" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 80 1696 1864 176 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 disp_dec.v(11) " "Warning (10230): Verilog HDL assignment warning at disp_dec.v(11): truncated value with size 32 to match size of target (4)" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 disp_dec.v(12) " "Warning (10230): Verilog HDL assignment warning at disp_dec.v(12): truncated value with size 32 to match size of target (4)" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 disp_dec.v(13) " "Warning (10230): Verilog HDL assignment warning at disp_dec.v(13): truncated value with size 32 to match size of target (4)" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 disp_dec.v(14) " "Warning (10230): Verilog HDL assignment warning at disp_dec.v(14): truncated value with size 32 to match size of target (4)" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 disp_dec.v(15) " "Warning (10230): Verilog HDL assignment warning at disp_dec.v(15): truncated value with size 32 to match size of target (4)" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_hex disp_dec:inst8\|dual_hex:ul " "Info: Elaborating entity \"dual_hex\" for hierarchy \"disp_dec:inst8\|dual_hex:ul\"" {  } { { "disp_dec.v" "ul" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder disp_dec:inst8\|dual_hex:ul\|seg_decoder:ul " "Info: Elaborating entity \"seg_decoder\" for hierarchy \"disp_dec:inst8\|dual_hex:ul\|seg_decoder:ul\"" {  } { { "dual_hex.v" "ul" { Text "C:/Users/SOPC/Desktop/Version1/dual_hex.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x mux_2x:inst11 " "Info: Elaborating entity \"mux_2x\" for hierarchy \"mux_2x:inst11\"" {  } { { "Block1.bdf" "inst11" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 80 1448 1576 176 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_sign seg_sign:inst12 " "Info: Elaborating entity \"seg_sign\" for hierarchy \"seg_sign:inst12\"" {  } { { "Block1.bdf" "inst12" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 304 1488 1600 400 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "23 " "Info: Inferred 23 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_dec:inst8\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_dec:inst8\|Div3\"" {  } { { "disp_dec.v" "Div3" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_dec:inst8\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_dec:inst8\|Div2\"" {  } { { "disp_dec.v" "Div2" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 14 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_dec:inst8\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_dec:inst8\|Div1\"" {  } { { "disp_dec.v" "Div1" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 13 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_dec:inst8\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_dec:inst8\|Div0\"" {  } { { "disp_dec.v" "Div0" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 12 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_dec:inst8\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_dec:inst8\|Mod0\"" {  } { { "disp_dec.v" "Mod0" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU16:inst\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU16:inst\|Mult0\"" {  } { { "ALU16.v" "Mult0" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 90 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU16:inst\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU16:inst\|Div0\"" {  } { { "ALU16.v" "Div0" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 119 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "disp_dec:inst8\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"disp_dec:inst8\|Mult2\"" {  } { { "disp_dec.v" "Mult2" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "disp_dec:inst8\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"disp_dec:inst8\|Mult1\"" {  } { { "disp_dec.v" "Mult1" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_dec:inst8\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_dec:inst8\|Mod2\"" {  } { { "disp_dec.v" "Mod2" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 13 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_dec:inst8\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_dec:inst8\|Mod1\"" {  } { { "disp_dec.v" "Mod1" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 12 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU16:inst\|Div10 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU16:inst\|Div10\"" {  } { { "ALU16.v" "Div10" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 177 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_dec:inst8\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_dec:inst8\|Mod3\"" {  } { { "disp_dec.v" "Mod3" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 14 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU16:inst\|Div9 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU16:inst\|Div9\"" {  } { { "ALU16.v" "Div9" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 176 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_dec:inst8\|Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_dec:inst8\|Mod4\"" {  } { { "disp_dec.v" "Mod4" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU16:inst\|Div8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU16:inst\|Div8\"" {  } { { "ALU16.v" "Div8" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 175 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU16:inst\|Div7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU16:inst\|Div7\"" {  } { { "ALU16.v" "Div7" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 174 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU16:inst\|Div6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU16:inst\|Div6\"" {  } { { "ALU16.v" "Div6" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 173 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU16:inst\|Div5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU16:inst\|Div5\"" {  } { { "ALU16.v" "Div5" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 172 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU16:inst\|Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU16:inst\|Div4\"" {  } { { "ALU16.v" "Div4" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 171 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU16:inst\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU16:inst\|Div3\"" {  } { { "ALU16.v" "Div3" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 170 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU16:inst\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU16:inst\|Div2\"" {  } { { "ALU16.v" "Div2" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 169 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU16:inst\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU16:inst\|Div1\"" {  } { { "ALU16.v" "Div1" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 168 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_dec:inst8\|lpm_divide:Div3 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_divide:Div3\"" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_dec:inst8\|lpm_divide:Div3 " "Info: Instantiated megafunction \"disp_dec:inst8\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vfm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vfm " "Info: Found entity 1: lpm_divide_vfm" {  } { { "db/lpm_divide_vfm.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/lpm_divide_vfm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Info: Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Info: Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_dec:inst8\|lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_divide:Div2\"" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_dec:inst8\|lpm_divide:Div2 " "Info: Instantiated megafunction \"disp_dec:inst8\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rfm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rfm " "Info: Found entity 1: lpm_divide_rfm" {  } { { "db/lpm_divide_rfm.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/lpm_divide_rfm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Info: Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_dec:inst8\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_divide:Div1\"" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 13 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_dec:inst8\|lpm_divide:Div1 " "Info: Instantiated megafunction \"disp_dec:inst8\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 13 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Info: Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Info: Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Info: Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_dec:inst8\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_divide:Div0\"" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_dec:inst8\|lpm_divide:Div0 " "Info: Instantiated megafunction \"disp_dec:inst8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Info: Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Info: Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Info: Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_dec:inst8\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_divide:Mod0\"" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_dec:inst8\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"disp_dec:inst8\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_i6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i6m " "Info: Found entity 1: lpm_divide_i6m" {  } { { "db/lpm_divide_i6m.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/lpm_divide_i6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Info: Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Info: Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16:inst\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ALU16:inst\|lpm_mult:Mult0\"" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 90 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16:inst\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"ALU16:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Info: Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Info: Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Info: Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Info: Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 90 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4v01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_4v01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4v01 " "Info: Found entity 1: mult_4v01" {  } { { "db/mult_4v01.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/mult_4v01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16:inst\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"ALU16:inst\|lpm_divide:Div0\"" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 119 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16:inst\|lpm_divide:Div0 " "Info: Instantiated megafunction \"ALU16:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Info: Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 119 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1gm " "Info: Found entity 1: lpm_divide_1gm" {  } { { "db/lpm_divide_1gm.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/lpm_divide_1gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Info: Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Info: Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_dec:inst8\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult2\"" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_dec:inst8\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"disp_dec:inst8\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "disp_dec:inst8\|lpm_mult:Mult2\|multcore:mult_core disp_dec:inst8\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "disp_dec:inst8\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder disp_dec:inst8\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "disp_dec:inst8\|lpm_mult:Mult2\|altshift:external_latency_ffs disp_dec:inst8\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_dec:inst8\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult1\"" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_dec:inst8\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"disp_dec:inst8\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info: Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info: Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "disp_dec:inst8\|lpm_mult:Mult1\|multcore:mult_core disp_dec:inst8\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "disp_dec:inst8\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder disp_dec:inst8\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "disp_dec:inst8\|lpm_mult:Mult1\|altshift:external_latency_ffs disp_dec:inst8\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"disp_dec:inst8\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_dec:inst8\|lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_divide:Mod2\"" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 13 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_dec:inst8\|lpm_divide:Mod2 " "Info: Instantiated megafunction \"disp_dec:inst8\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 13 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v7m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_v7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v7m " "Info: Found entity 1: lpm_divide_v7m" {  } { { "db/lpm_divide_v7m.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/lpm_divide_v7m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Info: Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e5f " "Info: Found entity 1: alt_u_div_e5f" {  } { { "db/alt_u_div_e5f.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_e5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_dec:inst8\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_divide:Mod1\"" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_dec:inst8\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"disp_dec:inst8\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_l6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l6m " "Info: Found entity 1: lpm_divide_l6m" {  } { { "db/lpm_divide_l6m.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/lpm_divide_l6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Info: Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Info: Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_q2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16:inst\|lpm_divide:Div10 " "Info: Elaborated megafunction instantiation \"ALU16:inst\|lpm_divide:Div10\"" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 177 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16:inst\|lpm_divide:Div10 " "Info: Instantiated megafunction \"ALU16:inst\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Info: Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Info: Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 177 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_4gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4gm " "Info: Found entity 1: lpm_divide_4gm" {  } { { "db/lpm_divide_4gm.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/lpm_divide_4gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Info: Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_u5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u5f " "Info: Found entity 1: alt_u_div_u5f" {  } { { "db/alt_u_div_u5f.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_u5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_dec:inst8\|lpm_divide:Mod3 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_divide:Mod3\"" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_dec:inst8\|lpm_divide:Mod3 " "Info: Instantiated megafunction \"disp_dec:inst8\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_38m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_38m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_38m " "Info: Found entity 1: lpm_divide_38m" {  } { { "db/lpm_divide_38m.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/lpm_divide_38m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Info: Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m5f " "Info: Found entity 1: alt_u_div_m5f" {  } { { "db/alt_u_div_m5f.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_m5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_dec:inst8\|lpm_divide:Mod4 " "Info: Elaborated megafunction instantiation \"disp_dec:inst8\|lpm_divide:Mod4\"" {  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_dec:inst8\|lpm_divide:Mod4 " "Info: Instantiated megafunction \"disp_dec:inst8\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Info: Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "disp_dec.v" "" { Text "C:/Users/SOPC/Desktop/Version1/disp_dec.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_68m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_68m " "Info: Found entity 1: lpm_divide_68m" {  } { { "db/lpm_divide_68m.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/lpm_divide_68m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Info: Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_fnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_06f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_06f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_06f " "Info: Found entity 1: alt_u_div_06f" {  } { { "db/alt_u_div_06f.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_06f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16:inst\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"ALU16:inst\|lpm_divide:Div1\"" {  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 168 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16:inst\|lpm_divide:Div1 " "Info: Instantiated megafunction \"ALU16:inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Info: Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Info: Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ALU16.v" "" { Text "C:/Users/SOPC/Desktop/Version1/ALU16.v" 168 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_6gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6gm " "Info: Found entity 1: lpm_divide_6gm" {  } { { "db/lpm_divide_6gm.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/lpm_divide_6gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gnh " "Info: Found entity 1: sign_div_unsign_gnh" {  } { { "db/sign_div_unsign_gnh.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/sign_div_unsign_gnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t5f " "Info: Found entity 1: alt_u_div_t5f" {  } { { "db/alt_u_div_t5f.tdf" "" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_t5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SEG7_5\[39\] VCC " "Warning (13410): Pin \"SEG7_5\[39\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 104 1872 2048 120 "SEG7_5\[39..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG7_5\[31\] VCC " "Warning (13410): Pin \"SEG7_5\[31\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 104 1872 2048 120 "SEG7_5\[39..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG7_5\[23\] VCC " "Warning (13410): Pin \"SEG7_5\[23\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 104 1872 2048 120 "SEG7_5\[39..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG7_5\[15\] VCC " "Warning (13410): Pin \"SEG7_5\[15\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 104 1872 2048 120 "SEG7_5\[39..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG7_5\[7\] VCC " "Warning (13410): Pin \"SEG7_5\[7\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 104 1872 2048 120 "SEG7_5\[39..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg7_6\[7\] VCC " "Warning (13410): Pin \"seg7_6\[7\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 328 1600 1776 344 "seg7_6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg7_6\[5\] VCC " "Warning (13410): Pin \"seg7_6\[5\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 328 1600 1776 344 "seg7_6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg7_6\[4\] VCC " "Warning (13410): Pin \"seg7_6\[4\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 328 1600 1776 344 "seg7_6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg7_6\[3\] VCC " "Warning (13410): Pin \"seg7_6\[3\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 328 1600 1776 344 "seg7_6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg7_6\[2\] VCC " "Warning (13410): Pin \"seg7_6\[2\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 328 1600 1776 344 "seg7_6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg7_6\[1\] VCC " "Warning (13410): Pin \"seg7_6\[1\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 328 1600 1776 344 "seg7_6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg7_6\[0\] VCC " "Warning (13410): Pin \"seg7_6\[0\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/SOPC/Desktop/Version1/Block1.bdf" { { 328 1600 1776 344 "seg7_6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "disp_dec:inst8\|lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_19_result_int\[2\]~42 " "Info (17048): Logic cell \"disp_dec:inst8\|lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_19_result_int\[2\]~42\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_19_result_int\[2\]~42" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_c5f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "disp_dec:inst8\|lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_19_result_int\[1\]~44 " "Info (17048): Logic cell \"disp_dec:inst8\|lpm_divide:Div2\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_19_result_int\[1\]~44\"" {  } { { "db/alt_u_div_c5f.tdf" "add_sub_19_result_int\[1\]~44" { Text "C:/Users/SOPC/Desktop/Version1/db/alt_u_div_c5f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SOPC/Desktop/Version1/ALUversion.map.smsg " "Info: Generated suppressed messages file C:/Users/SOPC/Desktop/Version1/ALUversion.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6863 " "Info: Implemented 6863 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Info: Implemented 74 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "6766 " "Info: Implemented 6766 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 15:52:52 2019 " "Info: Processing ended: Thu Jul 04 15:52:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Info: Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Info: Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
