{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1454287466369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1454287466373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 01 09:44:26 2016 " "Processing started: Mon Feb 01 09:44:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1454287466373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287466373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CDEC_on_DE0_Memory_Editor -c CDEC_on_DE0_Memory_Editor " "Command: quartus_map --read_settings_files=on --write_settings_files=off CDEC_on_DE0_Memory_Editor -c CDEC_on_DE0_Memory_Editor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287466373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1454287467171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdec_on_de0/src/de0-cv/sseg_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file cdec_on_de0/src/de0-cv/sseg_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sseg_dec " "Found entity 1: sseg_dec" {  } { { "CDEC_on_DE0/src/DE0-CV/sseg_dec.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/sseg_dec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdec_on_de0/src/de0-cv/register.v 6 6 " "Found 6 design units, including 6 entities, in source file cdec_on_de0/src/de0-cv/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8_pe " "Found entity 1: reg8_pe" {  } { { "CDEC_on_DE0/src/DE0-CV/register.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475028 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg8_ne " "Found entity 2: reg8_ne" {  } { { "CDEC_on_DE0/src/DE0-CV/register.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/register.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475028 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg8_per " "Found entity 3: reg8_per" {  } { { "CDEC_on_DE0/src/DE0-CV/register.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/register.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475028 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg8_ner " "Found entity 4: reg8_ner" {  } { { "CDEC_on_DE0/src/DE0-CV/register.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/register.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475028 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg8_ll " "Found entity 5: reg8_ll" {  } { { "CDEC_on_DE0/src/DE0-CV/register.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/register.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475028 ""} { "Info" "ISGN_ENTITY_NAME" "6 reg8_hl " "Found entity 6: reg8_hl" {  } { { "CDEC_on_DE0/src/DE0-CV/register.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/register.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdec_on_de0/src/de0-cv/memory_programmer.v 1 1 " "Found 1 design units, including 1 entities, in source file cdec_on_de0/src/de0-cv/memory_programmer.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_programmer " "Found entity 1: memory_programmer" {  } { { "CDEC_on_DE0/src/DE0-CV/memory_programmer.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/memory_programmer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdec_on_de0/src/de0-cv/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cdec_on_de0/src/de0-cv/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "CDEC_on_DE0/src/DE0-CV/memory.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pla PLA ctrl_pla.v(7) " "Verilog HDL Declaration information at ctrl_pla.v(7): object \"pla\" differs only in case from object \"PLA\" in the same scope" {  } { { "CDEC_on_DE0/src/DE0-CV/ctrl_pla.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/ctrl_pla.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454287475032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdec_on_de0/src/de0-cv/ctrl_pla.v 1 1 " "Found 1 design units, including 1 entities, in source file cdec_on_de0/src/de0-cv/ctrl_pla.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_pla " "Found entity 1: ctrl_pla" {  } { { "CDEC_on_DE0/src/DE0-CV/ctrl_pla.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/ctrl_pla.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdec_on_de0/src/de0-cv/cpu_shell.v 1 1 " "Found 1 design units, including 1 entities, in source file cdec_on_de0/src/de0-cv/cpu_shell.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_shell " "Found entity 1: CPU_shell" {  } { { "CDEC_on_DE0/src/DE0-CV/CPU_shell.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CPU_shell.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdec_on_de0/src/de0-cv/cdec8_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file cdec_on_de0/src/de0-cv/cdec8_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 CDEC8_DP " "Found entity 1: CDEC8_DP" {  } { { "CDEC_on_DE0/src/DE0-CV/CDEC8_DP.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CDEC8_DP.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdec_on_de0/src/de0-cv/cdec8_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cdec_on_de0/src/de0-cv/cdec8_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CDEC8_ctrl " "Found entity 1: CDEC8_ctrl" {  } { { "CDEC_on_DE0/src/DE0-CV/CDEC8_ctrl.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CDEC8_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdec_on_de0/src/de0-cv/cdec8.v 1 1 " "Found 1 design units, including 1 entities, in source file cdec_on_de0/src/de0-cv/cdec8.v" { { "Info" "ISGN_ENTITY_NAME" "1 CDEC8 " "Found entity 1: CDEC8" {  } { { "CDEC_on_DE0/src/DE0-CV/CDEC8.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CDEC8.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdec_on_de0/src/de0-cv/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cdec_on_de0/src/de0-cv/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "CDEC_on_DE0/src/DE0-CV/alu.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/de0_cv_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/de0_cv_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS " "Found entity 1: DE0_CV_QSYS" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_irq_mapper " "Found entity 1: DE0_CV_QSYS_irq_mapper" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_irq_mapper.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475067 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475082 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475082 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475082 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475082 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454287475086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454287475089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454287475094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454287475094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475095 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router_008 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_008" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454287475096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454287475096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475096 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router_004 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_004" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454287475097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454287475097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475098 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_002" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454287475099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454287475099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475099 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_001" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454287475100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454287475101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475101 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_uart_0_tx " "Found entity 1: DE0_CV_QSYS_uart_0_tx" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475113 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_uart_0_rx_stimulus_source " "Found entity 2: DE0_CV_QSYS_uart_0_rx_stimulus_source" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475113 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_CV_QSYS_uart_0_rx " "Found entity 3: DE0_CV_QSYS_uart_0_rx" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475113 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_CV_QSYS_uart_0_regs " "Found entity 4: DE0_CV_QSYS_uart_0_regs" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475113 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_CV_QSYS_uart_0 " "Found entity 5: DE0_CV_QSYS_uart_0" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_timer " "Found entity 1: DE0_CV_QSYS_timer" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_timer.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_sysid_qsys " "Found entity 1: DE0_CV_QSYS_sysid_qsys" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sysid_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_sdram_input_efifo_module " "Found entity 1: DE0_CV_QSYS_sdram_input_efifo_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475118 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_sdram " "Found entity 2: DE0_CV_QSYS_sdram" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_CV_QSYS_sdram_test_component.v(234) " "Verilog HDL warning at DE0_CV_QSYS_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1454287475119 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_CV_QSYS_sdram_test_component.v(235) " "Verilog HDL warning at DE0_CV_QSYS_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1454287475120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_sdram_test_component_ram_module " "Found entity 1: DE0_CV_QSYS_sdram_test_component_ram_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475120 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_sdram_test_component " "Found entity 2: DE0_CV_QSYS_sdram_test_component" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_pll " "Found entity 1: DE0_CV_QSYS_pll" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pio_mode_selout.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pio_mode_selout.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_pio_mode_selout " "Found entity 1: DE0_CV_QSYS_pio_mode_selout" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pio_mode_selout.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pio_mode_selout.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pio_keyout.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pio_keyout.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_pio_keyout " "Found entity 1: DE0_CV_QSYS_pio_keyout" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pio_keyout.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pio_keyout.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pio_io_inout.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pio_io_inout.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_pio_io_inout " "Found entity 1: DE0_CV_QSYS_pio_io_inout" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pio_io_inout.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pio_io_inout.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pio_datain.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pio_datain.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_pio_datain " "Found entity 1: DE0_CV_QSYS_pio_datain" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pio_datain.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pio_datain.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_onchip_memory2 " "Found entity 1: DE0_CV_QSYS_onchip_memory2" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys.v 21 21 " "Found 21 design units, including 21 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_register_bank_a_module " "Found entity 1: DE0_CV_QSYS_nios2_qsys_register_bank_a_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_nios2_qsys_register_bank_b_module " "Found entity 2: DE0_CV_QSYS_nios2_qsys_register_bank_b_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_CV_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 3: DE0_CV_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 4: DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_CV_QSYS_nios2_qsys_nios2_ocimem " "Found entity 5: DE0_CV_QSYS_nios2_qsys_nios2_ocimem" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 6: DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_CV_QSYS_nios2_qsys_nios2_oci_break " "Found entity 7: DE0_CV_QSYS_nios2_qsys_nios2_oci_break" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 8: DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 9: DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 10: DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 11: DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 12: DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Found entity 13: DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Found entity 14: DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Found entity 15: DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 16: DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_CV_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 17: DE0_CV_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_CV_QSYS_nios2_qsys_nios2_oci_im " "Found entity 18: DE0_CV_QSYS_nios2_qsys_nios2_oci_im" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_CV_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 19: DE0_CV_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_CV_QSYS_nios2_qsys_nios2_oci " "Found entity 20: DE0_CV_QSYS_nios2_qsys_nios2_oci" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_CV_QSYS_nios2_qsys " "Found entity 21: DE0_CV_QSYS_nios2_qsys" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: DE0_CV_QSYS_nios2_qsys_oci_test_bench" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_test_bench " "Found entity 1: DE0_CV_QSYS_nios2_qsys_test_bench" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_test_bench.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_key " "Found entity 1: DE0_CV_QSYS_key" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_key.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE0_CV_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475152 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE0_CV_QSYS_jtag_uart_scfifo_w" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475152 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_CV_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE0_CV_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475152 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_CV_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE0_CV_QSYS_jtag_uart_scfifo_r" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475152 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_CV_QSYS_jtag_uart " "Found entity 5: DE0_CV_QSYS_jtag_uart" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475152 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_nios2_qsys.v(1605) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_nios2_qsys.v(1605): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1454287475163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_nios2_qsys.v(1607) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_nios2_qsys.v(1607): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1454287475163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_nios2_qsys.v(1763) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_nios2_qsys.v(1763): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1454287475163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_nios2_qsys.v(2587) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_nios2_qsys.v(2587): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1454287475166 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_sdram.v(316) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(316): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1454287475169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_sdram.v(326) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(326): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1454287475170 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_sdram.v(336) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(336): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1454287475170 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_sdram.v(680) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(680): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1454287475171 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cdec_on_de0_memory_editor.v 1 1 " "Using design file cdec_on_de0_memory_editor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CDEC_on_DE0_Memory_Editor " "Found entity 1: CDEC_on_DE0_Memory_Editor" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1454287475302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CDEC_on_DE0_Memory_Editor " "Elaborating entity \"CDEC_on_DE0_Memory_Editor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1454287475306 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 cdec_on_de0_memory_editor.v(79) " "Output port \"HEX4\" at cdec_on_de0_memory_editor.v(79) has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1454287475308 "|CDEC_on_DE0_Memory_Editor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 cdec_on_de0_memory_editor.v(82) " "Output port \"HEX5\" at cdec_on_de0_memory_editor.v(82) has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1454287475308 "|CDEC_on_DE0_Memory_Editor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B cdec_on_de0_memory_editor.v(108) " "Output port \"VGA_B\" at cdec_on_de0_memory_editor.v(108) has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1454287475308 "|CDEC_on_DE0_Memory_Editor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G cdec_on_de0_memory_editor.v(109) " "Output port \"VGA_G\" at cdec_on_de0_memory_editor.v(109) has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1454287475308 "|CDEC_on_DE0_Memory_Editor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R cdec_on_de0_memory_editor.v(111) " "Output port \"VGA_R\" at cdec_on_de0_memory_editor.v(111) has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1454287475308 "|CDEC_on_DE0_Memory_Editor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK cdec_on_de0_memory_editor.v(100) " "Output port \"SD_CLK\" at cdec_on_de0_memory_editor.v(100) has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1454287475309 "|CDEC_on_DE0_Memory_Editor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS cdec_on_de0_memory_editor.v(110) " "Output port \"VGA_HS\" at cdec_on_de0_memory_editor.v(110) has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1454287475309 "|CDEC_on_DE0_Memory_Editor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS cdec_on_de0_memory_editor.v(113) " "Output port \"VGA_VS\" at cdec_on_de0_memory_editor.v(113) has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1454287475309 "|CDEC_on_DE0_Memory_Editor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg_dec sseg_dec:sseg3 " "Elaborating entity \"sseg_dec\" for hierarchy \"sseg_dec:sseg3\"" {  } { { "cdec_on_de0_memory_editor.v" "sseg3" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287475319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS DE0_CV_QSYS:u0 " "Elaborating entity \"DE0_CV_QSYS\" for hierarchy \"DE0_CV_QSYS:u0\"" {  } { { "cdec_on_de0_memory_editor.v" "u0" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287475328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_jtag_uart DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE0_CV_QSYS_jtag_uart\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "jtag_uart" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287475364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_jtag_uart_scfifo_w DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE0_CV_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "the_DE0_CV_QSYS_jtag_uart_scfifo_w" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287475382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "wfifo" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287475553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287475561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287475561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287475561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287475561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287475561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287475561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287475561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287475561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287475561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287475561 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1454287475561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287475597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287475610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287475623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287475698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287475746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287475792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287475792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287475793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_jtag_uart_scfifo_r DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE0_CV_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "the_DE0_CV_QSYS_jtag_uart_scfifo_r" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287475804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476037 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1454287476037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476385 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476401 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_key DE0_CV_QSYS:u0\|DE0_CV_QSYS_key:key " "Elaborating entity \"DE0_CV_QSYS_key\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_key:key\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "key" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "nios2_qsys" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_test_bench DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_test_bench:the_DE0_CV_QSYS_nios2_qsys_test_bench " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_test_bench\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_test_bench:the_DE0_CV_QSYS_nios2_qsys_test_bench\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_test_bench" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_register_bank_a_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_register_bank_a" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_CV_QSYS_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"DE0_CV_QSYS_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476574 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1454287476574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3en1 " "Found entity 1: altsyncram_3en1" {  } { { "db/altsyncram_3en1.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/altsyncram_3en1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287476615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287476615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3en1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3en1:auto_generated " "Elaborating entity \"altsyncram_3en1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3en1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_register_bank_b_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_register_bank_b" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_CV_QSYS_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"DE0_CV_QSYS_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476701 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1454287476701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4en1 " "Found entity 1: altsyncram_4en1" {  } { { "db/altsyncram_4en1.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/altsyncram_4en1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287476744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287476744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4en1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4en1:auto_generated " "Elaborating entity \"altsyncram_4en1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4en1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 4810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_debug DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altera_std_synchronizer" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476854 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1454287476854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_ocimem DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_ociram_sp_ram" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_CV_QSYS_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE0_CV_QSYS_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287476898 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1454287476898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkf1 " "Found entity 1: altsyncram_mkf1" {  } { { "db/altsyncram_mkf1.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/altsyncram_mkf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287476938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287476938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkf1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mkf1:auto_generated " "Elaborating entity \"altsyncram_mkf1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287476938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_break DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace\|DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_CV_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace\|DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_CV_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_oci_test_bench DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_oci_test_bench:the_DE0_CV_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_oci_test_bench:the_DE0_CV_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_oci_test_bench" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477145 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE0_CV_QSYS_nios2_qsys_oci_test_bench " "Entity \"DE0_CV_QSYS_nios2_qsys_oci_test_bench\" contains only dangling pins" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_oci_test_bench" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1454287477146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_pib DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_pib" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_im DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_im" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477265 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1454287477265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_onchip_memory2 DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE0_CV_QSYS_onchip_memory2\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "onchip_memory2" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_CV_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"DE0_CV_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287477415 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1454287477415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jj1 " "Found entity 1: altsyncram_2jj1" {  } { { "db/altsyncram_2jj1.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/altsyncram_2jj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287477469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287477469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jj1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2jj1:auto_generated " "Elaborating entity \"altsyncram_2jj1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2jj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287477469 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "DE0_CV_QSYS_onchip_memory2.hex 4000 10 " "Width of data items in \"DE0_CV_QSYS_onchip_memory2.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 4000 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 DE0_CV_QSYS_onchip_memory2.hex " "Data at line (2) of memory initialization file \"DE0_CV_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1454287477545 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 DE0_CV_QSYS_onchip_memory2.hex " "Data at line (3) of memory initialization file \"DE0_CV_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1454287477545 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 DE0_CV_QSYS_onchip_memory2.hex " "Data at line (4) of memory initialization file \"DE0_CV_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1454287477545 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 DE0_CV_QSYS_onchip_memory2.hex " "Data at line (5) of memory initialization file \"DE0_CV_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1454287477545 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 DE0_CV_QSYS_onchip_memory2.hex " "Data at line (6) of memory initialization file \"DE0_CV_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1454287477545 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 DE0_CV_QSYS_onchip_memory2.hex " "Data at line (7) of memory initialization file \"DE0_CV_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1454287477545 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 DE0_CV_QSYS_onchip_memory2.hex " "Data at line (8) of memory initialization file \"DE0_CV_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1454287477545 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 DE0_CV_QSYS_onchip_memory2.hex " "Data at line (9) of memory initialization file \"DE0_CV_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1454287477545 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 DE0_CV_QSYS_onchip_memory2.hex " "Data at line (10) of memory initialization file \"DE0_CV_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1454287477545 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 DE0_CV_QSYS_onchip_memory2.hex " "Data at line (11) of memory initialization file \"DE0_CV_QSYS_onchip_memory2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1454287477545 ""}  } { { "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/software/CDME/mem_init/DE0_CV_QSYS_onchip_memory2.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1454287477545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287478031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287478031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2jj1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2jj1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_2jj1.tdf" "decode3" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/altsyncram_2jj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287478076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287478076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2jj1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2jj1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_2jj1.tdf" "mux2" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/altsyncram_2jj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_pio_datain DE0_CV_QSYS:u0\|DE0_CV_QSYS_pio_datain:pio_datain " "Elaborating entity \"DE0_CV_QSYS_pio_datain\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pio_datain:pio_datain\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "pio_datain" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_pio_io_inout DE0_CV_QSYS:u0\|DE0_CV_QSYS_pio_io_inout:pio_io_inout " "Elaborating entity \"DE0_CV_QSYS_pio_io_inout\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pio_io_inout:pio_io_inout\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "pio_io_inout" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_pio_keyout DE0_CV_QSYS:u0\|DE0_CV_QSYS_pio_keyout:pio_keyout " "Elaborating entity \"DE0_CV_QSYS_pio_keyout\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pio_keyout:pio_keyout\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "pio_keyout" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_pio_mode_selout DE0_CV_QSYS:u0\|DE0_CV_QSYS_pio_mode_selout:pio_mode_selout " "Elaborating entity \"DE0_CV_QSYS_pio_mode_selout\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pio_mode_selout:pio_mode_selout\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "pio_mode_selout" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_pll DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll " "Elaborating entity \"DE0_CV_QSYS_pll\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "pll" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" "altera_pll_i" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478382 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1454287478398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 143.000000 MHz " "Parameter \"output_clock_frequency1\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3758 ps " "Parameter \"phase_shift1\" = \"-3758 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287478409 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1454287478409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_sdram DE0_CV_QSYS:u0\|DE0_CV_QSYS_sdram:sdram " "Elaborating entity \"DE0_CV_QSYS_sdram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_sdram:sdram\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "sdram" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_sdram_input_efifo_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_sdram:sdram\|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE0_CV_QSYS_sdram_input_efifo_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_sdram:sdram\|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "the_DE0_CV_QSYS_sdram_input_efifo_module" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_sysid_qsys DE0_CV_QSYS:u0\|DE0_CV_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE0_CV_QSYS_sysid_qsys\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "sysid_qsys" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_timer DE0_CV_QSYS:u0\|DE0_CV_QSYS_timer:timer " "Elaborating entity \"DE0_CV_QSYS_timer\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_timer:timer\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "timer" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_uart_0 DE0_CV_QSYS:u0\|DE0_CV_QSYS_uart_0:uart_0 " "Elaborating entity \"DE0_CV_QSYS_uart_0\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_uart_0:uart_0\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "uart_0" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_uart_0_tx DE0_CV_QSYS:u0\|DE0_CV_QSYS_uart_0:uart_0\|DE0_CV_QSYS_uart_0_tx:the_DE0_CV_QSYS_uart_0_tx " "Elaborating entity \"DE0_CV_QSYS_uart_0_tx\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_uart_0:uart_0\|DE0_CV_QSYS_uart_0_tx:the_DE0_CV_QSYS_uart_0_tx\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" "the_DE0_CV_QSYS_uart_0_tx" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_uart_0_rx DE0_CV_QSYS:u0\|DE0_CV_QSYS_uart_0:uart_0\|DE0_CV_QSYS_uart_0_rx:the_DE0_CV_QSYS_uart_0_rx " "Elaborating entity \"DE0_CV_QSYS_uart_0_rx\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_uart_0:uart_0\|DE0_CV_QSYS_uart_0_rx:the_DE0_CV_QSYS_uart_0_rx\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" "the_DE0_CV_QSYS_uart_0_rx" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_uart_0_rx_stimulus_source DE0_CV_QSYS:u0\|DE0_CV_QSYS_uart_0:uart_0\|DE0_CV_QSYS_uart_0_rx:the_DE0_CV_QSYS_uart_0_rx\|DE0_CV_QSYS_uart_0_rx_stimulus_source:the_DE0_CV_QSYS_uart_0_rx_stimulus_source " "Elaborating entity \"DE0_CV_QSYS_uart_0_rx_stimulus_source\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_uart_0:uart_0\|DE0_CV_QSYS_uart_0_rx:the_DE0_CV_QSYS_uart_0_rx\|DE0_CV_QSYS_uart_0_rx_stimulus_source:the_DE0_CV_QSYS_uart_0_rx_stimulus_source\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" "the_DE0_CV_QSYS_uart_0_rx_stimulus_source" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_uart_0_regs DE0_CV_QSYS:u0\|DE0_CV_QSYS_uart_0:uart_0\|DE0_CV_QSYS_uart_0_regs:the_DE0_CV_QSYS_uart_0_regs " "Elaborating entity \"DE0_CV_QSYS_uart_0_regs\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_uart_0:uart_0\|DE0_CV_QSYS_uart_0_regs:the_DE0_CV_QSYS_uart_0_regs\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" "the_DE0_CV_QSYS_uart_0_regs" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_uart_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "mm_interconnect_0" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_translator" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287478996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "key_s1_translator" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router:router\|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router:router\|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_001 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router_001" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 3501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001\|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001\|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_002 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router_002" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 3517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002\|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002\|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_004 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_004\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router_004" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 3549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004\|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004\|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_008 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_008\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router_008" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008\|DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008\|DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 3743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_cmd_demux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 3826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 3849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_cmd_mux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 3866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 3906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_rsp_demux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_rsp_mux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 4364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 4387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 4453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479838 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1454287479847 "|CDEC_on_DE0_Memory_Editor|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1454287479848 "|CDEC_on_DE0_Memory_Editor|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1454287479848 "|CDEC_on_DE0_Memory_Editor|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 4519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 4548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 4722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287479949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_irq_mapper DE0_CV_QSYS:u0\|DE0_CV_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE0_CV_QSYS_irq_mapper\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "irq_mapper" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "rst_controller" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "rst_controller_001" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_shell CPU_shell:CDEC_on_CV " "Elaborating entity \"CPU_shell\" for hierarchy \"CPU_shell:CDEC_on_CV\"" {  } { { "cdec_on_de0_memory_editor.v" "CDEC_on_CV" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_programmer CPU_shell:CDEC_on_CV\|memory_programmer:programmer " "Elaborating entity \"memory_programmer\" for hierarchy \"CPU_shell:CDEC_on_CV\|memory_programmer:programmer\"" {  } { { "CDEC_on_DE0/src/DE0-CV/CPU_shell.v" "programmer" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CPU_shell.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDEC8 CPU_shell:CDEC_on_CV\|CDEC8:CDEC8 " "Elaborating entity \"CDEC8\" for hierarchy \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\"" {  } { { "CDEC_on_DE0/src/DE0-CV/CPU_shell.v" "CDEC8" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CPU_shell.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDEC8_DP CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP " "Elaborating entity \"CDEC8_DP\" for hierarchy \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\"" {  } { { "CDEC_on_DE0/src/DE0-CV/CDEC8.v" "CDEC8_DP" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CDEC8.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|alu:alu\"" {  } { { "CDEC_on_DE0/src/DE0-CV/CDEC8_DP.v" "alu" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CDEC8_DP.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_ner CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ner:PC_reg " "Elaborating entity \"reg8_ner\" for hierarchy \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ner:PC_reg\"" {  } { { "CDEC_on_DE0/src/DE0-CV/CDEC8_DP.v" "PC_reg" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CDEC8_DP.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_ne CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ne:A_reg " "Elaborating entity \"reg8_ne\" for hierarchy \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ne:A_reg\"" {  } { { "CDEC_on_DE0/src/DE0-CV/CDEC8_DP.v" "A_reg" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CDEC8_DP.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_pe CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_pe:IPORT_reg " "Elaborating entity \"reg8_pe\" for hierarchy \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_pe:IPORT_reg\"" {  } { { "CDEC_on_DE0/src/DE0-CV/CDEC8_DP.v" "IPORT_reg" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CDEC8_DP.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDEC8_ctrl CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_ctrl:CDEC8_ctrl " "Elaborating entity \"CDEC8_ctrl\" for hierarchy \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_ctrl:CDEC8_ctrl\"" {  } { { "CDEC_on_DE0/src/DE0-CV/CDEC8.v" "CDEC8_ctrl" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CDEC8.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_pla CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_ctrl:CDEC8_ctrl\|ctrl_pla:ctrl_pla " "Elaborating entity \"ctrl_pla\" for hierarchy \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_ctrl:CDEC8_ctrl\|ctrl_pla:ctrl_pla\"" {  } { { "CDEC_on_DE0/src/DE0-CV/CDEC8_ctrl.v" "ctrl_pla" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CDEC8_ctrl.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory CPU_shell:CDEC_on_CV\|memory:ram " "Elaborating entity \"memory\" for hierarchy \"CPU_shell:CDEC_on_CV\|memory:ram\"" {  } { { "CDEC_on_DE0/src/DE0-CV/CPU_shell.v" "ram" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0/src/DE0-CV/CPU_shell.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287480198 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1454287481975 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.02.01.09:44:45 Progress: Loading slda13a6382/alt_sld_fab_wrapper_hw.tcl " "2016.02.01.09:44:45 Progress: Loading slda13a6382/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287485328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287487145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287487277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287488508 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287488546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287488585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287488643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287488649 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287488650 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1454287489304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda13a6382/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda13a6382/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda13a6382/alt_sld_fab.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/ip/slda13a6382/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287489432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287489432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287489475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287489475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287489476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287489476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287489495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287489495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287489536 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287489536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287489536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/ip/slda13a6382/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287489560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287489560 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU_shell:CDEC_on_CV\|comb~0 " "Found clock multiplexer CPU_shell:CDEC_on_CV\|comb~0" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1454287490826 "|CDEC_on_DE0_Memory_Editor|CPU_shell:CDEC_on_CV|comb~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "virtual_SW\[9\] " "Found clock multiplexer virtual_SW\[9\]" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 123 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1454287490826 "|CDEC_on_DE0_Memory_Editor|virtual_SW[9]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "virtual_KEY\[0\] " "Found clock multiplexer virtual_KEY\[0\]" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 124 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1454287490826 "|CDEC_on_DE0_Memory_Editor|virtual_KEY[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "virtual_KEY\[2\] " "Found clock multiplexer virtual_KEY\[2\]" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 124 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1454287490826 "|CDEC_on_DE0_Memory_Editor|virtual_KEY[2]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1454287490826 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[7\]\" " "Converted tri-state node \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[7\]\" into a selector" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 149 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1454287491304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[6\]\" " "Converted tri-state node \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[6\]\" into a selector" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 149 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1454287491304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[5\]\" " "Converted tri-state node \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[5\]\" into a selector" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 149 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1454287491304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[4\]\" " "Converted tri-state node \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[4\]\" into a selector" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 149 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1454287491304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[3\]\" " "Converted tri-state node \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[3\]\" into a selector" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 150 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1454287491304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[2\]\" " "Converted tri-state node \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[2\]\" into a selector" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 150 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1454287491304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[1\]\" " "Converted tri-state node \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[1\]\" into a selector" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 150 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1454287491304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[0\]\" " "Converted tri-state node \"CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|resdt\[0\]\" into a selector" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 150 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1454287491304 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1454287491304 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU_shell:CDEC_on_CV\|memory:ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU_shell:CDEC_on_CV\|memory:ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1454287493058 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1454287493058 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1454287493058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287493090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493090 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1454287493090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q3n1 " "Found entity 1: altsyncram_q3n1" {  } { { "db/altsyncram_q3n1.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/altsyncram_q3n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287493127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287493127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287493152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1454287493152 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1454287493152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454287493191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287493191 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1454287493554 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[33\]\" and its non-tri-state driver." {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1454287493682 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1454287493682 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "bidirectional pin \"CLOCK4_50\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "bidirectional pin \"SD_DATA\[0\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "bidirectional pin \"SD_DATA\[1\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "bidirectional pin \"SD_DATA\[2\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "bidirectional pin \"SD_DATA\[3\]\" has no driver" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1454287493682 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1454287493682 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1454287495177 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1454287495177 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1454287495178 "|CDEC_on_DE0_Memory_Editor|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1454287495178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287495405 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "470 " "470 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1454287497981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0_Memory_Editor.map.smsg " "Generated suppressed messages file C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0_Memory_Editor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287498355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1454287500141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454287500141 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1454287500319 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1454287500319 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1454287500334 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1454287500334 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1454287500598 "|CDEC_on_DE0_Memory_Editor|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1454287500598 "|CDEC_on_DE0_Memory_Editor|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1454287500598 "|CDEC_on_DE0_Memory_Editor|RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1454287500598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3573 " "Implemented 3573 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1454287500609 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1454287500609 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1454287500609 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3096 " "Implemented 3096 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1454287500609 ""} { "Info" "ICUT_CUT_TM_RAMS" "264 " "Implemented 264 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1454287500609 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1454287500609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1454287500609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1044 " "Peak virtual memory: 1044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1454287500707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 01 09:45:00 2016 " "Processing ended: Mon Feb 01 09:45:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1454287500707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1454287500707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1454287500707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1454287500707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1454287504819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1454287504823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 01 09:45:04 2016 " "Processing started: Mon Feb 01 09:45:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1454287504823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1454287504823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CDEC_on_DE0_Memory_Editor -c CDEC_on_DE0_Memory_Editor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CDEC_on_DE0_Memory_Editor -c CDEC_on_DE0_Memory_Editor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1454287504824 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1454287504885 ""}
{ "Info" "0" "" "Project  = CDEC_on_DE0_Memory_Editor" {  } {  } 0 0 "Project  = CDEC_on_DE0_Memory_Editor" 0 0 "Fitter" 0 0 1454287504886 ""}
{ "Info" "0" "" "Revision = CDEC_on_DE0_Memory_Editor" {  } {  } 0 0 "Revision = CDEC_on_DE0_Memory_Editor" 0 0 "Fitter" 0 0 1454287504886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1454287505081 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CDEC_on_DE0_Memory_Editor 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"CDEC_on_DE0_Memory_Editor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1454287505115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1454287505152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1454287505152 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1454287505223 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1454287505223 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1454287505241 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1454287505481 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1454287505497 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1454287505951 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1454287506143 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1454287510065 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1454287510279 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1454287510279 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1834 global CLKCTRL_G3 " "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1834 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1454287510466 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G2 " "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1454287510466 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1454287510466 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454287510469 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1454287511962 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1454287511962 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1454287511986 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.sdc " "Reading SDC File: 'DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1454287511993 ""}
{ "Info" "ISTA_SDC_FOUND" "CDEC_on_DE0_Memory_Editor.sdc " "Reading SDC File: 'CDEC_on_DE0_Memory_Editor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1454287511996 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 143 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 143 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1454287511997 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1454287511997 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -193.46 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -193.46 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1454287511997 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1454287511997 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1454287511997 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0\|altsyncram_q3n1:auto_generated\|ram_block1a0~porta_we_reg KEY\[0\] " "Register CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0\|altsyncram_q3n1:auto_generated\|ram_block1a0~porta_we_reg is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1454287512010 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1454287512010 "|CDEC_on_DE0_Memory_Editor|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ne:MAR_reg\|out\[7\] KEY\[2\] " "Register CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ne:MAR_reg\|out\[7\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1454287512010 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1454287512010 "|CDEC_on_DE0_Memory_Editor|KEY[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287512016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287512016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287512016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287512016 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1454287512016 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1454287512057 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1454287512059 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1454287512059 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1454287512059 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1454287512059 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1454287512059 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1454287512059 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1454287512059 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.993    sdram_clk " "   6.993    sdram_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1454287512059 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.699 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.699 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1454287512059 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.993 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.993 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1454287512059 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.993 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.993 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1454287512059 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1454287512059 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1454287512169 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1454287512175 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1454287512228 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1454287512228 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1454287512228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1454287512229 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1454287512243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1454287512243 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1454287512249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1454287512805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 EC " "Packed 24 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1454287512813 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1454287512813 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1454287512813 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1454287512813 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1454287512813 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454287513154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1454287515109 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1454287516429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454287523599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1454287529734 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1454287534478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454287534478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1454287539500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1454287545692 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1454287545692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454287554875 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.23 " "Total time spent on timing analysis during the Fitter is 9.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1454287559203 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1454287559384 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1454287561760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1454287561870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1454287564175 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454287574639 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1454287575035 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK4_50 a permanently disabled " "Pin CLOCK4_50 has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK4_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 316 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 317 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 318 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 319 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 320 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 321 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 322 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 323 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 324 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 325 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 326 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 327 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 328 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 329 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 330 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 331 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 332 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 333 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 334 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 335 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 336 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 337 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 338 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 339 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 340 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 341 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 342 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 343 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 344 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 345 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 346 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 347 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 348 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 349 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 350 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 351 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 352 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 353 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 354 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 355 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 356 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 357 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 358 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 359 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 360 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 361 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 362 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 363 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 364 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 365 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 366 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 367 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 368 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 369 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 370 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 371 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 372 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 373 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 374 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 375 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 376 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 377 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 378 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 379 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 380 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 381 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 382 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 384 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 386 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 387 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 482 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 483 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 484 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 485 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 488 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 444 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 445 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 446 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 447 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently enabled " "Pin GPIO_1\[33\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "cdec_on_de0_memory_editor.v" "" { Text "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/cdec_on_de0_memory_editor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/" { { 0 { 0 ""} 0 385 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1454287575082 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1454287575082 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0_Memory_Editor.fit.smsg " "Generated suppressed messages file C:/Users/msm04z/Desktop/CDEC_on_DE0_Memory_Editor/CDEC_on_DE0_Memory_Editor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1454287575387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2756 " "Peak virtual memory: 2756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1454287577054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 01 09:46:17 2016 " "Processing ended: Mon Feb 01 09:46:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1454287577054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1454287577054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1454287577054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1454287577054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1454287581089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1454287581092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 01 09:46:20 2016 " "Processing started: Mon Feb 01 09:46:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1454287581092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1454287581092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CDEC_on_DE0_Memory_Editor -c CDEC_on_DE0_Memory_Editor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CDEC_on_DE0_Memory_Editor -c CDEC_on_DE0_Memory_Editor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1454287581092 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1454287586171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "887 " "Peak virtual memory: 887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1454287587258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 01 09:46:27 2016 " "Processing ended: Mon Feb 01 09:46:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1454287587258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1454287587258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1454287587258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1454287587258 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1454287587921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1454287591295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1454287591300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 01 09:46:30 2016 " "Processing started: Mon Feb 01 09:46:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1454287591300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287591300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CDEC_on_DE0_Memory_Editor -c CDEC_on_DE0_Memory_Editor " "Command: quartus_sta CDEC_on_DE0_Memory_Editor -c CDEC_on_DE0_Memory_Editor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287591300 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1454287591370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287592169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287592204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287592204 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1454287592843 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287592843 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287592880 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.sdc " "Reading SDC File: 'DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287592890 ""}
{ "Info" "ISTA_SDC_FOUND" "CDEC_on_DE0_Memory_Editor.sdc " "Reading SDC File: 'CDEC_on_DE0_Memory_Editor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287592896 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 143 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 143 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1454287592897 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1454287592897 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -193.46 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -193.46 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1454287592897 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287592897 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287592897 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0\|altsyncram_q3n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG KEY\[0\] " "Register CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0\|altsyncram_q3n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1454287592915 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287592915 "|CDEC_on_DE0_Memory_Editor|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ne:MAR_reg\|out\[5\] KEY\[2\] " "Register CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ne:MAR_reg\|out\[5\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1454287592915 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287592915 "|CDEC_on_DE0_Memory_Editor|KEY[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mkf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mkf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287592924 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287592924 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287592924 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287592924 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287592924 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287592924 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287593080 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1454287593083 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1454287593100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.313 " "Worst-case setup slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.313               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.216               0.000 altera_reserved_tck  " "   10.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287593245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 altera_reserved_tck  " "    0.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.336               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287593279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.117 " "Worst-case recovery slack is 2.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.117               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.117               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.147               0.000 altera_reserved_tck  " "   14.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287593291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.766 " "Worst-case removal slack is 0.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.766               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.766               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.167               0.000 altera_reserved_tck  " "    1.167               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287593303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.349 " "Worst-case minimum pulse width slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.349               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.105               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.105               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.339               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.339               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 CLOCK_50  " "    9.731               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.494               0.000 altera_reserved_tck  " "   15.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287593309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287593309 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287593310 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287593346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287593346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287593346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287593346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.625 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.625" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287593346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.208 ns " "Worst Case Available Settling Time: 5.208 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287593346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287593346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287593346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287593346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287593346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287593346 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287593346 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1454287593353 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287593410 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287597402 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0\|altsyncram_q3n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG KEY\[0\] " "Register CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0\|altsyncram_q3n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1454287597669 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287597669 "|CDEC_on_DE0_Memory_Editor|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ne:MAR_reg\|out\[5\] KEY\[2\] " "Register CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ne:MAR_reg\|out\[5\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1454287597669 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287597669 "|CDEC_on_DE0_Memory_Editor|KEY[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mkf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mkf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287597678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287597678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287597678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287597678 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287597678 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287597678 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287597806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.369 " "Worst-case setup slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.369               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.321               0.000 altera_reserved_tck  " "   10.321               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287597942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 altera_reserved_tck  " "    0.145               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.320               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287597971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.343 " "Worst-case recovery slack is 2.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.343               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.343               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.352               0.000 altera_reserved_tck  " "   14.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287597983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.651 " "Worst-case removal slack is 0.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.651               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.051               0.000 altera_reserved_tck  " "    1.051               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287597995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287597995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.349 " "Worst-case minimum pulse width slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287598002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287598002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.349               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287598002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.067               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.067               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287598002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.274               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.274               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287598002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 CLOCK_50  " "    9.741               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287598002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.492               0.000 altera_reserved_tck  " "   15.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287598002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287598002 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287598002 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287598035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287598035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287598035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287598035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.625 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.625" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287598035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.193 ns " "Worst Case Available Settling Time: 5.193 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287598035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287598035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287598035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287598035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287598035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287598035 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287598035 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1454287598041 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287598265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602054 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0\|altsyncram_q3n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG KEY\[0\] " "Register CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0\|altsyncram_q3n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1454287602327 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602327 "|CDEC_on_DE0_Memory_Editor|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ne:MAR_reg\|out\[5\] KEY\[2\] " "Register CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ne:MAR_reg\|out\[5\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1454287602327 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602327 "|CDEC_on_DE0_Memory_Editor|KEY[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mkf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mkf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287602335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287602335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287602335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287602335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287602335 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.397 " "Worst-case setup slack is 3.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.397               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.397               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.818               0.000 altera_reserved_tck  " "   13.818               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 altera_reserved_tck  " "    0.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.178               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.009 " "Worst-case recovery slack is 4.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.009               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.009               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.752               0.000 altera_reserved_tck  " "   15.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.407 " "Worst-case removal slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.407               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 altera_reserved_tck  " "    0.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.349 " "Worst-case minimum pulse width slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.349               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.383               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.383               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.417               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.417               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.439               0.000 altera_reserved_tck  " "   15.439               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287602575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602575 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602576 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287602610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287602610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287602610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287602610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.625 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.625" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287602610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.024 ns " "Worst Case Available Settling Time: 6.024 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287602610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287602610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287602610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287602610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287602610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287602610 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602610 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1454287602616 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0\|altsyncram_q3n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG KEY\[0\] " "Register CPU_shell:CDEC_on_CV\|memory:ram\|altsyncram:ram_rtl_0\|altsyncram_q3n1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1454287602970 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602970 "|CDEC_on_DE0_Memory_Editor|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ne:MAR_reg\|out\[5\] KEY\[2\] " "Register CPU_shell:CDEC_on_CV\|CDEC8:CDEC8\|CDEC8_DP:CDEC8_DP\|reg8_ne:MAR_reg\|out\[5\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1454287602970 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602970 "|CDEC_on_DE0_Memory_Editor|KEY[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mkf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mkf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287602979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287602979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287602979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287602979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1454287602979 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287602979 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287603109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.731 " "Worst-case setup slack is 3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.731               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.172               0.000 altera_reserved_tck  " "   14.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287603142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.008 " "Worst-case hold slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 altera_reserved_tck  " "    0.008               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.160               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287603171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.353 " "Worst-case recovery slack is 4.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.353               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.353               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.963               0.000 altera_reserved_tck  " "   15.963               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287603184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.331 " "Worst-case removal slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.331               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 altera_reserved_tck  " "    0.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287603198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.349 " "Worst-case minimum pulse width slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.349               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.388               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.388               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.410               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.410               0.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.431               0.000 altera_reserved_tck  " "   15.431               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1454287603205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287603205 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287603205 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287603239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287603239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287603239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287603239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.625 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.625" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287603239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.089 ns " "Worst Case Available Settling Time: 6.089 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287603239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287603239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287603239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287603239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287603239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1454287603239 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287603239 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287606282 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287606285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1342 " "Peak virtual memory: 1342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1454287606448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 01 09:46:46 2016 " "Processing ended: Mon Feb 01 09:46:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1454287606448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1454287606448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1454287606448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287606448 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 185 s " "Quartus Prime Full Compilation was successful. 0 errors, 185 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1454287607204 ""}
