Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date             : Thu May 12 15:26:23 2016
| Host             : Tambara-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file ps_0_wrapper_power_routed.rpt -pb ps_0_wrapper_power_summary_routed.pb
| Design           : ps_0_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.729  |
| Dynamic (W)              | 1.571  |
| Device Static (W)        | 0.157  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.1   |
| Junction Temperature (C) | 44.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.010 |        6 |       --- |             --- |
| Slice Logic              |     0.007 |     4307 |       --- |             --- |
|   LUT as Logic           |     0.006 |     1490 |     53200 |            2.80 |
|   Register               |    <0.001 |     1944 |    106400 |            1.83 |
|   CARRY4                 |    <0.001 |       62 |     13300 |            0.47 |
|   LUT as Distributed RAM |    <0.001 |       50 |     17400 |            0.29 |
|   F7/F8 Muxes            |    <0.001 |       27 |     53200 |            0.05 |
|   LUT as Shift Register  |    <0.001 |       95 |     17400 |            0.55 |
|   Others                 |     0.000 |      344 |       --- |             --- |
| Signals                  |     0.010 |     3503 |       --- |             --- |
| Block RAM                |     0.014 |      4.5 |       140 |            3.21 |
| I/O                      |     0.002 |       11 |       200 |            5.50 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.157 |          |           |                 |
| Total                    |     1.729 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.056 |       0.041 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.720 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| Clock                                                               | Domain                                     | Constraint (ns) |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| clk                                                                 | clk                                        |            10.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE |            60.0 |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| ps_0_wrapper                                       |     1.571 |
|   dbg_hub                                          |     0.003 |
|     inst                                           |     0.003 |
|       CORE_XSDB.UUT_MASTER                         |     0.003 |
|         U_ICON_INTERFACE                           |     0.002 |
|           U_CMD1                                   |    <0.001 |
|           U_CMD2                                   |    <0.001 |
|           U_CMD3                                   |    <0.001 |
|           U_CMD4                                   |    <0.001 |
|           U_CMD5                                   |    <0.001 |
|           U_CMD6_RD                                |    <0.001 |
|             U_RD_FIFO                              |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst  |    <0.001 |
|                 inst_fifo_gen                      |    <0.001 |
|                   gconvfifo.rf                     |    <0.001 |
|                     grf.rf                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst |    <0.001 |
|                         gsync_stage[1].wr_stg_inst |    <0.001 |
|                         gsync_stage[2].rd_stg_inst |    <0.001 |
|                         gsync_stage[2].wr_stg_inst |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd     |    <0.001 |
|                         gr1.rfwft                  |    <0.001 |
|                         gras.rsts                  |    <0.001 |
|                         rpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr     |    <0.001 |
|                         gwas.wsts                  |    <0.001 |
|                         wpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.mem        |    <0.001 |
|                         gdm.dm                     |    <0.001 |
|                           RAM_reg_0_15_0_5         |    <0.001 |
|                           RAM_reg_0_15_12_15       |    <0.001 |
|                           RAM_reg_0_15_6_11        |    <0.001 |
|                       rstblk                       |    <0.001 |
|           U_CMD6_WR                                |    <0.001 |
|             U_WR_FIFO                              |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst  |    <0.001 |
|                 inst_fifo_gen                      |    <0.001 |
|                   gconvfifo.rf                     |    <0.001 |
|                     grf.rf                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst |    <0.001 |
|                         gsync_stage[1].wr_stg_inst |    <0.001 |
|                         gsync_stage[2].rd_stg_inst |    <0.001 |
|                         gsync_stage[2].wr_stg_inst |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd     |    <0.001 |
|                         gras.rsts                  |    <0.001 |
|                         rpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr     |    <0.001 |
|                         gwas.wsts                  |    <0.001 |
|                         wpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.mem        |    <0.001 |
|                         gdm.dm                     |    <0.001 |
|                           RAM_reg_0_15_0_5         |    <0.001 |
|                           RAM_reg_0_15_12_15       |    <0.001 |
|                           RAM_reg_0_15_6_11        |    <0.001 |
|                       rstblk                       |    <0.001 |
|           U_CMD7_CTL                               |    <0.001 |
|           U_CMD7_STAT                              |    <0.001 |
|           U_STATIC_STATUS                          |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                  |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER             |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                      |    <0.001 |
|           U_RD_ABORT_FLAG                          |    <0.001 |
|           U_RD_REQ_FLAG                            |    <0.001 |
|           U_TIMER                                  |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE              |    <0.001 |
|       CORE_XSDB.U_ICON                             |    <0.001 |
|         U_CMD                                      |    <0.001 |
|         U_STAT                                     |    <0.001 |
|         U_SYNC                                     |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                       |    <0.001 |
|   example_cfg                                      |    <0.001 |
|   example_controller                               |     0.028 |
|     inst                                           |     0.028 |
|       controller_cbuffer                           |     0.014 |
|         gen_buf_zynq_20.controller_cbuffer_mem     |     0.013 |
|       controller_dbuffer                           |     0.005 |
|         controller_dbuffer_mem                     |     0.004 |
|       controller_kcpsm3                            |     0.004 |
|         memory_bit_0                               |    <0.001 |
|         memory_bit_1                               |    <0.001 |
|         memory_bit_2                               |    <0.001 |
|         memory_bit_3                               |    <0.001 |
|         memory_bit_4                               |    <0.001 |
|         memory_bit_5                               |    <0.001 |
|         memory_bit_6                               |    <0.001 |
|         memory_bit_7                               |    <0.001 |
|         reg_loop_register_bit_0                    |    <0.001 |
|         reg_loop_register_bit_1                    |    <0.001 |
|         reg_loop_register_bit_2                    |    <0.001 |
|         reg_loop_register_bit_3                    |    <0.001 |
|         reg_loop_register_bit_4                    |    <0.001 |
|         reg_loop_register_bit_5                    |    <0.001 |
|         reg_loop_register_bit_6                    |    <0.001 |
|         reg_loop_register_bit_7                    |    <0.001 |
|         stack_bit_0                                |    <0.001 |
|         stack_bit_1                                |    <0.001 |
|         stack_bit_2                                |    <0.001 |
|         stack_bit_3                                |    <0.001 |
|         stack_bit_4                                |    <0.001 |
|         stack_bit_5                                |    <0.001 |
|         stack_bit_6                                |    <0.001 |
|         stack_bit_7                                |    <0.001 |
|         stack_bit_8                                |    <0.001 |
|         stack_bit_9                                |    <0.001 |
|       orig.controller_instrom                      |     0.003 |
|         fw0                                        |     0.001 |
|         fw1                                        |     0.001 |
|   example_hid                                      |     0.002 |
|     example_vio                                    |     0.002 |
|       inst                                         |     0.002 |
|         DECODER_INST                               |    <0.001 |
|         PROBE_IN_INST                              |    <0.001 |
|         PROBE_OUT_ALL_INST                         |    <0.001 |
|           G_PROBE_OUT[0].PROBE_OUT0_INST           |    <0.001 |
|           G_PROBE_OUT[1].PROBE_OUT0_INST           |    <0.001 |
|         U_XSDB_SLAVE                               |    <0.001 |
|   example_mon                                      |    <0.001 |
|     example_mon_fifo_rx                            |    <0.001 |
|     example_mon_fifo_tx                            |    <0.001 |
|     example_mon_piso                               |    <0.001 |
|     example_mon_sipo                               |    <0.001 |
|   ps_0_i                                           |     1.535 |
|     axi_gpio_0                                     |    <0.001 |
|       U0                                           |    <0.001 |
|         AXI_LITE_IPIF_I                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                       |    <0.001 |
|             I_DECODER                              |    <0.001 |
|         gpio_core_1                                |    <0.001 |
|     processing_system7_0                           |     1.529 |
|       inst                                         |     1.529 |
|     processing_system7_0_axi_periph                |     0.005 |
|       s00_couplers                                 |     0.005 |
|         auto_pc                                    |     0.005 |
|           inst                                     |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s   |     0.005 |
|               RD.ar_channel_0                      |    <0.001 |
|                 ar_cmd_fsm_0                       |    <0.001 |
|                 cmd_translator_0                   |    <0.001 |
|                   incr_cmd_0                       |    <0.001 |
|                   wrap_cmd_0                       |    <0.001 |
|               RD.r_channel_0                       |     0.002 |
|                 rd_data_fifo_0                     |     0.001 |
|                 transaction_fifo_0                 |    <0.001 |
|               SI_REG                               |     0.002 |
|                 ar_pipe                            |    <0.001 |
|                 aw_pipe                            |    <0.001 |
|                 b_pipe                             |    <0.001 |
|                 r_pipe                             |    <0.001 |
|               WR.aw_channel_0                      |    <0.001 |
|                 aw_cmd_fsm_0                       |    <0.001 |
|                 cmd_translator_0                   |    <0.001 |
|                   incr_cmd_0                       |    <0.001 |
|                   wrap_cmd_0                       |    <0.001 |
|               WR.b_channel_0                       |    <0.001 |
|                 bid_fifo_0                         |    <0.001 |
|                 bresp_fifo_0                       |    <0.001 |
|     rst_processing_system7_0_102M                  |    <0.001 |
|       U0                                           |    <0.001 |
|         EXT_LPF                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                |    <0.001 |
|         SEQ                                        |    <0.001 |
|           SEQ_COUNTER                              |    <0.001 |
+----------------------------------------------------+-----------+


