
---------- Begin Simulation Statistics ----------
final_tick                               578432178000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 272698                       # Simulator instruction rate (inst/s)
host_mem_usage                               16975244                       # Number of bytes of host memory used
host_op_rate                                   272740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.67                       # Real time elapsed on the host
host_tick_rate                              176176693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000027                       # Number of instructions simulated
sim_ops                                       1000192                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000646                       # Number of seconds simulated
sim_ticks                                   646077600                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    23                       # Number of integer alu accesses
system.cpu.num_int_insts                           23                       # number of integer instructions
system.cpu.num_int_register_reads                  28                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 20                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            13                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     48.00%     48.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::MemRead                       10     40.00%     88.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     12.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12047                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            282294                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           283929                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000167                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.615166                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.615166                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    8666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         6351                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           102171                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    69                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.700521                       # Inst execution rate
system.switch_cpus.iew.exec_refs               572022                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             106075                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           80863                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        543465                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       132374                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1335561                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        465947                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11373                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1131459                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             59                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6312                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            68                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          315                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         2560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1075188                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1123485                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.822032                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            883839                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.695584                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1126435                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1229325                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          919092                       # number of integer regfile writes
system.switch_cpus.ipc                       0.619131                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.619131                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        560405     49.04%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            6      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       473612     41.44%     90.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       108804      9.52%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1142835                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              351540                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.307603                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           33714      9.59%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         315300     89.69%     99.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          2526      0.72%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1494334                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      4255199                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1123457                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1670938                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1335480                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1142835                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       335215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        11570                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       312618                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1606503                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.711381                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.030310                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       987023     61.44%     61.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       252408     15.71%     77.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       218911     13.63%     90.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       140039      8.72%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         8122      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1606503                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.707564                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             39                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           81                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           28                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           80                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       240115                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        76493                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       543465                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       132374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2765828                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              9                       # number of misc regfile writes
system.switch_cpus.numCycles                  1615169                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               21                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              67                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        32153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           39                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        64516                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             39                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            8                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       307632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           307640                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            8                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       307632                       # number of overall hits
system.cpu.dcache.overall_hits::total          307640                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        52789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52794                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        52789                       # number of overall misses
system.cpu.dcache.overall_misses::total         52794                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1766737189                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1766737189                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1766737189                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1766737189                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           13                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       360421                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       360434                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           13                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       360421                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       360434                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.384615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.146465                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.146473                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.384615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.146465                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.146473                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 33467.904090                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33464.734421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 33467.904090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33464.734421                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1094                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7342                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               124                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             248                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.822581                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    29.604839                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31518                       # number of writebacks
system.cpu.dcache.writebacks::total             31518                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        21148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        21148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21148                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        31641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        31641                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31641                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    752845991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    752845991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    752845991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    752845991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.087789                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.087786                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.087789                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.087786                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23793.369078                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23793.369078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23793.369078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23793.369078                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31518                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            6                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       212803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          212809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        49478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49482                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1721437200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1721437200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           10                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       262281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       262291                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.188645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.188653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34791.972190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34789.159694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        19013                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19013                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        30465                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30465                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    739616000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    739616000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.116154                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.116150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 24277.564418                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24277.564418                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        94829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94831                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     45299989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45299989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        98140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        98143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13681.663848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13677.532911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     13229991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13229991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 11249.992347                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11249.992347                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.241068                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              326080                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31518                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.345834                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      577786100800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.026562                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   127.214506                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.993863                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994071                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            392080                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           392080                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       224492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           224515                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       224492                       # number of overall hits
system.cpu.icache.overall_hits::total          224515                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          925                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          925                       # number of overall misses
system.cpu.icache.overall_misses::total           927                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     18401597                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18401597                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     18401597                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18401597                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       225417                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       225442                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       225417                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       225442                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004104                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004112                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004104                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004112                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 19893.618378                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19850.697950                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 19893.618378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19850.697950                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6477                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                72                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    89.958333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          635                       # number of writebacks
system.cpu.icache.writebacks::total               635                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          210                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          210                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          210                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          210                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          715                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          715                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          715                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          715                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     14820398                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14820398                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     14820398                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14820398                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003172                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003172                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003172                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003172                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 20727.829371                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20727.829371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 20727.829371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20727.829371                       # average overall mshr miss latency
system.cpu.icache.replacements                    635                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       224492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          224515                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          925                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           927                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     18401597                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18401597                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       225417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       225442                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004112                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 19893.618378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19850.697950                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          210                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          210                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          715                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          715                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     14820398                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14820398                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 20727.829371                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20727.829371                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.378380                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              182233                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               635                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            286.981102                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      577786100800                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.813377                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    13.565003                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.052988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.060072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.320312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            226159                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           226159                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 577786110400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    646067600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst          611                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        24649                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25260                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          611                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        24649                       # number of overall hits
system.l2.overall_hits::total                   25260                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          104                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6992                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7103                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          104                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6992                       # number of overall misses
system.l2.overall_misses::total                  7103                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      8423200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    566463200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        574886400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      8423200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    566463200                       # number of overall miss cycles
system.l2.overall_miss_latency::total       574886400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          715                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        31641                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32363                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          715                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        31641                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32363                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.145455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.220979                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.219479                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.145455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.220979                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.219479                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80992.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81015.903890                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80935.717303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80992.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81015.903890                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80935.717303                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       591                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  96                       # number of writebacks
system.l2.writebacks::total                        96                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7093                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7733                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      7911800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    531920800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    539832600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     40037953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      7911800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    531920800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    579870553                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.145455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.220884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.219170                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.145455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.220884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.238946                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        76075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76108.284447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76107.796419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 62559.301562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        76075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76108.284447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74986.493340                       # average overall mshr miss latency
system.l2.replacements                           4346                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3869                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3869                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3869                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3869                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        28284                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            28284                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        28284                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        28284                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          640                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            640                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     40037953                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     40037953                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 62559.301562                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62559.301562                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1190                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           36                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  37                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      3400800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3400800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data         1226                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.029364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.030155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 94466.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91913.513514                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           33                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             33                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      3035200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3035200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.026917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.026895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 91975.757576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91975.757576                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          611                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                611                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      8423200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8423200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          715                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            717                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.145455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.147838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80992.307692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79464.150943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      7911800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7911800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.145455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.145049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        76075                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        76075                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        23459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         6956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    563062400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    563062400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        30415                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.228703                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.228804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80946.290972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80899.770115                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         6956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    528885600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    528885600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.228703                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.228673                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76033.007476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76033.007476                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    2834                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                2834                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   182                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2240.622063                       # Cycle average of tags in use
system.l2.tags.total_refs                       54867                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     29606                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.853239                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              577786336800                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2236.148091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     4.473972                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.545935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.547027                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1474                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1558                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002197                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     97267                       # Number of tag accesses
system.l2.tags.data_accesses                    97267                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     13845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000559018994                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            9                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            9                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               22755                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                152                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7694                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         96                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15388                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      192                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    135                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15388                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  192                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1692.777778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    887.374895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1886.243474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             1     11.11%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2     22.22%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1     11.11%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1     11.11%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1     11.11%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1     11.11%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1     11.11%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             9                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.888889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.873018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.781736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     11.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     77.78%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     11.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             9                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    8640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  984832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                12288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1524.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     645320000                       # Total gap between requests
system.mem_ctrls.avgGap                      82839.54                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        76800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        13312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       886080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        10304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 118871169.655162170529                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 20604336.073561441153                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1371476119.896433591843                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 15948548.595400923863                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1202                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          208                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        13978                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          192                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     39934618                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      7882760                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    533152552                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  12086338708                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     33223.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     37897.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     38142.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  62949680.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        76928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       894592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        985728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        12288                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        12288                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          601                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         6989                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7701                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           96                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            96                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       396237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       990593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    119069288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     20604336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1384651008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1525711463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       396237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     20604336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21000573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     19019387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        19019387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     19019387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       396237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       990593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    119069288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     20604336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1384651008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1544730850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15253                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 161                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               324078904                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              57229256                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          580969930                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21246.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38088.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               10785                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                130                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4496                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   219.245552                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   181.524346                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   180.189830                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           10      0.22%      0.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2894     64.37%     64.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          969     21.55%     86.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          261      5.81%     91.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          140      3.11%     95.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           59      1.31%     96.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           30      0.67%     97.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           24      0.53%     97.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          109      2.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4496                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                976192                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              10304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1510.951626                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               15.948549                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                8.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    25369763.328000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    12517054.704000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   54225599.904000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  407016.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 52857905.856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 326408691.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 12353392.464000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  484139425.056000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   749.351819                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     25415141                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     21320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    599332459                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    22029973.056000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    10863368.208000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   46726807.680000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  412104.672000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 52857905.856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 324859506.048000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 13601975.520000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  471351641.040000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   729.558866                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     28402827                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     21320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    596344773                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7667                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           96                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4250                       # Transaction distribution
system.membus.trans_dist::ReadExReq                34                       # Transaction distribution
system.membus.trans_dist::ReadExResp               34                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7667                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        19748                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  19748                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       998016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  998016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7701                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7701    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7701                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            17216668                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           71354426                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          156815                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       145555                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         6043                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       142136                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          141755                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.731947                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             191                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            4                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            4                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       324455                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts         5983                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1520615                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.657744                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.380338                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1182347     77.75%     77.75% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        92086      6.06%     83.81% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        30305      1.99%     85.80% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        16029      1.05%     86.86% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       199848     13.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1520615                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000010                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000175                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              505825                       # Number of memory references committed
system.switch_cpus.commit.loads                407684                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches              95084                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              905168                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            20                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       494342     49.43%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       407684     40.76%     90.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        98141      9.81%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000175                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       199848                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            74043                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1335704                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            112659                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         77779                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           6312                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       120833                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            63                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1406584                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         19409                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        19285                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1662424                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              156815                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       141946                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1578067                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           12746                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         2257                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          169                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          352                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            225429                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           473                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1606503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.038355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.292398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          1274653     79.34%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            24089      1.50%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            19054      1.19%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            59838      3.72%     85.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            70972      4.42%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            14387      0.90%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6             9053      0.56%     91.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            59388      3.70%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            75069      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1606503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.097089                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.029257                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              202065                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          135733                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          315                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          34223                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            243                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    646077600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           6312                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           121900                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1174168                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         2288                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            140454                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        161375                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1344842                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          8563                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1727                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          52451                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents       116385                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1437209                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1829678                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1479618                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               48                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps       1077209                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           359871                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             142                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            6                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            451758                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2645124                       # The number of ROB reads
system.switch_cpus.rob.writes                 2735352                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000167                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             31136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3965                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        28284                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4250                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              740                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1227                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1227                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           717                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30419                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2069                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        94810                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 96879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       173056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8084992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8258048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            5086                       # Total snoops (count)
system.tol2bus.snoopTraffic                     12288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            37449                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001041                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032255                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  37410     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     39      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              37449                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 578432178000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           77248400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1430000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          63283596                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               580879794400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 420837                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976268                       # Number of bytes of host memory used
host_op_rate                                   420843                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.14                       # Real time elapsed on the host
host_tick_rate                               93640228                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000027                       # Number of instructions simulated
sim_ops                                      11000193                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002448                       # Number of seconds simulated
sim_ticks                                  2447616400                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31384                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4581828                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4589199                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.611904                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.611904                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        11167                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1552518                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   734                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.682579                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5031904                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             552383                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          274148                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4743024                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       608029                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     10990257                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4479521                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        24960                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10295767                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            424                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          10866                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1020                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          179                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3992                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         7175                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11191832                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10251030                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.726517                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8131058                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.675267                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10259185                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         10764158                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8154427                       # number of integer regfile writes
system.switch_cpus.ipc                       1.634243                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.634243                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5264374     51.01%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4498989     43.59%     94.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       557363      5.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10320726                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4907574                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.475507                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          536161     10.93%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4352892     88.70%     99.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18521      0.38%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15228300                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     31750409                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10251030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     11979216                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           10989523                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10320726                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       989520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        82500                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1125995                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      6118882                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.686701                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.174094                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1442280     23.57%     23.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1059597     17.32%     40.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1679702     27.45%     68.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1847487     30.19%     98.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        89816      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6118882                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.686657                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1933964                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       110550                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4743024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       608029                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        21752854                       # number of misc regfile reads
system.switch_cpus.numCycles                  6119041                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       233519                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          337                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       467042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            337                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      2945207                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2945207                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2945207                       # number of overall hits
system.cpu.dcache.overall_hits::total         2945207                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       453102                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         453102                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       453102                       # number of overall misses
system.cpu.dcache.overall_misses::total        453102                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4491749184                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4491749184                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4491749184                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4491749184                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3398309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3398309                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3398309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3398309                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.133332                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133332                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.133332                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133332                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  9913.328972                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9913.328972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  9913.328972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9913.328972                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        49761                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2659                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    18.714178                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       233404                       # number of writebacks
system.cpu.dcache.writebacks::total            233404                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       219697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       219697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       219697                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       219697                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       233405                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       233405                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       233405                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       233405                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2302314785                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2302314785                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2302314785                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2302314785                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.068683                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.068683                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.068683                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.068683                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  9864.033697                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9864.033697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  9864.033697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9864.033697                       # average overall mshr miss latency
system.cpu.dcache.replacements                 233404                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2423445                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2423445                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       439896                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        439896                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4283242400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4283242400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2863341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2863341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.153630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.153630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  9736.943278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9736.943278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       213648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       213648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       226248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2171342000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2171342000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.079015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.079015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  9597.176550                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9597.176550                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       521762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         521762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        13206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    208506784                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    208506784                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       534968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       534968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.024686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15788.791761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15788.791761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         6049                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6049                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    130972785                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    130972785                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18299.955987                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18299.955987                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3191817                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            233532                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.667579                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3631713                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3631713                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1121760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1121760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1121760                       # number of overall hits
system.cpu.icache.overall_hits::total         1121760                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          162                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            162                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          162                       # number of overall misses
system.cpu.icache.overall_misses::total           162                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2260000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2260000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2260000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2260000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1121922                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1121922                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1121922                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1121922                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000144                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000144                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13950.617284                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13950.617284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13950.617284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13950.617284                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          115                       # number of writebacks
system.cpu.icache.writebacks::total               115                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           44                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          118                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          118                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          118                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          118                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1348800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1348800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1348800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1348800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000105                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000105                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000105                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000105                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 11430.508475                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11430.508475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 11430.508475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11430.508475                       # average overall mshr miss latency
system.cpu.icache.replacements                    115                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1121760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1121760                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          162                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           162                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2260000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2260000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1121922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1121922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13950.617284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13950.617284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1348800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1348800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 11430.508475                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11430.508475                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            84.510098                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1164877                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               200                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5824.385000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    84.510098                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.330118                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.330118                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.332031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1122040                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1122040                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2447616400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst          114                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       224610                       # number of demand (read+write) hits
system.l2.demand_hits::total                   224724                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          114                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       224610                       # number of overall hits
system.l2.overall_hits::total                  224724                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         8795                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8799                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         8795                       # number of overall misses
system.l2.overall_misses::total                  8799                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       306000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    699504800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        699810800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       306000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    699504800                       # number of overall miss cycles
system.l2.overall_miss_latency::total       699810800                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          118                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       233405                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               233523                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          118                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       233405                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              233523                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.033898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.037681                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.037679                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.033898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.037681                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.037679                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        76500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79534.371802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79532.992385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        76500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79534.371802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79532.992385                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      7316                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1648                       # number of writebacks
system.l2.writebacks::total                      1648                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         8788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8792                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         7654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         8788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16446                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       286600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    656064800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    656351400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    479549024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       286600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    656064800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1135900424                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.033898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.037651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.037649                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.033898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.037651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070426                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        71650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74654.619936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74653.252957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 62653.386987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        71650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74654.619936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69068.492278                       # average overall mshr miss latency
system.l2.replacements                          15275                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30562                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30562                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       202957                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           202957                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       202957                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       202957                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         7654                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           7654                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    479549024                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    479549024                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 62653.386987                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62653.386987                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         6232                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6232                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1029                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     77825200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      77825200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.141716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.141716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75631.875607                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75631.875607                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     72603200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     72603200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.141165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.141165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70832.390244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70832.390244                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       306000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       306000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          118                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            118                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.033898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        76500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        76500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       286600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       286600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.033898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        71650                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        71650                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       218378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            218378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         7766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    621679600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    621679600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       226144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        226144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.034341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80051.455061                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80051.455061                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         7763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    583461600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    583461600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.034328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75159.294087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75159.294087                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   34650                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               34650                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2350                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3591.346063                       # Cycle average of tags in use
system.l2.tags.total_refs                      468707                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    243977                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.921111                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3585.554190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     5.791873                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.875379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.876793                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3971                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          579                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          904                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000977                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.969482                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    707874                       # Number of tag accesses
system.l2.tags.data_accesses                   707874                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      3251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     14628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     16912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000821939532                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          180                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          180                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               48533                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3101                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16109                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1648                       # Number of write requests accepted
system.mem_ctrls.readBursts                     32218                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3296                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    670                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    45                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 32218                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3296                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.683333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.779597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    477.477912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           168     93.33%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      2.22%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.56%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      1.11%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      1.11%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.56%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           180                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.127778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.039520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.873158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               41     22.78%     22.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.56%     23.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              107     59.44%     82.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.11%     83.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      8.33%     92.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      2.78%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      5.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           180                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   42880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2061952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               210944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    842.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2448047200                       # Total gap between requests
system.mem_ctrls.avgGap                     137863.78                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       936192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1082368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       208832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 382491308.687096595764                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 209183.105653320526                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 442213085.351119577885                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85320559.218348115683                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        14634                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst            8                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        17576                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3296                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    467797752                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       269584                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    646016190                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  41036459116                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     31966.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     33698.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     36755.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12450382.01                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       936576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1124864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2061952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       210944                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       210944                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         7317                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         8788                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          16109                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1648                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1648                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    382648196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       209183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    459575283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        842432662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       209183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       209183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     86183440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        86183440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     86183440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    382648196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       209183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    459575283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       928616102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31548                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3263                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          128                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               582752110                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             118368096                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1114083526                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18471.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35313.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               25698                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2970                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         6144                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   362.656250                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   259.487255                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   319.541959                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           35      0.57%      0.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2826     46.00%     46.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1157     18.83%     65.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          531      8.64%     74.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          304      4.95%     78.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          206      3.35%     82.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          103      1.68%     84.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           97      1.58%     85.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          885     14.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         6144                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2019072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             208832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              824.913577                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.320559                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.34                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    20512844.352000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    10130129.856000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   79812829.152000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  8119988.352000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 203051711.520001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 836795578.079999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 383073027.960000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1541496109.272000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   629.794812                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    850891780                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     81900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1514824620                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    44207444.736000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    21820341.312000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   128988492.192000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  8481215.904000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 203051711.520001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1201521359.808000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 76371802.416000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1684442367.887999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   688.197043                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    154442840                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     81900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2211273560                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1648                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13627                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1025                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1025                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          15084                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        47493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  47493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2272896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2272896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16109                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            55329782                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          149824264                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1743236                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1712963                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        10685                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       949249                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          949226                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.997577                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed              38                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       963577                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        10683                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      5871669                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.703189                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.840763                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      2731400     46.52%     46.52% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       737650     12.56%     59.08% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        90929      1.55%     60.63% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       165708      2.82%     63.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2145982     36.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      5871669                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000559                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000560                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4850035                       # Number of memory references committed
system.switch_cpus.commit.loads               4315067                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1522755                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8477247                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5150525     51.50%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4315067     43.15%     94.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       534968      5.35%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000560                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2145982                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           491066                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4165997                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            749908                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        701045                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          10866                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       913973                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             2                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11115876                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         39526                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        11160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11579751                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1743236                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       949264                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6096842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           21736                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1121922                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           131                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      6118882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.892550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.827768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3756113     61.39%     61.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           288964      4.72%     66.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           182526      2.98%     69.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           276750      4.52%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           415908      6.80%     80.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           104929      1.71%     82.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           343754      5.62%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           154283      2.52%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           595655      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      6118882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.284887                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.892413                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1593025                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          427956                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          179                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          73067                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2556                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2447616400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          10866                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           892485                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2614526                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           11                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1034491                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1566503                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11014350                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         24985                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           275                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         662663                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            589                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       902697                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13670368                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16462597                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11527222                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      12461621                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1208718                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               7                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4153590                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 14689629                       # The number of ROB reads
system.switch_cpus.rob.writes                22175658                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000001                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            226261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        32210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       202957                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13627                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             9362                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7261                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           118                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       226144                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          351                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       700213                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                700564                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     59751424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               59781248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           24637                       # Total snoops (count)
system.tol2bus.snoopTraffic                    210944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           258160                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001305                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036107                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 257823     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    337      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             258160                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2447616400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          560447200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            236000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         466808000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            19.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
