<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="utf-8"/>
<title>Ph.d Proposal</title>
<meta name="author" content="Curtis D'Alves"/>
<style type="text/css">
.underline { text-decoration: underline; }
</style>
<link rel="stylesheet" href="https://cdn.jsdelivr.net/reveal.js/3.0.0/css/reveal.css"/>

<link rel="stylesheet" href="https://cdn.jsdelivr.net/reveal.js/3.0.0/css/theme/league.css" id="theme"/>

<link rel="stylesheet" href="./mystyle.css"/>

<!-- If the query includes 'print-pdf', include the PDF print sheet -->
<script>
    if( window.location.search.match( /print-pdf/gi ) ) {
        var link = document.createElement( 'link' );
        link.rel = 'stylesheet';
        link.type = 'text/css';
        link.href = 'https://cdn.jsdelivr.net/reveal.js/3.0.0/css/print/pdf.css';
        document.getElementsByTagName( 'head' )[0].appendChild( link );
    }
</script>
<script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
</head>
<body>
<div class="reveal">
<div class="slides">
<section id="sec-title-slide">
<h1 class="title">Ph.d Proposal</h1><h2 class="author">Curtis D'Alves</h2><h2 class="date">2019-08-08</h2>
</section>

<section>
<section id="slide-orgb362a97">
<h2 id="orgb362a97">Instruction Scheduling Intro</h2>
<div class="outline-text-2" id="text-orgb362a97">
</div>
</section>
<section id="slide-org9b4f32a">
<h3 id="org9b4f32a">Instruction Scheduling</h3>
<ul>
<li>Given a set of instructions and dependencies, designate an order 
(find a <font color="lightblue">schedule</font>) satisfying the dependencies and optimizing performance</li>
<li>Known NP-Complete 
Practically solved by
<ul>
<li><font color="lightblue">Heuristics</font></li>
<li><font color="lightblue">Approximation Algorithms</font></li>

</ul></li>

</ul>

</section>
<section id="slide-org5d1442d">
<h3 id="org5d1442d">Types of Scheduling Algorithms</h3>
<ul>
<li><font color="lightblue">Basic Block:</font> break code into blocks within branches (most commonly performed scheduling)</li>
<li><font color="lightblue">Global Scheduling:</font> schedule across basic block boundaries</li>
<li><font color="lightblue">Modulo Scheduling:</font> schedules basic blocks inside of a loop, seeking to
optimize by interleaving iterations</li>
<li><font color="lightblue">Trace Scheduling:</font> tries to optimize control flow by predicting routes
taken on branches</li>

</ul>

</section>
<section id="slide-org90e5643">
<h3 id="org90e5643">Register Allocation</h3>
<ul>
<li>Given a schedule, assign registers keeping in mind
<ul>
<li>limited number of registers</li>
<li>can't rewrite a register until consumed by dependent instructions</li>

</ul></li>
<li>Known NP-Complete
<ul>
<li>Practically solved using non-optimal <font color="lightblue">Graph Coloring</font> algorithms</li>
<li>done seperately from instruction scheduling (before or afterwords)</li>

</ul></li>

</ul>
</section>
<section id="slide-org98e8ad0">
<h3 id="org98e8ad0">Graph Colouring</h3>

<div class="figure">
<p><img src="figures/nshape.png" alt="nshape.png" />
</p>
</div>

<p>
Find a <font color="lightblue">k-Colouring</font> for the dependency graph, where <b>\(k = \#Registers\)</b>
</p>

</section>
<section id="slide-orgc3fd0fd">
<h3 id="orgc3fd0fd">Spilling</h3>
<ul>
<li>What if a <font color="lightblue">k-Coloring</font> can't be found? Must <font color="lightblue">Spill</font> memory</li>
<li>Simply insert new <font color="lightblue">Load / Store</font> instructions as needed</li>
<li>Potentially <font color="lightblue">creates new stalls</font> in the pipeline, need to re-perform
scheduling</li>
<li>May use up dispatch slots</li>
<li>An <font color="lightblue">Ideal Schedule</font> has no spilling</li>

</ul>

</section>
<section id="slide-org085c312">
<h3 id="org085c312">Combining Register Allocation and Instruciton Scheduling</h3>
<ul>
<li>Register Allocation is generally done after instruction scheduling</li>
<li>This can <font color="lightblue">make spilling necessary</font></li>
<li>Register allocation can be performed before instruction schedule, but will
<font color="lightblue">constrain the space of valid schedules</font></li>
<li>Attempts to <font color="lightblue">combine register allocation and scheduling</font> are
rare and yield an <font color="lightblue">NP-hard</font> problem [<a href="#motwani1995combining">motwani1995combining</a>,<a href="#Pinter:1993:RAI:173262.155114">Pinter:1993:RAI:173262.155114</a>]</li>

</ul>

</section>
</section>
<section>
<section id="slide-orgdd18e2b">
<h2 id="orgdd18e2b">Instruction Pipelining</h2>
<div class="outline-text-2" id="text-orgdd18e2b">
</div>
</section>
<section id="slide-org5356a4a">
<h3 id="org5356a4a">Classic RISC Pipeline</h3>

<div class="figure">
<p><img src="figures/pipeline.png" alt="pipeline.png" />
</p>
</div>

<p>
Simple example pipeline with no stalls and a single instruction fetch per
"cycle"
</p>

</section>
<section id="slide-org28b52b8">
<h3 id="org28b52b8">SuperScalar Pipelining</h3>

<div class="figure">
<p><img src="figures/superscaler.png" alt="superscaler.png" width="50%" height="50%" />
</p>
</div>

<p>
Superscalar architectures can fetch multiple instructions per "cycle" and
require more thought about resource restriction (such as limits on ALU's)
</p>

</section>
<section id="slide-org1428b72">
<h3 id="org1428b72">Pipeline Stalls</h3>
<p>
<img src="figures/bubbles.png" alt="bubbles.png" />
<img src="figures/bubbles2.png" alt="bubbles2.png" />
</p>

<p>
An <font color="lightblue">Ideal Schedule</font> (like in the previous figures) contains <b>NO</b> stalls (often
not possible)
</p>

</section>
<section id="slide-org662ae16">
<h3 id="org662ae16">Hazards</h3>
<ul>
<li><font color="lightblue">Data Hazards</font>
<ul>
<li>read after write <font color="lightblue">RAW</font></li>
<li>write after read <font color="lightblue">WAR</font></li>
<li>write after write <font color="lightblue">WAW)</font></li>

</ul></li>
<li><font color="lightblue">Structural Hazards</font> occurs when an aspect of hardware is accessed at the same time</li>
<li><font color="lightblue">Control Hazards</font> caused by branching, next instruction unknown</li>

</ul>
<p>
Hardware encountering hazards causees stalls in the pipeline
</p>

</section>
<section id="slide-orgc82493d">
<h3 id="orgc82493d">Staging : Example 3 Staged Loop</h3>

<div class="figure">
<p><img src="figures/staging.png" alt="staging.png" width="50%" height="50%" />
</p>
</div>

<p>
When performing <font color="lightblue">modulo scheduling</font>, a basic block of a loop can be broken
into stages and the loop can be <font color="lightblue">unrolled</font> to interleave stages between
iterations
</p>

</section>
<section id="slide-org96ac1ad">
<h3 id="org96ac1ad">Iteration Interval</h3>
<div class="cmath">
<p>
\[ \frac{\text{latency height}}{\# \text{stages}} \leq \textrm{II} \]
</p>

</div>
<ul>
<li>the maximum <font color="lightblue">number of cyles</font> to complete a loop iteration</li>
<li>exact number is complicated <font color="lightblue">Out of Order Execution</font> / <font color="lightblue">Staging</font></li>

</ul>
</section>
<section id="slide-org19cf535">
<h3 id="org19cf535">Register Remapping</h3>
<p>
When executing machine code, hardware maps <font color="lightblue">Logical Registers</font> to <font color="lightblue">Physical Registers</font>
</p>
<ul>
<li><font color="lightblue">Logical Registers</font> are a set of registers usable directly when
writing/generating assembly code (limited by system architecture)</li>
<li><font color="lightblue">Physical Registers</font> are a set of registers actually available in hardware</li>

</ul>
<p>
Having a larger number of Physical registers than Logical registers gives
hardware extra flexibility when dispatching instructions for <font color="lightblue">Out of Order Execution</font>
</p>

</section>
<section id="slide-org20868ce">
<h3 id="org20868ce">Out-Of-Order Dispatcher Example</h3>

<div class="figure">
<p><img src="figures/hello-world.png" alt="hello-world.png" width="50%" height="50%" />
</p>
</div>


</section>
<section id="slide-org51e6a46">
<h3 id="org51e6a46">Register Pressure In Staged Loops</h3>
<ul>
<li>Staging can <font color="lightblue">increase pipeline throughput</font> by enabling more instructions to
be scheduled between high latency operations and subsequent use</li>
<li>However this also increases the number of <font color="lightblue">live instances of loop variables</font> and thus requires more registers to accommodate the schedule</li>
<li>To deal with the access number of registers required that may not be
available, <font color="lightblue">Register Queuing</font> (what we term FIFO's) may be
necessary</li>
<li>Existing works have explored schemes of register queuing such as
<font color="lightblue">Modulo Variable Expansion</font> and <font color="lightblue">Rotating Register File</font> [<a href="#tyson2001evaluating">tyson2001evaluating</a>]</li>

</ul>
</section>
</section>
<section>
<section id="slide-orgd034277">
<h2 id="orgd034277">Previous Works</h2>
<div class="outline-text-2" id="text-orgd034277">
</div>
</section>
<section id="slide-org9c05de3">
<h3 id="org9c05de3">List Scheduling (most commonly performed scheduling)</h3>
<p>
Simple heuristic.  Choose a prioritized topological order that
</p>
<ul>
<li>Respects the edges in the data-dependence graph (<b>topological</b>)</li>
<li>Heuristic choice among options, e.g pick first the node with the longest path extending from that node <b>prioritized</b></li>

</ul>
<p>
Most commonly used method for scheduling. Efficient but yields far less than
optimal schedules
</p>

</section>
<section id="slide-org97acf20">
<h3 id="org97acf20">Issues with List Scheduling</h3>
<ul>
<li>Many factors to consider when constructing a schedule (everything listed in this presentation and more!)</li>
<li>Difficult (or more accurately impossible!) to consider all these aspects into a single choice heuristic</li>
<li>Combinations of heuristics can be used, and multiple iterations performed,
but each will usually undo the work of the other</li>

</ul>

</section>
</section>
<section>
<section id="slide-org4a4f4a4">
<h2 id="org4a4f4a4">Previous Works Constraint Programming</h2>
<div class="outline-text-2" id="text-org4a4f4a4">
</div>
</section>
<section id="slide-orge5261eb">
<h3 id="orge5261eb">Optimial Basic Block Instruction Scheduling With Constraint Programming</h3>
<p>
[<a href="#malik2008optimal">malik2008optimal</a>]  Found provably optimal schedules for basic blocks using constraint
  programming, using the following types of constraints
</p>
<ul>
<li><font color="lightblue">Latency Constraints</font>, i.e
<ul>
<li>Given a labeled dependency DAG \(G = (N,E)\) 
<ul>
<li>\(\forall (i,j) \in E \cdot j \geq i + l(i,j)\)</li>

</ul></li>

</ul></li>
<li><font color="lightblue">Resource Constraints</font> that ensured functinonal units were not exceded</li>
<li><font color="lightblue">Distance Contstraints</font>, i.e
<ul>
<li>Given a labeled dependency <b>DAG</b>  \(G = (N,E)\) 
<ul>
<li>\(\forall (i,j) \in E \cdot j \geq i + d(i,j)\)</li>

</ul></li>

</ul></li>

</ul>

</section>
<section id="slide-orgf202e7f">
<h3 id="orgf202e7f">Optimial Basic Block Instruction Scheduling With Constraint Programming (Limitations)</h3>
<p>
The hard constraints on latency would not account for <font color="lightblue">Register Remapping</font> in
<font color="lightblue">Out Of Order Execution</font> that would be able to find more optimal schedules
despite the fact that latencies in normal execution would create <font color="lightblue">pipeline stalls</font>
</p>
<pre class="example">
fma r3,r3,r4
fma r2,r2,r4
fma r1,r1,r4
fma r0,r0,r4
</pre>
<p>
On a system with only 5 registers and an instruction fma of large enough
latency, the scheduler would push these instructions apart. However a machine
could use register remapping to execute these instructions efficiently <b>OoO</b>
making that constraint unnecessary
</p>

</section>
</section>
<section>
<section id="slide-orgfa96c6c">
<h2 id="orgfa96c6c">Previous Works Program Optimization Through Stochastic Search</h2>
<div class="outline-text-2" id="text-orgfa96c6c">
</div>
</section>
<section id="slide-orge021c52">
<h3 id="orge021c52">Program Optimization through Stochastic Search</h3>
<p>
[<a href="#Schkufza:2016:SPO:2886013.2863701">Schkufza:2016:SPO:2886013.2863701</a>]</p>
<ul>
<li>Suitable for <font color="lightblue">Short Basic Block</font> assembly code sequences</li>
<li>Utilizes a multiple pass <font color="lightblue">Stochastic Algorithm</font></li>
<li>Encodes constraints as a <font color="lightblue">Cost Function</font> and uses a
<font color="lightblue">Markov Chain Monte Carlo Sampler</font> to explore space of all
possible schedules</li>

</ul>

</section>
<section id="slide-org448793b">
<h3 id="org448793b">Program Optimization through Stochastic Search</h3>
<p>
Each pass of the optimization minimizes the cost function
</p>
<div class="cmath">
<div>
\begin{equation*}
  cost(R; T) = w_e \times eq(R; T) + w_p \times perf(R; T)
\end{equation*}

</div>

</div>
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="org-left" />

<col  class="org-left" />
</colgroup>
<tbody>
<tr>
<td class="org-left">\(\color{lightgreen}{\boldsymbol{R}}\)</td>
<td class="org-left">any rewrite of the program</td>
</tr>

<tr>
<td class="org-left">\(\color{lightgreen}{\boldsymbol{T}}\)</td>
<td class="org-left">the input program sequence</td>
</tr>

<tr>
<td class="org-left">\(\color{lightgreen}{eq(\cdot)}\)</td>
<td class="org-left">the equivalence function (0 if \(\color{lightgreen}{R \equiv T}\) )</td>
</tr>

<tr>
<td class="org-left">\(\color{lightgreen}{perf(\cdot)}\)</td>
<td class="org-left">a metric for performance</td>
</tr>

<tr>
<td class="org-left">\(\color{lightgreen}{\boldsymbol{w_e}}\)</td>
<td class="org-left">weight for the equivalence term</td>
</tr>

<tr>
<td class="org-left">\(\color{lightgreen}{\boldsymbol{w_p}}\)</td>
<td class="org-left">weight for the performance term</td>
</tr>
</tbody>
</table>

</section>
<section id="slide-orga644af8">
<h3 id="orga644af8">Program Optimization through Stochastic Search (Limitations)</h3>
<ul>
<li>Only optimizes basic blocks (<font color="lightblue">no loops</font>)</li>
<li>Extremely innefficent (only practical for very short scheduling)</li>
<li>Performed in multiple passes with model checking</li>
<li>Cost function doesn't model the space of valid checking (hence model
checking is required per each rewrite)</li>

</ul>

</section>
</section>
<section>
<section id="slide-org3a8f79d">
<h2 id="org3a8f79d">Proposed Research</h2>
<div class="outline-text-2" id="text-org3a8f79d">
</div>
</section>
<section id="slide-orgf2c31fa">
<h3 id="orgf2c31fa">Constrained Optimization Model For Modulo Scheduling</h3>
<div class="cmath">
<small>
<div>
\begin{align*}
    \color{lightblue}{\text{Objective Variables }} & t_i, b_i, f_i:& \mathbb{R} \\
    \color{lightblue}{\text{Constants }} & \textrm{II} :& \mathbb{R} \\
    \color{lightblue}{\text{Indicator Function }} & \mathbb{IN} :& \mathbb{R} \rightarrow \mathbb{R} \\
    & t_i :& \text{dispatch time} \\
    & b_i :& \text{completion time} \\
    & f_i :& \text{FIFO use } 0 \leq f_i \leq 1 \\
    & \textrm{II} :& \text{iteration interval} \frac{\# instructions}{dispatches/cycle} \\
\end{align*}

</div>
</small>

</div>

</section>
<section id="slide-orgc754391">
<h3 id="orgc754391">Constrained Optimization Model</h3>
<div class="cmath">
<small>
<div>
\begin{align}
    \color{lightblue}{\text{Hard Constraints }} \qquad & \forall i,j \cdot i \rightarrow j \qquad t_i + \epsilon \leq t_j  \\
								 & 0 \leq t_i \leq b_i \leq \#\text{stages} \cdot \textrm{II}  \\
								 & b_i + \epsilon \leq t_i + \textrm{II} \\
    \color{lightblue}{\text{Objective Function }} \qquad   & \text{min} \sum_{i} (b_i - t_i + f_i) + \text{Penalties}
\end{align}

</div>
</small>

</div>

<p>
<font color="lightblue">Key Idea:</font> Encode choice heuristics as penalties, adjust preference
between heuristics by scaling
</p>

</section>
<section id="slide-orgc44338f">
<h3 id="orgc44338f">IO Penalty</h3>
<ul>
<li><font color="lightblue">IDEA</font> penalize dispatch time of instructions based on the quantity and
latencies of it's dependencies</li>
<li><font color="lightblue">Note</font> This is a <b>penalty</b> not a <b>hard</b> constraint on latencies</li>

</ul>

<div class="cmath">
<small>
<div>
\begin{align*}
         \color{lightblue}{\text{Given }} \qquad  & t_i,t_j \qquad & \forall i,j \mid i \rightarrow j  \\
         \color{lightblue}{\text{For each i }} \qquad & N_j  =  \sum_{i \rightarrow j} \text{latency}(j) & \\
         \qquad & \qquad & \qquad \\
         \qquad & \mathbb{IO}(i) = \sum_{j} \frac{1}{N_j} \mathbb{IN}(t_i - t_j) & \qquad 
 \end{align*}

</div>
</small>

</div>

</section>
<section id="slide-org4ff3f36">
<h3 id="org4ff3f36">Stochastic Scaling</h3>
<ul>
<li>The scaling \(\color{lightgreen}{\frac{1}{N_j}}\) may be a good <b>guess</b>, but not necessarily effective in practice</li>
<li><font color="lightblue">IDEA</font> scale the <font color="lightblue">IO penalty</font> stochastically</li>

</ul>
<div class="cmath">
<small>
<div>
\begin{align*}
    \color{lightblue}{\text{Define a Clustering}} \qquad & \mathbb{C} = \text{Cluster}(\forall i \mid i \rightarrow j) \\
    \color{lightblue}{\text{For each Cluster i}} \qquad & c_i \in \mathbb{RAND(R)} \\
    \color{lightblue}{\text{Stochastic Penalty}} \qquad & \sum_i c_i \cdot \mathbb{IO}(i)
  \end{align*}

</div>
</small>

</div>

</section>
<section id="slide-org2996061">
<h3 id="org2996061">Schedule Topology</h3>
<p>
<font color="lightblue">Assertion</font> For each scaling \(\color{lightgreen}{c_i \in \mathbb{RAND(R)}}\), there exists an \(\color{lightgreen}{\epsilon \in
     \mathbb(R)}\) such that \(\color{lightgreen}{c_i + \epsilon}\)
produces a distinct schedule from \(\color{lightgreen}{c_i}\)
</p>
<ul>
<li>If the assertion fails, the clustering is useless (possible to avoid such
clusterings?)</li>
<li>What does this topology look like?</li>
<li>Do all valid schedules span this topology?</li>

</ul>

</section>
<section id="slide-org50b432f">
<h3 id="org50b432f">Topology Analysis</h3>
<ul>
<li>Prove stochastic scaling spans the topology of all schedules</li>
<li>Use PCA analysis to select useful pull parameters</li>
<li>Develop clustering methods for assigning pull parameters</li>

</ul>

</section>
</section>
<section>
<section id="slide-orgb623097">
<h2 id="orgb623097">References</h2>
<p>

<h1 class='org-ref-bib-h1'>Bibliography</h1>
<ul class='org-ref-bib'><li><a id="motwani1995combining">[motwani1995combining]</a> <a name="motwani1995combining"></a>Motwani, Palem, Sarkar & Reyen, Combining register allocation and instruction scheduling, <i>Courant Institute, New York University</i>,  (1995).</li>
<li><a id="Pinter:1993:RAI:173262.155114">[Pinter:1993:RAI:173262.155114]</a> <a name="Pinter:1993:RAI:173262.155114"></a>Pinter, Register Allocation with Instruction Scheduling, <i>SIGPLAN Not.</i>, <b>28(6)</b>, 248-257 (1993). <a href="http://doi.acm.org/10.1145/173262.155114">link</a>. <a href="http://dx.doi.org/10.1145/173262.155114">doi</a>.</li>
<li><a id="tyson2001evaluating">[tyson2001evaluating]</a> <a name="tyson2001evaluating"></a>Tyson, Smelyanskiy & Davidson, Evaluating the use of register queues in software pipelined loops, <i>IEEE Transactions on Computers</i>, <b>50(8)</b>, 769-783 (2001).</li>
<li><a id="malik2008optimal">[malik2008optimal]</a> <a name="malik2008optimal"></a>Malik, McInnes & Van Beek, Optimal basic block instruction scheduling for multiple-issue processors using constraint programming, <i>International Journal on Artificial Intelligence Tools</i>, <b>17(01)</b>, 37-54 (2008).</li>
<li><a id="Schkufza:2016:SPO:2886013.2863701">[Schkufza:2016:SPO:2886013.2863701]</a> <a name="Schkufza:2016:SPO:2886013.2863701"></a>Schkufza, Sharma & Aiken, Stochastic Program Optimization, <i>Commun. ACM</i>, <b>59(2)</b>, 114-122 (2016). <a href="http://doi.acm.org/10.1145/2863701">link</a>. <a href="http://dx.doi.org/10.1145/2863701">doi</a>.</li>
</ul>
</p>
</section>
</section>
</div>
</div>
<script src="https://cdn.jsdelivr.net/reveal.js/3.0.0/lib/js/head.min.js"></script>
<script src="https://cdn.jsdelivr.net/reveal.js/3.0.0/js/reveal.js"></script>
<script>
// Full list of configuration options available here:
// https://github.com/hakimel/reveal.js#configuration
Reveal.initialize({

controls: true,
progress: true,
history: false,
center: true,
slideNumber: 'c',
rollingLinks: false,
keyboard: true,
mouseWheel: false,
fragmentInURL: false,
hashOneBasedIndex: false,
pdfSeparateFragments: true,

overview: true,

theme: Reveal.getQueryHash().theme, // available themes are in /css/theme
transition: Reveal.getQueryHash().transition || 'convex', // see README of reveal.js for options
transitionSpeed: 'default',

// Optional libraries used to extend on reveal.js
dependencies: [
 { src: 'https://cdn.jsdelivr.net/reveal.js/3.0.0/lib/js/classList.js', condition: function() { return !document.body.classList; } },
 { src: 'https://cdn.jsdelivr.net/reveal.js/3.0.0/plugin/markdown/marked.js', condition: function() { return !!document.querySelector( '[data-markdown]' ); } },
 { src: 'https://cdn.jsdelivr.net/reveal.js/3.0.0/plugin/markdown/markdown.js', condition: function() { return !!document.querySelector( '[data-markdown]' ); } },
 { src: 'https://cdn.jsdelivr.net/reveal.js/3.0.0/plugin/zoom-js/zoom.js', async: true, condition: function() { return !!document.body.classList; } },
 { src: 'https://cdn.jsdelivr.net/reveal.js/3.0.0/plugin/notes/notes.js', async: true, condition: function() { return !!document.body.classList; } }]

});
</script>
</body>
</html>
