5 17 1fd01 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (dly_assign1.1.vcd) 2 -o (dly_assign1.1.cdd) 2 -v (dly_assign1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 dly_assign1.1.v 1 28 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 11 11 11 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 1070007 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 3 107000a 1 0 0 0 1 17 0 1 0 0 1 0
4 1 1 0 0 1
4 2 1 0 0 2
3 1 main.u$0 "main.u$0" 0 dly_assign1.1.v 5 9 1 
2 3 6 6 6 20002 1 0 1008 0 0 32 48 1 0
2 4 6 6 6 10002 2 2c 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 7 7 7 50008 1 0 21004 0 0 1 16 0 0
2 6 7 7 7 10001 0 1 1410 0 0 1 1 a
2 7 7 7 7 10008 1 37 16 5 6
2 8 8 8 8 120012 1 1 1018 0 0 1 1 c
2 9 8 8 8 f000f 2 1 100c 0 0 1 1 b
2 10 8 8 8 7000f 2 27 1008 9 0 1 18 0 1 0 0 0 0
2 11 8 8 8 70012 2 56 1020 8 10 1 18 0 1 0 0 0 0
2 12 8 8 8 10001 0 1 1410 0 0 1 1 a
2 13 8 8 8 10012 2 55 12 11 12
4 4 11 7 0 4
4 7 0 13 13 4
4 13 0 0 0 4
3 1 main.u$1 "main.u$1" 0 dly_assign1.1.v 11 17 1 
2 14 12 12 12 50008 1 0 21004 0 0 1 16 0 0
2 15 12 12 12 10001 0 1 1410 0 0 1 1 b
2 16 12 12 12 10008 1 37 16 14 15
2 17 13 13 13 50008 1 0 21008 0 0 1 16 1 0
2 18 13 13 13 10001 0 1 1410 0 0 1 1 c
2 19 13 13 13 10008 1 37 1a 17 18
2 20 14 14 14 20003 1 0 1008 0 0 32 48 a 0
2 21 14 14 14 10003 2 2c 900a 20 0 32 18 0 ffffffff 0 0 0 0
2 22 15 15 15 50008 1 0 21008 0 0 1 16 1 0
2 23 15 15 15 10001 0 1 1410 0 0 1 1 b
2 24 15 15 15 10008 1 37 1a 22 23
2 25 16 16 16 50008 1 0 21004 0 0 1 16 0 0
2 26 16 16 16 10001 0 1 1410 0 0 1 1 c
2 27 16 16 16 10008 1 37 16 25 26
4 16 11 19 19 16
4 19 0 21 21 16
4 21 0 24 0 16
4 24 0 27 27 16
4 27 0 0 0 16
3 1 main.u$2 "main.u$2" 0 dly_assign1.1.v 19 26 1 
