=====
SETUP
0.202
8.691
8.894
adc/adc_data_out_s0
1.690
2.149
display/bram_rd_clk_en_s3
3.624
4.250
display/bram_rd_clk_en_s1
4.256
5.355
display/dual_port_ram/gowin_add_lut2_BLKSELB_sdpb_inst_1
6.169
7.195
display/dual_port_ram/sdpb_inst_1
8.691
=====
SETUP
0.493
8.401
8.894
adc/adc_data_out_s0
1.690
2.149
display/bram_rd_clk_en_s3
3.624
4.250
display/bram_rd_clk_en_s1
4.256
5.355
display/dual_port_ram/gowin_add_lut2_BLKSELB_sdpb_inst_0
6.169
7.195
display/dual_port_ram/sdpb_inst_0
8.401
=====
SETUP
0.515
8.610
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_24_s0
8.610
=====
SETUP
0.515
8.610
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_25_s0
8.610
=====
SETUP
0.515
8.610
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_26_s0
8.610
=====
SETUP
0.515
8.610
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_27_s0
8.610
=====
SETUP
0.515
8.610
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_28_s0
8.610
=====
SETUP
0.515
8.610
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_29_s0
8.610
=====
SETUP
0.537
8.588
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_0_s1
8.588
=====
SETUP
0.537
8.588
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_30_s0
8.588
=====
SETUP
0.537
8.588
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_31_s0
8.588
=====
SETUP
0.861
8.264
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_12_s0
8.264
=====
SETUP
0.861
8.264
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_13_s0
8.264
=====
SETUP
0.861
8.264
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_14_s0
8.264
=====
SETUP
0.861
8.264
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_15_s0
8.264
=====
SETUP
0.861
8.264
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_16_s0
8.264
=====
SETUP
0.861
8.264
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_17_s0
8.264
=====
SETUP
0.892
8.233
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_18_s0
8.233
=====
SETUP
0.892
8.233
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_19_s0
8.233
=====
SETUP
0.892
8.233
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_20_s0
8.233
=====
SETUP
0.892
8.233
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_21_s0
8.233
=====
SETUP
0.892
8.233
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_22_s0
8.233
=====
SETUP
0.892
8.233
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_23_s0
8.233
=====
SETUP
1.273
7.852
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_6_s0
7.852
=====
SETUP
1.273
7.852
9.125
adc/waiting_state_count_19_s0
1.690
2.149
adc/n150_s9
2.641
3.673
adc/n150_s3
4.478
5.577
adc/n150_s1
6.402
7.463
adc/waiting_state_count_7_s0
7.852
=====
HOLD
0.493
2.199
1.706
adc/adc_data_addr_0_s0
1.631
1.964
display/dual_port_ram/sdpb_inst_1
2.199
=====
HOLD
0.516
2.233
1.717
adc/adc_data_out_s0
1.631
1.964
display/dual_port_ram/sdpb_inst_1
2.233
=====
HOLD
0.524
2.230
1.706
adc/adc_data_addr_1_s0
1.631
1.964
display/dual_port_ram/sdpb_inst_1
2.230
=====
HOLD
0.708
2.339
1.631
adc/waiting_state_count_0_s1
1.631
1.964
adc/n149_s3
1.967
2.339
adc/waiting_state_count_0_s1
2.339
=====
HOLD
0.709
2.340
1.631
adc/adc_mem_addr_count_0_s1
1.631
1.964
adc/n74_s3
1.968
2.340
adc/adc_mem_addr_count_0_s1
2.340
=====
HOLD
0.709
2.282
1.573
display/y_Count_1_s1
1.573
1.906
display/n70_s1
1.910
2.282
display/y_Count_1_s1
2.282
=====
HOLD
0.710
2.283
1.573
display/x_Count_0_s0
1.573
1.906
display/n39_s2
1.911
2.283
display/x_Count_0_s0
2.283
=====
HOLD
0.711
2.342
1.631
adc/adc_state_1_s1
1.631
1.964
adc/n185_s9
1.970
2.342
adc/adc_state_1_s1
2.342
=====
HOLD
0.711
2.284
1.573
display/y_Count_5_s1
1.573
1.906
display/n66_s3
1.912
2.284
display/y_Count_5_s1
2.284
=====
HOLD
0.715
2.287
1.573
display/y_Count_9_s1
1.573
1.906
display/n62_s1
1.915
2.287
display/y_Count_9_s1
2.287
=====
HOLD
0.730
2.361
1.631
adc/waiting_state_count_2_s0
1.631
1.964
adc/n147_s
1.967
2.361
adc/waiting_state_count_2_s0
2.361
=====
HOLD
0.730
2.361
1.631
adc/waiting_state_count_8_s0
1.631
1.964
adc/n141_s
1.967
2.361
adc/waiting_state_count_8_s0
2.361
=====
HOLD
0.730
2.361
1.631
adc/waiting_state_count_12_s0
1.631
1.964
adc/n137_s
1.967
2.361
adc/waiting_state_count_12_s0
2.361
=====
HOLD
0.730
2.361
1.631
adc/waiting_state_count_14_s0
1.631
1.964
adc/n135_s
1.967
2.361
adc/waiting_state_count_14_s0
2.361
=====
HOLD
0.730
2.361
1.631
adc/waiting_state_count_18_s0
1.631
1.964
adc/n131_s
1.967
2.361
adc/waiting_state_count_18_s0
2.361
=====
HOLD
0.730
2.361
1.631
adc/waiting_state_count_20_s0
1.631
1.964
adc/n129_s
1.967
2.361
adc/waiting_state_count_20_s0
2.361
=====
HOLD
0.730
2.361
1.631
adc/waiting_state_count_24_s0
1.631
1.964
adc/n125_s
1.967
2.361
adc/waiting_state_count_24_s0
2.361
=====
HOLD
0.730
2.361
1.631
adc/waiting_state_count_26_s0
1.631
1.964
adc/n123_s
1.967
2.361
adc/waiting_state_count_26_s0
2.361
=====
HOLD
0.730
2.361
1.631
adc/waiting_state_count_30_s0
1.631
1.964
adc/n119_s
1.967
2.361
adc/waiting_state_count_30_s0
2.361
=====
HOLD
0.730
2.361
1.631
adc/adc_mem_addr_count_3_s0
1.631
1.964
adc/n71_s
1.967
2.361
adc/adc_mem_addr_count_3_s0
2.361
=====
HOLD
0.730
2.361
1.631
adc/adc_mem_addr_count_9_s0
1.631
1.964
adc/n65_s
1.967
2.361
adc/adc_mem_addr_count_9_s0
2.361
=====
HOLD
0.730
2.361
1.631
adc/adc_mem_addr_count_13_s0
1.631
1.964
adc/n61_s
1.967
2.361
adc/adc_mem_addr_count_13_s0
2.361
=====
HOLD
0.731
2.362
1.631
adc/waiting_state_count_6_s0
1.631
1.964
adc/n143_s
1.968
2.362
adc/waiting_state_count_6_s0
2.362
=====
HOLD
0.731
2.362
1.631
adc/adc_mem_addr_count_7_s0
1.631
1.964
adc/n67_s
1.968
2.362
adc/adc_mem_addr_count_7_s0
2.362
=====
HOLD
0.731
2.304
1.573
display/x_Count_7_s0
1.573
1.906
display/n32_s
1.910
2.304
display/x_Count_7_s0
2.304
