==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 175.473 MB.
INFO: [HLS 200-10] Analyzing design file '../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.931 seconds; current allocated memory: 177.215 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,824 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,758 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,738 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,738 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,742 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,742 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,742 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,742 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,548 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,548 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,548 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,548 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,548 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,969 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,924 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_3' is marked as complete unroll implied by the pipeline pragma (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_4' is marked as complete unroll implied by the pipeline pragma (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:30:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_5' is marked as complete unroll implied by the pipeline pragma (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:31:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_6' is marked as complete unroll implied by the pipeline pragma (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:32:42)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:18:19) in function 'convolution3_hls' partially with a factor of 4 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_3' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26:19) in function 'convolution3_hls' completely with a factor of 10 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_4' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:30:34) in function 'convolution3_hls' completely with a factor of 6 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_5' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:31:38) in function 'convolution3_hls' completely with a factor of 5 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_6' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:32:42) in function 'convolution3_hls' completely with a factor of 5 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:10:0)
INFO: [HLS 214-115] Multiple burst reads of length 150 and bit width 32 has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'VITIS_LOOP_22_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:22:19) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:22:19)
INFO: [HLS 214-115] Multiple burst reads of length 70 and bit width 32 has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 33.292 seconds; current allocated memory: 207.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 207.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.168 seconds; current allocated memory: 259.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 264.062 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.736 seconds; current allocated memory: 324.871 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.133 seconds; current allocated memory: 400.793 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolution3_hls' ...
WARNING: [SYN 201-107] Renaming port name 'convolution3_hls/input_r' to 'convolution3_hls/input_r_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution3_hls/weights' to 'convolution3_hls/weights_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution3_hls/bias' to 'convolution3_hls/bias_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution3_hls/output_r' to 'convolution3_hls/output_r_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_1_read_60', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_2_read_53', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_15', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_31', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_39', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_43', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_45', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_3_read_46', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 256). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_22_2': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17 seconds. CPU system time: 0 seconds. Elapsed time: 45.377 seconds; current allocated memory: 458.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.114 seconds; current allocated memory: 460.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_6_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_6_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_6_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_6_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_6_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_6_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_6_read_69', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) and bus read operation ('INPUT_r_addr_6_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33).
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_7_read_60', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_8_read_53', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_9_read_15', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_9_read_31', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_9_read_39', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_9_read_43', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_9_read_45', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) on port 'INPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:33) due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to schedule bus read operation ('INPUT_r_addr_9_read_46', ../SoC-based==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 175.074 MB.
INFO: [HLS 200-10] Analyzing design file '../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.346 seconds; current allocated memory: 177.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 315 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 566 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 511 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 511 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 510 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 556 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 543 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 543 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 543 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 543 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 570 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 643 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv3/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_9' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52:22) in function 'convolution3_hls' partially with a factor of 4 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'local_input': Complete partitioning on dimension 1. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:16:8)
INFO: [HLS 214-248] Applying array_partition to 'local_weights': Complete partitioning on dimension 1. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17:11)
INFO: [HLS 214-115] Multiple burst reads of length 1176 and bit width 32 in loop 'VITIS_LOOP_24_1'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24:19) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24:19)
INFO: [HLS 214-115] Multiple burst reads of length 2400 and bit width 32 in loop 'VITIS_LOOP_34_4'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34:22) has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_46_8'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46:22) has been inferred on bundle 'BIAS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46:22)
INFO: [HLS 214-115] Multiple burst writes of length 100 and bit width 32 in loop 'VITIS_LOOP_54_10'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 8.899 seconds; current allocated memory: 179.672 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 179.672 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 186.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 188.375 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 213.762 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25:26) and 'VITIS_LOOP_26_3'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26:30) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_36_6'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36:30) and 'VITIS_LOOP_37_7'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:37:34) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_35_5'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35:26) and 'VITIS_LOOP_36_6'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36:30) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_34_4'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34:22) and 'VITIS_LOOP_35_5'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35:26) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_13'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58:39) and 'VITIS_LOOP_59_14'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59:43) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_57_12'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57:35) and 'VITIS_LOOP_58_13'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58:39) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_55_11'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31) and 'VITIS_LOOP_57_12'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57:35) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_13'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58:39) and 'VITIS_LOOP_59_14'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59:43) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_57_12'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57:35) and 'VITIS_LOOP_58_13'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58:39) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_55_11'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31) and 'VITIS_LOOP_57_12'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57:35) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_13'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58:39) and 'VITIS_LOOP_59_14'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59:43) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_57_12'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57:35) and 'VITIS_LOOP_58_13'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58:39) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_55_11'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31) and 'VITIS_LOOP_57_12'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57:35) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_13'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58:39) and 'VITIS_LOOP_59_14'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59:43) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_57_12'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57:35) and 'VITIS_LOOP_58_13'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58:39) in function 'convolution3_hls' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_55_11'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31) and 'VITIS_LOOP_57_12'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57:35) in function 'convolution3_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_2' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:25:26) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24:19) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_6' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36:30) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_5' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35:26) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_4' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34:22) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_13' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58:39) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_12' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57:35) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_11' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_10' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_13' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58:39) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_12' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57:35) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_11' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_10' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_13' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58:39) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_12' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57:35) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_11' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_10' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_13' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58:39) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_12' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57:35) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_11' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31) in function 'convolution3_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_10' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20) in function 'convolution3_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 271.637 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolution3_hls' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_' to 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3' to 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.2' to 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.1' to 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1'.
WARNING: [SYN 201-107] Renaming port name 'convolution3_hls/input_r' to 'convolution3_hls/input_r_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution3_hls/weights' to 'convolution3_hls/weights_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution3_hls/bias' to 'convolution3_hls/bias_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution3_hls/output_r' to 'convolution3_hls/output_r_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 276.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 278.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_LOOP_37_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 279.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 279.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls_Pipeline_VITIS_LOOP_46_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_46_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 279.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 279.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3' (loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln56', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56) of variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56 and 'load' operation 32 bit ('sum_1_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3' (loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln56', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56) of variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56 and 'load' operation 32 bit ('sum_1_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 281.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 281.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2' (loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln56', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56) of variable 'sum_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56 and 'load' operation 32 bit ('sum_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2' (loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln56', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56) of variable 'sum_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56 and 'load' operation 32 bit ('sum_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 282.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 283.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1' (loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln56', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56) of variable 'sum_3', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56 and 'load' operation 32 bit ('sum_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1' (loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln56', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56) of variable 'sum_3', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56 and 'load' operation 32 bit ('sum_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 284.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 284.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT' (loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln56', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56) of variable 'sum_4', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56 and 'load' operation 32 bit ('sum_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56.
WARNING: [HLS 200-880] The II Violation in module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT' (loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln56', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56) of variable 'sum_4', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56 and 'load' operation 32 bit ('sum_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 285.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 285.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution3_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 286.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 287.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 289.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s' pipeline 'VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_LOOP_37_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s/m_axi_WEIGHTS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s/m_axi_WEIGHTS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s/m_axi_WEIGHTS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s/m_axi_WEIGHTS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s/m_axi_WEIGHTS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s/m_axi_WEIGHTS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s/m_axi_WEIGHTS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s/m_axi_WEIGHTS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s/m_axi_WEIGHTS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s/m_axi_WEIGHTS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s/m_axi_WEIGHTS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s/m_axi_WEIGHTS_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 292.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3_hls_Pipeline_VITIS_LOOP_46_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution3_hls_Pipeline_VITIS_LOOP_46_8' pipeline 'VITIS_LOOP_46_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_46_8/m_axi_BIAS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_46_8/m_axi_BIAS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_46_8/m_axi_BIAS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_46_8/m_axi_BIAS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_46_8/m_axi_BIAS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_46_8/m_axi_BIAS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_46_8/m_axi_BIAS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_46_8/m_axi_BIAS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_46_8/m_axi_BIAS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_46_8/m_axi_BIAS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_46_8/m_axi_BIAS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_46_8/m_axi_BIAS_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3_hls_Pipeline_VITIS_LOOP_46_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 295.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3' pipeline 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 297.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2' pipeline 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 301.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1' pipeline 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 305.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT' pipeline 'VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 309.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution3_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/input_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/weights_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/bias_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution3_hls/output_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolution3_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Bundling port 'input_r_r', 'weights_r', 'bias_r' and 'output_r_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_10ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution3_hls'.
INFO: [RTMG 210-278] Implementing memory 'convolution3_hls_local_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'convolution3_hls_local_weights_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'convolution3_hls_local_bias_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 318.609 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 325.293 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.77 seconds; current allocated memory: 339.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolution3_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for convolution3_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 23.505 seconds; current allocated memory: 164.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -version 1.0.0 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file lenet_conv3/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 18.554 seconds; current allocated memory: 11.234 MB.
