(edif wrapper_CLA_16bit
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2022 8 31 1 54 34)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure wrapper_CLA_16bit.ngc wrapper_CLA_16bit.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library wrapper_CLA_16bit_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell wrapper_CLA_16bit
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port cin
              (direction INPUT)
            )
            (port (array (rename in1 "in1<15:0>") 16)
              (direction INPUT))
            (port (array (rename in2 "in2<15:0>") 16)
              (direction INPUT))
            (port (array (rename out "out<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename P "P<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename G "G<3:0>") 4)
              (direction OUTPUT))
            (designator "xc7a100t-1-csg324")
            (property TYPE (string "wrapper_CLA_16bit") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:in1<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:in2<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:out<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:P<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:G<3:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MULTI_DIMENSIONAL (boolean (true)) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "wrapper_CLA_16bit_wrapper_CLA_16bit") (owner "Xilinx"))
          )
          (contents
            (instance in1_reg_0
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_1
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_2
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_3
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_4
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_5
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_6
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_7
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_8
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_9
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_10
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_11
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_12
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_13
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_14
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in1_reg_15
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_0
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_1
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_2
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_3
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_4
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_5
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_6
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_7
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_8
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_9
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_10
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_11
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_12
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_13
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_14
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance in2_reg_15
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename c_in_renamed_0 "c_in")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_0_renamed_1 "out_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_1_renamed_2 "out_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_2_renamed_3 "out_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_3_renamed_4 "out_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_4_renamed_5 "out_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_5_renamed_6 "out_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_6_renamed_7 "out_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_7_renamed_8 "out_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_8_renamed_9 "out_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_9_renamed_10 "out_9")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_10_renamed_11 "out_10")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_11_renamed_12 "out_11")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_12_renamed_13 "out_12")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_13_renamed_14 "out_13")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_14_renamed_15 "out_14")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename out_15_renamed_16 "out_15")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename P_0_renamed_17 "P_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename P_1_renamed_18 "P_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename P_2_renamed_19 "P_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename P_3_renamed_20 "P_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename G_0_renamed_21 "G_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename G_1_renamed_22 "G_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename G_2_renamed_23 "G_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename G_3_renamed_24 "G_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cla_16bit_lca_pout_2_1 "cla_16bit/lca/pout<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_lca_gout_1_1 "cla_16bit/lca/gout<1>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F8") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_3_Mxor_p_1_xo_0_1 "cla_16bit/cla_4bit_3/Mxor_p_1_xo<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_lca_pout_3_1 "cla_16bit/lca/pout<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_1_Mxor_S_0_xo_0_1 "cla_16bit/cla_4bit_1/Mxor_S_0_xo<0>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___cla_16bit/cla_4bit_1/Mxor_S_0_xo<0>1") (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_3_Mxor_S_1_xo_0_1 "cla_16bit/cla_4bit_3/Mxor_S_1_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11EE11EE17E87788") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_0_Mxor_S_0_xo_0_1 "cla_16bit/cla_4bit_0/Mxor_S_0_xo<0>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_0_Mxor_S_2_xo_0_1 "cla_16bit/cla_4bit_0/Mxor_S_2_xo<0>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___cla_16bit/cla_4bit_0/Mxor_S_2_xo<0>1") (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_0_Mxor_S_3_xo_0_1 "cla_16bit/cla_4bit_0/Mxor_S_3_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___cla_16bit/cla_4bit_0/Mxor_S_2_xo<0>1") (owner "Xilinx"))
              (property INIT (string "99969666") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_2_Mxor_S_1_xo_0_1 "cla_16bit/cla_4bit_2/Mxor_S_1_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___cla_16bit/cla_4bit_2/Mxor_S_1_xo<0>1") (owner "Xilinx"))
              (property INIT (string "99969666") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_1_Mxor_S_1_xo_0_1 "cla_16bit/cla_4bit_1/Mxor_S_1_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___cla_16bit/cla_4bit_1/Mxor_S_0_xo<0>1") (owner "Xilinx"))
              (property INIT (string "99969666") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_0_c_2__1_1 "cla_16bit/cla_4bit_0/c<2><1>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___cla_16bit/cla_4bit_0/c<2><1>1") (owner "Xilinx"))
              (property INIT (string "EEE8E888") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_0_Mxor_S_1_xo_0_1 "cla_16bit/cla_4bit_0/Mxor_S_1_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___cla_16bit/cla_4bit_0/c<2><1>1") (owner "Xilinx"))
              (property INIT (string "99969666") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_3_Mxor_S_0_xo_0_1 "cla_16bit/cla_4bit_3/Mxor_S_0_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "99999666") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_2_G_3_1 "cla_16bit/cla_4bit_2/G<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E888") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_2_G_3_2 "cla_16bit/cla_4bit_2/G<3>2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEE8E888") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_1_G_3__SW0 "cla_16bit/cla_4bit_1/G<3>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E888") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_1_G_3__ "cla_16bit/cla_4bit_1/G<3>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEE8E888") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_0_G_3__SW0 "cla_16bit/cla_4bit_0/G<3>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E888") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_0_G_3__ "cla_16bit/cla_4bit_0/G<3>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEE8E888") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_lca_gout_3__3_1_renamed_25 "cla_16bit/lca/gout<3><3>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A8A8A888A8A88888") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_lca_gout_3__3_2 "cla_16bit/lca/gout<3><3>2")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E888") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_lca_gout_3__3_3 "cla_16bit/lca/gout<3><3>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFEEE8E888") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_1_P_SW0 "cla_16bit/cla_4bit_1/P_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F99F") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_1_P "cla_16bit/cla_4bit_1/P")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___cla_16bit/cla_4bit_1/P") (owner "Xilinx"))
              (property INIT (string "00000660") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_0_P_SW0 "cla_16bit/cla_4bit_0/P_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F99F") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_0_P "cla_16bit/cla_4bit_0/P")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000660") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_2_P_SW0 "cla_16bit/cla_4bit_2/P_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F99F") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_2_P "cla_16bit/cla_4bit_2/P")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000660") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_3_P_SW0 "cla_16bit/cla_4bit_3/P_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_3_P_renamed_26 "cla_16bit/cla_4bit_3/P")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000066000000000") (owner "Xilinx"))
            )
            (instance (rename in1_15_IBUF_renamed_27 "in1_15_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_14_IBUF_renamed_28 "in1_14_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_13_IBUF_renamed_29 "in1_13_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_12_IBUF_renamed_30 "in1_12_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_11_IBUF_renamed_31 "in1_11_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_10_IBUF_renamed_32 "in1_10_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_9_IBUF_renamed_33 "in1_9_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_8_IBUF_renamed_34 "in1_8_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_7_IBUF_renamed_35 "in1_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_6_IBUF_renamed_36 "in1_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_5_IBUF_renamed_37 "in1_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_4_IBUF_renamed_38 "in1_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_3_IBUF_renamed_39 "in1_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_2_IBUF_renamed_40 "in1_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_1_IBUF_renamed_41 "in1_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in1_0_IBUF_renamed_42 "in1_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_15_IBUF_renamed_43 "in2_15_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_14_IBUF_renamed_44 "in2_14_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_13_IBUF_renamed_45 "in2_13_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_12_IBUF_renamed_46 "in2_12_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_11_IBUF_renamed_47 "in2_11_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_10_IBUF_renamed_48 "in2_10_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_9_IBUF_renamed_49 "in2_9_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_8_IBUF_renamed_50 "in2_8_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_7_IBUF_renamed_51 "in2_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_6_IBUF_renamed_52 "in2_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_5_IBUF_renamed_53 "in2_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_4_IBUF_renamed_54 "in2_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_3_IBUF_renamed_55 "in2_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_2_IBUF_renamed_56 "in2_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_1_IBUF_renamed_57 "in2_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename in2_0_IBUF_renamed_58 "in2_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rst_IBUF_renamed_59 "rst_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cin_IBUF_renamed_60 "cin_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_13_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance P_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance P_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance P_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance P_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance G_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance G_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance G_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance G_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cla_16bit_lca_cout_1_1 "cla_16bit/lca/cout<1>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEFCF0F0") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_lca_gout_2__2_1 "cla_16bit/lca/gout<2><2>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEAAFAAA") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_3_c_2__1__SW0 "cla_16bit/cla_4bit_3/c<2><1>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_2_c_2__1_1_SW0 "cla_16bit/cla_4bit_2/c<2><1>1_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_2_Mxor_S_2_xo_0_1 "cla_16bit/cla_4bit_2/Mxor_S_2_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1117EEE81777E888") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_2_c_2__1_1_SW1 "cla_16bit/cla_4bit_2/c<2><1>1_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "01151155577F77FF") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_2_c_2__1_1_SW2 "cla_16bit/cla_4bit_2/c<2><1>1_SW2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "010101155757577F") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_2_Mxor_S_3_xo_0_1 "cla_16bit/cla_4bit_2/Mxor_S_3_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "66996969") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_3_c_2__1__SW1 "cla_16bit/cla_4bit_3/c<2><1>_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___cla_16bit/cla_4bit_3/c<2><1>_SW1") (owner "Xilinx"))
              (property INIT (string "157F") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_3_c_2__1__SW2 "cla_16bit/cla_4bit_3/c<2><1>_SW2")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___cla_16bit/cla_4bit_3/c<2><1>_SW1") (owner "Xilinx"))
              (property INIT (string "0157") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_3_Mxor_S_2_xo_0_1 "cla_16bit/cla_4bit_3/Mxor_S_2_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6699669966996969") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_3_c_2__1__SW3 "cla_16bit/cla_4bit_3/c<2><1>_SW3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "01151155577F77FF") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_3_c_2__1__SW4 "cla_16bit/cla_4bit_3/c<2><1>_SW4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "010101155757577F") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_3_Mxor_S_3_xo_0_1 "cla_16bit/cla_4bit_3/Mxor_S_3_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6699669966996969") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_1_c_2__1_1_SW0 "cla_16bit/cla_4bit_1/c<2><1>1_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___cla_16bit/cla_4bit_1/P") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_1_Mxor_S_2_xo_0_1 "cla_16bit/cla_4bit_1/Mxor_S_2_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0157FEA8157FEA80") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_1_c_2__1_1_SW1 "cla_16bit/cla_4bit_1/c<2><1>1_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___cla_16bit/cla_4bit_1/c<2><1>1_SW1") (owner "Xilinx"))
              (property INIT (string "566A6A6A") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_1_c_2__1_1_SW2 "cla_16bit/cla_4bit_1/c<2><1>1_SW2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___cla_16bit/cla_4bit_1/c<2><1>1_SW1") (owner "Xilinx"))
              (property INIT (string "5656566A") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_1_Mxor_S_3_xo_0_1 "cla_16bit/cla_4bit_1/Mxor_S_3_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5556A9AA556A95AA") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_lca_cout_0_1_SW0 "cla_16bit/lca/cout<0>1_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___cla_16bit/lca/cout<0>1_SW0") (owner "Xilinx"))
              (property INIT (string "E888") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_lca_cout_0_1_SW1 "cla_16bit/lca/cout<0>1_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___cla_16bit/lca/cout<0>1_SW0") (owner "Xilinx"))
              (property INIT (string "EEE8") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_lca_cout_0_1 "cla_16bit/lca/cout<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF0DF200") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_lca_cout_1_1_SW0 "cla_16bit/lca/cout<1>1_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___cla_16bit/cla_4bit_2/Mxor_S_1_xo<0>1") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_cla_4bit_2_Mxor_S_0_xo_0_1 "cla_16bit/cla_4bit_2/Mxor_S_0_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3336333C33CC33CC") (owner "Xilinx"))
            )
            (instance (rename cla_16bit_lca_pout_1_1 "cla_16bit/lca/pout<1>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000066000000000") (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_61 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net in1_15_IBUF
              (joined
                (portRef D (instanceRef in1_reg_15))
                (portRef O (instanceRef in1_15_IBUF_renamed_27))
              )
            )
            (net in1_14_IBUF
              (joined
                (portRef D (instanceRef in1_reg_14))
                (portRef O (instanceRef in1_14_IBUF_renamed_28))
              )
            )
            (net in1_13_IBUF
              (joined
                (portRef D (instanceRef in1_reg_13))
                (portRef O (instanceRef in1_13_IBUF_renamed_29))
              )
            )
            (net in1_12_IBUF
              (joined
                (portRef D (instanceRef in1_reg_12))
                (portRef O (instanceRef in1_12_IBUF_renamed_30))
              )
            )
            (net in1_11_IBUF
              (joined
                (portRef D (instanceRef in1_reg_11))
                (portRef O (instanceRef in1_11_IBUF_renamed_31))
              )
            )
            (net in1_10_IBUF
              (joined
                (portRef D (instanceRef in1_reg_10))
                (portRef O (instanceRef in1_10_IBUF_renamed_32))
              )
            )
            (net in1_9_IBUF
              (joined
                (portRef D (instanceRef in1_reg_9))
                (portRef O (instanceRef in1_9_IBUF_renamed_33))
              )
            )
            (net in1_8_IBUF
              (joined
                (portRef D (instanceRef in1_reg_8))
                (portRef O (instanceRef in1_8_IBUF_renamed_34))
              )
            )
            (net in1_7_IBUF
              (joined
                (portRef D (instanceRef in1_reg_7))
                (portRef O (instanceRef in1_7_IBUF_renamed_35))
              )
            )
            (net in1_6_IBUF
              (joined
                (portRef D (instanceRef in1_reg_6))
                (portRef O (instanceRef in1_6_IBUF_renamed_36))
              )
            )
            (net in1_5_IBUF
              (joined
                (portRef D (instanceRef in1_reg_5))
                (portRef O (instanceRef in1_5_IBUF_renamed_37))
              )
            )
            (net in1_4_IBUF
              (joined
                (portRef D (instanceRef in1_reg_4))
                (portRef O (instanceRef in1_4_IBUF_renamed_38))
              )
            )
            (net in1_3_IBUF
              (joined
                (portRef D (instanceRef in1_reg_3))
                (portRef O (instanceRef in1_3_IBUF_renamed_39))
              )
            )
            (net in1_2_IBUF
              (joined
                (portRef D (instanceRef in1_reg_2))
                (portRef O (instanceRef in1_2_IBUF_renamed_40))
              )
            )
            (net in1_1_IBUF
              (joined
                (portRef D (instanceRef in1_reg_1))
                (portRef O (instanceRef in1_1_IBUF_renamed_41))
              )
            )
            (net in1_0_IBUF
              (joined
                (portRef D (instanceRef in1_reg_0))
                (portRef O (instanceRef in1_0_IBUF_renamed_42))
              )
            )
            (net in2_15_IBUF
              (joined
                (portRef D (instanceRef in2_reg_15))
                (portRef O (instanceRef in2_15_IBUF_renamed_43))
              )
            )
            (net in2_14_IBUF
              (joined
                (portRef D (instanceRef in2_reg_14))
                (portRef O (instanceRef in2_14_IBUF_renamed_44))
              )
            )
            (net in2_13_IBUF
              (joined
                (portRef D (instanceRef in2_reg_13))
                (portRef O (instanceRef in2_13_IBUF_renamed_45))
              )
            )
            (net in2_12_IBUF
              (joined
                (portRef D (instanceRef in2_reg_12))
                (portRef O (instanceRef in2_12_IBUF_renamed_46))
              )
            )
            (net in2_11_IBUF
              (joined
                (portRef D (instanceRef in2_reg_11))
                (portRef O (instanceRef in2_11_IBUF_renamed_47))
              )
            )
            (net in2_10_IBUF
              (joined
                (portRef D (instanceRef in2_reg_10))
                (portRef O (instanceRef in2_10_IBUF_renamed_48))
              )
            )
            (net in2_9_IBUF
              (joined
                (portRef D (instanceRef in2_reg_9))
                (portRef O (instanceRef in2_9_IBUF_renamed_49))
              )
            )
            (net in2_8_IBUF
              (joined
                (portRef D (instanceRef in2_reg_8))
                (portRef O (instanceRef in2_8_IBUF_renamed_50))
              )
            )
            (net in2_7_IBUF
              (joined
                (portRef D (instanceRef in2_reg_7))
                (portRef O (instanceRef in2_7_IBUF_renamed_51))
              )
            )
            (net in2_6_IBUF
              (joined
                (portRef D (instanceRef in2_reg_6))
                (portRef O (instanceRef in2_6_IBUF_renamed_52))
              )
            )
            (net in2_5_IBUF
              (joined
                (portRef D (instanceRef in2_reg_5))
                (portRef O (instanceRef in2_5_IBUF_renamed_53))
              )
            )
            (net in2_4_IBUF
              (joined
                (portRef D (instanceRef in2_reg_4))
                (portRef O (instanceRef in2_4_IBUF_renamed_54))
              )
            )
            (net in2_3_IBUF
              (joined
                (portRef D (instanceRef in2_reg_3))
                (portRef O (instanceRef in2_3_IBUF_renamed_55))
              )
            )
            (net in2_2_IBUF
              (joined
                (portRef D (instanceRef in2_reg_2))
                (portRef O (instanceRef in2_2_IBUF_renamed_56))
              )
            )
            (net in2_1_IBUF
              (joined
                (portRef D (instanceRef in2_reg_1))
                (portRef O (instanceRef in2_1_IBUF_renamed_57))
              )
            )
            (net in2_0_IBUF
              (joined
                (portRef D (instanceRef in2_reg_0))
                (portRef O (instanceRef in2_0_IBUF_renamed_58))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef in1_reg_0))
                (portRef C (instanceRef in1_reg_1))
                (portRef C (instanceRef in1_reg_2))
                (portRef C (instanceRef in1_reg_3))
                (portRef C (instanceRef in1_reg_4))
                (portRef C (instanceRef in1_reg_5))
                (portRef C (instanceRef in1_reg_6))
                (portRef C (instanceRef in1_reg_7))
                (portRef C (instanceRef in1_reg_8))
                (portRef C (instanceRef in1_reg_9))
                (portRef C (instanceRef in1_reg_10))
                (portRef C (instanceRef in1_reg_11))
                (portRef C (instanceRef in1_reg_12))
                (portRef C (instanceRef in1_reg_13))
                (portRef C (instanceRef in1_reg_14))
                (portRef C (instanceRef in1_reg_15))
                (portRef C (instanceRef in2_reg_0))
                (portRef C (instanceRef in2_reg_1))
                (portRef C (instanceRef in2_reg_2))
                (portRef C (instanceRef in2_reg_3))
                (portRef C (instanceRef in2_reg_4))
                (portRef C (instanceRef in2_reg_5))
                (portRef C (instanceRef in2_reg_6))
                (portRef C (instanceRef in2_reg_7))
                (portRef C (instanceRef in2_reg_8))
                (portRef C (instanceRef in2_reg_9))
                (portRef C (instanceRef in2_reg_10))
                (portRef C (instanceRef in2_reg_11))
                (portRef C (instanceRef in2_reg_12))
                (portRef C (instanceRef in2_reg_13))
                (portRef C (instanceRef in2_reg_14))
                (portRef C (instanceRef in2_reg_15))
                (portRef C (instanceRef c_in_renamed_0))
                (portRef C (instanceRef out_0_renamed_1))
                (portRef C (instanceRef out_1_renamed_2))
                (portRef C (instanceRef out_2_renamed_3))
                (portRef C (instanceRef out_3_renamed_4))
                (portRef C (instanceRef out_4_renamed_5))
                (portRef C (instanceRef out_5_renamed_6))
                (portRef C (instanceRef out_6_renamed_7))
                (portRef C (instanceRef out_7_renamed_8))
                (portRef C (instanceRef out_8_renamed_9))
                (portRef C (instanceRef out_9_renamed_10))
                (portRef C (instanceRef out_10_renamed_11))
                (portRef C (instanceRef out_11_renamed_12))
                (portRef C (instanceRef out_12_renamed_13))
                (portRef C (instanceRef out_13_renamed_14))
                (portRef C (instanceRef out_14_renamed_15))
                (portRef C (instanceRef out_15_renamed_16))
                (portRef C (instanceRef P_0_renamed_17))
                (portRef C (instanceRef P_1_renamed_18))
                (portRef C (instanceRef P_2_renamed_19))
                (portRef C (instanceRef P_3_renamed_20))
                (portRef C (instanceRef G_0_renamed_21))
                (portRef C (instanceRef G_1_renamed_22))
                (portRef C (instanceRef G_2_renamed_23))
                (portRef C (instanceRef G_3_renamed_24))
                (portRef O (instanceRef clk_BUFGP_renamed_61))
              )
            )
            (net rst_IBUF
              (joined
                (portRef R (instanceRef in1_reg_0))
                (portRef R (instanceRef in1_reg_1))
                (portRef R (instanceRef in1_reg_2))
                (portRef R (instanceRef in1_reg_3))
                (portRef R (instanceRef in1_reg_4))
                (portRef R (instanceRef in1_reg_5))
                (portRef R (instanceRef in1_reg_6))
                (portRef R (instanceRef in1_reg_7))
                (portRef R (instanceRef in1_reg_8))
                (portRef R (instanceRef in1_reg_9))
                (portRef R (instanceRef in1_reg_10))
                (portRef R (instanceRef in1_reg_11))
                (portRef R (instanceRef in1_reg_12))
                (portRef R (instanceRef in1_reg_13))
                (portRef R (instanceRef in1_reg_14))
                (portRef R (instanceRef in1_reg_15))
                (portRef R (instanceRef in2_reg_0))
                (portRef R (instanceRef in2_reg_1))
                (portRef R (instanceRef in2_reg_2))
                (portRef R (instanceRef in2_reg_3))
                (portRef R (instanceRef in2_reg_4))
                (portRef R (instanceRef in2_reg_5))
                (portRef R (instanceRef in2_reg_6))
                (portRef R (instanceRef in2_reg_7))
                (portRef R (instanceRef in2_reg_8))
                (portRef R (instanceRef in2_reg_9))
                (portRef R (instanceRef in2_reg_10))
                (portRef R (instanceRef in2_reg_11))
                (portRef R (instanceRef in2_reg_12))
                (portRef R (instanceRef in2_reg_13))
                (portRef R (instanceRef in2_reg_14))
                (portRef R (instanceRef in2_reg_15))
                (portRef R (instanceRef c_in_renamed_0))
                (portRef R (instanceRef out_0_renamed_1))
                (portRef R (instanceRef out_1_renamed_2))
                (portRef R (instanceRef out_2_renamed_3))
                (portRef R (instanceRef out_3_renamed_4))
                (portRef R (instanceRef out_4_renamed_5))
                (portRef R (instanceRef out_5_renamed_6))
                (portRef R (instanceRef out_6_renamed_7))
                (portRef R (instanceRef out_7_renamed_8))
                (portRef R (instanceRef out_8_renamed_9))
                (portRef R (instanceRef out_9_renamed_10))
                (portRef R (instanceRef out_10_renamed_11))
                (portRef R (instanceRef out_11_renamed_12))
                (portRef R (instanceRef out_12_renamed_13))
                (portRef R (instanceRef out_13_renamed_14))
                (portRef R (instanceRef out_14_renamed_15))
                (portRef R (instanceRef out_15_renamed_16))
                (portRef R (instanceRef P_0_renamed_17))
                (portRef R (instanceRef P_1_renamed_18))
                (portRef R (instanceRef P_2_renamed_19))
                (portRef R (instanceRef P_3_renamed_20))
                (portRef R (instanceRef G_0_renamed_21))
                (portRef R (instanceRef G_1_renamed_22))
                (portRef R (instanceRef G_2_renamed_23))
                (portRef R (instanceRef G_3_renamed_24))
                (portRef O (instanceRef rst_IBUF_renamed_59))
              )
            )
            (net cin_IBUF
              (joined
                (portRef D (instanceRef c_in_renamed_0))
                (portRef O (instanceRef cin_IBUF_renamed_60))
              )
            )
            (net (rename in1_reg_15_ "in1_reg<15>")
              (joined
                (portRef Q (instanceRef in1_reg_15))
                (portRef I0 (instanceRef cla_16bit_lca_gout_3__3_3))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_3_P_renamed_26))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_3_xo_0_1))
              )
            )
            (net (rename in1_reg_14_ "in1_reg<14>")
              (joined
                (portRef Q (instanceRef in1_reg_14))
                (portRef I2 (instanceRef cla_16bit_lca_gout_3__3_3))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_3_P_SW0))
                (portRef I5 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW3))
                (portRef I5 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW4))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_2_xo_0_1))
              )
            )
            (net (rename in1_reg_13_ "in1_reg<13>")
              (joined
                (portRef Q (instanceRef in1_reg_13))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_3_Mxor_p_1_xo_0_1))
                (portRef I0 (instanceRef cla_16bit_lca_gout_3__3_2))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW2))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW3))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW4))
              )
            )
            (net (rename in1_reg_12_ "in1_reg<12>")
              (joined
                (portRef Q (instanceRef in1_reg_12))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_1_xo_0_1))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_0_xo_0_1))
                (portRef I2 (instanceRef cla_16bit_lca_gout_3__3_2))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW1))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW2))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW3))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW4))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_3_P_renamed_26))
              )
            )
            (net (rename in1_reg_11_ "in1_reg<11>")
              (joined
                (portRef Q (instanceRef in1_reg_11))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_2_G_3_2))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_2_P_SW0))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_3_xo_0_1))
              )
            )
            (net (rename in1_reg_10_ "in1_reg<10>")
              (joined
                (portRef Q (instanceRef in1_reg_10))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_2_G_3_2))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_2_P_SW0))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW0))
                (portRef I5 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW1))
                (portRef I5 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW2))
              )
            )
            (net (rename in1_reg_9_ "in1_reg<9>")
              (joined
                (portRef Q (instanceRef in1_reg_9))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_1_xo_0_1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_2_G_3_1))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW1))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW2))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_2_P))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_2_xo_0_1))
              )
            )
            (net (rename in1_reg_8_ "in1_reg<8>")
              (joined
                (portRef Q (instanceRef in1_reg_8))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_1_xo_0_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_2_G_3_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_2_P))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW2))
                (portRef I1 (instanceRef cla_16bit_lca_cout_1_1_SW0))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_2_xo_0_1))
              )
            )
            (net (rename in1_reg_7_ "in1_reg<7>")
              (joined
                (portRef Q (instanceRef in1_reg_7))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_1_G_3__))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW2))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_1_P))
                (portRef I1 (instanceRef cla_16bit_lca_pout_1_1))
              )
            )
            (net (rename in1_reg_6_ "in1_reg<6>")
              (joined
                (portRef Q (instanceRef in1_reg_6))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_1_G_3__))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_1_P))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW0))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW2))
                (portRef I3 (instanceRef cla_16bit_lca_pout_1_1))
              )
            )
            (net (rename in1_reg_5_ "in1_reg<5>")
              (joined
                (portRef Q (instanceRef in1_reg_5))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_1_xo_0_1))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_1_G_3__SW0))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_1_P_SW0))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW1))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW2))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_2_xo_0_1))
              )
            )
            (net (rename in1_reg_4_ "in1_reg<4>")
              (joined
                (portRef Q (instanceRef in1_reg_4))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_0_xo_0_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_1_xo_0_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_1_G_3__SW0))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_1_P_SW0))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_2_xo_0_1))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_3_xo_0_1))
              )
            )
            (net (rename in1_reg_3_ "in1_reg<3>")
              (joined
                (portRef Q (instanceRef in1_reg_3))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_3_xo_0_1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_0_G_3__))
                (portRef I0 (instanceRef cla_16bit_lca_cout_0_1_SW0))
                (portRef I0 (instanceRef cla_16bit_lca_cout_0_1_SW1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_0_P))
              )
            )
            (net (rename in1_reg_2_ "in1_reg<2>")
              (joined
                (portRef Q (instanceRef in1_reg_2))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_2_xo_0_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_3_xo_0_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_0_G_3__))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_0_P))
                (portRef I3 (instanceRef cla_16bit_lca_cout_0_1_SW0))
                (portRef I3 (instanceRef cla_16bit_lca_cout_0_1_SW1))
              )
            )
            (net (rename in1_reg_1_ "in1_reg<1>")
              (joined
                (portRef Q (instanceRef in1_reg_1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_0_c_2__1_1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_1_xo_0_1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_0_G_3__SW0))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_0_P_SW0))
              )
            )
            (net (rename in1_reg_0_ "in1_reg<0>")
              (joined
                (portRef Q (instanceRef in1_reg_0))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_0_xo_0_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_0_c_2__1_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_1_xo_0_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_0_G_3__SW0))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_0_P_SW0))
              )
            )
            (net (rename in2_reg_15_ "in2_reg<15>")
              (joined
                (portRef Q (instanceRef in2_reg_15))
                (portRef I1 (instanceRef cla_16bit_lca_gout_3__3_3))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_3_xo_0_1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_3_P_renamed_26))
              )
            )
            (net (rename in2_reg_14_ "in2_reg<14>")
              (joined
                (portRef Q (instanceRef in2_reg_14))
                (portRef I3 (instanceRef cla_16bit_lca_gout_3__3_3))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_3_P_SW0))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_2_xo_0_1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW3))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW4))
              )
            )
            (net (rename in2_reg_13_ "in2_reg<13>")
              (joined
                (portRef Q (instanceRef in2_reg_13))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_3_Mxor_p_1_xo_0_1))
                (portRef I1 (instanceRef cla_16bit_lca_gout_3__3_2))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW2))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW3))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW4))
              )
            )
            (net (rename in2_reg_12_ "in2_reg<12>")
              (joined
                (portRef Q (instanceRef in2_reg_12))
                (portRef I3 (instanceRef cla_16bit_lca_gout_3__3_2))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW2))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW3))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW4))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_1_xo_0_1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_0_xo_0_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_3_P_renamed_26))
              )
            )
            (net (rename in2_reg_11_ "in2_reg<11>")
              (joined
                (portRef Q (instanceRef in2_reg_11))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_2_G_3_2))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_2_P_SW0))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_3_xo_0_1))
              )
            )
            (net (rename in2_reg_10_ "in2_reg<10>")
              (joined
                (portRef Q (instanceRef in2_reg_10))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_2_G_3_2))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_2_P_SW0))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW0))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW2))
              )
            )
            (net (rename in2_reg_9_ "in2_reg<9>")
              (joined
                (portRef Q (instanceRef in2_reg_9))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_1_xo_0_1))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_2_G_3_1))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_2_P))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW2))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_2_xo_0_1))
              )
            )
            (net (rename in2_reg_8_ "in2_reg<8>")
              (joined
                (portRef Q (instanceRef in2_reg_8))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_1_xo_0_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_2_G_3_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_2_xo_0_1))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW1))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW2))
                (portRef I0 (instanceRef cla_16bit_lca_cout_1_1_SW0))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_2_P))
              )
            )
            (net (rename in2_reg_7_ "in2_reg<7>")
              (joined
                (portRef Q (instanceRef in2_reg_7))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_1_G_3__))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_1_P))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_3_xo_0_1))
                (portRef I0 (instanceRef cla_16bit_lca_pout_1_1))
              )
            )
            (net (rename in2_reg_6_ "in2_reg<6>")
              (joined
                (portRef Q (instanceRef in2_reg_6))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_1_G_3__))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW0))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW1))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW2))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_1_P))
                (portRef I2 (instanceRef cla_16bit_lca_pout_1_1))
              )
            )
            (net (rename in2_reg_5_ "in2_reg<5>")
              (joined
                (portRef Q (instanceRef in2_reg_5))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_1_xo_0_1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_1_G_3__SW0))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_1_P_SW0))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW2))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_2_xo_0_1))
              )
            )
            (net (rename in2_reg_4_ "in2_reg<4>")
              (joined
                (portRef Q (instanceRef in2_reg_4))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_1_xo_0_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_1_G_3__SW0))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_1_P_SW0))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_0_xo_0_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_2_xo_0_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_3_xo_0_1))
              )
            )
            (net (rename in2_reg_3_ "in2_reg<3>")
              (joined
                (portRef Q (instanceRef in2_reg_3))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_3_xo_0_1))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_0_G_3__))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_0_P))
                (portRef I1 (instanceRef cla_16bit_lca_cout_0_1_SW0))
                (portRef I1 (instanceRef cla_16bit_lca_cout_0_1_SW1))
              )
            )
            (net (rename in2_reg_2_ "in2_reg<2>")
              (joined
                (portRef Q (instanceRef in2_reg_2))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_2_xo_0_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_3_xo_0_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_0_G_3__))
                (portRef I2 (instanceRef cla_16bit_lca_cout_0_1_SW0))
                (portRef I2 (instanceRef cla_16bit_lca_cout_0_1_SW1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_0_P))
              )
            )
            (net (rename in2_reg_1_ "in2_reg<1>")
              (joined
                (portRef Q (instanceRef in2_reg_1))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_0_c_2__1_1))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_1_xo_0_1))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_0_G_3__SW0))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_0_P_SW0))
              )
            )
            (net (rename in2_reg_0_ "in2_reg<0>")
              (joined
                (portRef Q (instanceRef in2_reg_0))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_0_xo_0_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_0_c_2__1_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_1_xo_0_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_0_G_3__SW0))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_0_P_SW0))
              )
            )
            (net c_in
              (joined
                (portRef Q (instanceRef c_in_renamed_0))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_0_xo_0_1))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_0_c_2__1_1))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_1_xo_0_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_1_xo_0_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_0_xo_0_1))
                (portRef I0 (instanceRef cla_16bit_lca_cout_1_1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW0))
                (portRef I0 (instanceRef cla_16bit_lca_cout_0_1))
                (portRef I0 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_0_xo_0_1))
              )
            )
            (net out_15
              (joined
                (portRef Q (instanceRef out_15_renamed_16))
                (portRef I (instanceRef out_15_OBUF))
              )
            )
            (net out_14
              (joined
                (portRef Q (instanceRef out_14_renamed_15))
                (portRef I (instanceRef out_14_OBUF))
              )
            )
            (net out_13
              (joined
                (portRef Q (instanceRef out_13_renamed_14))
                (portRef I (instanceRef out_13_OBUF))
              )
            )
            (net out_12
              (joined
                (portRef Q (instanceRef out_12_renamed_13))
                (portRef I (instanceRef out_12_OBUF))
              )
            )
            (net out_11
              (joined
                (portRef Q (instanceRef out_11_renamed_12))
                (portRef I (instanceRef out_11_OBUF))
              )
            )
            (net out_10
              (joined
                (portRef Q (instanceRef out_10_renamed_11))
                (portRef I (instanceRef out_10_OBUF))
              )
            )
            (net out_9
              (joined
                (portRef Q (instanceRef out_9_renamed_10))
                (portRef I (instanceRef out_9_OBUF))
              )
            )
            (net out_8
              (joined
                (portRef Q (instanceRef out_8_renamed_9))
                (portRef I (instanceRef out_8_OBUF))
              )
            )
            (net out_7
              (joined
                (portRef Q (instanceRef out_7_renamed_8))
                (portRef I (instanceRef out_7_OBUF))
              )
            )
            (net out_6
              (joined
                (portRef Q (instanceRef out_6_renamed_7))
                (portRef I (instanceRef out_6_OBUF))
              )
            )
            (net out_5
              (joined
                (portRef Q (instanceRef out_5_renamed_6))
                (portRef I (instanceRef out_5_OBUF))
              )
            )
            (net out_4
              (joined
                (portRef Q (instanceRef out_4_renamed_5))
                (portRef I (instanceRef out_4_OBUF))
              )
            )
            (net out_3
              (joined
                (portRef Q (instanceRef out_3_renamed_4))
                (portRef I (instanceRef out_3_OBUF))
              )
            )
            (net out_2
              (joined
                (portRef Q (instanceRef out_2_renamed_3))
                (portRef I (instanceRef out_2_OBUF))
              )
            )
            (net out_1
              (joined
                (portRef Q (instanceRef out_1_renamed_2))
                (portRef I (instanceRef out_1_OBUF))
              )
            )
            (net out_0
              (joined
                (portRef Q (instanceRef out_0_renamed_1))
                (portRef I (instanceRef out_0_OBUF))
              )
            )
            (net P_3
              (joined
                (portRef Q (instanceRef P_3_renamed_20))
                (portRef I (instanceRef P_3_OBUF))
              )
            )
            (net P_2
              (joined
                (portRef Q (instanceRef P_2_renamed_19))
                (portRef I (instanceRef P_2_OBUF))
              )
            )
            (net P_1
              (joined
                (portRef Q (instanceRef P_1_renamed_18))
                (portRef I (instanceRef P_1_OBUF))
              )
            )
            (net P_0
              (joined
                (portRef Q (instanceRef P_0_renamed_17))
                (portRef I (instanceRef P_0_OBUF))
              )
            )
            (net G_3
              (joined
                (portRef Q (instanceRef G_3_renamed_24))
                (portRef I (instanceRef G_3_OBUF))
              )
            )
            (net G_2
              (joined
                (portRef Q (instanceRef G_2_renamed_23))
                (portRef I (instanceRef G_2_OBUF))
              )
            )
            (net G_1
              (joined
                (portRef Q (instanceRef G_1_renamed_22))
                (portRef I (instanceRef G_1_OBUF))
              )
            )
            (net G_0
              (joined
                (portRef Q (instanceRef G_0_renamed_21))
                (portRef I (instanceRef G_0_OBUF))
              )
            )
            (net (rename out_net_15_ "out_net<15>")
              (joined
                (portRef D (instanceRef out_15_renamed_16))
                (portRef O (instanceRef cla_16bit_cla_4bit_3_Mxor_S_3_xo_0_1))
              )
            )
            (net (rename out_net_14_ "out_net<14>")
              (joined
                (portRef D (instanceRef out_14_renamed_15))
                (portRef O (instanceRef cla_16bit_cla_4bit_3_Mxor_S_2_xo_0_1))
              )
            )
            (net (rename out_net_13_ "out_net<13>")
              (joined
                (portRef D (instanceRef out_13_renamed_14))
                (portRef O (instanceRef cla_16bit_cla_4bit_3_Mxor_S_1_xo_0_1))
              )
            )
            (net (rename out_net_12_ "out_net<12>")
              (joined
                (portRef D (instanceRef out_12_renamed_13))
                (portRef O (instanceRef cla_16bit_cla_4bit_3_Mxor_S_0_xo_0_1))
              )
            )
            (net (rename out_net_11_ "out_net<11>")
              (joined
                (portRef D (instanceRef out_11_renamed_12))
                (portRef O (instanceRef cla_16bit_cla_4bit_2_Mxor_S_3_xo_0_1))
              )
            )
            (net (rename out_net_10_ "out_net<10>")
              (joined
                (portRef D (instanceRef out_10_renamed_11))
                (portRef O (instanceRef cla_16bit_cla_4bit_2_Mxor_S_2_xo_0_1))
              )
            )
            (net (rename out_net_9_ "out_net<9>")
              (joined
                (portRef D (instanceRef out_9_renamed_10))
                (portRef O (instanceRef cla_16bit_cla_4bit_2_Mxor_S_1_xo_0_1))
              )
            )
            (net (rename out_net_8_ "out_net<8>")
              (joined
                (portRef D (instanceRef out_8_renamed_9))
                (portRef O (instanceRef cla_16bit_cla_4bit_2_Mxor_S_0_xo_0_1))
              )
            )
            (net (rename out_net_7_ "out_net<7>")
              (joined
                (portRef D (instanceRef out_7_renamed_8))
                (portRef O (instanceRef cla_16bit_cla_4bit_1_Mxor_S_3_xo_0_1))
              )
            )
            (net (rename out_net_6_ "out_net<6>")
              (joined
                (portRef D (instanceRef out_6_renamed_7))
                (portRef O (instanceRef cla_16bit_cla_4bit_1_Mxor_S_2_xo_0_1))
              )
            )
            (net (rename out_net_5_ "out_net<5>")
              (joined
                (portRef D (instanceRef out_5_renamed_6))
                (portRef O (instanceRef cla_16bit_cla_4bit_1_Mxor_S_1_xo_0_1))
              )
            )
            (net (rename out_net_4_ "out_net<4>")
              (joined
                (portRef D (instanceRef out_4_renamed_5))
                (portRef O (instanceRef cla_16bit_cla_4bit_1_Mxor_S_0_xo_0_1))
              )
            )
            (net (rename out_net_3_ "out_net<3>")
              (joined
                (portRef D (instanceRef out_3_renamed_4))
                (portRef O (instanceRef cla_16bit_cla_4bit_0_Mxor_S_3_xo_0_1))
              )
            )
            (net (rename out_net_2_ "out_net<2>")
              (joined
                (portRef D (instanceRef out_2_renamed_3))
                (portRef O (instanceRef cla_16bit_cla_4bit_0_Mxor_S_2_xo_0_1))
              )
            )
            (net (rename out_net_1_ "out_net<1>")
              (joined
                (portRef D (instanceRef out_1_renamed_2))
                (portRef O (instanceRef cla_16bit_cla_4bit_0_Mxor_S_1_xo_0_1))
              )
            )
            (net (rename out_net_0_ "out_net<0>")
              (joined
                (portRef D (instanceRef out_0_renamed_1))
                (portRef O (instanceRef cla_16bit_cla_4bit_0_Mxor_S_0_xo_0_1))
              )
            )
            (net (rename p_net_3_ "p_net<3>")
              (joined
                (portRef D (instanceRef P_3_renamed_20))
                (portRef O (instanceRef cla_16bit_lca_pout_3_1))
              )
            )
            (net (rename p_net_2_ "p_net<2>")
              (joined
                (portRef D (instanceRef P_2_renamed_19))
                (portRef O (instanceRef cla_16bit_lca_pout_2_1))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_1_xo_0_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_0_xo_0_1))
              )
            )
            (net (rename p_net_1_ "p_net<1>")
              (joined
                (portRef D (instanceRef P_1_renamed_18))
                (portRef O (instanceRef cla_16bit_lca_pout_1_1))
              )
            )
            (net (rename g_net_3_ "g_net<3>")
              (joined
                (portRef D (instanceRef G_3_renamed_24))
                (portRef O (instanceRef cla_16bit_lca_gout_3__3_3))
              )
            )
            (net (rename g_net_2_ "g_net<2>")
              (joined
                (portRef D (instanceRef G_2_renamed_23))
                (portRef O (instanceRef cla_16bit_lca_gout_2__2_1))
                (portRef I5 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_1_xo_0_1))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_0_xo_0_1))
                (portRef I5 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_2_xo_0_1))
                (portRef I5 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_3_xo_0_1))
              )
            )
            (net (rename g_net_1_ "g_net<1>")
              (joined
                (portRef D (instanceRef G_1_renamed_22))
                (portRef O (instanceRef cla_16bit_lca_gout_1_1))
              )
            )
            (net (rename cla_16bit_p_3_ "cla_16bit/p<3>")
              (joined
                (portRef I0 (instanceRef cla_16bit_lca_gout_3__3_1_renamed_25))
                (portRef O (instanceRef cla_16bit_cla_4bit_3_P_renamed_26))
                (portRef I0 (instanceRef cla_16bit_lca_pout_3_1))
              )
            )
            (net (rename cla_16bit_g_2_ "cla_16bit/g<2>")
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_2_G_3_2))
                (portRef I1 (instanceRef cla_16bit_lca_gout_3__3_1_renamed_25))
                (portRef I0 (instanceRef cla_16bit_lca_gout_2__2_1))
              )
            )
            (net (rename cla_16bit_p_2_ "cla_16bit/p<2>")
              (joined
                (portRef I1 (instanceRef cla_16bit_lca_pout_2_1))
                (portRef O (instanceRef cla_16bit_cla_4bit_2_P))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW0))
                (portRef I1 (instanceRef cla_16bit_lca_pout_3_1))
                (portRef I2 (instanceRef cla_16bit_lca_gout_3__3_1_renamed_25))
                (portRef I3 (instanceRef cla_16bit_lca_gout_2__2_1))
              )
            )
            (net (rename cla_16bit_g_1_ "cla_16bit/g<1>")
              (joined
                (portRef I2 (instanceRef cla_16bit_lca_gout_1_1))
                (portRef O (instanceRef cla_16bit_cla_4bit_1_G_3__))
                (portRef I4 (instanceRef cla_16bit_lca_gout_3__3_1_renamed_25))
                (portRef I2 (instanceRef cla_16bit_lca_cout_1_1))
                (portRef I2 (instanceRef cla_16bit_lca_gout_2__2_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_0_xo_0_1))
              )
            )
            (net (rename cla_16bit_p_1_ "cla_16bit/p<1>")
              (joined
                (portRef I2 (instanceRef cla_16bit_lca_pout_2_1))
                (portRef I0 (instanceRef cla_16bit_lca_gout_1_1))
                (portRef O (instanceRef cla_16bit_cla_4bit_1_P))
                (portRef I5 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_0_xo_0_1))
                (portRef I3 (instanceRef cla_16bit_lca_pout_3_1))
                (portRef I5 (instanceRef cla_16bit_lca_gout_3__3_1_renamed_25))
                (portRef I4 (instanceRef cla_16bit_lca_cout_1_1))
                (portRef I4 (instanceRef cla_16bit_lca_gout_2__2_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW0))
              )
            )
            (net (rename cla_16bit_c_1_ "cla_16bit/c<1>")
              (joined
                (portRef I4 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_1_xo_0_1))
                (portRef O (instanceRef cla_16bit_lca_cout_1_1))
                (portRef I5 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_2_xo_0_1))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_3_xo_0_1))
              )
            )
            (net (rename cla_16bit_c_0_ "cla_16bit/c<0>")
              (joined
                (portRef I4 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_1_xo_0_1))
                (portRef O (instanceRef cla_16bit_lca_cout_0_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_0_xo_0_1))
                (portRef I5 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_2_xo_0_1))
                (portRef I5 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_3_xo_0_1))
              )
            )
            (net (rename cla_16bit_g_0_ "cla_16bit/g<0>")
              (joined
                (portRef D (instanceRef G_0_renamed_21))
                (portRef I1 (instanceRef cla_16bit_lca_gout_1_1))
                (portRef O (instanceRef cla_16bit_cla_4bit_0_G_3__))
                (portRef I3 (instanceRef cla_16bit_lca_gout_3__3_1_renamed_25))
                (portRef I1 (instanceRef cla_16bit_lca_cout_1_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_0_xo_0_1))
                (portRef I1 (instanceRef cla_16bit_lca_gout_2__2_1))
              )
            )
            (net (rename cla_16bit_p_0_ "cla_16bit/p<0>")
              (joined
                (portRef D (instanceRef P_0_renamed_17))
                (portRef I0 (instanceRef cla_16bit_lca_pout_2_1))
                (portRef O (instanceRef cla_16bit_cla_4bit_0_P))
                (portRef I2 (instanceRef cla_16bit_lca_pout_3_1))
                (portRef I3 (instanceRef cla_16bit_lca_cout_1_1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW0))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_0_xo_0_1))
                (portRef I5 (instanceRef cla_16bit_lca_pout_1_1))
              )
            )
            (net (rename cla_16bit_cla_4bit_3_p_1_ "cla_16bit/cla_4bit_3/p<1>")
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_3_Mxor_p_1_xo_0_1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_1_xo_0_1))
                (portRef I5 (instanceRef cla_16bit_cla_4bit_3_P_renamed_26))
              )
            )
            (net (rename cla_16bit_cla_4bit_0_c_2_ "cla_16bit/cla_4bit_0/c<2>")
              (joined
                (portRef I0 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_2_xo_0_1))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_0_Mxor_S_3_xo_0_1))
                (portRef O (instanceRef cla_16bit_cla_4bit_0_c_2__1_1))
              )
            )
            (net (rename cla_16bit_cla_4bit_2_G_3_ "cla_16bit/cla_4bit_2/G<3>")
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_2_G_3_1))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_2_G_3_2))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_1_G_3__SW0))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_1_G_3__))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_0_G_3__SW0))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_0_G_3__))
                (portRef I2 (instanceRef cla_16bit_lca_cout_0_1))
              )
            )
            (net (rename cla_16bit_lca_gout_3__3_ "cla_16bit/lca/gout<3><3>")
              (joined
                (portRef O (instanceRef cla_16bit_lca_gout_3__3_1_renamed_25))
                (portRef I5 (instanceRef cla_16bit_lca_gout_3__3_3))
              )
            )
            (net (rename cla_16bit_lca_gout_3__3_1 "cla_16bit/lca/gout<3><3>1")
              (joined
                (portRef O (instanceRef cla_16bit_lca_gout_3__3_2))
                (portRef I4 (instanceRef cla_16bit_lca_gout_3__3_3))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_1_P_SW0))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_1_P))
                (portRef I4 (instanceRef cla_16bit_lca_pout_1_1))
              )
            )
            (net N8
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW0))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_2_xo_0_1))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_3_xo_0_1))
              )
            )
            (net N10
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_0_P_SW0))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_0_P))
                (portRef I1 (instanceRef cla_16bit_lca_cout_0_1))
              )
            )
            (net N12
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_2_P_SW0))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_2_P))
              )
            )
            (net N14
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_3_P_SW0))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_3_P_renamed_26))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_61))
              )
            )
            (net (rename in1_15_ "in1<15>")
              (joined
                (portRef (member in1 0))
                (portRef I (instanceRef in1_15_IBUF_renamed_27))
              )
            )
            (net (rename in1_14_ "in1<14>")
              (joined
                (portRef (member in1 1))
                (portRef I (instanceRef in1_14_IBUF_renamed_28))
              )
            )
            (net (rename in1_13_ "in1<13>")
              (joined
                (portRef (member in1 2))
                (portRef I (instanceRef in1_13_IBUF_renamed_29))
              )
            )
            (net (rename in1_12_ "in1<12>")
              (joined
                (portRef (member in1 3))
                (portRef I (instanceRef in1_12_IBUF_renamed_30))
              )
            )
            (net (rename in1_11_ "in1<11>")
              (joined
                (portRef (member in1 4))
                (portRef I (instanceRef in1_11_IBUF_renamed_31))
              )
            )
            (net (rename in1_10_ "in1<10>")
              (joined
                (portRef (member in1 5))
                (portRef I (instanceRef in1_10_IBUF_renamed_32))
              )
            )
            (net (rename in1_9_ "in1<9>")
              (joined
                (portRef (member in1 6))
                (portRef I (instanceRef in1_9_IBUF_renamed_33))
              )
            )
            (net (rename in1_8_ "in1<8>")
              (joined
                (portRef (member in1 7))
                (portRef I (instanceRef in1_8_IBUF_renamed_34))
              )
            )
            (net (rename in1_7_ "in1<7>")
              (joined
                (portRef (member in1 8))
                (portRef I (instanceRef in1_7_IBUF_renamed_35))
              )
            )
            (net (rename in1_6_ "in1<6>")
              (joined
                (portRef (member in1 9))
                (portRef I (instanceRef in1_6_IBUF_renamed_36))
              )
            )
            (net (rename in1_5_ "in1<5>")
              (joined
                (portRef (member in1 10))
                (portRef I (instanceRef in1_5_IBUF_renamed_37))
              )
            )
            (net (rename in1_4_ "in1<4>")
              (joined
                (portRef (member in1 11))
                (portRef I (instanceRef in1_4_IBUF_renamed_38))
              )
            )
            (net (rename in1_3_ "in1<3>")
              (joined
                (portRef (member in1 12))
                (portRef I (instanceRef in1_3_IBUF_renamed_39))
              )
            )
            (net (rename in1_2_ "in1<2>")
              (joined
                (portRef (member in1 13))
                (portRef I (instanceRef in1_2_IBUF_renamed_40))
              )
            )
            (net (rename in1_1_ "in1<1>")
              (joined
                (portRef (member in1 14))
                (portRef I (instanceRef in1_1_IBUF_renamed_41))
              )
            )
            (net (rename in1_0_ "in1<0>")
              (joined
                (portRef (member in1 15))
                (portRef I (instanceRef in1_0_IBUF_renamed_42))
              )
            )
            (net (rename in2_15_ "in2<15>")
              (joined
                (portRef (member in2 0))
                (portRef I (instanceRef in2_15_IBUF_renamed_43))
              )
            )
            (net (rename in2_14_ "in2<14>")
              (joined
                (portRef (member in2 1))
                (portRef I (instanceRef in2_14_IBUF_renamed_44))
              )
            )
            (net (rename in2_13_ "in2<13>")
              (joined
                (portRef (member in2 2))
                (portRef I (instanceRef in2_13_IBUF_renamed_45))
              )
            )
            (net (rename in2_12_ "in2<12>")
              (joined
                (portRef (member in2 3))
                (portRef I (instanceRef in2_12_IBUF_renamed_46))
              )
            )
            (net (rename in2_11_ "in2<11>")
              (joined
                (portRef (member in2 4))
                (portRef I (instanceRef in2_11_IBUF_renamed_47))
              )
            )
            (net (rename in2_10_ "in2<10>")
              (joined
                (portRef (member in2 5))
                (portRef I (instanceRef in2_10_IBUF_renamed_48))
              )
            )
            (net (rename in2_9_ "in2<9>")
              (joined
                (portRef (member in2 6))
                (portRef I (instanceRef in2_9_IBUF_renamed_49))
              )
            )
            (net (rename in2_8_ "in2<8>")
              (joined
                (portRef (member in2 7))
                (portRef I (instanceRef in2_8_IBUF_renamed_50))
              )
            )
            (net (rename in2_7_ "in2<7>")
              (joined
                (portRef (member in2 8))
                (portRef I (instanceRef in2_7_IBUF_renamed_51))
              )
            )
            (net (rename in2_6_ "in2<6>")
              (joined
                (portRef (member in2 9))
                (portRef I (instanceRef in2_6_IBUF_renamed_52))
              )
            )
            (net (rename in2_5_ "in2<5>")
              (joined
                (portRef (member in2 10))
                (portRef I (instanceRef in2_5_IBUF_renamed_53))
              )
            )
            (net (rename in2_4_ "in2<4>")
              (joined
                (portRef (member in2 11))
                (portRef I (instanceRef in2_4_IBUF_renamed_54))
              )
            )
            (net (rename in2_3_ "in2<3>")
              (joined
                (portRef (member in2 12))
                (portRef I (instanceRef in2_3_IBUF_renamed_55))
              )
            )
            (net (rename in2_2_ "in2<2>")
              (joined
                (portRef (member in2 13))
                (portRef I (instanceRef in2_2_IBUF_renamed_56))
              )
            )
            (net (rename in2_1_ "in2<1>")
              (joined
                (portRef (member in2 14))
                (portRef I (instanceRef in2_1_IBUF_renamed_57))
              )
            )
            (net (rename in2_0_ "in2<0>")
              (joined
                (portRef (member in2 15))
                (portRef I (instanceRef in2_0_IBUF_renamed_58))
              )
            )
            (net rst
              (joined
                (portRef rst)
                (portRef I (instanceRef rst_IBUF_renamed_59))
              )
            )
            (net cin
              (joined
                (portRef cin)
                (portRef I (instanceRef cin_IBUF_renamed_60))
              )
            )
            (net (rename out_15_ "out<15>")
              (joined
                (portRef (member out 0))
                (portRef O (instanceRef out_15_OBUF))
              )
            )
            (net (rename out_14_ "out<14>")
              (joined
                (portRef (member out 1))
                (portRef O (instanceRef out_14_OBUF))
              )
            )
            (net (rename out_13_ "out<13>")
              (joined
                (portRef (member out 2))
                (portRef O (instanceRef out_13_OBUF))
              )
            )
            (net (rename out_12_ "out<12>")
              (joined
                (portRef (member out 3))
                (portRef O (instanceRef out_12_OBUF))
              )
            )
            (net (rename out_11_ "out<11>")
              (joined
                (portRef (member out 4))
                (portRef O (instanceRef out_11_OBUF))
              )
            )
            (net (rename out_10_ "out<10>")
              (joined
                (portRef (member out 5))
                (portRef O (instanceRef out_10_OBUF))
              )
            )
            (net (rename out_9_ "out<9>")
              (joined
                (portRef (member out 6))
                (portRef O (instanceRef out_9_OBUF))
              )
            )
            (net (rename out_8_ "out<8>")
              (joined
                (portRef (member out 7))
                (portRef O (instanceRef out_8_OBUF))
              )
            )
            (net (rename out_7_ "out<7>")
              (joined
                (portRef (member out 8))
                (portRef O (instanceRef out_7_OBUF))
              )
            )
            (net (rename out_6_ "out<6>")
              (joined
                (portRef (member out 9))
                (portRef O (instanceRef out_6_OBUF))
              )
            )
            (net (rename out_5_ "out<5>")
              (joined
                (portRef (member out 10))
                (portRef O (instanceRef out_5_OBUF))
              )
            )
            (net (rename out_4_ "out<4>")
              (joined
                (portRef (member out 11))
                (portRef O (instanceRef out_4_OBUF))
              )
            )
            (net (rename out_3_ "out<3>")
              (joined
                (portRef (member out 12))
                (portRef O (instanceRef out_3_OBUF))
              )
            )
            (net (rename out_2_ "out<2>")
              (joined
                (portRef (member out 13))
                (portRef O (instanceRef out_2_OBUF))
              )
            )
            (net (rename out_1_ "out<1>")
              (joined
                (portRef (member out 14))
                (portRef O (instanceRef out_1_OBUF))
              )
            )
            (net (rename out_0_ "out<0>")
              (joined
                (portRef (member out 15))
                (portRef O (instanceRef out_0_OBUF))
              )
            )
            (net (rename P_3_ "P<3>")
              (joined
                (portRef (member P 0))
                (portRef O (instanceRef P_3_OBUF))
              )
            )
            (net (rename P_2_ "P<2>")
              (joined
                (portRef (member P 1))
                (portRef O (instanceRef P_2_OBUF))
              )
            )
            (net (rename P_1_ "P<1>")
              (joined
                (portRef (member P 2))
                (portRef O (instanceRef P_1_OBUF))
              )
            )
            (net (rename P_0_ "P<0>")
              (joined
                (portRef (member P 3))
                (portRef O (instanceRef P_0_OBUF))
              )
            )
            (net (rename G_3_ "G<3>")
              (joined
                (portRef (member G 0))
                (portRef O (instanceRef G_3_OBUF))
              )
            )
            (net (rename G_2_ "G<2>")
              (joined
                (portRef (member G 1))
                (portRef O (instanceRef G_2_OBUF))
              )
            )
            (net (rename G_1_ "G<1>")
              (joined
                (portRef (member G 2))
                (portRef O (instanceRef G_1_OBUF))
              )
            )
            (net (rename G_0_ "G<0>")
              (joined
                (portRef (member G 3))
                (portRef O (instanceRef G_0_OBUF))
              )
            )
            (net N16
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW0))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_2_xo_0_1))
              )
            )
            (net N18
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_3_xo_0_1))
              )
            )
            (net N19
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_2_c_2__1_1_SW2))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_3_xo_0_1))
              )
            )
            (net N21
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW1))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_2_xo_0_1))
              )
            )
            (net N22
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW2))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_2_xo_0_1))
              )
            )
            (net N24
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW3))
                (portRef I2 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_3_xo_0_1))
              )
            )
            (net N25
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_3_c_2__1__SW4))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_3_Mxor_S_3_xo_0_1))
              )
            )
            (net N27
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW0))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_2_xo_0_1))
              )
            )
            (net N29
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW1))
                (portRef I3 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_3_xo_0_1))
              )
            )
            (net N30
              (joined
                (portRef O (instanceRef cla_16bit_cla_4bit_1_c_2__1_1_SW2))
                (portRef I4 (instanceRef cla_16bit_cla_4bit_1_Mxor_S_3_xo_0_1))
              )
            )
            (net N32
              (joined
                (portRef O (instanceRef cla_16bit_lca_cout_0_1_SW0))
                (portRef I4 (instanceRef cla_16bit_lca_cout_0_1))
              )
            )
            (net N33
              (joined
                (portRef O (instanceRef cla_16bit_lca_cout_0_1_SW1))
                (portRef I3 (instanceRef cla_16bit_lca_cout_0_1))
              )
            )
            (net N35
              (joined
                (portRef O (instanceRef cla_16bit_lca_cout_1_1_SW0))
                (portRef I1 (instanceRef cla_16bit_cla_4bit_2_Mxor_S_0_xo_0_1))
              )
            )
          )
      )
    )
  )

  (design wrapper_CLA_16bit
    (cellRef wrapper_CLA_16bit
      (libraryRef wrapper_CLA_16bit_lib)
    )
    (property PART (string "xc7a100t-1-csg324") (owner "Xilinx"))
  )
)

