/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|Clock")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|Reset_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|ClockOut")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|Reset_n~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|ClockOut~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|Clock~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|Clock~inputclkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|Count~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|Count[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|Count~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|ClkOutSig~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|ClkOutSig~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|Count[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|Count[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ClockDividerCircuit_vlg_vec_tst|i1|Count[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|Clock")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|Reset_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|ClockOut")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 2.963;
		LEVEL 0 FOR 92.632;
		LEVEL 1 FOR 99.923;
		LEVEL 0 FOR 100.077;
		LEVEL 1 FOR 99.923;
		LEVEL 0 FOR 100.077;
		LEVEL 1 FOR 99.923;
		LEVEL 0 FOR 100.077;
		LEVEL 1 FOR 99.923;
		LEVEL 0 FOR 100.077;
		LEVEL 1 FOR 99.923;
		LEVEL 0 FOR 4.482;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|Reset_n~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|ClockOut~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 2.963;
		LEVEL 0 FOR 92.632;
		LEVEL 1 FOR 99.923;
		LEVEL 0 FOR 100.077;
		LEVEL 1 FOR 99.923;
		LEVEL 0 FOR 100.077;
		LEVEL 1 FOR 99.923;
		LEVEL 0 FOR 100.077;
		LEVEL 1 FOR 99.923;
		LEVEL 0 FOR 100.077;
		LEVEL 1 FOR 99.923;
		LEVEL 0 FOR 4.482;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|Clock~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.527;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 10.174;
		LEVEL 0 FOR 9.826;
		LEVEL 1 FOR 9.473;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|Clock~inputclkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.378;
		LEVEL 0 FOR 10.539;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 10.162;
		LEVEL 0 FOR 9.838;
		LEVEL 1 FOR 9.083;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|Count~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.716;
		LEVEL 1 FOR 12.208;
		LEVEL 0 FOR 19.984;
		LEVEL 1 FOR 20.016;
		LEVEL 0 FOR 40.347;
		LEVEL 1 FOR 19.653;
		LEVEL 0 FOR 19.984;
		LEVEL 1 FOR 20.016;
		LEVEL 0 FOR 40.347;
		LEVEL 1 FOR 19.653;
		LEVEL 0 FOR 19.984;
		LEVEL 1 FOR 20.016;
		LEVEL 0 FOR 40.347;
		LEVEL 1 FOR 19.653;
		LEVEL 0 FOR 19.984;
		LEVEL 1 FOR 20.016;
		LEVEL 0 FOR 40.347;
		LEVEL 1 FOR 19.653;
		LEVEL 0 FOR 19.984;
		LEVEL 1 FOR 20.016;
		LEVEL 0 FOR 40.347;
		LEVEL 1 FOR 19.653;
		LEVEL 0 FOR 19.984;
		LEVEL 1 FOR 20.016;
		LEVEL 0 FOR 40.347;
		LEVEL 1 FOR 19.653;
		LEVEL 0 FOR 19.984;
		LEVEL 1 FOR 20.016;
		LEVEL 0 FOR 40.347;
		LEVEL 1 FOR 19.653;
		LEVEL 0 FOR 19.984;
		LEVEL 1 FOR 20.016;
		LEVEL 0 FOR 40.347;
		LEVEL 1 FOR 19.653;
		LEVEL 0 FOR 19.984;
		LEVEL 1 FOR 20.016;
		LEVEL 0 FOR 40.347;
		LEVEL 1 FOR 19.653;
		LEVEL 0 FOR 19.984;
		LEVEL 1 FOR 20.016;
		LEVEL 0 FOR 40.347;
		LEVEL 1 FOR 6.729;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|Count[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.429;
		LEVEL 0 FOR 12.491;
		LEVEL 1 FOR 39.99;
		LEVEL 0 FOR 60.01;
		LEVEL 1 FOR 39.99;
		LEVEL 0 FOR 60.01;
		LEVEL 1 FOR 39.99;
		LEVEL 0 FOR 60.01;
		LEVEL 1 FOR 39.99;
		LEVEL 0 FOR 60.01;
		LEVEL 1 FOR 39.99;
		LEVEL 0 FOR 60.01;
		LEVEL 1 FOR 39.99;
		LEVEL 0 FOR 60.01;
		LEVEL 1 FOR 39.99;
		LEVEL 0 FOR 60.01;
		LEVEL 1 FOR 39.99;
		LEVEL 0 FOR 60.01;
		LEVEL 1 FOR 39.99;
		LEVEL 0 FOR 60.01;
		LEVEL 1 FOR 39.99;
		LEVEL 0 FOR 47.09;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|Count~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.426;
		LEVEL 0 FOR 52.738;
		LEVEL 1 FOR 20.088;
		LEVEL 0 FOR 79.912;
		LEVEL 1 FOR 20.088;
		LEVEL 0 FOR 79.912;
		LEVEL 1 FOR 20.088;
		LEVEL 0 FOR 79.912;
		LEVEL 1 FOR 20.088;
		LEVEL 0 FOR 79.912;
		LEVEL 1 FOR 20.088;
		LEVEL 0 FOR 79.912;
		LEVEL 1 FOR 20.088;
		LEVEL 0 FOR 79.912;
		LEVEL 1 FOR 20.088;
		LEVEL 0 FOR 79.912;
		LEVEL 1 FOR 20.088;
		LEVEL 0 FOR 79.912;
		LEVEL 1 FOR 20.088;
		LEVEL 0 FOR 79.912;
		LEVEL 1 FOR 20.088;
		LEVEL 0 FOR 26.748;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|ClkOutSig~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 0.682;
		LEVEL 0 FOR 72.595;
		LEVEL 1 FOR 100.005;
		LEVEL 0 FOR 99.995;
		LEVEL 1 FOR 100.005;
		LEVEL 0 FOR 99.995;
		LEVEL 1 FOR 100.005;
		LEVEL 0 FOR 99.995;
		LEVEL 1 FOR 100.005;
		LEVEL 0 FOR 99.995;
		LEVEL 1 FOR 100.005;
		LEVEL 0 FOR 26.718;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|ClkOutSig~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 92.555;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 7.445;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|Count[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 72.555;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 7.445;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|Count[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 32.555;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 27.445;
	}
}

TRANSITION_LIST("ClockDividerCircuit_vlg_vec_tst|i1|Count[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 12.555;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 27.445;
	}
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|Clock";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|Reset_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|ClockOut";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|Reset_n~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|ClockOut~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|Clock~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|Clock~inputclkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|Count~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|Count[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|Count~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|ClkOutSig~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|ClkOutSig~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|Count[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|Count[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ClockDividerCircuit_vlg_vec_tst|i1|Count[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}
;
