$date
	Fri Jul 09 17:12:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab4_sreg_tb $end
$var wire 4 ! Z [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % shL $end
$scope module uut $end
$var wire 4 & B [3:0] $end
$var wire 4 ' Z [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % shL $end
$var reg 4 ( R [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
b1001 &
0%
0$
0#
b1001 "
bx !
$end
#5
b1001 !
b1001 '
b1001 (
1#
#10
0#
#15
1#
#20
0#
1$
#25
b0 !
b0 '
b0 (
1#
#30
0#
#35
1#
#40
0#
1%
#45
1#
#50
0#
#55
b1 !
b1 '
b1 (
1#
0$
#60
0#
#65
b11 !
b11 '
b11 (
1#
#70
0#
#75
b111 !
b111 '
b111 (
1#
#80
0#
#85
b1111 !
b1111 '
b1111 (
1#
#90
0#
#95
1#
#100
0#
b100 "
b100 &
#105
b1110 !
b1110 '
b1110 (
1#
#110
0#
#115
b1100 !
b1100 '
b1100 (
1#
#120
0#
#125
b1000 !
b1000 '
b1000 (
1#
#130
0#
#135
b0 !
b0 '
b0 (
1#
#140
0#
#145
1#
#150
0#
0%
#155
b100 !
b100 '
b100 (
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
