{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653917188788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653917188788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 18:26:28 2022 " "Processing started: Mon May 30 18:26:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653917188788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917188788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RiscvProcessor -c RiscvProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RiscvProcessor -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917188788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653917189522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653917189522 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 RiscvProcessor.v(53) " "Verilog HDL Expression warning at RiscvProcessor.v(53): truncated literal to match 3 bits" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653917203099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvprocessor.v 3 3 " "Found 3 design units, including 3 entities, in source file riscvprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 RiscvProcessor " "Found entity 1: RiscvProcessor" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917203099 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917203099 ""} { "Info" "ISGN_ENTITY_NAME" "3 alucontrol " "Found entity 3: alucontrol" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917203099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917203099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917203099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917203099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203099 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.v(10) " "Verilog HDL warning at data_memory.v(10): extended using \"x\" or \"z\"" {  } { { "data_memory.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/data_memory.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1653917203099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917203099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653917203099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUop RiscvProcessor.v(17) " "Verilog HDL Implicit Net warning at RiscvProcessor.v(17): created implicit net for \"ALUop\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917203099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dwrite_data RiscvProcessor.v(71) " "Verilog HDL Implicit Net warning at RiscvProcessor.v(71): created implicit net for \"dwrite_data\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917203099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wd RiscvProcessor.v(72) " "Verilog HDL Implicit Net warning at RiscvProcessor.v(72): created implicit net for \"wd\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917203099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RiscvProcessor " "Elaborating entity \"RiscvProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653917203162 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data RiscvProcessor.v(22) " "Verilog HDL or VHDL warning at RiscvProcessor.v(22): object \"write_data\" assigned a value but never read" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653917203162 "|RiscvProcessor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "RiscvProcessor.v(47) " "Verilog HDL Case Statement warning at RiscvProcessor.v(47): case item expression never matches the case expression" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653917203162 "|RiscvProcessor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "RiscvProcessor.v(48) " "Verilog HDL Case Statement warning at RiscvProcessor.v(48): case item expression never matches the case expression" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 48 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653917203162 "|RiscvProcessor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "RiscvProcessor.v(49) " "Verilog HDL Case Statement warning at RiscvProcessor.v(49): case item expression never matches the case expression" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 49 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653917203162 "|RiscvProcessor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "RiscvProcessor.v(50) " "Verilog HDL Case Statement warning at RiscvProcessor.v(50): case item expression never matches the case expression" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 50 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653917203162 "|RiscvProcessor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "RiscvProcessor.v(51) " "Verilog HDL Case Statement warning at RiscvProcessor.v(51): case item expression never matches the case expression" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 51 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653917203162 "|RiscvProcessor"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "RiscvProcessor.v(52) " "Verilog HDL Case Statement warning at RiscvProcessor.v(52): case item expression never matches the case expression" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653917203162 "|RiscvProcessor"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "RiscvProcessor.v(53) " "Verilog HDL Case Statement warning at RiscvProcessor.v(53): case item expression covers a value already covered by a previous case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 53 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:U1 " "Elaborating entity \"control\" for hierarchy \"control:U1\"" {  } { { "RiscvProcessor.v" "U1" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(112) " "Verilog HDL Case Statement warning at RiscvProcessor.v(112): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 112 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|control:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop RiscvProcessor.v(110) " "Verilog HDL Always Construct warning at RiscvProcessor.v(110): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[0\] RiscvProcessor.v(110) " "Inferred latch for \"aluop\[0\]\" at RiscvProcessor.v(110)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[1\] RiscvProcessor.v(110) " "Inferred latch for \"aluop\[1\]\" at RiscvProcessor.v(110)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[2\] RiscvProcessor.v(110) " "Inferred latch for \"aluop\[2\]\" at RiscvProcessor.v(110)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[3\] RiscvProcessor.v(110) " "Inferred latch for \"aluop\[3\]\" at RiscvProcessor.v(110)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|control:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:U2 " "Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:U2\"" {  } { { "RiscvProcessor.v" "U2" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(139) " "Verilog HDL Case Statement warning at RiscvProcessor.v(139): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 139 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(149) " "Verilog HDL Case Statement warning at RiscvProcessor.v(149): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 149 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(158) " "Verilog HDL Case Statement warning at RiscvProcessor.v(158): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 158 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "RiscvProcessor.v(166) " "Verilog HDL Case Statement warning at RiscvProcessor.v(166): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 166 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "RiscvProcessor.v(167) " "Verilog HDL Case Statement warning at RiscvProcessor.v(167): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 167 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "RiscvProcessor.v(168) " "Verilog HDL Case Statement warning at RiscvProcessor.v(168): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 168 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "RiscvProcessor.v(169) " "Verilog HDL Case Statement warning at RiscvProcessor.v(169): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 169 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "RiscvProcessor.v(170) " "Verilog HDL Case Statement warning at RiscvProcessor.v(170): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 170 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "RiscvProcessor.v(171) " "Verilog HDL Case Statement warning at RiscvProcessor.v(171): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 171 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(165) " "Verilog HDL Case Statement warning at RiscvProcessor.v(165): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 165 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(178) " "Verilog HDL Case Statement warning at RiscvProcessor.v(178): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 178 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RiscvProcessor.v(133) " "Verilog HDL Case Statement warning at RiscvProcessor.v(133): incomplete case statement has no default case item" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_to_alu RiscvProcessor.v(133) " "Verilog HDL Always Construct warning at RiscvProcessor.v(133): inferring latch(es) for variable \"out_to_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[0\] RiscvProcessor.v(133) " "Inferred latch for \"out_to_alu\[0\]\" at RiscvProcessor.v(133)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[1\] RiscvProcessor.v(133) " "Inferred latch for \"out_to_alu\[1\]\" at RiscvProcessor.v(133)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[2\] RiscvProcessor.v(133) " "Inferred latch for \"out_to_alu\[2\]\" at RiscvProcessor.v(133)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[3\] RiscvProcessor.v(133) " "Inferred latch for \"out_to_alu\[3\]\" at RiscvProcessor.v(133)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[4\] RiscvProcessor.v(133) " "Inferred latch for \"out_to_alu\[4\]\" at RiscvProcessor.v(133)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[5\] RiscvProcessor.v(133) " "Inferred latch for \"out_to_alu\[5\]\" at RiscvProcessor.v(133)" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|alucontrol:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:U4 " "Elaborating entity \"register_file\" for hierarchy \"register_file:U4\"" {  } { { "RiscvProcessor.v" "U4" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 register_file.v(10) " "Verilog HDL assignment warning at register_file.v(10): truncated value with size 32 to match size of target (1)" {  } { { "register_file.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/register_file.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|register_file:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 register_file.v(11) " "Verilog HDL assignment warning at register_file.v(11): truncated value with size 32 to match size of target (1)" {  } { { "register_file.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/register_file.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|register_file:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k register_file.v(13) " "Verilog HDL Always Construct warning at register_file.v(13): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/register_file.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 "|RiscvProcessor|register_file:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_unit\"" {  } { { "RiscvProcessor.v" "alu_unit" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917203177 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wd ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"wd\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dwrite_data ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"dwrite_data\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[0\] ALU.v(16) " "Inferred latch for \"dwrite_data\[0\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[1\] ALU.v(16) " "Inferred latch for \"dwrite_data\[1\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[2\] ALU.v(16) " "Inferred latch for \"dwrite_data\[2\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[3\] ALU.v(16) " "Inferred latch for \"dwrite_data\[3\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[4\] ALU.v(16) " "Inferred latch for \"dwrite_data\[4\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[5\] ALU.v(16) " "Inferred latch for \"dwrite_data\[5\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[6\] ALU.v(16) " "Inferred latch for \"dwrite_data\[6\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[7\] ALU.v(16) " "Inferred latch for \"dwrite_data\[7\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[8\] ALU.v(16) " "Inferred latch for \"dwrite_data\[8\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[9\] ALU.v(16) " "Inferred latch for \"dwrite_data\[9\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[10\] ALU.v(16) " "Inferred latch for \"dwrite_data\[10\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[11\] ALU.v(16) " "Inferred latch for \"dwrite_data\[11\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[12\] ALU.v(16) " "Inferred latch for \"dwrite_data\[12\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[13\] ALU.v(16) " "Inferred latch for \"dwrite_data\[13\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[14\] ALU.v(16) " "Inferred latch for \"dwrite_data\[14\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[15\] ALU.v(16) " "Inferred latch for \"dwrite_data\[15\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[16\] ALU.v(16) " "Inferred latch for \"dwrite_data\[16\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[17\] ALU.v(16) " "Inferred latch for \"dwrite_data\[17\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[18\] ALU.v(16) " "Inferred latch for \"dwrite_data\[18\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[19\] ALU.v(16) " "Inferred latch for \"dwrite_data\[19\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[20\] ALU.v(16) " "Inferred latch for \"dwrite_data\[20\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[21\] ALU.v(16) " "Inferred latch for \"dwrite_data\[21\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[22\] ALU.v(16) " "Inferred latch for \"dwrite_data\[22\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[23\] ALU.v(16) " "Inferred latch for \"dwrite_data\[23\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[24\] ALU.v(16) " "Inferred latch for \"dwrite_data\[24\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[25\] ALU.v(16) " "Inferred latch for \"dwrite_data\[25\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[26\] ALU.v(16) " "Inferred latch for \"dwrite_data\[26\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[27\] ALU.v(16) " "Inferred latch for \"dwrite_data\[27\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[28\] ALU.v(16) " "Inferred latch for \"dwrite_data\[28\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[29\] ALU.v(16) " "Inferred latch for \"dwrite_data\[29\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[30\] ALU.v(16) " "Inferred latch for \"dwrite_data\[30\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dwrite_data\[31\] ALU.v(16) " "Inferred latch for \"dwrite_data\[31\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc ALU.v(16) " "Inferred latch for \"PCSrc\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[0\] ALU.v(16) " "Inferred latch for \"wd\[0\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[1\] ALU.v(16) " "Inferred latch for \"wd\[1\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[2\] ALU.v(16) " "Inferred latch for \"wd\[2\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[3\] ALU.v(16) " "Inferred latch for \"wd\[3\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[4\] ALU.v(16) " "Inferred latch for \"wd\[4\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[5\] ALU.v(16) " "Inferred latch for \"wd\[5\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[6\] ALU.v(16) " "Inferred latch for \"wd\[6\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[7\] ALU.v(16) " "Inferred latch for \"wd\[7\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[8\] ALU.v(16) " "Inferred latch for \"wd\[8\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[9\] ALU.v(16) " "Inferred latch for \"wd\[9\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[10\] ALU.v(16) " "Inferred latch for \"wd\[10\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[11\] ALU.v(16) " "Inferred latch for \"wd\[11\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[12\] ALU.v(16) " "Inferred latch for \"wd\[12\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[13\] ALU.v(16) " "Inferred latch for \"wd\[13\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[14\] ALU.v(16) " "Inferred latch for \"wd\[14\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[15\] ALU.v(16) " "Inferred latch for \"wd\[15\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[16\] ALU.v(16) " "Inferred latch for \"wd\[16\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[17\] ALU.v(16) " "Inferred latch for \"wd\[17\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203193 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[18\] ALU.v(16) " "Inferred latch for \"wd\[18\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[19\] ALU.v(16) " "Inferred latch for \"wd\[19\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[20\] ALU.v(16) " "Inferred latch for \"wd\[20\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[21\] ALU.v(16) " "Inferred latch for \"wd\[21\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[22\] ALU.v(16) " "Inferred latch for \"wd\[22\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[23\] ALU.v(16) " "Inferred latch for \"wd\[23\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[24\] ALU.v(16) " "Inferred latch for \"wd\[24\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[25\] ALU.v(16) " "Inferred latch for \"wd\[25\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[26\] ALU.v(16) " "Inferred latch for \"wd\[26\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[27\] ALU.v(16) " "Inferred latch for \"wd\[27\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[28\] ALU.v(16) " "Inferred latch for \"wd\[28\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[29\] ALU.v(16) " "Inferred latch for \"wd\[29\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[30\] ALU.v(16) " "Inferred latch for \"wd\[30\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd\[31\] ALU.v(16) " "Inferred latch for \"wd\[31\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(16) " "Inferred latch for \"result\[0\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(16) " "Inferred latch for \"result\[1\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(16) " "Inferred latch for \"result\[2\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(16) " "Inferred latch for \"result\[3\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(16) " "Inferred latch for \"result\[4\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(16) " "Inferred latch for \"result\[5\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(16) " "Inferred latch for \"result\[6\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(16) " "Inferred latch for \"result\[7\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(16) " "Inferred latch for \"result\[8\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(16) " "Inferred latch for \"result\[9\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(16) " "Inferred latch for \"result\[10\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(16) " "Inferred latch for \"result\[11\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(16) " "Inferred latch for \"result\[12\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(16) " "Inferred latch for \"result\[13\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203209 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(16) " "Inferred latch for \"result\[14\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(16) " "Inferred latch for \"result\[15\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU.v(16) " "Inferred latch for \"result\[16\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU.v(16) " "Inferred latch for \"result\[17\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU.v(16) " "Inferred latch for \"result\[18\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU.v(16) " "Inferred latch for \"result\[19\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU.v(16) " "Inferred latch for \"result\[20\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALU.v(16) " "Inferred latch for \"result\[21\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALU.v(16) " "Inferred latch for \"result\[22\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALU.v(16) " "Inferred latch for \"result\[23\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALU.v(16) " "Inferred latch for \"result\[24\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALU.v(16) " "Inferred latch for \"result\[25\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALU.v(16) " "Inferred latch for \"result\[26\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALU.v(16) " "Inferred latch for \"result\[27\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALU.v(16) " "Inferred latch for \"result\[28\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALU.v(16) " "Inferred latch for \"result\[29\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALU.v(16) " "Inferred latch for \"result\[30\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALU.v(16) " "Inferred latch for \"result\[31\]\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917203224 "|RiscvProcessor|ALU:alu_unit"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[31\] " "Net \"read_data_1\[31\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[31\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[30\] " "Net \"read_data_1\[30\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[30\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[29\] " "Net \"read_data_1\[29\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[29\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[28\] " "Net \"read_data_1\[28\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[28\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[27\] " "Net \"read_data_1\[27\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[27\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[26\] " "Net \"read_data_1\[26\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[26\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[25\] " "Net \"read_data_1\[25\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[25\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[24\] " "Net \"read_data_1\[24\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[24\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[23\] " "Net \"read_data_1\[23\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[23\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[22\] " "Net \"read_data_1\[22\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[22\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[21\] " "Net \"read_data_1\[21\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[21\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[20\] " "Net \"read_data_1\[20\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[20\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[19\] " "Net \"read_data_1\[19\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[19\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[18\] " "Net \"read_data_1\[18\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[18\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[17\] " "Net \"read_data_1\[17\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[17\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[16\] " "Net \"read_data_1\[16\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[16\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[15\] " "Net \"read_data_1\[15\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[15\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[14\] " "Net \"read_data_1\[14\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[14\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[13\] " "Net \"read_data_1\[13\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[13\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[12\] " "Net \"read_data_1\[12\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[12\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[11\] " "Net \"read_data_1\[11\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[11\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[10\] " "Net \"read_data_1\[10\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[10\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[9\] " "Net \"read_data_1\[9\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[9\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[8\] " "Net \"read_data_1\[8\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[8\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[7\] " "Net \"read_data_1\[7\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[7\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[6\] " "Net \"read_data_1\[6\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[6\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[5\] " "Net \"read_data_1\[5\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[5\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[4\] " "Net \"read_data_1\[4\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[4\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[3\] " "Net \"read_data_1\[3\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[3\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[2\] " "Net \"read_data_1\[2\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[2\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[1\] " "Net \"read_data_1\[1\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[1\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[31\] " "Net \"read_data_2\[31\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[31\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[30\] " "Net \"read_data_2\[30\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[30\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[29\] " "Net \"read_data_2\[29\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[29\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[28\] " "Net \"read_data_2\[28\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[28\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[27\] " "Net \"read_data_2\[27\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[27\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[26\] " "Net \"read_data_2\[26\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[26\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[25\] " "Net \"read_data_2\[25\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[25\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[24\] " "Net \"read_data_2\[24\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[24\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[23\] " "Net \"read_data_2\[23\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[23\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[22\] " "Net \"read_data_2\[22\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[22\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[21\] " "Net \"read_data_2\[21\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[21\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[20\] " "Net \"read_data_2\[20\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[20\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[19\] " "Net \"read_data_2\[19\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[19\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[18\] " "Net \"read_data_2\[18\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[18\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[17\] " "Net \"read_data_2\[17\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[17\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[16\] " "Net \"read_data_2\[16\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[16\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[15\] " "Net \"read_data_2\[15\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[15\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[14\] " "Net \"read_data_2\[14\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[14\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[13\] " "Net \"read_data_2\[13\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[13\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[12\] " "Net \"read_data_2\[12\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[12\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[11\] " "Net \"read_data_2\[11\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[11\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[10\] " "Net \"read_data_2\[10\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[10\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[9\] " "Net \"read_data_2\[9\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[9\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[8\] " "Net \"read_data_2\[8\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[8\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[7\] " "Net \"read_data_2\[7\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[7\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[6\] " "Net \"read_data_2\[6\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[6\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[5\] " "Net \"read_data_2\[5\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[5\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[4\] " "Net \"read_data_2\[4\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[4\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[3\] " "Net \"read_data_2\[3\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[3\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[2\] " "Net \"read_data_2\[2\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[2\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[1\] " "Net \"read_data_2\[1\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[1\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203349 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1653917203349 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[31\] " "Net \"read_data_1\[31\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[31\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[30\] " "Net \"read_data_1\[30\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[30\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[29\] " "Net \"read_data_1\[29\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[29\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[28\] " "Net \"read_data_1\[28\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[28\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[27\] " "Net \"read_data_1\[27\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[27\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[26\] " "Net \"read_data_1\[26\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[26\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[25\] " "Net \"read_data_1\[25\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[25\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[24\] " "Net \"read_data_1\[24\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[24\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[23\] " "Net \"read_data_1\[23\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[23\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[22\] " "Net \"read_data_1\[22\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[22\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[21\] " "Net \"read_data_1\[21\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[21\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[20\] " "Net \"read_data_1\[20\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[20\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[19\] " "Net \"read_data_1\[19\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[19\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[18\] " "Net \"read_data_1\[18\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[18\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[17\] " "Net \"read_data_1\[17\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[17\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[16\] " "Net \"read_data_1\[16\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[16\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[15\] " "Net \"read_data_1\[15\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[15\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[14\] " "Net \"read_data_1\[14\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[14\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[13\] " "Net \"read_data_1\[13\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[13\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[12\] " "Net \"read_data_1\[12\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[12\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[11\] " "Net \"read_data_1\[11\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[11\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[10\] " "Net \"read_data_1\[10\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[10\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[9\] " "Net \"read_data_1\[9\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[9\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[8\] " "Net \"read_data_1\[8\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[8\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[7\] " "Net \"read_data_1\[7\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[7\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[6\] " "Net \"read_data_1\[6\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[6\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[5\] " "Net \"read_data_1\[5\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[5\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[4\] " "Net \"read_data_1\[4\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[4\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[3\] " "Net \"read_data_1\[3\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[3\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[2\] " "Net \"read_data_1\[2\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[2\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[1\] " "Net \"read_data_1\[1\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[1\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[31\] " "Net \"read_data_2\[31\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[31\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[30\] " "Net \"read_data_2\[30\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[30\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[29\] " "Net \"read_data_2\[29\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[29\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[28\] " "Net \"read_data_2\[28\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[28\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[27\] " "Net \"read_data_2\[27\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[27\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[26\] " "Net \"read_data_2\[26\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[26\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[25\] " "Net \"read_data_2\[25\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[25\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[24\] " "Net \"read_data_2\[24\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[24\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[23\] " "Net \"read_data_2\[23\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[23\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[22\] " "Net \"read_data_2\[22\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[22\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[21\] " "Net \"read_data_2\[21\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[21\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[20\] " "Net \"read_data_2\[20\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[20\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[19\] " "Net \"read_data_2\[19\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[19\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[18\] " "Net \"read_data_2\[18\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[18\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[17\] " "Net \"read_data_2\[17\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[17\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[16\] " "Net \"read_data_2\[16\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[16\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[15\] " "Net \"read_data_2\[15\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[15\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[14\] " "Net \"read_data_2\[14\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[14\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[13\] " "Net \"read_data_2\[13\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[13\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[12\] " "Net \"read_data_2\[12\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[12\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[11\] " "Net \"read_data_2\[11\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[11\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[10\] " "Net \"read_data_2\[10\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[10\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[9\] " "Net \"read_data_2\[9\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[9\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[8\] " "Net \"read_data_2\[8\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[8\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[7\] " "Net \"read_data_2\[7\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[7\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[6\] " "Net \"read_data_2\[6\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[6\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[5\] " "Net \"read_data_2\[5\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[5\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[4\] " "Net \"read_data_2\[4\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[4\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[3\] " "Net \"read_data_2\[3\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[3\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[2\] " "Net \"read_data_2\[2\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[2\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[1\] " "Net \"read_data_2\[1\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[1\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1653917203380 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[31\] " "Net \"read_data_1\[31\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[31\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[30\] " "Net \"read_data_1\[30\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[30\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[29\] " "Net \"read_data_1\[29\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[29\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[28\] " "Net \"read_data_1\[28\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[28\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[27\] " "Net \"read_data_1\[27\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[27\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[26\] " "Net \"read_data_1\[26\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[26\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[25\] " "Net \"read_data_1\[25\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[25\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[24\] " "Net \"read_data_1\[24\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[24\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[23\] " "Net \"read_data_1\[23\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[23\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[22\] " "Net \"read_data_1\[22\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[22\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[21\] " "Net \"read_data_1\[21\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[21\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[20\] " "Net \"read_data_1\[20\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[20\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[19\] " "Net \"read_data_1\[19\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[19\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[18\] " "Net \"read_data_1\[18\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[18\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[17\] " "Net \"read_data_1\[17\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[17\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[16\] " "Net \"read_data_1\[16\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[16\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[15\] " "Net \"read_data_1\[15\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[15\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[14\] " "Net \"read_data_1\[14\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[14\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[13\] " "Net \"read_data_1\[13\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[13\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[12\] " "Net \"read_data_1\[12\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[12\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[11\] " "Net \"read_data_1\[11\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[11\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[10\] " "Net \"read_data_1\[10\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[10\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[9\] " "Net \"read_data_1\[9\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[9\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[8\] " "Net \"read_data_1\[8\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[8\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[7\] " "Net \"read_data_1\[7\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[7\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[6\] " "Net \"read_data_1\[6\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[6\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[5\] " "Net \"read_data_1\[5\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[5\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[4\] " "Net \"read_data_1\[4\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[4\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[3\] " "Net \"read_data_1\[3\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[3\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[2\] " "Net \"read_data_1\[2\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[2\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_1\[1\] " "Net \"read_data_1\[1\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_1\[1\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[31\] " "Net \"read_data_2\[31\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[31\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[30\] " "Net \"read_data_2\[30\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[30\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[29\] " "Net \"read_data_2\[29\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[29\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[28\] " "Net \"read_data_2\[28\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[28\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[27\] " "Net \"read_data_2\[27\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[27\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[26\] " "Net \"read_data_2\[26\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[26\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[25\] " "Net \"read_data_2\[25\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[25\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[24\] " "Net \"read_data_2\[24\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[24\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[23\] " "Net \"read_data_2\[23\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[23\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[22\] " "Net \"read_data_2\[22\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[22\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[21\] " "Net \"read_data_2\[21\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[21\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[20\] " "Net \"read_data_2\[20\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[20\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[19\] " "Net \"read_data_2\[19\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[19\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[18\] " "Net \"read_data_2\[18\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[18\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[17\] " "Net \"read_data_2\[17\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[17\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[16\] " "Net \"read_data_2\[16\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[16\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[15\] " "Net \"read_data_2\[15\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[15\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[14\] " "Net \"read_data_2\[14\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[14\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[13\] " "Net \"read_data_2\[13\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[13\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[12\] " "Net \"read_data_2\[12\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[12\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[11\] " "Net \"read_data_2\[11\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[11\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[10\] " "Net \"read_data_2\[10\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[10\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[9\] " "Net \"read_data_2\[9\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[9\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[8\] " "Net \"read_data_2\[8\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[8\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[7\] " "Net \"read_data_2\[7\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[7\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[6\] " "Net \"read_data_2\[6\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[6\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[5\] " "Net \"read_data_2\[5\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[5\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[4\] " "Net \"read_data_2\[4\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[4\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[3\] " "Net \"read_data_2\[3\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[3\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[2\] " "Net \"read_data_2\[2\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[2\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_data_2\[1\] " "Net \"read_data_2\[1\]\" is missing source, defaulting to GND" {  } { { "RiscvProcessor.v" "read_data_2\[1\]" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653917203380 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1653917203380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|PCSrc " "LATCH primitive \"ALU:alu_unit\|PCSrc\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917203568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alucontrol:U2\|out_to_alu\[0\] " "LATCH primitive \"alucontrol:U2\|out_to_alu\[0\]\" is permanently enabled" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 133 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU:alu_unit\|dwrite_data\[0\] " "LATCH primitive \"ALU:alu_unit\|dwrite_data\[0\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[12\] " "LATCH primitive \"ALU:alu_unit\|result\[12\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[13\] " "LATCH primitive \"ALU:alu_unit\|result\[13\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[14\] " "LATCH primitive \"ALU:alu_unit\|result\[14\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[15\] " "LATCH primitive \"ALU:alu_unit\|result\[15\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[16\] " "LATCH primitive \"ALU:alu_unit\|result\[16\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[17\] " "LATCH primitive \"ALU:alu_unit\|result\[17\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[18\] " "LATCH primitive \"ALU:alu_unit\|result\[18\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[19\] " "LATCH primitive \"ALU:alu_unit\|result\[19\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[20\] " "LATCH primitive \"ALU:alu_unit\|result\[20\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[21\] " "LATCH primitive \"ALU:alu_unit\|result\[21\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[22\] " "LATCH primitive \"ALU:alu_unit\|result\[22\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[23\] " "LATCH primitive \"ALU:alu_unit\|result\[23\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[24\] " "LATCH primitive \"ALU:alu_unit\|result\[24\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[25\] " "LATCH primitive \"ALU:alu_unit\|result\[25\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[26\] " "LATCH primitive \"ALU:alu_unit\|result\[26\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[27\] " "LATCH primitive \"ALU:alu_unit\|result\[27\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[28\] " "LATCH primitive \"ALU:alu_unit\|result\[28\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[29\] " "LATCH primitive \"ALU:alu_unit\|result\[29\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[30\] " "LATCH primitive \"ALU:alu_unit\|result\[30\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu_unit\|result\[31\] " "LATCH primitive \"ALU:alu_unit\|result\[31\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/ALU.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1653917204052 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653917204255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:U1\|aluop\[0\] " "Latch control:U1\|aluop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction\[0\]" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653917204271 ""}  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653917204271 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dAddress\[0\] GND " "Pin \"dAddress\[0\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dAddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dAddress\[1\] GND " "Pin \"dAddress\[1\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dAddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dAddress\[2\] GND " "Pin \"dAddress\[2\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dAddress[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dAddress\[3\] GND " "Pin \"dAddress\[3\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dAddress[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dAddress\[4\] GND " "Pin \"dAddress\[4\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dAddress[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dAddress\[5\] GND " "Pin \"dAddress\[5\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dAddress[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dAddress\[6\] GND " "Pin \"dAddress\[6\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dAddress[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dAddress\[7\] GND " "Pin \"dAddress\[7\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dAddress[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dAddress\[8\] GND " "Pin \"dAddress\[8\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dAddress[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dAddress\[9\] GND " "Pin \"dAddress\[9\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dAddress[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dAddress\[10\] GND " "Pin \"dAddress\[10\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dAddress[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dAddress\[11\] GND " "Pin \"dAddress\[11\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dAddress[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[0\] GND " "Pin \"dWriteData\[0\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[1\] GND " "Pin \"dWriteData\[1\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[2\] GND " "Pin \"dWriteData\[2\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[3\] GND " "Pin \"dWriteData\[3\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[4\] GND " "Pin \"dWriteData\[4\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[5\] GND " "Pin \"dWriteData\[5\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[6\] GND " "Pin \"dWriteData\[6\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[7\] GND " "Pin \"dWriteData\[7\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[8\] GND " "Pin \"dWriteData\[8\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[9\] GND " "Pin \"dWriteData\[9\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[10\] GND " "Pin \"dWriteData\[10\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[11\] GND " "Pin \"dWriteData\[11\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[12\] GND " "Pin \"dWriteData\[12\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[13\] GND " "Pin \"dWriteData\[13\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[14\] GND " "Pin \"dWriteData\[14\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[15\] GND " "Pin \"dWriteData\[15\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[16\] GND " "Pin \"dWriteData\[16\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[17\] GND " "Pin \"dWriteData\[17\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[18\] GND " "Pin \"dWriteData\[18\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[19\] GND " "Pin \"dWriteData\[19\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[20\] GND " "Pin \"dWriteData\[20\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[21\] GND " "Pin \"dWriteData\[21\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[22\] GND " "Pin \"dWriteData\[22\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[23\] GND " "Pin \"dWriteData\[23\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[24\] GND " "Pin \"dWriteData\[24\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[25\] GND " "Pin \"dWriteData\[25\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[26\] GND " "Pin \"dWriteData\[26\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[27\] GND " "Pin \"dWriteData\[27\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[28\] GND " "Pin \"dWriteData\[28\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[29\] GND " "Pin \"dWriteData\[29\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[30\] GND " "Pin \"dWriteData\[30\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dWriteData\[31\] GND " "Pin \"dWriteData\[31\]\" is stuck at GND" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653917204334 "|RiscvProcessor|dWriteData[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653917204334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653917204474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/output_files/RiscvProcessor.map.smsg " "Generated suppressed messages file C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/output_files/RiscvProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917204912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653917205287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653917205287 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[0\] " "No output dependent on input pin \"dReadData\[0\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[1\] " "No output dependent on input pin \"dReadData\[1\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[2\] " "No output dependent on input pin \"dReadData\[2\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[3\] " "No output dependent on input pin \"dReadData\[3\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[4\] " "No output dependent on input pin \"dReadData\[4\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[5\] " "No output dependent on input pin \"dReadData\[5\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[6\] " "No output dependent on input pin \"dReadData\[6\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[7\] " "No output dependent on input pin \"dReadData\[7\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[8\] " "No output dependent on input pin \"dReadData\[8\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[9\] " "No output dependent on input pin \"dReadData\[9\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[10\] " "No output dependent on input pin \"dReadData\[10\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[11\] " "No output dependent on input pin \"dReadData\[11\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[12\] " "No output dependent on input pin \"dReadData\[12\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[13\] " "No output dependent on input pin \"dReadData\[13\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[14\] " "No output dependent on input pin \"dReadData\[14\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[15\] " "No output dependent on input pin \"dReadData\[15\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[16\] " "No output dependent on input pin \"dReadData\[16\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[17\] " "No output dependent on input pin \"dReadData\[17\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[18\] " "No output dependent on input pin \"dReadData\[18\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[19\] " "No output dependent on input pin \"dReadData\[19\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[20\] " "No output dependent on input pin \"dReadData\[20\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[21\] " "No output dependent on input pin \"dReadData\[21\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[22\] " "No output dependent on input pin \"dReadData\[22\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[23\] " "No output dependent on input pin \"dReadData\[23\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[24\] " "No output dependent on input pin \"dReadData\[24\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[25\] " "No output dependent on input pin \"dReadData\[25\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[26\] " "No output dependent on input pin \"dReadData\[26\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[27\] " "No output dependent on input pin \"dReadData\[27\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[28\] " "No output dependent on input pin \"dReadData\[28\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[29\] " "No output dependent on input pin \"dReadData\[29\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[30\] " "No output dependent on input pin \"dReadData\[30\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dReadData\[31\] " "No output dependent on input pin \"dReadData\[31\]\"" {  } { { "RiscvProcessor.v" "" { Text "C:/Users/DELL/OneDrive/Documents/Quartus/RiscvProcessor/RiscvProcessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653917205521 "|RiscvProcessor|dReadData[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653917205521 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "309 " "Implemented 309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653917205552 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653917205552 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653917205552 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653917205552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 329 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 329 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653917205583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 18:26:45 2022 " "Processing ended: Mon May 30 18:26:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653917205583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653917205583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653917205583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653917205583 ""}
