////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Tue Jul  9 08:02:44 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx9-csg324-2
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  serial_rx, clk100, user_btn5, user_sw0, user_sw1, user_sw2, user_sw3, user_sw4, user_sw5, user_sw6, user_sw7, user_btn0, user_btn1, user_btn2, 
user_btn3, user_btn4, spiflash_miso, serial_tx, ddram_clock_p, ddram_clock_n, user_led0, user_led1, user_led2, user_led3, user_led4, user_led5, 
user_led6, user_led7, spiflash_cs_n, spiflash_clk, spiflash_mosi, ddram_cke, ddram_ras_n, ddram_cas_n, ddram_we_n, ddram_a, ddram_ba, ddram_dq, 
ddram_dqs, ddram_dm
);
  input serial_rx;
  input clk100;
  input user_btn5;
  input user_sw0;
  input user_sw1;
  input user_sw2;
  input user_sw3;
  input user_sw4;
  input user_sw5;
  input user_sw6;
  input user_sw7;
  input user_btn0;
  input user_btn1;
  input user_btn2;
  input user_btn3;
  input user_btn4;
  input spiflash_miso;
  output serial_tx;
  output ddram_clock_p;
  output ddram_clock_n;
  output user_led0;
  output user_led1;
  output user_led2;
  output user_led3;
  output user_led4;
  output user_led5;
  output user_led6;
  output user_led7;
  output spiflash_cs_n;
  output spiflash_clk;
  output spiflash_mosi;
  output ddram_cke;
  output ddram_ras_n;
  output ddram_cas_n;
  output ddram_we_n;
  output [12 : 0] ddram_a;
  output [1 : 0] ddram_ba;
  inout [15 : 0] ddram_dq;
  output [1 : 0] ddram_dqs;
  output [1 : 0] ddram_dm;
  wire serial_rx_IBUF_0;
  wire user_btn5_IBUF_2;
  wire user_sw0_IBUF_3;
  wire user_sw1_IBUF_4;
  wire user_sw2_IBUF_5;
  wire user_sw3_IBUF_6;
  wire user_sw4_IBUF_7;
  wire user_sw5_IBUF_8;
  wire user_sw6_IBUF_9;
  wire user_sw7_IBUF_10;
  wire user_btn0_IBUF_11;
  wire user_btn1_IBUF_12;
  wire user_btn2_IBUF_13;
  wire user_btn3_IBUF_14;
  wire user_btn4_IBUF_15;
  wire spiflash_miso_IBUF_16;
  wire xilinxmultiregimpl0_regs0_17;
  wire crg_clk100a;
  wire xilinxasyncresetsynchronizerimpl0;
  wire spiflash_miso1_28;
  wire xilinxmultiregimpl0_regs1_29;
  wire crg_clk100b;
  wire base50_clk_BUFG_31;
  wire crg_dcm_base50_locked;
  wire xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire por_rst;
  wire basesoc_uart_phy_rx_r_135;
  wire crg_pll_fb;
  wire crg_unbuf_sdram_full;
  wire crg_unbuf_sdram_half_a;
  wire crg_unbuf_sdram_half_b;
  wire crg_unbuf_sys;
  wire crg_pll_lckd;
  wire xilinxasyncresetsynchronizerimpl2_rst_meta;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<7> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<6> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<5> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<4> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<3> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<2> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<1> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<0> ;
  wire sdram_full_wr_clk;
  wire crg_clk4x_wr_strb;
  wire sdram_half_clk;
  wire crg_clk_sdram_half_shifted;
  wire sys_clk;
  wire xilinxasyncresetsynchronizerimpl2;
  wire basesoc_uart_phy_rx_busy_192;
  wire ddram_dm_0_OBUF_233;
  wire ddram_dm_1_OBUF_234;
  wire ddrphy_sdram_half_clk_n;
  wire ddrphy_phase_half_304;
  wire ddram_a_12_335;
  wire ddram_a_11_336;
  wire ddram_a_10_337;
  wire ddram_a_9_338;
  wire ddram_a_8_339;
  wire ddram_a_7_340;
  wire ddram_a_6_341;
  wire ddram_a_5_342;
  wire ddram_a_4_343;
  wire ddram_a_3_344;
  wire ddram_a_2_345;
  wire ddram_a_1_346;
  wire ddram_a_0_347;
  wire ddram_ba_1_348;
  wire ddram_ba_0_349;
  wire ddram_cke_OBUF_350;
  wire ddram_ras_n_OBUF_351;
  wire ddram_cas_n_OBUF_352;
  wire ddram_we_n_OBUF_353;
  wire ddrphy_postamble_354;
  wire ddrphy_phase_sel_356;
  wire ddrphy_record0_cke;
  wire ddram_clock_p_OBUF_358;
  wire crg_clk_sdram_half_shifted_INV_367_o;
  wire ddram_clock_n_OBUF_360;
  wire \lm32_cpu/instruction_unit/i_cyc_o_457 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_458 ;
  wire \lm32_cpu/load_store_unit/d_we_o_459 ;
  wire xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire sys_rst;
  wire basesoc_sram_bus_ack_623;
  wire \basesoc_interface_adr[13] ;
  wire \basesoc_interface_adr[12] ;
  wire \basesoc_interface_adr[11] ;
  wire \basesoc_interface_adr[10] ;
  wire \basesoc_interface_adr[9] ;
  wire \basesoc_interface_adr[5] ;
  wire \basesoc_interface_adr[4] ;
  wire \basesoc_interface_adr[3] ;
  wire \basesoc_interface_adr[2] ;
  wire \basesoc_interface_adr[1] ;
  wire basesoc_uart_phy_sink_ready_650;
  wire basesoc_uart_phy_uart_clk_txen_683;
  wire basesoc_uart_phy_source_valid_684;
  wire basesoc_uart_phy_uart_clk_rxen_717;
  wire basesoc_uart_tx_old_trigger_718;
  wire basesoc_uart_rx_old_trigger_719;
  wire basesoc_timer0_zero_old_trigger_752;
  wire eventsourceprocess0_old_trigger_753;
  wire eventsourceprocess1_old_trigger_754;
  wire eventsourceprocess2_old_trigger_755;
  wire eventsourceprocess3_old_trigger_756;
  wire eventsourceprocess4_old_trigger_757;
  wire basesoc_sdram_bandwidth_period_758;
  wire ddrphy_phase_sys_791;
  wire ddrphy_bitslip_inc_792;
  wire ddrphy_drive_dq_n1_842;
  wire ddrphy_wrdata_en_d_843;
  wire basesoc_sdram_cmd_payload_cas_846;
  wire basesoc_sdram_cmd_payload_we_847;
  wire basesoc_sdram_generator_done_848;
  wire new_master_rdata_valid0_864;
  wire new_master_wdata_ready_880;
  wire basesoc_sdram_bandwidth_cmd_valid_881;
  wire basesoc_sdram_bandwidth_cmd_ready_882;
  wire basesoc_sdram_bandwidth_cmd_is_read_883;
  wire basesoc_sdram_bandwidth_cmd_is_write_884;
  wire new_master_rdata_valid5_885;
  wire \basesoc_interface_adr[0] ;
  wire basesoc_csrbankarray_sel_r_907;
  wire basesoc_sdram_dfi_p0_cas_n_952;
  wire basesoc_sdram_dfi_p0_ras_n_953;
  wire basesoc_sdram_dfi_p0_we_n_954;
  wire basesoc_sdram_dfi_p1_ras_n_955;
  wire basesoc_sdram_dfi_p1_we_n_956;
  wire basesoc_sdram_cmd_payload_ras_957;
  wire basesoc_interface_we_968;
  wire refresher_state_FSM_FFd2_969;
  wire refresher_state_FSM_FFd1_970;
  wire bankmachine0_state_FSM_FFd1_971;
  wire bankmachine0_state_FSM_FFd2_972;
  wire basesoc_sdram_bankmachine0_row_close;
  wire bankmachine0_state_FSM_FFd3_974;
  wire bankmachine1_state_FSM_FFd1_975;
  wire bankmachine1_state_FSM_FFd2_976;
  wire bankmachine1_state_FSM_FFd3_977;
  wire bankmachine2_state_FSM_FFd1_978;
  wire bankmachine2_state_FSM_FFd2_979;
  wire bankmachine2_state_FSM_FFd3_980;
  wire bankmachine3_state_FSM_FFd1_981;
  wire bankmachine3_state_FSM_FFd2_982;
  wire bankmachine3_state_FSM_FFd3_983;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd1_984;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_985;
  wire basesoc_sdram_choose_req_grant_FSM_FFd1_986;
  wire basesoc_sdram_choose_req_grant_FSM_FFd2_987;
  wire cache_state_FSM_FFd1_988;
  wire basesoc_bus_wishbone_ack_1037;
  wire spiflash_clk1_1153;
  wire basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1236;
  wire basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1279;
  wire basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1321;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1322;
  wire basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1365;
  wire basesoc_ctrl_storage_full_31_1547;
  wire basesoc_ctrl_storage_full_30_1548;
  wire basesoc_ctrl_storage_full_29_1549;
  wire basesoc_ctrl_storage_full_27_1550;
  wire basesoc_ctrl_storage_full_26_1551;
  wire basesoc_ctrl_storage_full_24_1552;
  wire basesoc_ctrl_storage_full_23_1553;
  wire basesoc_ctrl_storage_full_22_1554;
  wire basesoc_ctrl_storage_full_19_1555;
  wire basesoc_ctrl_storage_full_17_1556;
  wire basesoc_ctrl_storage_full_16_1557;
  wire basesoc_ctrl_storage_full_15_1558;
  wire basesoc_ctrl_storage_full_13_1559;
  wire basesoc_ctrl_storage_full_11_1560;
  wire basesoc_ctrl_storage_full_8_1561;
  wire basesoc_ctrl_storage_full_7_1562;
  wire basesoc_ctrl_storage_full_2_1563;
  wire basesoc_ctrl_storage_full_1_1564;
  wire basesoc_ctrl_storage_full_0_1565;
  wire basesoc_sdram_phaseinjector0_address_storage_full_12_1576;
  wire basesoc_sdram_phaseinjector0_address_storage_full_11_1577;
  wire basesoc_sdram_phaseinjector0_address_storage_full_10_1578;
  wire basesoc_sdram_phaseinjector0_address_storage_full_9_1579;
  wire basesoc_sdram_phaseinjector0_address_storage_full_8_1580;
  wire basesoc_sdram_phaseinjector1_address_storage_full_12_1589;
  wire basesoc_sdram_phaseinjector1_address_storage_full_11_1590;
  wire basesoc_sdram_phaseinjector1_address_storage_full_10_1591;
  wire basesoc_sdram_phaseinjector1_address_storage_full_9_1592;
  wire basesoc_sdram_phaseinjector1_address_storage_full_8_1593;
  wire spiflash_bitbang_en_storage_full_1600;
  wire basesoc_timer0_en_storage_full_1601;
  wire basesoc_timer0_eventmanager_storage_full_1602;
  wire basesoc_uart_phy_storage_full_23_1605;
  wire basesoc_uart_phy_storage_full_22_1606;
  wire basesoc_uart_phy_storage_full_21_1607;
  wire basesoc_uart_phy_storage_full_20_1608;
  wire basesoc_uart_phy_storage_full_15_1609;
  wire basesoc_uart_phy_storage_full_14_1610;
  wire basesoc_uart_phy_storage_full_13_1611;
  wire basesoc_uart_phy_storage_full_10_1612;
  wire basesoc_uart_phy_storage_full_9_1613;
  wire basesoc_ctrl_storage_full_28_1618;
  wire basesoc_ctrl_storage_full_25_1619;
  wire basesoc_ctrl_storage_full_21_1620;
  wire basesoc_ctrl_storage_full_20_1621;
  wire basesoc_ctrl_storage_full_18_1622;
  wire basesoc_ctrl_storage_full_14_1623;
  wire basesoc_ctrl_storage_full_12_1624;
  wire basesoc_ctrl_storage_full_10_1625;
  wire basesoc_ctrl_storage_full_9_1626;
  wire basesoc_ctrl_storage_full_6_1627;
  wire basesoc_ctrl_storage_full_5_1628;
  wire basesoc_ctrl_storage_full_4_1629;
  wire basesoc_ctrl_storage_full_3_1630;
  wire basesoc_uart_phy_storage_full_19_1631;
  wire basesoc_uart_phy_storage_full_18_1632;
  wire basesoc_uart_phy_storage_full_17_1633;
  wire basesoc_uart_phy_storage_full_16_1634;
  wire basesoc_uart_phy_storage_full_12_1635;
  wire basesoc_uart_phy_storage_full_11_1636;
  wire basesoc_uart_phy_storage_full_8_1637;
  wire basesoc_uart_phy_tx_busy_1642;
  wire serial_tx_OBUF_1643;
  wire basesoc_uart_tx_pending_1644;
  wire basesoc_uart_rx_pending_1645;
  wire basesoc_uart_tx_fifo_readable_1646;
  wire basesoc_uart_rx_fifo_readable_1647;
  wire basesoc_timer0_zero_pending_1648;
  wire eventsourceprocess0_pending_1649;
  wire eventsourceprocess1_pending_1650;
  wire eventsourceprocess2_pending_1651;
  wire eventsourceprocess3_pending_1652;
  wire eventsourceprocess4_pending_1653;
  wire spiflash_cs_n1_1654;
  wire spiflash_bus_ack_1655;
  wire basesoc_sdram_bankmachine0_row_opened_1656;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_1657;
  wire basesoc_sdram_bankmachine1_row_opened_1658;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_1659;
  wire basesoc_sdram_bankmachine2_row_opened_1660;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_1661;
  wire basesoc_sdram_bankmachine3_row_opened_1662;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_1663;
  wire basesoc_sdram_twtrcon_ready_1672;
  wire basesoc_grant_1673;
  wire basesoc_sdram_choose_cmd_cmd_ready;
  wire basesoc_sdram_bandwidth_counter_23_1695;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1704;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1705;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1706;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1707;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1708;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1709;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1710;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1711;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1712;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1713;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1714;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1715;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1716;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1717;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1718;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1719;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1720;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1721;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1722;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1723;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1724;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1725;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1726;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1727;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1744;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1745;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1746;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1747;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1748;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1749;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1750;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1751;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1752;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1753;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1754;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1755;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1756;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1757;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1758;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1759;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1760;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1761;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1762;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1763;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1764;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1765;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1766;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1767;
  wire basesoc_timer0_load_storage_full_31_1776;
  wire basesoc_timer0_load_storage_full_30_1777;
  wire basesoc_timer0_load_storage_full_29_1778;
  wire basesoc_timer0_load_storage_full_28_1779;
  wire basesoc_timer0_load_storage_full_27_1780;
  wire basesoc_timer0_load_storage_full_26_1781;
  wire basesoc_timer0_load_storage_full_25_1782;
  wire basesoc_timer0_load_storage_full_24_1783;
  wire basesoc_timer0_load_storage_full_23_1784;
  wire basesoc_timer0_load_storage_full_22_1785;
  wire basesoc_timer0_load_storage_full_21_1786;
  wire basesoc_timer0_load_storage_full_20_1787;
  wire basesoc_timer0_load_storage_full_19_1788;
  wire basesoc_timer0_load_storage_full_18_1789;
  wire basesoc_timer0_load_storage_full_17_1790;
  wire basesoc_timer0_load_storage_full_16_1791;
  wire basesoc_timer0_load_storage_full_15_1792;
  wire basesoc_timer0_load_storage_full_14_1793;
  wire basesoc_timer0_load_storage_full_13_1794;
  wire basesoc_timer0_load_storage_full_12_1795;
  wire basesoc_timer0_load_storage_full_11_1796;
  wire basesoc_timer0_load_storage_full_10_1797;
  wire basesoc_timer0_load_storage_full_9_1798;
  wire basesoc_timer0_load_storage_full_8_1799;
  wire basesoc_timer0_reload_storage_full_31_1808;
  wire basesoc_timer0_reload_storage_full_30_1809;
  wire basesoc_timer0_reload_storage_full_29_1810;
  wire basesoc_timer0_reload_storage_full_28_1811;
  wire basesoc_timer0_reload_storage_full_27_1812;
  wire basesoc_timer0_reload_storage_full_26_1813;
  wire basesoc_timer0_reload_storage_full_25_1814;
  wire basesoc_timer0_reload_storage_full_24_1815;
  wire basesoc_timer0_reload_storage_full_23_1816;
  wire basesoc_timer0_reload_storage_full_22_1817;
  wire basesoc_timer0_reload_storage_full_21_1818;
  wire basesoc_timer0_reload_storage_full_20_1819;
  wire basesoc_timer0_reload_storage_full_19_1820;
  wire basesoc_timer0_reload_storage_full_18_1821;
  wire basesoc_timer0_reload_storage_full_17_1822;
  wire basesoc_timer0_reload_storage_full_16_1823;
  wire basesoc_timer0_reload_storage_full_15_1824;
  wire basesoc_timer0_reload_storage_full_14_1825;
  wire basesoc_timer0_reload_storage_full_13_1826;
  wire basesoc_timer0_reload_storage_full_12_1827;
  wire basesoc_timer0_reload_storage_full_11_1828;
  wire basesoc_timer0_reload_storage_full_10_1829;
  wire basesoc_timer0_reload_storage_full_9_1830;
  wire basesoc_timer0_reload_storage_full_8_1831;
  wire basesoc_uart_phy_storage_full_31_1840;
  wire basesoc_uart_phy_storage_full_30_1841;
  wire basesoc_uart_phy_storage_full_29_1842;
  wire basesoc_uart_phy_storage_full_28_1843;
  wire basesoc_uart_phy_storage_full_27_1844;
  wire basesoc_uart_phy_storage_full_26_1845;
  wire basesoc_uart_phy_storage_full_25_1846;
  wire basesoc_uart_phy_storage_full_24_1847;
  wire xilinxasyncresetsynchronizerimpl1;
  wire \spiflash_sr[31]_spiflash_bus_adr[13]_MUX_505_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[12]_MUX_506_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[11]_MUX_507_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[10]_MUX_508_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[9]_MUX_509_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[8]_MUX_510_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[7]_MUX_511_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[6]_MUX_512_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[5]_MUX_513_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[4]_MUX_514_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[3]_MUX_515_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[2]_MUX_516_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[1]_MUX_517_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[0]_MUX_518_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_519_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_520_o ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT<0> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<31> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<30> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<29> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<28> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<27> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<26> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<25> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<24> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<23> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<22> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<21> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<20> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<19> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<18> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<17> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<16> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<15> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<14> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<13> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<12> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<11> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<10> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<9> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<8> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<7> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<6> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<5> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<4> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<3> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<2> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<1> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<0> ;
  wire GND_1_o_BUS_0010_MUX_368_o;
  wire GND_1_o_GND_1_o_MUX_367_o;
  wire array_muxed4;
  wire array_muxed3;
  wire array_muxed5;
  wire rhs_array_muxed37;
  wire sys_rst_basesoc_lm32_reset_OR_508_o;
  wire basesoc_uart_rx_fifo_wrport_we;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<31>_FRB_1990 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<30>_FRB_1991 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<29>_FRB_1992 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<28>_FRB_1993 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<27>_FRB_1994 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<26>_FRB_1995 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<25>_FRB_1996 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<24>_FRB_1997 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<23>_FRB_1998 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<22>_FRB_1999 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<21>_FRB_2000 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<20>_FRB_2001 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<19>_FRB_2002 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<18>_FRB_2003 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<17>_FRB_2004 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<16>_FRB_2005 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<15>_FRB_2006 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<14>_FRB_2007 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<13>_FRB_2008 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<12>_FRB_2009 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<11>_FRB_2010 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<10>_FRB_2011 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<9>_FRB_2012 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<8>_FRB_2013 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<7>_FRB_2014 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<6>_FRB_2015 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<5>_FRB_2016 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<4>_FRB_2017 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<3>_FRB_2018 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<2>_FRB_2019 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<1>_FRB_2020 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<0>_FRB_2021 ;
  wire basesoc_sdram_master_p0_cas_n;
  wire basesoc_sdram_master_p0_ras_n;
  wire basesoc_sdram_master_p0_we_n;
  wire basesoc_sdram_master_p1_cas_n;
  wire basesoc_sdram_master_p1_ras_n;
  wire basesoc_sdram_master_p1_we_n;
  wire _n5375;
  wire _n5377;
  wire _n5379;
  wire _n5381;
  wire rhs_array_muxed6;
  wire rhs_array_muxed9;
  wire rhs_array_muxed10;
  wire basesoc_port_cmd_payload_we;
  wire basesoc_tag_port_we;
  wire litedramwishbone2native_state_FSM_FFd2_2101;
  wire litedramwishbone2native_state_FSM_FFd1_2102;
  wire litedramwishbone2native_state_FSM_FFd3_2103;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire \dna_cnt[6]_PWR_1_o_LessThan_1107_o ;
  wire \dna_cnt[6]_GND_1_o_LessThan_1623_o ;
  wire spiflash_clk_OBUF_2110;
  wire basesoc_sdram_bankmachine0_row_hit;
  wire basesoc_sdram_bankmachine1_row_hit;
  wire basesoc_sdram_bankmachine2_row_hit;
  wire basesoc_sdram_bankmachine3_row_hit;
  wire spiflash_cs_n_OBUF_2115;
  wire spiflash_mosi_OBUF_2116;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<31> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<30> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<29> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<28> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<27> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<26> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<25> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<24> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<23> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<22> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<21> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<20> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<19> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<18> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<17> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<16> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<15> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<14> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<13> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<12> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<11> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<10> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<9> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<8> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<7> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<6> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<5> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<4> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<3> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<2> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<1> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<0> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<31> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<30> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<29> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<28> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<27> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<26> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<25> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<24> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<23> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<22> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<21> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<20> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<19> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<18> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<17> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<16> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<15> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<14> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<13> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<12> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<11> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<10> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<9> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<8> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<7> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<6> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<5> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<4> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<3> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<2> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<1> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<0> ;
  wire GND_1_o_BUS_0008_MUX_357_o;
  wire basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_590_o;
  wire basesoc_uart_rx_trigger;
  wire basesoc_lm32_dbus_ack;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<0> ;
  wire eventsourceprocess0_trigger;
  wire eventsourceprocess1_trigger;
  wire eventsourceprocess2_trigger;
  wire eventsourceprocess3_trigger;
  wire eventsourceprocess4_trigger;
  wire \spiflash_sr[31]_spiflash_bus_adr[21]_MUX_497_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[20]_MUX_498_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[19]_MUX_499_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[18]_MUX_500_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[17]_MUX_501_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[16]_MUX_502_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[15]_MUX_503_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[14]_MUX_504_o ;
  wire ddrphy_dqs_t_d0;
  wire ddrphy_dqs_t_d1;
  wire \basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o ;
  wire \basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o ;
  wire \basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o ;
  wire \basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o ;
  wire \basesoc_tag_do_tag[20]_GND_1_o_equal_391_o ;
  wire eventsourceprocess0_clear;
  wire basesoc_uart_tx_clear;
  wire basesoc_timer0_zero_clear_2313;
  wire eventsourceprocess4_clear;
  wire eventsourceprocess3_clear;
  wire eventsourceprocess2_clear;
  wire eventsourceprocess1_clear;
  wire basesoc_uart_rx_clear;
  wire basesoc_sdram_inti_p0_rddata_valid;
  wire ddrphy_wrdata_en_2384;
  wire basesoc_csrbankarray_csrbank0_leds_out0_re;
  wire basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re;
  wire basesoc_csrbankarray_csrbank1_scratch3_re;
  wire basesoc_csrbankarray_csrbank1_scratch2_re;
  wire basesoc_csrbankarray_csrbank1_scratch1_re;
  wire basesoc_csrbankarray_csrbank1_scratch0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re;
  wire basesoc_sdram_bandwidth_update_re;
  wire basesoc_csrbankarray_csrbank4_bitbang0_re;
  wire basesoc_csrbankarray_csrbank4_bitbang_en0_re;
  wire basesoc_csrbankarray_csrbank5_load3_re;
  wire basesoc_csrbankarray_csrbank5_load2_re;
  wire basesoc_csrbankarray_csrbank5_load1_re;
  wire basesoc_csrbankarray_csrbank5_load0_re;
  wire basesoc_csrbankarray_csrbank5_reload3_re;
  wire basesoc_csrbankarray_csrbank5_reload2_re;
  wire basesoc_csrbankarray_csrbank5_reload1_re;
  wire basesoc_csrbankarray_csrbank5_reload0_re;
  wire basesoc_timer0_update_value_re;
  wire basesoc_csrbankarray_csrbank6_ev_enable0_re;
  wire basesoc_uart_tx_fifo_wrport_we;
  wire basesoc_csrbankarray_csrbank7_tuning_word3_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word2_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word1_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word0_re;
  wire \basesoc_port_cmd_payload_addr[22] ;
  wire \basesoc_port_cmd_payload_addr[21] ;
  wire \basesoc_port_cmd_payload_addr[20] ;
  wire \basesoc_port_cmd_payload_addr[19] ;
  wire \basesoc_port_cmd_payload_addr[18] ;
  wire \basesoc_port_cmd_payload_addr[17] ;
  wire \basesoc_port_cmd_payload_addr[16] ;
  wire \basesoc_port_cmd_payload_addr[15] ;
  wire \basesoc_port_cmd_payload_addr[14] ;
  wire \basesoc_port_cmd_payload_addr[13] ;
  wire \basesoc_port_cmd_payload_addr[12] ;
  wire \basesoc_port_cmd_payload_addr[11] ;
  wire \basesoc_port_cmd_payload_addr[10] ;
  wire \basesoc_port_cmd_payload_addr[7] ;
  wire \basesoc_port_cmd_payload_addr[6] ;
  wire \basesoc_port_cmd_payload_addr[5] ;
  wire \basesoc_port_cmd_payload_addr[4] ;
  wire \basesoc_port_cmd_payload_addr[3] ;
  wire \basesoc_port_cmd_payload_addr[2] ;
  wire \basesoc_port_cmd_payload_addr[1] ;
  wire \basesoc_port_cmd_payload_addr[0] ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<7> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<6> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<5> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<4> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<3> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<2> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<1> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<0> ;
  wire basesoc_uart_tx_trigger;
  wire dna_do;
  wire \spiflash_counter[8]_PWR_1_o_equal_1136_o ;
  wire \spiflash_counter[8]_PWR_1_o_equal_1137_o ;
  wire \basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1158_o ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1157_o ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1156_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
  wire basesoc_uart_irq;
  wire array_muxed16_INV_283_o;
  wire array_muxed17_INV_284_o;
  wire array_muxed8_INV_279_o_2606;
  wire array_muxed9_INV_280_o_2607;
  wire array_muxed10_INV_281_o_2608;
  wire basesoc_csrbankarray_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<0> ;
  wire basesoc_uart_tx_fifo_do_read;
  wire ddrphy_drive_dq_n0;
  wire basesoc_sdram_timer_done;
  wire \basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_348_o ;
  wire \spiflash_counter[8]_GND_1_o_mux_1144_OUT<8> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1144_OUT<7> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1144_OUT<6> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1144_OUT<5> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1144_OUT<4> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1144_OUT<3> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1144_OUT<2> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1144_OUT<1> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1144_OUT<0> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT<3> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT<2> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT<1> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT<0> ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
  wire _n5351;
  wire _n5360;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<0> ;
  wire \n3901<23>_FRB_2713 ;
  wire \n3901<22>_FRB_2714 ;
  wire \n3901<21>_FRB_2715 ;
  wire \n3901<20>_FRB_2716 ;
  wire \n3901<19>_FRB_2717 ;
  wire \n3901<18>_FRB_2718 ;
  wire \n3901<17>_FRB_2719 ;
  wire \n3901<16>_FRB_2720 ;
  wire \n3901<15>_FRB_2721 ;
  wire \n3901<14>_FRB_2722 ;
  wire \n3901<13>_FRB_2723 ;
  wire \n3901<12>_FRB_2724 ;
  wire \n3901<11>_FRB_2725 ;
  wire \n3901<10>_FRB_2726 ;
  wire \n3901<9>_FRB_2727 ;
  wire \n3901<8>_FRB_2728 ;
  wire \n3901<7>_FRB_2729 ;
  wire \n3901<6>_FRB_2730 ;
  wire \n3901<5>_FRB_2731 ;
  wire \n3901<4>_FRB_2732 ;
  wire \n3901<3>_FRB_2733 ;
  wire \n3901<2>_FRB_2734 ;
  wire \n3901<0>_FRB_2735 ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<0> ;
  wire basesoc_timer0_zero_trigger;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o;
  wire roundrobin0_grant_roundrobin3_grant_OR_335_o_2746;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire basesoc_uart_rx_fifo_do_read;
  wire basesoc_sdram_tccdcon_ready;
  wire _n5439_inv;
  wire _n5473_inv;
  wire _n5482_inv_2755;
  wire _n5829_inv;
  wire _n5837_inv;
  wire _n5833_inv;
  wire _n5841_inv;
  wire _n5459_inv;
  wire _n5410_inv;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire \multiplexer_state_FSM_FFd2-In ;
  wire \multiplexer_state_FSM_FFd1-In_2764 ;
  wire multiplexer_state_FSM_FFd3_2765;
  wire multiplexer_state_FSM_FFd2_2766;
  wire multiplexer_state_FSM_FFd1_2767;
  wire user_btn1_inv;
  wire _n5856_inv;
  wire Mcount_waittimer1_count;
  wire Mcount_waittimer1_count1;
  wire Mcount_waittimer1_count2;
  wire Mcount_waittimer1_count3;
  wire Mcount_waittimer1_count4;
  wire Mcount_waittimer1_count5;
  wire Mcount_waittimer1_count6;
  wire Mcount_waittimer1_count7;
  wire Mcount_waittimer1_count8;
  wire Mcount_waittimer1_count9;
  wire Mcount_waittimer1_count10;
  wire Mcount_waittimer1_count11;
  wire Mcount_waittimer1_count12;
  wire Mcount_waittimer1_count13;
  wire Mcount_waittimer1_count14;
  wire Mcount_waittimer1_count15;
  wire Mcount_waittimer1_count16;
  wire Mcount_waittimer1_count17;
  wire Mcount_waittimer1_count18;
  wire Mcount_waittimer1_count19;
  wire user_btn0_inv;
  wire _n5853_inv;
  wire Mcount_waittimer0_count;
  wire Mcount_waittimer0_count1;
  wire Mcount_waittimer0_count2;
  wire Mcount_waittimer0_count3;
  wire Mcount_waittimer0_count4;
  wire Mcount_waittimer0_count5;
  wire Mcount_waittimer0_count6;
  wire Mcount_waittimer0_count7;
  wire Mcount_waittimer0_count8;
  wire Mcount_waittimer0_count9;
  wire Mcount_waittimer0_count10;
  wire Mcount_waittimer0_count11;
  wire Mcount_waittimer0_count12;
  wire Mcount_waittimer0_count13;
  wire Mcount_waittimer0_count14;
  wire Mcount_waittimer0_count15;
  wire Mcount_waittimer0_count16;
  wire Mcount_waittimer0_count17;
  wire Mcount_waittimer0_count18;
  wire Mcount_waittimer0_count19;
  wire user_btn4_inv;
  wire _n5865_inv;
  wire Mcount_waittimer4_count;
  wire Mcount_waittimer4_count1;
  wire Mcount_waittimer4_count2;
  wire Mcount_waittimer4_count3;
  wire Mcount_waittimer4_count4;
  wire Mcount_waittimer4_count5;
  wire Mcount_waittimer4_count6;
  wire Mcount_waittimer4_count7;
  wire Mcount_waittimer4_count8;
  wire Mcount_waittimer4_count9;
  wire Mcount_waittimer4_count10;
  wire Mcount_waittimer4_count11;
  wire Mcount_waittimer4_count12;
  wire Mcount_waittimer4_count13;
  wire Mcount_waittimer4_count14;
  wire Mcount_waittimer4_count15;
  wire Mcount_waittimer4_count16;
  wire Mcount_waittimer4_count17;
  wire Mcount_waittimer4_count18;
  wire Mcount_waittimer4_count19;
  wire user_btn2_inv;
  wire _n5859_inv;
  wire Mcount_waittimer2_count;
  wire Mcount_waittimer2_count1;
  wire Mcount_waittimer2_count2;
  wire Mcount_waittimer2_count3;
  wire Mcount_waittimer2_count4;
  wire Mcount_waittimer2_count5;
  wire Mcount_waittimer2_count6;
  wire Mcount_waittimer2_count7;
  wire Mcount_waittimer2_count8;
  wire Mcount_waittimer2_count9;
  wire Mcount_waittimer2_count10;
  wire Mcount_waittimer2_count11;
  wire Mcount_waittimer2_count12;
  wire Mcount_waittimer2_count13;
  wire Mcount_waittimer2_count14;
  wire Mcount_waittimer2_count15;
  wire Mcount_waittimer2_count16;
  wire Mcount_waittimer2_count17;
  wire Mcount_waittimer2_count18;
  wire Mcount_waittimer2_count19;
  wire user_btn3_inv;
  wire _n5862_inv;
  wire Mcount_waittimer3_count;
  wire Mcount_waittimer3_count1;
  wire Mcount_waittimer3_count2;
  wire Mcount_waittimer3_count3;
  wire Mcount_waittimer3_count4;
  wire Mcount_waittimer3_count5;
  wire Mcount_waittimer3_count6;
  wire Mcount_waittimer3_count7;
  wire Mcount_waittimer3_count8;
  wire Mcount_waittimer3_count9;
  wire Mcount_waittimer3_count10;
  wire Mcount_waittimer3_count11;
  wire Mcount_waittimer3_count12;
  wire Mcount_waittimer3_count13;
  wire Mcount_waittimer3_count14;
  wire Mcount_waittimer3_count15;
  wire Mcount_waittimer3_count16;
  wire Mcount_waittimer3_count17;
  wire Mcount_waittimer3_count18;
  wire Mcount_waittimer3_count19;
  wire n1247_inv_3073;
  wire Result;
  wire _n5395_inv;
  wire \Result<0>1 ;
  wire \Result<1>1 ;
  wire \Result<2>1 ;
  wire \Result<3>1 ;
  wire \Result<4>1 ;
  wire \Result<5>1 ;
  wire \Result<6>1 ;
  wire \Result<7>1 ;
  wire \Result<8>1 ;
  wire \Result<9>1 ;
  wire \Result<10>1 ;
  wire Mcount_basesoc_sdram_timer_count;
  wire Mcount_basesoc_sdram_timer_count1;
  wire Mcount_basesoc_sdram_timer_count2;
  wire Mcount_basesoc_sdram_timer_count3;
  wire Mcount_basesoc_sdram_timer_count4;
  wire Mcount_basesoc_sdram_timer_count5;
  wire Mcount_basesoc_sdram_timer_count6;
  wire Mcount_basesoc_sdram_timer_count7;
  wire Mcount_basesoc_sdram_timer_count8;
  wire Mcount_basesoc_sdram_timer_count9;
  wire _n5418_inv;
  wire Mcount_basesoc_uart_phy_rx_bitcount;
  wire Mcount_basesoc_uart_phy_rx_bitcount1;
  wire Mcount_basesoc_uart_phy_rx_bitcount2;
  wire Mcount_basesoc_uart_phy_rx_bitcount3;
  wire _n5401_inv;
  wire Mcount_basesoc_counter;
  wire Mcount_basesoc_counter1;
  wire _n5413_inv;
  wire Mcount_basesoc_uart_phy_tx_bitcount;
  wire Mcount_basesoc_uart_phy_tx_bitcount1;
  wire Mcount_basesoc_uart_phy_tx_bitcount2;
  wire Mcount_basesoc_uart_phy_tx_bitcount3;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2 ;
  wire \Result<3>2 ;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire _n5446_inv;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire \Result<4>2 ;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire _n5453_inv;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire \Result<4>3 ;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire \Result<3>8 ;
  wire \Result<4>4 ;
  wire \Result<5>2 ;
  wire \Result<6>2_3197 ;
  wire \Result<0>9 ;
  wire \Result<1>9 ;
  wire \Result<2>9 ;
  wire \ddrphy_bitslip_cnt[3]_GND_1_o_equal_1146_o_inv ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire _n5493_inv;
  wire \Result<0>13 ;
  wire \Result<1>13 ;
  wire \Result<2>13 ;
  wire \Result<3>10 ;
  wire _n5498_inv;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count2;
  wire _n5514_inv;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count2;
  wire \Result<0>14 ;
  wire \Result<1>14 ;
  wire \Result<2>14 ;
  wire _n5509_inv;
  wire \Result<0>15 ;
  wire \Result<1>15 ;
  wire \Result<2>15 ;
  wire \Result<3>11 ;
  wire _n5525_inv;
  wire \Result<0>16 ;
  wire \Result<1>16 ;
  wire \Result<2>16 ;
  wire \Result<3>12 ;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire \Result<0>18 ;
  wire \Result<1>18 ;
  wire \Result<2>18 ;
  wire \Result<0>19 ;
  wire \Result<1>19 ;
  wire \Result<2>19 ;
  wire _n5530_inv;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count2;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire _n5546_inv;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count2;
  wire _n5541_inv;
  wire \Result<0>21 ;
  wire \Result<1>21 ;
  wire \Result<2>21_3257 ;
  wire \Result<3>13 ;
  wire _n5554_inv;
  wire \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ;
  wire Mcount_basesoc_sdram_bandwidth_nreads;
  wire Mcount_basesoc_sdram_bandwidth_nreads1;
  wire Mcount_basesoc_sdram_bandwidth_nreads2;
  wire Mcount_basesoc_sdram_bandwidth_nreads3;
  wire Mcount_basesoc_sdram_bandwidth_nreads4;
  wire Mcount_basesoc_sdram_bandwidth_nreads5;
  wire Mcount_basesoc_sdram_bandwidth_nreads6;
  wire Mcount_basesoc_sdram_bandwidth_nreads7;
  wire Mcount_basesoc_sdram_bandwidth_nreads8;
  wire Mcount_basesoc_sdram_bandwidth_nreads9;
  wire Mcount_basesoc_sdram_bandwidth_nreads10;
  wire Mcount_basesoc_sdram_bandwidth_nreads11;
  wire Mcount_basesoc_sdram_bandwidth_nreads12;
  wire Mcount_basesoc_sdram_bandwidth_nreads13;
  wire Mcount_basesoc_sdram_bandwidth_nreads14;
  wire Mcount_basesoc_sdram_bandwidth_nreads15;
  wire Mcount_basesoc_sdram_bandwidth_nreads16;
  wire Mcount_basesoc_sdram_bandwidth_nreads17;
  wire Mcount_basesoc_sdram_bandwidth_nreads18;
  wire Mcount_basesoc_sdram_bandwidth_nreads19;
  wire Mcount_basesoc_sdram_bandwidth_nreads20;
  wire Mcount_basesoc_sdram_bandwidth_nreads21;
  wire Mcount_basesoc_sdram_bandwidth_nreads22;
  wire Mcount_basesoc_sdram_bandwidth_nreads23;
  wire _n5560_inv;
  wire Mcount_basesoc_sdram_bandwidth_nwrites;
  wire Mcount_basesoc_sdram_bandwidth_nwrites1;
  wire Mcount_basesoc_sdram_bandwidth_nwrites2;
  wire Mcount_basesoc_sdram_bandwidth_nwrites3;
  wire Mcount_basesoc_sdram_bandwidth_nwrites4;
  wire Mcount_basesoc_sdram_bandwidth_nwrites5;
  wire Mcount_basesoc_sdram_bandwidth_nwrites6;
  wire Mcount_basesoc_sdram_bandwidth_nwrites7;
  wire Mcount_basesoc_sdram_bandwidth_nwrites8;
  wire Mcount_basesoc_sdram_bandwidth_nwrites9;
  wire Mcount_basesoc_sdram_bandwidth_nwrites10;
  wire Mcount_basesoc_sdram_bandwidth_nwrites11;
  wire Mcount_basesoc_sdram_bandwidth_nwrites12;
  wire Mcount_basesoc_sdram_bandwidth_nwrites13;
  wire Mcount_basesoc_sdram_bandwidth_nwrites14;
  wire Mcount_basesoc_sdram_bandwidth_nwrites15;
  wire Mcount_basesoc_sdram_bandwidth_nwrites16;
  wire Mcount_basesoc_sdram_bandwidth_nwrites17;
  wire Mcount_basesoc_sdram_bandwidth_nwrites18;
  wire Mcount_basesoc_sdram_bandwidth_nwrites19;
  wire Mcount_basesoc_sdram_bandwidth_nwrites20;
  wire Mcount_basesoc_sdram_bandwidth_nwrites21;
  wire Mcount_basesoc_sdram_bandwidth_nwrites22;
  wire Mcount_basesoc_sdram_bandwidth_nwrites23;
  wire basesoc_wait_inv;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire basesoc_sdram_max_time0_inv;
  wire basesoc_sdram_choose_req_want_reads_inv;
  wire \Result<2>22 ;
  wire \Result<3>14 ;
  wire \Result<4>5 ;
  wire basesoc_sdram_max_time1_inv;
  wire basesoc_sdram_choose_req_want_writes_inv;
  wire \Result<2>23 ;
  wire \Result<3>15 ;
  wire write_ctrl_3475;
  wire write_ctrl1_3476;
  wire write_ctrl2_3477;
  wire write_ctrl3_3478;
  wire write_ctrl4_3479;
  wire write_ctrl5_3480;
  wire write_ctrl6_3481;
  wire write_ctrl7_3482;
  wire write_ctrl8_3483;
  wire write_ctrl9_3484;
  wire write_ctrl10_3485;
  wire write_ctrl11_3486;
  wire write_ctrl12_3487;
  wire write_ctrl13_3488;
  wire write_ctrl14_3489;
  wire write_ctrl15_3490;
  wire write_ctrl16_3491;
  wire write_ctrl17_3492;
  wire write_ctrl18_3493;
  wire write_ctrl19_3494;
  wire write_ctrl20_3495;
  wire write_ctrl21_3496;
  wire write_ctrl22_3497;
  wire write_ctrl23_3498;
  wire write_ctrl24_3499;
  wire write_ctrl25_3500;
  wire write_ctrl26_3501;
  wire write_ctrl27_3502;
  wire write_ctrl28_3503;
  wire write_ctrl29_3504;
  wire write_ctrl30_3505;
  wire write_ctrl31_3506;
  wire N10;
  wire N11;
  wire N12;
  wire N13;
  wire N14;
  wire N15;
  wire N16;
  wire N17;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N74;
  wire N75;
  wire N76;
  wire N77;
  wire N78;
  wire N79;
  wire N80;
  wire N81;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N138;
  wire N139;
  wire N140;
  wire N141;
  wire N142;
  wire N143;
  wire N144;
  wire N145;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N202;
  wire N203;
  wire N204;
  wire N205;
  wire N206;
  wire N207;
  wire N208;
  wire N209;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N266;
  wire N267;
  wire N268;
  wire N269;
  wire N270;
  wire N271;
  wire N272;
  wire N273;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N330;
  wire N331;
  wire N332;
  wire N333;
  wire N334;
  wire N335;
  wire N336;
  wire N337;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N394;
  wire N395;
  wire N396;
  wire N397;
  wire N398;
  wire N399;
  wire N400;
  wire N401;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N458;
  wire N459;
  wire N460;
  wire N461;
  wire N462;
  wire N463;
  wire N464;
  wire N465;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire inst_LPM_FF_2_3763;
  wire inst_LPM_FF_1_3764;
  wire inst_LPM_FF_0_3765;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In ;
  wire cache_state_FSM_FFd3_3769;
  wire cache_state_FSM_FFd2_3770;
  wire \litedramwishbone2native_state_FSM_FFd4-In ;
  wire \litedramwishbone2native_state_FSM_FFd3-In ;
  wire \litedramwishbone2native_state_FSM_FFd2-In ;
  wire \litedramwishbone2native_state_FSM_FFd1-In ;
  wire litedramwishbone2native_state_FSM_FFd4_3775;
  wire write_ctrl32_3776;
  wire write_ctrl33_3777;
  wire write_ctrl34_3778;
  wire write_ctrl35_3779;
  wire write_ctrl36_3780;
  wire write_ctrl37_3781;
  wire write_ctrl38_3782;
  wire write_ctrl39_3783;
  wire write_ctrl40_3784;
  wire write_ctrl41_3785;
  wire write_ctrl42_3786;
  wire write_ctrl43_3787;
  wire write_ctrl44_3788;
  wire write_ctrl45_3789;
  wire write_ctrl46_3790;
  wire write_ctrl47_3791;
  wire N527;
  wire N528;
  wire N529;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N591;
  wire N592;
  wire N593;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N655;
  wire N656;
  wire N657;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N719;
  wire N720;
  wire N721;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire \bankmachine1_state_FSM_FFd3-In_3920 ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire \bankmachine1_state_FSM_FFd1-In ;
  wire \bankmachine0_state_FSM_FFd3-In_3923 ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire \bankmachine0_state_FSM_FFd1-In ;
  wire \bankmachine2_state_FSM_FFd3-In_3926 ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire \bankmachine2_state_FSM_FFd1-In ;
  wire \bankmachine3_state_FSM_FFd3-In_3929 ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire \bankmachine3_state_FSM_FFd1-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<0>_3936 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<1>_3937 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<1>_3938 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<2>_3939 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<2>_3940 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<3>_3941 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<3>_3942 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<4>_3943 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<4>_3944 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<5>_3945 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<5>_3946 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<6>_3947 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<6>_3948 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<7>_3949 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<7>_3950 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<8>_3951 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<8>_3952 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<9>_3953 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<9>_3954 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<10>_3955 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<10>_3956 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<11>_3957 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<11>_3958 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<12>_3959 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<12>_3960 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<13>_3961 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<13>_3962 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<14>_3963 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<14>_3964 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<15>_3965 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<15>_3966 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<16>_3967 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<16>_3968 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<17>_3969 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<17>_3970 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<18>_3971 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<18>_3972 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<19>_3973 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<19>_3974 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<20>_3975 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<20>_3976 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<21>_3977 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<21>_3978 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<22>_3979 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<22>_3980 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<23>_3981 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<23>_3982 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<24>_3983 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<24>_3984 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<25>_3985 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<25>_3986 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<26>_3987 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<26>_3988 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<27>_3989 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<27>_3990 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<28>_3991 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<28>_3992 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<29>_3993 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<29>_3994 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<30>_3995 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<31>_3996 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<0>_4046 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<0>_4047 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<1>_4048 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<1>_4049 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<2>_4050 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<2>_4051 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<3>_4052 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<3>_4053 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<4>_4054 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<0>_4055 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<0>_4056 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<1>_4057 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<1>_4058 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<2>_4059 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<2>_4060 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<3>_4061 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<3>_4062 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<4>_4063 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<0>_4064 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<0>_4065 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<1>_4066 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<1>_4067 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<2>_4068 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<2>_4069 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<3>_4070 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<3>_4071 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<4>_4072 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<0>_4073 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<0>_4074 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<1>_4075 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<1>_4076 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<2>_4077 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<2>_4078 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<3>_4079 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<3>_4080 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<4>_4081 ;
  wire \Madd_n3901_cy<23>_FRB_4234 ;
  wire inst_LPM_MUX2_4_4339;
  wire inst_LPM_MUX2_3_4340;
  wire inst_LPM_MUX_4_4341;
  wire inst_LPM_MUX_3_4342;
  wire inst_LPM_MUX1_4_4343;
  wire inst_LPM_MUX1_3_4344;
  wire inst_LPM_MUX5_4_4345;
  wire inst_LPM_MUX5_3_4346;
  wire inst_LPM_MUX3_4_4347;
  wire inst_LPM_MUX3_3_4348;
  wire inst_LPM_MUX4_4_4349;
  wire inst_LPM_MUX4_3_4350;
  wire inst_LPM_MUX6_4_4351;
  wire inst_LPM_MUX6_3_4352;
  wire inst_LPM_MUX7_4_4353;
  wire inst_LPM_MUX7_3_4354;
  wire inst_LPM_MUX8_4_4355;
  wire inst_LPM_MUX8_3_4356;
  wire inst_LPM_MUX9_4_4357;
  wire inst_LPM_MUX9_3_4358;
  wire inst_LPM_MUX12_4_4359;
  wire inst_LPM_MUX12_3_4360;
  wire inst_LPM_MUX10_4_4361;
  wire inst_LPM_MUX10_3_4362;
  wire inst_LPM_MUX11_4_4363;
  wire inst_LPM_MUX11_3_4364;
  wire inst_LPM_MUX15_4_4365;
  wire inst_LPM_MUX15_3_4366;
  wire inst_LPM_MUX13_4_4367;
  wire inst_LPM_MUX13_3_4368;
  wire inst_LPM_MUX14_4_4369;
  wire inst_LPM_MUX14_3_4370;
  wire inst_LPM_MUX18_4_4371;
  wire inst_LPM_MUX18_3_4372;
  wire inst_LPM_MUX16_4_4373;
  wire inst_LPM_MUX16_3_4374;
  wire inst_LPM_MUX17_4_4375;
  wire inst_LPM_MUX17_3_4376;
  wire inst_LPM_MUX19_4_4377;
  wire inst_LPM_MUX19_3_4378;
  wire inst_LPM_MUX20_4_4379;
  wire inst_LPM_MUX20_3_4380;
  wire inst_LPM_MUX21_4_4381;
  wire inst_LPM_MUX21_3_4382;
  wire inst_LPM_MUX22_4_4383;
  wire inst_LPM_MUX22_3_4384;
  wire inst_LPM_MUX25_4_4385;
  wire inst_LPM_MUX25_3_4386;
  wire inst_LPM_MUX23_4_4387;
  wire inst_LPM_MUX23_3_4388;
  wire inst_LPM_MUX24_4_4389;
  wire inst_LPM_MUX24_3_4390;
  wire inst_LPM_MUX28_4_4391;
  wire inst_LPM_MUX28_3_4392;
  wire inst_LPM_MUX26_4_4393;
  wire inst_LPM_MUX26_3_4394;
  wire inst_LPM_MUX27_4_4395;
  wire inst_LPM_MUX27_3_4396;
  wire inst_LPM_MUX31_4_4397;
  wire inst_LPM_MUX31_3_4398;
  wire inst_LPM_MUX29_4_4399;
  wire inst_LPM_MUX29_3_4400;
  wire inst_LPM_MUX30_4_4401;
  wire inst_LPM_MUX30_3_4402;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<0>_4403 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<0>_4404 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<1>_4405 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<1>_4406 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<2>_4407 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<2>_4408 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<3>_4409 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<3>_4410 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<4>_4411 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<4>_4412 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<5>_4413 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<5>_4414 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<6>_4415 ;
  wire Mmux_GND_1_o_GND_1_o_MUX_356_o11;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o1;
  wire waittimer3_done;
  wire waittimer2_done;
  wire waittimer1_done;
  wire waittimer0_done;
  wire waittimer4_done;
  wire basesoc_csrbankarray_csrbank0_sel;
  wire basesoc_timer0_zero_trigger_INV_214_o;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT211 ;
  wire basesoc_csrbankarray_csrbank7_sel;
  wire _n67911_4427;
  wire _n67821_4428;
  wire basesoc_csrbankarray_csrbank1_sel;
  wire basesoc_csrbankarray_csrbank5_sel;
  wire basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT312_4432 ;
  wire _n6881;
  wire _n6860;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT611_4435 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT311 ;
  wire _n6824;
  wire _n68061_4438;
  wire _n67851_4439;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT711_4440 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT121 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT811 ;
  wire _n6785;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT211_4444 ;
  wire basesoc_csrbankarray_csrbank2_sel;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT312 ;
  wire _n6839;
  wire _n6857;
  wire _n6818;
  wire _n6875;
  wire _n6809;
  wire _n6800;
  wire _n68391_4453;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT701 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT311 ;
  wire basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o;
  wire \basesoc_csrbankarray_csrbank1_sel<13>1_4457 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT182 ;
  wire _n6797;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT162 ;
  wire _n6815;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT142 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT110 ;
  wire _n6869;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT132 ;
  wire _n6872;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT131 ;
  wire _n6791;
  wire _n6812;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT152 ;
  wire _n6806;
  wire _n6803;
  wire _n6830;
  wire _n6854;
  wire _n6851;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT181 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT302 ;
  wire _n6836;
  wire _n6833;
  wire _n6827;
  wire _n6821;
  wire _n6794;
  wire _n6788;
  wire _n6782;
  wire _n6779;
  wire basesoc_csrbankarray_csrbank3_sel;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT431 ;
  wire _n6866;
  wire _n6878;
  wire _n6863;
  wire n0075;
  wire basesoc_csrbankarray_csrbank6_sel;
  wire n0055;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out5;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out3;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out6;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out4;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out7 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out2 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out10;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out10;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out10;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out10;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out10 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out10 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out9;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out9;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out9;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out9;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out9 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out9 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out8;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out8;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out8;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out8;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out8 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out8 ;
  wire Mmux_basesoc_data_port_dat_w1012;
  wire \bankmachine0_state<2>_mmx_out1 ;
  wire \bankmachine2_state<2>_mmx_out1 ;
  wire \bankmachine1_state<2>_mmx_out1 ;
  wire \bankmachine3_state<2>_mmx_out1 ;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_545_o_4527;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_we_AND_543_o_4528;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_ras_AND_537_o_4529;
  wire \bankmachine0_state<2>_mmx_out ;
  wire \bankmachine2_state<2>_mmx_out ;
  wire \bankmachine1_state<2>_mmx_out ;
  wire \bankmachine3_state<2>_mmx_out ;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_539_o_4534;
  wire basesoc_sdram_cmd_valid_mmx_out3;
  wire _n4129;
  wire basesoc_sdram_cmd_valid_mmx_out2;
  wire basesoc_sdram_cmd_valid_mmx_out1;
  wire _n4145;
  wire _n4210;
  wire basesoc_sdram_bankmachine0_cmd_ready;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o6;
  wire basesoc_sdram_cmd_valid;
  wire basesoc_sdram_bankmachine3_cmd_ready;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out5 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out6;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out5;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out6;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out6 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out6;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out4 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out5;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out4;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out5;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out5 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out4;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out3 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out4;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out3;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out3;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out4 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out3;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out2 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out2;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out2;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out2;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out3 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out2;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out12 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out12;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out12;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out12;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out12 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out12;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out11 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out11;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out11;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out11;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out11 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out11;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out1 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out1;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out1;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out1;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out1 ;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out1;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out;
  wire basesoc_sdram_bankmachine3_auto_precharge;
  wire \n0574<3>1 ;
  wire \spiflash_counter[8]_GND_1_o_equal_1134_o ;
  wire \Madd_spiflash_counter[8]_GND_1_o_add_1140_OUT_cy<5> ;
  wire \spiflash_counter[8]_PWR_1_o_equal_1139_o ;
  wire \spiflash_counter[8]_GND_1_o_equal_1133_o<8>1_4599 ;
  wire \spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ;
  wire \spiflash_counter[8]_GND_1_o_equal_1133_o ;
  wire \spiflash_i[1]_PWR_1_o_equal_1128_o ;
  wire mux12011_4603;
  wire basesoc_done;
  wire basesoc_shared_ack;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o;
  wire basesoc_write_from_slave;
  wire basesoc_ack;
  wire basesoc_port_cmd_ready4_4609;
  wire basesoc_port_cmd_ready;
  wire basesoc_sdram_bankmachine2_req_lock;
  wire basesoc_sdram_bankmachine3_req_lock;
  wire \n0406<3>1 ;
  wire basesoc_sdram_bankmachine1_cmd_ready;
  wire basesoc_sdram_bankmachine1_auto_precharge;
  wire basesoc_sdram_bankmachine2_auto_precharge;
  wire basesoc_sdram_bankmachine2_cmd_ready;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o1_4618;
  wire basesoc_sdram_choose_cmd_ce;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_4620 ;
  wire rhs_array_muxed0;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ;
  wire _n4138;
  wire _n4464;
  wire _n4222;
  wire _n4218;
  wire basesoc_sdram_max_time1;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_write;
  wire \multiplexer_state_FSM_FFd1-In1_4630 ;
  wire basesoc_sdram_write_available_4631;
  wire basesoc_sdram_read_available_4632;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine1_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read;
  wire basesoc_sdram_cmd_valid_mmx_out4;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine3_cmd_valid;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4640 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ;
  wire basesoc_sdram_choose_req_ce;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_write;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_137_o;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_139_o;
  wire basesoc_sdram_bankmachine0_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_293_o1_4647;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_292_o1_4648;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ;
  wire basesoc_sdram_bankmachine2_cmd_valid;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_read;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out6 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out7;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out7;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out7;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out7 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out7;
  wire basesoc_sdram_bankmachine0_auto_precharge;
  wire \n0321<3>1 ;
  wire basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o;
  wire GND_1_o_GND_1_o_MUX_367_o1;
  wire \lm32_cpu/Mmux_x_result272_4663 ;
  wire \lm32_cpu/Mmux_x_result113 ;
  wire \lm32_cpu/Mmux_x_result262 ;
  wire \lm32_cpu/adder_op_x_4820 ;
  wire \lm32_cpu/m_result_sel_compare_m_mmx_out ;
  wire \lm32_cpu/Result<31>_FRB_4907 ;
  wire \lm32_cpu/Result<30>_FRB_4908 ;
  wire \lm32_cpu/Result<29>_FRB_4909 ;
  wire \lm32_cpu/Result<28>_FRB_4910 ;
  wire \lm32_cpu/Result<27>_FRB_4911 ;
  wire \lm32_cpu/Result<26>_FRB_4912 ;
  wire \lm32_cpu/Result<25>_FRB_4913 ;
  wire \lm32_cpu/Result<24>_FRB_4914 ;
  wire \lm32_cpu/Result<23>_FRB_4915 ;
  wire \lm32_cpu/Result<22>_FRB_4916 ;
  wire \lm32_cpu/Result<21>_FRB_4917 ;
  wire \lm32_cpu/Result<20>_FRB_4918 ;
  wire \lm32_cpu/Result<19>_FRB_4919 ;
  wire \lm32_cpu/Result<18>_FRB_4920 ;
  wire \lm32_cpu/Result<17>_FRB_4921 ;
  wire \lm32_cpu/Result<16>_FRB_4922 ;
  wire \lm32_cpu/Result<15>_FRB_4923 ;
  wire \lm32_cpu/Result<14>_FRB_4924 ;
  wire \lm32_cpu/Result<13>_FRB_4925 ;
  wire \lm32_cpu/Result<12>_FRB_4926 ;
  wire \lm32_cpu/Result<11>_FRB_4927 ;
  wire \lm32_cpu/Result<10>_FRB_4928 ;
  wire \lm32_cpu/Result<9>_FRB_4929 ;
  wire \lm32_cpu/Result<8>_FRB_4930 ;
  wire \lm32_cpu/Result<7>_FRB_4931 ;
  wire \lm32_cpu/Result<6>_FRB_4932 ;
  wire \lm32_cpu/Result<5>_FRB_4933 ;
  wire \lm32_cpu/Result<4>_FRB_4934 ;
  wire \lm32_cpu/Result<3>_FRB_4935 ;
  wire \lm32_cpu/Result<2>_FRB_4936 ;
  wire \lm32_cpu/Result<1>_FRB_4937 ;
  wire \lm32_cpu/Result<0>_FRB_4938 ;
  wire \lm32_cpu/_n0657_inv ;
  wire \lm32_cpu/stall_a ;
  wire \lm32_cpu/branch_taken_m_5006 ;
  wire \lm32_cpu/csr_x[2]_PWR_11_o_equal_186_o ;
  wire \lm32_cpu/condition_met_x ;
  wire \lm32_cpu/raw_m_0 ;
  wire \lm32_cpu/GND_3_o_valid_m_MUX_1650_o ;
  wire \lm32_cpu/raw_x_1_5043 ;
  wire \lm32_cpu/raw_x_0_5044 ;
  wire \lm32_cpu/raw_w_1 ;
  wire \lm32_cpu/raw_w_0 ;
  wire \lm32_cpu/exception_x_stall_x_AND_1797_o ;
  wire \lm32_cpu/stall_x ;
  wire \lm32_cpu/branch_predict_taken_d ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> ;
  wire \lm32_cpu/modulus_q_d_5080 ;
  wire \lm32_cpu/adder_op_d_INV_366_o ;
  wire \lm32_cpu/store_q_m ;
  wire \lm32_cpu/load_q_m ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> ;
  wire \lm32_cpu/branch_m_exception_m_OR_475_o ;
  wire \lm32_cpu/branch_mispredict_taken_m ;
  wire \lm32_cpu/csr_write_enable_k_q_x ;
  wire \lm32_cpu/eret_k_q_x ;
  wire \lm32_cpu/load_q_x ;
  wire \lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<0> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<1> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<2> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<3> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<4> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> ;
  wire \lm32_cpu/cmp_zero ;
  wire \lm32_cpu/adder_result_x[0] ;
  wire \lm32_cpu/adder_result_x[1] ;
  wire \lm32_cpu/adder_result_x[2] ;
  wire \lm32_cpu/adder_result_x[3] ;
  wire \lm32_cpu/adder_result_x[4] ;
  wire \lm32_cpu/adder_result_x[5] ;
  wire \lm32_cpu/adder_result_x[6] ;
  wire \lm32_cpu/adder_result_x[7] ;
  wire \lm32_cpu/adder_result_x[8] ;
  wire \lm32_cpu/adder_result_x[9] ;
  wire \lm32_cpu/adder_result_x[10] ;
  wire \lm32_cpu/adder_result_x[11] ;
  wire \lm32_cpu/adder_result_x[31] ;
  wire \lm32_cpu/write_enable_q_x ;
  wire \lm32_cpu/iflush_5297 ;
  wire \lm32_cpu/reg_write_enable_q_w ;
  wire \lm32_cpu/exception_q_w ;
  wire \lm32_cpu/exception_x ;
  wire \lm32_cpu/kill_x ;
  wire \lm32_cpu/kill_f ;
  wire \lm32_cpu/kill_d ;
  wire \lm32_cpu/stall_m ;
  wire \lm32_cpu/csr_write_enable_d ;
  wire \lm32_cpu/eret_d ;
  wire \lm32_cpu/scall_d ;
  wire \lm32_cpu/bi_unconditional ;
  wire \lm32_cpu/bi_conditional ;
  wire \lm32_cpu/branch_reg_d ;
  wire \lm32_cpu/adder_op_d ;
  wire \lm32_cpu/store_d ;
  wire \lm32_cpu/load_d ;
  wire \lm32_cpu/write_enable_d ;
  wire \lm32_cpu/read_enable_1_d ;
  wire \lm32_cpu/read_enable_0_d ;
  wire \lm32_cpu/x_bypass_enable_d ;
  wire \lm32_cpu/x_result_sel_add_d ;
  wire \lm32_cpu/x_result_sel_sext_d ;
  wire \lm32_cpu/x_result_sel_mc_arith_d ;
  wire \lm32_cpu/x_result_sel_csr_d ;
  wire \lm32_cpu/d_result_sel_0_d ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<0> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<1> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<2> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<3> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<4> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<5> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<6> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<7> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<8> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<9> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<10> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<11> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<12> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<13> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<14> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<15> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<16> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<17> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<18> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<19> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<20> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<21> ;
  wire \lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<22> ;
  wire \lm32_cpu/write_enable_m_5469 ;
  wire \lm32_cpu/valid_f_5470 ;
  wire \lm32_cpu/dflush_m_5471 ;
  wire \lm32_cpu/condition_met_m_5472 ;
  wire \lm32_cpu/store_m_5478 ;
  wire \lm32_cpu/load_m_5479 ;
  wire \lm32_cpu/exception_m_5480 ;
  wire \lm32_cpu/branch_predict_taken_m_5481 ;
  wire \lm32_cpu/branch_predict_m_5482 ;
  wire \lm32_cpu/branch_m_5483 ;
  wire \lm32_cpu/m_bypass_enable_m_5484 ;
  wire \lm32_cpu/w_result_sel_mul_m ;
  wire \lm32_cpu/w_result_sel_load_m ;
  wire \lm32_cpu/m_result_sel_shift_m_5487 ;
  wire \lm32_cpu/m_result_sel_compare_m_5488 ;
  wire \lm32_cpu/csr_write_enable_x_5551 ;
  wire \lm32_cpu/eret_x_5552 ;
  wire \lm32_cpu/scall_x_5553 ;
  wire \lm32_cpu/branch_predict_taken_x_5557 ;
  wire \lm32_cpu/branch_predict_x ;
  wire \lm32_cpu/branch_x ;
  wire \lm32_cpu/direction_x_5560 ;
  wire \lm32_cpu/adder_op_x_n_5561 ;
  wire \lm32_cpu/store_x_5562 ;
  wire \lm32_cpu/load_x_5563 ;
  wire \lm32_cpu/write_enable_x_5572 ;
  wire \lm32_cpu/m_bypass_enable_x ;
  wire \lm32_cpu/x_bypass_enable_x_5574 ;
  wire \lm32_cpu/w_result_sel_mul_x ;
  wire \lm32_cpu/m_result_sel_shift_x ;
  wire \lm32_cpu/m_result_sel_compare_x ;
  wire \lm32_cpu/x_result_sel_add_x_5578 ;
  wire \lm32_cpu/x_result_sel_sext_x_5579 ;
  wire \lm32_cpu/x_result_sel_mc_arith_x_5580 ;
  wire \lm32_cpu/x_result_sel_csr_x_5581 ;
  wire \lm32_cpu/valid_m_5708 ;
  wire \lm32_cpu/valid_x_5709 ;
  wire \lm32_cpu/valid_d_5710 ;
  wire \lm32_cpu/exception_w_5734 ;
  wire \lm32_cpu/write_enable_w_5735 ;
  wire \lm32_cpu/w_result_sel_mul_w_5741 ;
  wire \lm32_cpu/w_result_sel_load_w_5742 ;
  wire \lm32_cpu/valid_w_5775 ;
  wire \lm32_cpu/mc_stall_request_x ;
  wire \lm32_cpu/mc_arithmetic/divide_by_zero_x_5809 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_5905 ;
  wire \lm32_cpu/load_store_unit/dcache/refilling_5906 ;
  wire \lm32_cpu/load_store_unit/dcache/restart_request_5907 ;
  wire \lm32_cpu/load_store_unit/dcache/refill_request_5908 ;
  wire \lm32_cpu/instruction_unit/icache/refilling_5909 ;
  wire \lm32_cpu/icache_refill_request ;
  wire \lm32_cpu/instruction_unit/icache/restart_request_5911 ;
  wire \lm32_cpu/interrupt_exception ;
  wire \lm32_cpu/interrupt_unit/_n0092_inv1 ;
  wire \lm32_cpu/interrupt_unit/_n0082_inv ;
  wire \lm32_cpu/interrupt_unit/eie_ie_MUX_1605_o ;
  wire \lm32_cpu/interrupt_unit/ie_6018 ;
  wire \lm32_cpu/interrupt_unit/eie_6019 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ;
  wire \lm32_cpu/instruction_unit/mux1013_6053 ;
  wire \lm32_cpu/instruction_unit/mux1015 ;
  wire \lm32_cpu/instruction_unit/mux1017 ;
  wire \lm32_cpu/instruction_unit/mux1011_6056 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_6057 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_6058 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_6059 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_6060 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_6061 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_6062 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_6063 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_6064 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_6065 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_6066 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_6067 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_6068 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_6069 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_6070 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_6071 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_6072 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_6073 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_6074 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_6075 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_6076 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_6077 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_6078 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_6079 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_6080 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_6081 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_6082 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_6083 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_6084 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_6085 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> ;
  wire \lm32_cpu/instruction_unit/_n0200_inv ;
  wire \lm32_cpu/instruction_unit/_n0206_inv ;
  wire \lm32_cpu/instruction_unit/_n0203_inv ;
  wire \lm32_cpu/instruction_unit/stall_m_inv ;
  wire \lm32_cpu/instruction_unit/stall_x_inv ;
  wire \lm32_cpu/instruction_unit/_n0213_inv ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<0> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<1> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<2> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<3> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<4> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<5> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<6> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<7> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<8> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<9> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<10> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<11> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<12> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<13> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<14> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<15> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<16> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<17> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<18> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<19> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<20> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<21> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<22> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<23> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<24> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<25> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<26> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<27> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<28> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<29> ;
  wire \lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> ;
  wire \lm32_cpu/instruction_unit/icache_read_enable_f ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<0> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<1> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<2> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<3> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<4> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<5> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<6> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<7> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<8> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<9> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<10> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<11> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<12> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<13> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<14> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<15> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<16> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<17> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<18> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<19> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<20> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<21> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<22> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<23> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<24> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<25> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<26> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<27> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<28> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<29> ;
  wire \lm32_cpu/instruction_unit/icache_refill_ready_6285 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 ;
  wire \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_6454 ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o ;
  wire \lm32_cpu/instruction_unit/icache/_n0121 ;
  wire \lm32_cpu/instruction_unit/icache/way_match ;
  wire \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_336_o ;
  wire \lm32_cpu/instruction_unit/icache/miss ;
  wire \lm32_cpu/instruction_unit/icache/enable ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<0> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<1> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<2> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<3> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<4> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<5> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<6> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<7> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<8> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<9> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<10> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<11> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<12> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<13> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<14> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<15> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<16> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<17> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<18> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<19> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<20> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> ;
  wire \lm32_cpu/load_store_unit/load_data_w<25>31 ;
  wire \lm32_cpu/load_store_unit/load_data_w<1>1_6551 ;
  wire \lm32_cpu/load_store_unit/load_data_w<17>2_6552 ;
  wire \lm32_cpu/load_store_unit/_n0299_inv ;
  wire \lm32_cpu/load_store_unit/_n0343_inv ;
  wire \lm32_cpu/load_store_unit/_n0361_inv ;
  wire \lm32_cpu/load_store_unit/_n0310_inv ;
  wire \lm32_cpu/load_store_unit/_n0269 ;
  wire \lm32_cpu/load_store_unit/GND_9_o_GND_9_o_MUX_1249_o ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> ;
  wire \lm32_cpu/load_store_unit/dcache_select_x ;
  wire \lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_687_o ;
  wire \lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_672_o ;
  wire \lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_690_o ;
  wire \lm32_cpu/load_store_unit/wb_select_m_6633 ;
  wire \lm32_cpu/load_store_unit/dcache_select_m_6634 ;
  wire \lm32_cpu/load_store_unit/sign_extend_m_6671 ;
  wire \lm32_cpu/load_store_unit/wb_load_complete_6672 ;
  wire \lm32_cpu/load_store_unit/sign_extend_w_6673 ;
  wire \lm32_cpu/load_store_unit/dcache_refill_ready_6708 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_643_o ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ;
  wire \lm32_cpu/load_store_unit/dcache/_n0149_inv ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_6893 ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o ;
  wire \lm32_cpu/load_store_unit/dcache/way_match ;
  wire \lm32_cpu/load_store_unit/dcache/way_tmem_we ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> ;
  wire \lm32_cpu/shifter/Sh791 ;
  wire \lm32_cpu/shifter/Sh781 ;
  wire \lm32_cpu/shifter/Sh771 ;
  wire \lm32_cpu/shifter/Sh761 ;
  wire \lm32_cpu/shifter/Sh711 ;
  wire \lm32_cpu/shifter/Sh701 ;
  wire \lm32_cpu/shifter/Sh710 ;
  wire \lm32_cpu/shifter/Sh691 ;
  wire \lm32_cpu/shifter/Sh681 ;
  wire \lm32_cpu/shifter/Sh51 ;
  wire \lm32_cpu/shifter/Sh32 ;
  wire \lm32_cpu/shifter/Sh271_6989 ;
  wire \lm32_cpu/shifter/Sh251_6990 ;
  wire \lm32_cpu/shifter/Sh231 ;
  wire \lm32_cpu/shifter/Sh211 ;
  wire \lm32_cpu/shifter/Sh191 ;
  wire \lm32_cpu/shifter/Sh171 ;
  wire \lm32_cpu/shifter/Sh1510 ;
  wire \lm32_cpu/shifter/Sh1310 ;
  wire \lm32_cpu/shifter/Sh112 ;
  wire \lm32_cpu/shifter/Sh102 ;
  wire \lm32_cpu/shifter/Sh111 ;
  wire \lm32_cpu/shifter/Sh831 ;
  wire \lm32_cpu/shifter/Sh821 ;
  wire \lm32_cpu/shifter/Sh811 ;
  wire \lm32_cpu/shifter/Sh801 ;
  wire \lm32_cpu/shifter/Sh751 ;
  wire \lm32_cpu/shifter/Sh741 ;
  wire \lm32_cpu/shifter/Sh731 ;
  wire \lm32_cpu/shifter/Sh721 ;
  wire \lm32_cpu/shifter/Sh671 ;
  wire \lm32_cpu/shifter/Sh661 ;
  wire \lm32_cpu/shifter/Sh651 ;
  wire \lm32_cpu/shifter/Sh641 ;
  wire \lm32_cpu/shifter/Sh281_7012 ;
  wire \lm32_cpu/shifter/Sh261_7013 ;
  wire \lm32_cpu/shifter/Sh241_7014 ;
  wire \lm32_cpu/shifter/Sh221 ;
  wire \lm32_cpu/shifter/Sh201 ;
  wire \lm32_cpu/shifter/Sh181 ;
  wire \lm32_cpu/shifter/Sh161 ;
  wire \lm32_cpu/shifter/Sh1410 ;
  wire \lm32_cpu/shifter/Sh121 ;
  wire \lm32_cpu/shifter/Sh101 ;
  wire \lm32_cpu/shifter/Sh810 ;
  wire \lm32_cpu/shifter/Sh61 ;
  wire \lm32_cpu/shifter/Sh41 ;
  wire \lm32_cpu/shifter/Sh210 ;
  wire \lm32_cpu/shifter/Sh110 ;
  wire \lm32_cpu/shifter/Sh159 ;
  wire \lm32_cpu/shifter/Sh158 ;
  wire \lm32_cpu/shifter/Sh157 ;
  wire \lm32_cpu/shifter/Sh156 ;
  wire \lm32_cpu/shifter/Sh155 ;
  wire \lm32_cpu/shifter/Sh154 ;
  wire \lm32_cpu/shifter/Sh153 ;
  wire \lm32_cpu/shifter/Sh152 ;
  wire \lm32_cpu/shifter/Sh151 ;
  wire \lm32_cpu/shifter/Sh150 ;
  wire \lm32_cpu/shifter/Sh149 ;
  wire \lm32_cpu/shifter/Sh148 ;
  wire \lm32_cpu/shifter/Sh147 ;
  wire \lm32_cpu/shifter/Sh146 ;
  wire \lm32_cpu/shifter/Sh145 ;
  wire \lm32_cpu/shifter/Sh144 ;
  wire \lm32_cpu/shifter/Sh143_7043 ;
  wire \lm32_cpu/shifter/Sh142_7044 ;
  wire \lm32_cpu/shifter/Sh141_7045 ;
  wire \lm32_cpu/shifter/Sh140_7046 ;
  wire \lm32_cpu/shifter/Sh139_7047 ;
  wire \lm32_cpu/shifter/Sh138_7048 ;
  wire \lm32_cpu/shifter/Sh137_7049 ;
  wire \lm32_cpu/shifter/Sh136 ;
  wire \lm32_cpu/shifter/Sh135 ;
  wire \lm32_cpu/shifter/Sh134 ;
  wire \lm32_cpu/shifter/Sh133 ;
  wire \lm32_cpu/shifter/Sh132 ;
  wire \lm32_cpu/shifter/Sh131_7055 ;
  wire \lm32_cpu/shifter/Sh130_7056 ;
  wire \lm32_cpu/shifter/Sh129_7057 ;
  wire \lm32_cpu/shifter/Sh128 ;
  wire \lm32_cpu/shifter/Sh100 ;
  wire \lm32_cpu/shifter/Sh88 ;
  wire \lm32_cpu/shifter/Sh87 ;
  wire \lm32_cpu/shifter/Sh86 ;
  wire \lm32_cpu/shifter/Sh85 ;
  wire \lm32_cpu/shifter/Sh84 ;
  wire \lm32_cpu/shifter/Sh31 ;
  wire \lm32_cpu/shifter/Sh30_7066 ;
  wire \lm32_cpu/shifter/Sh29 ;
  wire \lm32_cpu/shifter/Sh28 ;
  wire \lm32_cpu/shifter/Sh27 ;
  wire \lm32_cpu/shifter/Sh26 ;
  wire \lm32_cpu/shifter/Sh25 ;
  wire \lm32_cpu/shifter/Sh24 ;
  wire \lm32_cpu/shifter/direction_m_7105 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_16 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_15 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_14 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_13 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_12 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_11 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_10 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_9 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_8 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_7 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_6 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_5 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_4 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_3 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_2 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_1 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_0 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_16_7221 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_15_7222 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_14_7223 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_13_7224 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_12_7225 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_11_7226 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_10_7227 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_9_7228 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_8_7229 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_7_7230 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_6_7231 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_5_7232 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_4_7233 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_3_7234 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_2_7235 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_1_7236 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_0_7237 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles5 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles4 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles3 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles2 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles1 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd1-In ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In ;
  wire \lm32_cpu/mc_arithmetic/_n0155_inv ;
  wire \lm32_cpu/mc_arithmetic/_n0123 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ;
  wire \lm32_cpu/decoder/load1_7562 ;
  wire \lm32_cpu/decoder/Mmux_immediate103 ;
  wire \lm32_cpu/decoder/Mmux_immediate102_7564 ;
  wire \lm32_cpu/decoder/Mmux_write_idx21 ;
  wire \lm32_cpu/decoder/Mmux_immediate101 ;
  wire xilinxasyncresetsynchronizerimpl11_7567;
  wire xilinxasyncresetsynchronizerimpl12_7568;
  wire N0;
  wire \basesoc_csrcon_dat_r<3>1_7570 ;
  wire \basesoc_csrcon_dat_r<3>2_7571 ;
  wire N234;
  wire N42;
  wire N61;
  wire \basesoc_csrcon_dat_r<1>1_7575 ;
  wire \basesoc_csrcon_dat_r<1>2_7576 ;
  wire \waittimer3_done<19>1_7578 ;
  wire \waittimer3_done<19>2_7579 ;
  wire \waittimer2_done<19>1_7581 ;
  wire \waittimer2_done<19>2_7582 ;
  wire \waittimer1_done<19>1_7584 ;
  wire \waittimer1_done<19>2_7585 ;
  wire \waittimer0_done<19>1_7587 ;
  wire \waittimer0_done<19>2_7588 ;
  wire \waittimer4_done<19>1_7590 ;
  wire \waittimer4_done<19>2_7591 ;
  wire \basesoc_timer0_zero_trigger_INV_214_o<31>1_7593 ;
  wire \basesoc_timer0_zero_trigger_INV_214_o<31>2_7594 ;
  wire \basesoc_timer0_zero_trigger_INV_214_o<31>3_7595 ;
  wire \basesoc_timer0_zero_trigger_INV_214_o<31>4_7596 ;
  wire \basesoc_timer0_zero_trigger_INV_214_o<31>5_7597 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT13_7599 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT14_7600 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT15_7601 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT16_7602 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT81_7604 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT84 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT85_7606 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT71_7608 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT74 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT75_7610 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT61_7612 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT62_7613 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT63_7614 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT64_7615 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT65_7616 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT51_7618 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT52_7619 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT53_7620 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT54_7621 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT55_7622 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT41_7624 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT42_7625 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT43_7626 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT44_7627 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT45_7628 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT31_7630 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT32_7631 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT33_7632 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT34_7633 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT35_7634 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT21_7636 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT22_7637 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT23_7638 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT24_7639 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT25_7640 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT82 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT83_7642 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT72 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT73_7644 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT61_7646 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT62_7647 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT63_7648 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT51_7650 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT52_7651 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT53_7652 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT41_7654 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT42_7655 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT43_7656 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT31_7658 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT32_7659 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT33_7660 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT21_7662 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT22_7663 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT23_7664 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT13_7666 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT702_7667 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT703_7668 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT704_7669 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT705_7670 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT706_7671 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT707_7672 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT708_7673 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT709_7674 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7010_7675 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7011_7676 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7013 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT521 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT523 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT524_7680 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT527 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT528_7682 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT529_7683 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5210_7684 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5211_7685 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5212_7686 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5213_7687 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT611 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT613 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT614_7690 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT617 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT618_7692 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT619_7693 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6110_7694 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6111_7695 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6112_7696 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT421 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT423 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT426 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT427_7700 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT428_7701 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4210 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4211_7703 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4212_7704 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4213_7705 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4214_7706 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT51_7708 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT52_7709 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT321 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT323 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT326 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT327_7713 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT328_7714 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3210 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3211_7716 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3212_7717 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3213_7718 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3214_7719 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT22 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT221_7721 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT224 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT225_7723 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT226_7724 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2210 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2211_7726 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2212_7727 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2213_7728 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2214_7729 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT78 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT781_7731 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT783 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT784_7733 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT785_7734 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT786_7735 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT787_7736 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT788_7737 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7810 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT11 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT111_7740 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT114 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT115_7742 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT116_7743 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1110 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1111_7745 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1112_7746 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1113_7747 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1114_7748 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT21_7750 ;
  wire N810;
  wire N106;
  wire N121;
  wire N1410;
  wire N1610;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o1_7756;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o2_7757;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o1_7758;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o2_7759;
  wire _n5395_inv1_7760;
  wire _n5395_inv2_7761;
  wire _n5395_inv3_7762;
  wire _n5395_inv4_7763;
  wire _n5395_inv5_7764;
  wire _n5395_inv6_7765;
  wire N201;
  wire \basesoc_done<19>1_7768 ;
  wire \basesoc_done<19>2_7769 ;
  wire N2210;
  wire N241;
  wire N261;
  wire N2810;
  wire N301;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT10 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT4 ;
  wire N3410;
  wire N362;
  wire N381;
  wire N4010;
  wire N426;
  wire N44;
  wire N46;
  wire N50;
  wire N52;
  wire N54;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT81_7792 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT82_7793 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT83_7794 ;
  wire N56;
  wire \cache_state_FSM_FFd3-In1 ;
  wire \cache_state_FSM_FFd3-In2_7797 ;
  wire \multiplexer_state_FSM_FFd2-In1_7798 ;
  wire \multiplexer_state_FSM_FFd2-In2_7799 ;
  wire N58;
  wire \bankmachine0_state_FSM_FFd2-In1_7801 ;
  wire \bankmachine0_state_FSM_FFd2-In2_7802 ;
  wire N60;
  wire \bankmachine1_state_FSM_FFd2-In1_7804 ;
  wire \bankmachine1_state_FSM_FFd2-In2_7805 ;
  wire N62;
  wire \bankmachine2_state_FSM_FFd2-In1_7807 ;
  wire \bankmachine2_state_FSM_FFd2-In2_7808 ;
  wire N64;
  wire \bankmachine3_state_FSM_FFd2-In1_7810 ;
  wire \bankmachine3_state_FSM_FFd2-In2_7811 ;
  wire N66;
  wire N68;
  wire Mmux_basesoc_shared_dat_r1;
  wire Mmux_basesoc_shared_dat_r11;
  wire Mmux_basesoc_shared_dat_r12;
  wire Mmux_basesoc_shared_dat_r121_7817;
  wire Mmux_basesoc_shared_dat_r23_7818;
  wire Mmux_basesoc_shared_dat_r231_7819;
  wire Mmux_basesoc_shared_dat_r26_7820;
  wire Mmux_basesoc_shared_dat_r261_7821;
  wire Mmux_basesoc_shared_dat_r2;
  wire Mmux_basesoc_shared_dat_r21;
  wire Mmux_basesoc_shared_dat_r3;
  wire Mmux_basesoc_shared_dat_r31;
  wire Mmux_basesoc_shared_dat_r4;
  wire Mmux_basesoc_shared_dat_r41_7827;
  wire Mmux_basesoc_shared_dat_r5;
  wire Mmux_basesoc_shared_dat_r51_7829;
  wire Mmux_basesoc_shared_dat_r27;
  wire Mmux_basesoc_shared_dat_r271_7831;
  wire Mmux_basesoc_shared_dat_r111_7832;
  wire Mmux_basesoc_shared_dat_r112_7833;
  wire Mmux_basesoc_shared_dat_r13;
  wire Mmux_basesoc_shared_dat_r131_7835;
  wire Mmux_basesoc_shared_dat_r14;
  wire Mmux_basesoc_shared_dat_r141_7837;
  wire Mmux_basesoc_shared_dat_r15;
  wire Mmux_basesoc_shared_dat_r151_7839;
  wire Mmux_basesoc_shared_dat_r6;
  wire Mmux_basesoc_shared_dat_r61_7841;
  wire Mmux_basesoc_shared_dat_r16;
  wire Mmux_basesoc_shared_dat_r161_7843;
  wire Mmux_basesoc_shared_dat_r17;
  wire Mmux_basesoc_shared_dat_r171_7845;
  wire Mmux_basesoc_shared_dat_r18;
  wire Mmux_basesoc_shared_dat_r181_7847;
  wire Mmux_basesoc_shared_dat_r19;
  wire Mmux_basesoc_shared_dat_r191_7849;
  wire Mmux_basesoc_shared_dat_r20;
  wire Mmux_basesoc_shared_dat_r201_7851;
  wire Mmux_basesoc_shared_dat_r28;
  wire Mmux_basesoc_shared_dat_r281_7853;
  wire Mmux_basesoc_shared_dat_r211_7854;
  wire Mmux_basesoc_shared_dat_r212_7855;
  wire Mmux_basesoc_shared_dat_r22;
  wire Mmux_basesoc_shared_dat_r221_7857;
  wire Mmux_basesoc_shared_dat_r24;
  wire Mmux_basesoc_shared_dat_r241_7859;
  wire Mmux_basesoc_shared_dat_r25;
  wire Mmux_basesoc_shared_dat_r251_7861;
  wire Mmux_basesoc_shared_dat_r7;
  wire Mmux_basesoc_shared_dat_r71_7863;
  wire Mmux_basesoc_shared_dat_r29;
  wire Mmux_basesoc_shared_dat_r291_7865;
  wire Mmux_basesoc_shared_dat_r30;
  wire Mmux_basesoc_shared_dat_r301_7867;
  wire Mmux_basesoc_shared_dat_r311_7868;
  wire Mmux_basesoc_shared_dat_r312_7869;
  wire Mmux_basesoc_shared_dat_r32;
  wire Mmux_basesoc_shared_dat_r321_7871;
  wire Mmux_basesoc_shared_dat_r8;
  wire Mmux_basesoc_shared_dat_r81_7873;
  wire Mmux_basesoc_shared_dat_r9;
  wire Mmux_basesoc_shared_dat_r91_7875;
  wire Mmux_basesoc_shared_dat_r10;
  wire Mmux_basesoc_shared_dat_r101_7877;
  wire N70;
  wire N72;
  wire N7410;
  wire N761;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o2_7882;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o3_7883;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o4_7884;
  wire N781;
  wire N801;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In1_7887 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In2_7888 ;
  wire N841;
  wire N861;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_7891 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_7892 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In4_7893 ;
  wire N901;
  wire \basesoc_csrcon_dat_r<0>1_7895 ;
  wire \basesoc_csrcon_dat_r<0>2_7896 ;
  wire N921;
  wire \basesoc_csrcon_dat_r<2>1_7898 ;
  wire \basesoc_csrcon_dat_r<2>2_7899 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT11_7901 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT12_7902 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT13_7903 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT14_7904 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT21_7906 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT22_7907 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT23_7908 ;
  wire N961;
  wire N1001;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT71_7912 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT72_7913 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT73_7914 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT74_7915 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT75_7916 ;
  wire basesoc_port_cmd_ready2_7917;
  wire basesoc_port_cmd_ready3_7918;
  wire N1041;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT41_7921 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT42_7922 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT43_7923 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT44_7924 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT45_7925 ;
  wire N1061;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT31_7928 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT32_7929 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT33_7930 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT34_7931 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT35_7932 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT36_7933 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT63 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT64_7936 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT65_7937 ;
  wire N108;
  wire \lm32_cpu/Mmux_x_result931 ;
  wire \lm32_cpu/Mmux_x_result932_7940 ;
  wire \lm32_cpu/Mmux_x_result933_7941 ;
  wire \lm32_cpu/Mmux_x_result96 ;
  wire \lm32_cpu/Mmux_x_result961_7943 ;
  wire \lm32_cpu/Mmux_x_result962_7944 ;
  wire \lm32_cpu/Mmux_x_result963_7945 ;
  wire \lm32_cpu/Mmux_x_result9 ;
  wire \lm32_cpu/Mmux_x_result91_7947 ;
  wire \lm32_cpu/Mmux_x_result92_7948 ;
  wire \lm32_cpu/Mmux_x_result94_7949 ;
  wire \lm32_cpu/Mmux_x_result6 ;
  wire \lm32_cpu/Mmux_x_result61_7951 ;
  wire \lm32_cpu/Mmux_x_result62_7952 ;
  wire \lm32_cpu/Mmux_x_result63 ;
  wire \lm32_cpu/Mmux_x_result18 ;
  wire \lm32_cpu/Mmux_x_result181_7955 ;
  wire \lm32_cpu/Mmux_x_result182_7956 ;
  wire \lm32_cpu/Mmux_x_result183_7957 ;
  wire \lm32_cpu/Mmux_x_result184_7958 ;
  wire \lm32_cpu/Mmux_x_result15 ;
  wire \lm32_cpu/Mmux_x_result151_7960 ;
  wire \lm32_cpu/Mmux_x_result152_7961 ;
  wire \lm32_cpu/Mmux_x_result153_7962 ;
  wire \lm32_cpu/Mmux_x_result154_7963 ;
  wire \lm32_cpu/Mmux_x_result12 ;
  wire \lm32_cpu/Mmux_x_result121_7965 ;
  wire \lm32_cpu/Mmux_x_result122_7966 ;
  wire \lm32_cpu/Mmux_x_result123_7967 ;
  wire \lm32_cpu/Mmux_x_result124_7968 ;
  wire \lm32_cpu/Mmux_bypass_data_19 ;
  wire \lm32_cpu/Mmux_bypass_data_191_7970 ;
  wire \lm32_cpu/raw_x_071 ;
  wire \lm32_cpu/Mmux_bypass_data_18 ;
  wire \lm32_cpu/Mmux_bypass_data_181_7973 ;
  wire \lm32_cpu/raw_x_061 ;
  wire \lm32_cpu/Mmux_bypass_data_17 ;
  wire \lm32_cpu/Mmux_bypass_data_171_7976 ;
  wire \lm32_cpu/raw_x_051 ;
  wire \lm32_cpu/Mmux_bypass_data_16 ;
  wire \lm32_cpu/Mmux_bypass_data_161_7979 ;
  wire \lm32_cpu/raw_x_041 ;
  wire \lm32_cpu/Mmux_bypass_data_15 ;
  wire \lm32_cpu/Mmux_bypass_data_151_7982 ;
  wire \lm32_cpu/raw_x_031 ;
  wire \lm32_cpu/Mmux_bypass_data_14 ;
  wire \lm32_cpu/Mmux_bypass_data_141_7985 ;
  wire \lm32_cpu/raw_x_021 ;
  wire \lm32_cpu/Mmux_bypass_data_132_7987 ;
  wire \lm32_cpu/Mmux_bypass_data_1321_7988 ;
  wire \lm32_cpu/raw_x_0271 ;
  wire \lm32_cpu/Mmux_bypass_data_131_7990 ;
  wire \lm32_cpu/Mmux_bypass_data_1311_7991 ;
  wire \lm32_cpu/raw_x_0261 ;
  wire \lm32_cpu/Mmux_bypass_data_13 ;
  wire \lm32_cpu/Mmux_bypass_data_133_7994 ;
  wire \lm32_cpu/raw_x_0291 ;
  wire \lm32_cpu/Mmux_bypass_data_130 ;
  wire \lm32_cpu/Mmux_bypass_data_1301_7997 ;
  wire \lm32_cpu/raw_x_0251 ;
  wire \lm32_cpu/Mmux_bypass_data_129 ;
  wire \lm32_cpu/Mmux_bypass_data_1291_8000 ;
  wire \lm32_cpu/raw_x_0241 ;
  wire \lm32_cpu/Mmux_bypass_data_128 ;
  wire \lm32_cpu/Mmux_bypass_data_1281_8003 ;
  wire \lm32_cpu/raw_x_0231 ;
  wire \lm32_cpu/Mmux_bypass_data_127 ;
  wire \lm32_cpu/Mmux_bypass_data_1271_8006 ;
  wire \lm32_cpu/raw_x_0121 ;
  wire \lm32_cpu/Mmux_bypass_data_125 ;
  wire \lm32_cpu/Mmux_bypass_data_1251_8009 ;
  wire \lm32_cpu/raw_x_0221 ;
  wire \lm32_cpu/Mmux_bypass_data_124_8011 ;
  wire \lm32_cpu/Mmux_bypass_data_1241_8012 ;
  wire \lm32_cpu/raw_x_0212 ;
  wire \lm32_cpu/Mmux_bypass_data_126 ;
  wire \lm32_cpu/Mmux_bypass_data_1261_8015 ;
  wire \lm32_cpu/raw_x_0111 ;
  wire \lm32_cpu/Mmux_bypass_data_122_8017 ;
  wire \lm32_cpu/Mmux_bypass_data_1221_8018 ;
  wire \lm32_cpu/raw_x_0201 ;
  wire \lm32_cpu/Mmux_bypass_data_121_8020 ;
  wire \lm32_cpu/Mmux_bypass_data_1211_8021 ;
  wire \lm32_cpu/raw_x_0191 ;
  wire \lm32_cpu/Mmux_bypass_data_120 ;
  wire \lm32_cpu/Mmux_bypass_data_1201_8024 ;
  wire \lm32_cpu/raw_x_0181 ;
  wire \lm32_cpu/Mmux_bypass_data_12 ;
  wire \lm32_cpu/Mmux_bypass_data_123 ;
  wire \lm32_cpu/raw_x_0281 ;
  wire \lm32_cpu/Mmux_bypass_data_119 ;
  wire \lm32_cpu/Mmux_bypass_data_1191_8030 ;
  wire \lm32_cpu/raw_x_0171 ;
  wire \lm32_cpu/Mmux_bypass_data_118 ;
  wire \lm32_cpu/Mmux_bypass_data_1181_8033 ;
  wire \lm32_cpu/raw_x_0161 ;
  wire \lm32_cpu/Mmux_bypass_data_117 ;
  wire \lm32_cpu/Mmux_bypass_data_1171_8036 ;
  wire \lm32_cpu/raw_x_0151 ;
  wire \lm32_cpu/Mmux_bypass_data_116 ;
  wire \lm32_cpu/Mmux_bypass_data_1161_8039 ;
  wire \lm32_cpu/raw_x_0141 ;
  wire \lm32_cpu/Mmux_bypass_data_115 ;
  wire \lm32_cpu/Mmux_bypass_data_1151_8042 ;
  wire \lm32_cpu/raw_x_0131 ;
  wire \lm32_cpu/Mmux_bypass_data_114 ;
  wire \lm32_cpu/Mmux_bypass_data_1141_8045 ;
  wire \lm32_cpu/raw_x_01112_8046 ;
  wire \lm32_cpu/Mmux_bypass_data_113 ;
  wire \lm32_cpu/Mmux_bypass_data_1131_8048 ;
  wire \lm32_cpu/raw_x_0101 ;
  wire \lm32_cpu/Mmux_bypass_data_1231_8050 ;
  wire \lm32_cpu/Mmux_bypass_data_1232_8051 ;
  wire \lm32_cpu/raw_x_0110 ;
  wire \lm32_cpu/Mmux_bypass_data_111_8053 ;
  wire \lm32_cpu/Mmux_bypass_data_1111_8054 ;
  wire \lm32_cpu/raw_x_091 ;
  wire \lm32_cpu/Mmux_d_result_0141_8056 ;
  wire \lm32_cpu/Mmux_bypass_data_112_8057 ;
  wire \lm32_cpu/Mmux_bypass_data_1121 ;
  wire \lm32_cpu/Mmux_bypass_data_110 ;
  wire \lm32_cpu/Mmux_bypass_data_1101_8060 ;
  wire \lm32_cpu/raw_x_081 ;
  wire N112;
  wire N114;
  wire \lm32_cpu/Mmux_x_result75 ;
  wire \lm32_cpu/Mmux_x_result751_8065 ;
  wire \lm32_cpu/Mmux_x_result752_8066 ;
  wire \lm32_cpu/Mmux_x_result72 ;
  wire \lm32_cpu/Mmux_x_result721_8068 ;
  wire \lm32_cpu/Mmux_x_result722_8069 ;
  wire \lm32_cpu/Mmux_x_result723_8070 ;
  wire \lm32_cpu/Mmux_x_result66 ;
  wire \lm32_cpu/Mmux_x_result661_8072 ;
  wire \lm32_cpu/Mmux_x_result662_8073 ;
  wire \lm32_cpu/Mmux_x_result663_8074 ;
  wire \lm32_cpu/Mmux_x_result631_8075 ;
  wire \lm32_cpu/Mmux_x_result632_8076 ;
  wire \lm32_cpu/Mmux_x_result633_8077 ;
  wire \lm32_cpu/Mmux_x_result634_8078 ;
  wire \lm32_cpu/Mmux_x_result57 ;
  wire \lm32_cpu/Mmux_x_result571_8080 ;
  wire \lm32_cpu/Mmux_x_result572_8081 ;
  wire \lm32_cpu/Mmux_x_result573_8082 ;
  wire \lm32_cpu/Mmux_x_result54 ;
  wire \lm32_cpu/Mmux_x_result541_8084 ;
  wire \lm32_cpu/Mmux_x_result542_8085 ;
  wire \lm32_cpu/Mmux_x_result543_8086 ;
  wire \lm32_cpu/Mmux_x_result51 ;
  wire \lm32_cpu/Mmux_x_result511_8088 ;
  wire \lm32_cpu/Mmux_x_result512_8089 ;
  wire \lm32_cpu/Mmux_x_result513_8090 ;
  wire \lm32_cpu/Mmux_x_result48 ;
  wire \lm32_cpu/Mmux_x_result481_8092 ;
  wire \lm32_cpu/Mmux_x_result482_8093 ;
  wire \lm32_cpu/Mmux_x_result483_8094 ;
  wire \lm32_cpu/Mmux_x_result45 ;
  wire \lm32_cpu/Mmux_x_result451_8096 ;
  wire \lm32_cpu/Mmux_x_result452_8097 ;
  wire \lm32_cpu/Mmux_x_result453_8098 ;
  wire \lm32_cpu/Mmux_x_result42 ;
  wire \lm32_cpu/Mmux_x_result421_8100 ;
  wire \lm32_cpu/Mmux_x_result422_8101 ;
  wire \lm32_cpu/Mmux_x_result423_8102 ;
  wire \lm32_cpu/Mmux_x_result39 ;
  wire \lm32_cpu/Mmux_x_result391_8104 ;
  wire \lm32_cpu/Mmux_x_result392_8105 ;
  wire \lm32_cpu/Mmux_x_result393_8106 ;
  wire \lm32_cpu/Mmux_x_result33_8107 ;
  wire \lm32_cpu/Mmux_x_result331_8108 ;
  wire \lm32_cpu/Mmux_x_result332_8109 ;
  wire \lm32_cpu/Mmux_x_result333_8110 ;
  wire \lm32_cpu/Mmux_x_result30 ;
  wire \lm32_cpu/Mmux_x_result301_8112 ;
  wire \lm32_cpu/Mmux_x_result302_8113 ;
  wire \lm32_cpu/Mmux_x_result303_8114 ;
  wire \lm32_cpu/Mmux_x_result24 ;
  wire \lm32_cpu/Mmux_x_result241_8116 ;
  wire \lm32_cpu/Mmux_x_result242_8117 ;
  wire \lm32_cpu/Mmux_x_result243_8118 ;
  wire \lm32_cpu/Mmux_x_result21 ;
  wire \lm32_cpu/Mmux_x_result211_8120 ;
  wire \lm32_cpu/Mmux_x_result212_8121 ;
  wire \lm32_cpu/Mmux_x_result213_8122 ;
  wire \lm32_cpu/raw_w_11_8123 ;
  wire \lm32_cpu/raw_w_12_8124 ;
  wire \lm32_cpu/raw_w_01_8125 ;
  wire \lm32_cpu/raw_w_02_8126 ;
  wire \lm32_cpu/raw_m_11_8127 ;
  wire \lm32_cpu/raw_m_12_8128 ;
  wire \lm32_cpu/raw_m_01_8129 ;
  wire \lm32_cpu/raw_m_02_8130 ;
  wire \lm32_cpu/Mmux_x_result60 ;
  wire \lm32_cpu/Mmux_x_result601_8132 ;
  wire \lm32_cpu/Mmux_x_result602_8133 ;
  wire \lm32_cpu/Mmux_x_result603_8134 ;
  wire \lm32_cpu/Mmux_x_result27 ;
  wire \lm32_cpu/Mmux_x_result271_8136 ;
  wire \lm32_cpu/Mmux_x_result273_8137 ;
  wire \lm32_cpu/Mmux_x_result274_8138 ;
  wire \lm32_cpu/stall_m1_8139 ;
  wire \lm32_cpu/stall_m2_8140 ;
  wire \lm32_cpu/stall_m3_8141 ;
  wire N116;
  wire N118;
  wire \lm32_cpu/Mmux_x_result812 ;
  wire \lm32_cpu/Mmux_x_result813_8145 ;
  wire \lm32_cpu/Mmux_x_result90 ;
  wire \lm32_cpu/Mmux_x_result901_8147 ;
  wire \lm32_cpu/Mmux_x_result902_8148 ;
  wire \lm32_cpu/Mmux_x_result903_8149 ;
  wire \lm32_cpu/Mmux_x_result87 ;
  wire \lm32_cpu/Mmux_x_result871_8151 ;
  wire \lm32_cpu/Mmux_x_result872_8152 ;
  wire \lm32_cpu/Mmux_x_result873_8153 ;
  wire \lm32_cpu/Mmux_x_result84 ;
  wire \lm32_cpu/Mmux_x_result841_8155 ;
  wire \lm32_cpu/Mmux_x_result842_8156 ;
  wire \lm32_cpu/Mmux_x_result843_8157 ;
  wire \lm32_cpu/Mmux_x_result78 ;
  wire \lm32_cpu/Mmux_x_result781_8159 ;
  wire \lm32_cpu/Mmux_x_result782_8160 ;
  wire \lm32_cpu/Mmux_x_result783_8161 ;
  wire \lm32_cpu/Mmux_x_result69 ;
  wire \lm32_cpu/Mmux_x_result691_8163 ;
  wire \lm32_cpu/Mmux_x_result692_8164 ;
  wire \lm32_cpu/Mmux_x_result693_8165 ;
  wire \lm32_cpu/Mmux_x_result36_8166 ;
  wire \lm32_cpu/Mmux_x_result361_8167 ;
  wire \lm32_cpu/Mmux_x_result362_8168 ;
  wire \lm32_cpu/Mmux_x_result364 ;
  wire \lm32_cpu/Mmux_x_result3 ;
  wire \lm32_cpu/Mmux_x_result31_8171 ;
  wire \lm32_cpu/Mmux_x_result32_8172 ;
  wire \lm32_cpu/Mmux_x_result34_8173 ;
  wire \lm32_cpu/Mmux_x_result35_8174 ;
  wire \lm32_cpu/stall_a1_8175 ;
  wire \lm32_cpu/stall_a2_8176 ;
  wire \lm32_cpu/stall_a3_8177 ;
  wire \lm32_cpu/stall_a4_8178 ;
  wire N120;
  wire \lm32_cpu/Mmux_w_result1 ;
  wire \lm32_cpu/Mmux_w_result11 ;
  wire \lm32_cpu/Mmux_w_result12 ;
  wire N122;
  wire N124;
  wire N126;
  wire N128;
  wire N130;
  wire N132;
  wire \lm32_cpu/Mmux_w_result8 ;
  wire \lm32_cpu/Mmux_w_result9 ;
  wire \lm32_cpu/Mmux_w_result10 ;
  wire \lm32_cpu/Mmux_w_result101_8192 ;
  wire \lm32_cpu/Mmux_w_result102 ;
  wire \lm32_cpu/Mmux_w_result111_8194 ;
  wire \lm32_cpu/Mmux_w_result121_8195 ;
  wire \lm32_cpu/Mmux_w_result122_8196 ;
  wire \lm32_cpu/Mmux_w_result123_8197 ;
  wire \lm32_cpu/Mmux_w_result13 ;
  wire \lm32_cpu/Mmux_w_result14 ;
  wire \lm32_cpu/Mmux_w_result15 ;
  wire N134;
  wire N136;
  wire N1381;
  wire N1401;
  wire N1421;
  wire N1441;
  wire N1461;
  wire \lm32_cpu/Mmux_w_result23 ;
  wire \lm32_cpu/Mmux_w_result231_8209 ;
  wire \lm32_cpu/Mmux_w_result232_8210 ;
  wire N1481;
  wire N1501;
  wire \lm32_cpu/Mmux_w_result26 ;
  wire \lm32_cpu/Mmux_w_result261_8214 ;
  wire \lm32_cpu/Mmux_w_result262_8215 ;
  wire \lm32_cpu/Mmux_w_result27 ;
  wire \lm32_cpu/Mmux_w_result271_8217 ;
  wire \lm32_cpu/Mmux_w_result272_8218 ;
  wire \lm32_cpu/Mmux_w_result28 ;
  wire \lm32_cpu/Mmux_w_result281_8220 ;
  wire \lm32_cpu/Mmux_w_result282_8221 ;
  wire \lm32_cpu/Mmux_w_result29 ;
  wire \lm32_cpu/Mmux_w_result291_8223 ;
  wire \lm32_cpu/Mmux_w_result292_8224 ;
  wire \lm32_cpu/Mmux_w_result30 ;
  wire \lm32_cpu/Mmux_w_result301_8226 ;
  wire \lm32_cpu/Mmux_w_result302_8227 ;
  wire N1521;
  wire N1541;
  wire \lm32_cpu/Mmux_bypass_data_11 ;
  wire N1561;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT10 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT101_8233 ;
  wire \lm32_cpu/instruction_unit/mux101 ;
  wire \lm32_cpu/instruction_unit/mux1012_8235 ;
  wire \lm32_cpu/instruction_unit/mux10110 ;
  wire \lm32_cpu/instruction_unit/mux101101_8237 ;
  wire \lm32_cpu/instruction_unit/mux10112 ;
  wire \lm32_cpu/instruction_unit/mux101121_8239 ;
  wire \lm32_cpu/instruction_unit/mux10114 ;
  wire \lm32_cpu/instruction_unit/mux101141_8241 ;
  wire \lm32_cpu/instruction_unit/mux10116 ;
  wire \lm32_cpu/instruction_unit/mux101161_8243 ;
  wire \lm32_cpu/instruction_unit/mux10118 ;
  wire \lm32_cpu/instruction_unit/mux101181_8245 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT21_8246 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT211_8247 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT22_8248 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT221_8249 ;
  wire \lm32_cpu/instruction_unit/mux1016 ;
  wire \lm32_cpu/instruction_unit/mux10161_8251 ;
  wire \lm32_cpu/instruction_unit/mux1018 ;
  wire \lm32_cpu/instruction_unit/mux10181_8253 ;
  wire \lm32_cpu/instruction_unit/mux311 ;
  wire \lm32_cpu/instruction_unit/mux3111_8255 ;
  wire \lm32_cpu/instruction_unit/mux331 ;
  wire \lm32_cpu/instruction_unit/mux3311_8257 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT2 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT23_8259 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT3 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT31_8261 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT4 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT41_8263 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT5 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT51_8265 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT6 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT61_8267 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT7 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT71_8269 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT8 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT81_8271 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT9 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT91_8273 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT11 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT111_8275 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT13 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT131_8277 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT14 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT141_8279 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT15 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT151_8281 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT16 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT161_8283 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT17 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT171_8285 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT18 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT181_8287 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT19 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT191_8289 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT20 ;
  wire \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT201_8291 ;
  wire N1581;
  wire N1601;
  wire N1621;
  wire N1641;
  wire N1681;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_8297 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_8298 ;
  wire N170;
  wire \lm32_cpu/shifter/Sh1281_8300 ;
  wire \lm32_cpu/shifter/Sh1282_8301 ;
  wire N174;
  wire N176;
  wire N178;
  wire N180;
  wire N182;
  wire N184;
  wire N186;
  wire N188;
  wire N190;
  wire N192;
  wire \lm32_cpu/mc_arithmetic/Mmux__n01231 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n012311_8313 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n012312_8314 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n012313_8315 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n012314_8316 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n012315_8317 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 ;
  wire N196;
  wire N200;
  wire base50_clk;
  wire basesoc_uart_phy_rx_busy_glue_set_8373;
  wire basesoc_sdram_cmd_payload_ras_glue_set_8374;
  wire basesoc_uart_phy_tx_busy_glue_set_8375;
  wire basesoc_uart_rx_pending_glue_set_8376;
  wire basesoc_uart_tx_pending_glue_set_8377;
  wire basesoc_timer0_zero_pending_glue_set_8378;
  wire basesoc_uart_rx_fifo_readable_glue_set_8379;
  wire eventsourceprocess2_pending_glue_set_8380;
  wire eventsourceprocess0_pending_glue_set_8381;
  wire eventsourceprocess1_pending_glue_set_8382;
  wire spiflash_cs_n1_glue_rst_8383;
  wire eventsourceprocess3_pending_glue_set_8384;
  wire eventsourceprocess4_pending_glue_set_8385;
  wire spiflash_bus_ack_glue_set_8386;
  wire basesoc_sdram_bankmachine0_row_opened_glue_set_8387;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8388;
  wire basesoc_sdram_bankmachine1_row_opened_glue_set_8389;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8390;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8391;
  wire basesoc_sdram_bankmachine2_row_opened_glue_set_8392;
  wire basesoc_sdram_twtrcon_ready_glue_rst_8393;
  wire basesoc_sdram_bankmachine3_row_opened_glue_set_8394;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8395;
  wire basesoc_grant_glue_set_8396;
  wire basesoc_uart_tx_fifo_readable_glue_set_8397;
  wire serial_tx_glue_rst_8398;
  wire basesoc_sdram_twtrcon_count_0_glue_set_8399;
  wire basesoc_sdram_twtrcon_count_1_glue_set_8400;
  wire basesoc_sdram_time0_0_glue_set_8401;
  wire basesoc_sdram_time0_1_glue_set_8402;
  wire basesoc_sdram_time0_2_glue_set_8403;
  wire basesoc_sdram_time0_3_glue_set_8404;
  wire basesoc_sdram_time0_4_glue_set_8405;
  wire basesoc_sdram_time1_0_glue_set_8406;
  wire basesoc_sdram_time1_1_glue_set_8407;
  wire basesoc_sdram_time1_2_glue_set_8408;
  wire basesoc_sdram_time1_3_glue_set_8409;
  wire \lm32_cpu/write_enable_m_glue_set_8410 ;
  wire \lm32_cpu/instruction_unit/i_cyc_o_glue_set_8411 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_3_glue_set_8412 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_2_glue_set_8413 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_1_glue_set_8414 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_0_glue_set_8415 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_glue_ce_8416 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_glue_set_8417 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_glue_ce_8418 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_glue_set_8419 ;
  wire \lm32_cpu/load_store_unit/d_we_o_glue_set_8420 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<0>_rt_8421 ;
  wire \Madd_n3901_cy<1>_rt_8422 ;
  wire \Madd_n3901_cy<2>_rt_8423 ;
  wire \Madd_n3901_cy<3>_rt_8424 ;
  wire \Madd_n3901_cy<4>_rt_8425 ;
  wire \Madd_n3901_cy<5>_rt_8426 ;
  wire \Madd_n3901_cy<6>_rt_8427 ;
  wire \Madd_n3901_cy<7>_rt_8428 ;
  wire \Madd_n3901_cy<8>_rt_8429 ;
  wire \Madd_n3901_cy<9>_rt_8430 ;
  wire \Madd_n3901_cy<10>_rt_8431 ;
  wire \Madd_n3901_cy<11>_rt_8432 ;
  wire \Madd_n3901_cy<12>_rt_8433 ;
  wire \Madd_n3901_cy<13>_rt_8434 ;
  wire \Madd_n3901_cy<14>_rt_8435 ;
  wire \Madd_n3901_cy<15>_rt_8436 ;
  wire \Madd_n3901_cy<16>_rt_8437 ;
  wire \Madd_n3901_cy<17>_rt_8438 ;
  wire \Madd_n3901_cy<18>_rt_8439 ;
  wire \Madd_n3901_cy<19>_rt_8440 ;
  wire \Madd_n3901_cy<20>_rt_8441 ;
  wire \Madd_n3901_cy<21>_rt_8442 ;
  wire \Madd_n3901_cy<22>_rt_8443 ;
  wire \Madd_n3901_cy<23>_rt_8444 ;
  wire \Mcount_crg_por_cy<0>_rt_8445 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8446 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8447 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8448 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8449 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8450 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8451 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8452 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8453 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8454 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8455 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8456 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8457 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8458 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8459 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8460 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8461 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8462 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8463 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8464 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8465 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8466 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8467 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8468 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8469 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8470 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8471 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8472 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8473 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8474 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8475 ;
  wire \lm32_cpu/Mcount_cc_cy<30>_rt_8476 ;
  wire \lm32_cpu/Mcount_cc_cy<29>_rt_8477 ;
  wire \lm32_cpu/Mcount_cc_cy<28>_rt_8478 ;
  wire \lm32_cpu/Mcount_cc_cy<27>_rt_8479 ;
  wire \lm32_cpu/Mcount_cc_cy<26>_rt_8480 ;
  wire \lm32_cpu/Mcount_cc_cy<25>_rt_8481 ;
  wire \lm32_cpu/Mcount_cc_cy<24>_rt_8482 ;
  wire \lm32_cpu/Mcount_cc_cy<23>_rt_8483 ;
  wire \lm32_cpu/Mcount_cc_cy<22>_rt_8484 ;
  wire \lm32_cpu/Mcount_cc_cy<21>_rt_8485 ;
  wire \lm32_cpu/Mcount_cc_cy<20>_rt_8486 ;
  wire \lm32_cpu/Mcount_cc_cy<19>_rt_8487 ;
  wire \lm32_cpu/Mcount_cc_cy<18>_rt_8488 ;
  wire \lm32_cpu/Mcount_cc_cy<17>_rt_8489 ;
  wire \lm32_cpu/Mcount_cc_cy<16>_rt_8490 ;
  wire \lm32_cpu/Mcount_cc_cy<15>_rt_8491 ;
  wire \lm32_cpu/Mcount_cc_cy<14>_rt_8492 ;
  wire \lm32_cpu/Mcount_cc_cy<13>_rt_8493 ;
  wire \lm32_cpu/Mcount_cc_cy<12>_rt_8494 ;
  wire \lm32_cpu/Mcount_cc_cy<11>_rt_8495 ;
  wire \lm32_cpu/Mcount_cc_cy<10>_rt_8496 ;
  wire \lm32_cpu/Mcount_cc_cy<9>_rt_8497 ;
  wire \lm32_cpu/Mcount_cc_cy<8>_rt_8498 ;
  wire \lm32_cpu/Mcount_cc_cy<7>_rt_8499 ;
  wire \lm32_cpu/Mcount_cc_cy<6>_rt_8500 ;
  wire \lm32_cpu/Mcount_cc_cy<5>_rt_8501 ;
  wire \lm32_cpu/Mcount_cc_cy<4>_rt_8502 ;
  wire \lm32_cpu/Mcount_cc_cy<3>_rt_8503 ;
  wire \lm32_cpu/Mcount_cc_cy<2>_rt_8504 ;
  wire \lm32_cpu/Mcount_cc_cy<1>_rt_8505 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_8506 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_8507 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_8508 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_8509 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_8510 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_8511 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_8512 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_8513 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_8514 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_8515 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_8516 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_8517 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_8518 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_8519 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_8520 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_8521 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_8522 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_8523 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_8524 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_8525 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_8526 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_8527 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_8528 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_8529 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_8530 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_8531 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_8532 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_8533 ;
  wire \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_8534 ;
  wire \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_8535 ;
  wire \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_8536 ;
  wire \lm32_cpu/Mcount_cc_xor<31>_rt_8537 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt_8538 ;
  wire spiflash_miso1_rstpot_8539;
  wire spiflash_clk1_rstpot_8540;
  wire basesoc_bus_wishbone_ack_rstpot_8541;
  wire spiflash_bitbang_en_storage_full_rstpot_8542;
  wire basesoc_timer0_en_storage_full_rstpot_8543;
  wire basesoc_timer0_eventmanager_storage_full_rstpot_8544;
  wire \lm32_cpu/valid_m_rstpot_8545 ;
  wire \lm32_cpu/valid_d_rstpot_8546 ;
  wire \lm32_cpu/valid_x_rstpot_8547 ;
  wire \lm32_cpu/interrupt_unit/ie_rstpot_8548 ;
  wire \lm32_cpu/interrupt_unit/eie_rstpot_8549 ;
  wire \lm32_cpu/load_store_unit/wb_load_complete_rstpot_8550 ;
  wire \lm32_cpu/valid_f_rstpot_8551 ;
  wire basesoc_sram_bus_ack_rstpot_8552;
  wire basesoc_interface_we_rstpot_8553;
  wire ddrphy_phase_sel_rstpot_8554;
  wire \lm32_cpu/dflush_m_rstpot1_8555 ;
  wire N2181;
  wire N2191;
  wire N2201;
  wire N2211;
  wire N2221;
  wire N2231;
  wire N2241;
  wire N2251;
  wire N2261;
  wire N2271;
  wire N2281;
  wire N2291;
  wire N2301;
  wire N2311;
  wire N2321;
  wire N2331;
  wire N2341;
  wire N235;
  wire N236;
  wire N237;
  wire N238;
  wire N239;
  wire N240;
  wire N2411;
  wire N242;
  wire N243;
  wire N244;
  wire N245;
  wire N246;
  wire N247;
  wire N248;
  wire N249;
  wire N250;
  wire N251;
  wire N252;
  wire N253;
  wire N254;
  wire N255;
  wire N256;
  wire N257;
  wire N258;
  wire N259;
  wire N260;
  wire N2611;
  wire N262;
  wire N263;
  wire N264;
  wire N265;
  wire N2661;
  wire N2671;
  wire N2681;
  wire N2691;
  wire N2701;
  wire N2711;
  wire N2721;
  wire N2731;
  wire N2741;
  wire N2751;
  wire N2761;
  wire N2771;
  wire N2781;
  wire N2791;
  wire N2801;
  wire N2811;
  wire N2821;
  wire N2831;
  wire N2841;
  wire N2851;
  wire N2861;
  wire N2871;
  wire N2881;
  wire N2891;
  wire N2901;
  wire N2911;
  wire N2921;
  wire N2931;
  wire N2941;
  wire N2951;
  wire N2961;
  wire N2971;
  wire N298;
  wire N299;
  wire N300;
  wire N3011;
  wire N302;
  wire N303;
  wire N304;
  wire N305;
  wire N306;
  wire N307;
  wire ddrphy_record0_ras_n_BRB0_8646;
  wire ddrphy_record0_ras_n_BRB1_8647;
  wire ddrphy_record0_cas_n_BRB0_8648;
  wire ddrphy_record1_ras_n_BRB0_8649;
  wire ddrphy_record1_ras_n_BRB1_8650;
  wire ddrphy_record0_we_n_BRB0_8651;
  wire ddrphy_record1_cas_n_BRB0_8652;
  wire ddrphy_record1_we_n_BRB0_8653;
  wire ddrphy_record0_cke_BRB0_8654;
  wire ddrphy_record0_cke_BRB1_8655;
  wire \lm32_cpu/w_result_sel_mul_m_BRB0_8656 ;
  wire \lm32_cpu/w_result_sel_mul_m_BRB1_8657 ;
  wire \lm32_cpu/w_result_sel_load_m_BRB1_8658 ;
  wire \lm32_cpu/branch_predict_x_BRB0_8659 ;
  wire \lm32_cpu/branch_predict_x_BRB1_8660 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB0_8661 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB1_8662 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB2_8663 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB3_8664 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB4_8665 ;
  wire \lm32_cpu/m_result_sel_compare_x_BRB1_8666 ;
  wire \lm32_cpu/branch_x_BRB0_8667 ;
  wire \lm32_cpu/branch_x_BRB1_8668 ;
  wire \lm32_cpu/m_bypass_enable_x_BRB4_8669 ;
  wire \lm32_cpu/w_result_sel_mul_x_BRB0_8670 ;
  wire \lm32_cpu/w_result_sel_mul_x_BRB2_8671 ;
  wire N371;
  wire ddrphy_rddata_sr_1_BRB0_8673;
  wire ddrphy_rddata_sr_1_BRB1_8674;
  wire ddrphy_rddata_sr_1_BRB2_8675;
  wire ddrphy_rddata_sr_1_BRB3_8676;
  wire ddrphy_rddata_sr_1_BRB4_8677;
  wire ddrphy_rddata_sr_1_BRB5_8678;
  wire ddrphy_rddata_sr_2_BRB6_8679;
  wire ddrphy_rddata_sr_2_BRB7_8680;
  wire N383;
  wire N385;
  wire N387;
  wire N389;
  wire N391;
  wire N3971;
  wire N3991;
  wire N4011;
  wire N4031;
  wire N4051;
  wire N4071;
  wire N4091;
  wire N4111;
  wire N4131;
  wire N4151;
  wire N4171;
  wire N4191;
  wire N4211;
  wire N4231;
  wire N4251;
  wire N427;
  wire N429;
  wire N431;
  wire N433;
  wire N435;
  wire N437;
  wire N439;
  wire N441;
  wire N443;
  wire N445;
  wire N447;
  wire N449;
  wire N451;
  wire N453;
  wire N455;
  wire N457;
  wire N4591;
  wire N4611;
  wire N4631;
  wire N4651;
  wire N4671;
  wire N4691;
  wire N4711;
  wire \lm32_cpu/raw_x_01 ;
  wire \lm32_cpu/stall_m4_8725 ;
  wire \lm32_cpu/stall_a5_8726 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_2_dpot_8727 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_3_dpot_8728 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_4_dpot_8729 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_5_dpot_8730 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_6_dpot_8731 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_7_dpot_8732 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_8_dpot_8733 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_9_dpot_8734 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_10_dpot_8735 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_11_dpot_8736 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_12_dpot_8737 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_13_dpot_8738 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_14_dpot_8739 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_15_dpot_8740 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_16_dpot_8741 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_17_dpot_8742 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_18_dpot_8743 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_19_dpot_8744 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_20_dpot_8745 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_21_dpot_8746 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_22_dpot_8747 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_23_dpot_8748 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_24_dpot_8749 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_25_dpot_8750 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_26_dpot_8751 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_27_dpot_8752 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_28_dpot_8753 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_29_dpot_8754 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_30_dpot_8755 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_31_dpot_8756 ;
  wire \lm32_cpu/instruction_unit/i_cyc_o_1_8757 ;
  wire \lm32_cpu/stall_m41 ;
  wire \lm32_cpu/raw_x_11 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1_8760 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1_8761 ;
  wire \lm32_cpu/exception_m_1_8762 ;
  wire basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1_8763;
  wire basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1_8764;
  wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_8765;
  wire basesoc_interface_adr_0_1_8766;
  wire basesoc_interface_adr_1_1_8767;
  wire basesoc_interface_adr_2_1_8768;
  wire basesoc_interface_adr_3_1_8769;
  wire basesoc_interface_adr_4_1_8770;
  wire basesoc_interface_adr_5_1_8771;
  wire basesoc_interface_adr_0_2_8772;
  wire basesoc_interface_adr_1_2_8773;
  wire basesoc_interface_adr_2_2_8774;
  wire basesoc_interface_adr_3_2_8775;
  wire basesoc_interface_adr_4_2_8776;
  wire basesoc_interface_adr_5_2_8777;
  wire N4741;
  wire N4751;
  wire N4761;
  wire N4771;
  wire N4781;
  wire N4791;
  wire N4801;
  wire N4811;
  wire N4821;
  wire N4831;
  wire N4841;
  wire N4851;
  wire N4861;
  wire N4871;
  wire N4881;
  wire N4891;
  wire N490;
  wire N491;
  wire N492;
  wire N493;
  wire N494;
  wire N495;
  wire N496;
  wire N497;
  wire N498;
  wire N499;
  wire N500;
  wire N501;
  wire N502;
  wire N503;
  wire N504;
  wire N505;
  wire N506;
  wire N507;
  wire N508;
  wire Mshreg_ddrphy_rddata_sr_1_BRB0_8813;
  wire ddrphy_rddata_sr_1_BRB01_8814;
  wire Mshreg_ddrphy_r_dfi_wrdata_en_1_8815;
  wire Mshreg_new_master_rdata_valid5_8816;
  wire new_master_rdata_valid51_8817;
  wire Mshreg_ddrphy_rddata_sr_1_BRB1_8818;
  wire ddrphy_rddata_sr_1_BRB11_8819;
  wire Mshreg_ddrphy_rddata_sr_1_BRB2_8820;
  wire Mshreg_ddrphy_rddata_sr_1_BRB3_8821;
  wire Mshreg_ddrphy_rddata_sr_1_BRB5_8822;
  wire Mshreg_ddrphy_rddata_sr_2_BRB6_8823;
  wire Mshreg_ddrphy_rddata_sr_2_BRB7_8824;
  wire sys_rst_shift1_8825;
  wire sys_rst_shift2_8826;
  wire sys_rst_shift3_8827;
  wire sys_rst_shift4_8828;
  wire ddrphy_rddata_sr_1_BRB011_8829;
  wire ddrphy_rddata_sr_1_BRB111_8830;
  wire new_master_rdata_valid511_8831;
  wire NLW_FDPE_5_Q_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED ;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED ;
  wire NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUT1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED;
  wire NLW_crg_pll_adv_DRDY_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUT4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_crg_pll_adv_DO<15>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<14>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<13>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<12>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<11>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<10>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<9>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<8>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<7>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<6>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<5>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<4>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<3>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<2>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<1>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<0>_UNCONNECTED ;
  wire NLW_sdram_full_bufpll_LOCK_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_16_TQ_UNCONNECTED;
  wire NLW_OSERDES2_16_T4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_16_T1_UNCONNECTED;
  wire NLW_OSERDES2_16_T3_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_T2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_17_TQ_UNCONNECTED;
  wire NLW_OSERDES2_17_T4_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_17_T1_UNCONNECTED;
  wire NLW_OSERDES2_17_T3_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_17_T2_UNCONNECTED;
  wire NLW_ISERDES2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_1_DFB_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_1_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_1_VALID_UNCONNECTED;
  wire NLW_ISERDES2_1_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_3_DFB_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_3_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_3_VALID_UNCONNECTED;
  wire NLW_ISERDES2_3_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_4_DFB_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_4_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_4_VALID_UNCONNECTED;
  wire NLW_ISERDES2_4_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_5_DFB_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_5_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_5_VALID_UNCONNECTED;
  wire NLW_ISERDES2_5_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_6_DFB_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_6_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_6_VALID_UNCONNECTED;
  wire NLW_ISERDES2_6_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_7_DFB_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_7_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_7_VALID_UNCONNECTED;
  wire NLW_ISERDES2_7_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_8_DFB_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_8_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_8_VALID_UNCONNECTED;
  wire NLW_ISERDES2_8_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_9_DFB_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_9_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_9_VALID_UNCONNECTED;
  wire NLW_ISERDES2_9_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_10_DFB_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_10_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_10_VALID_UNCONNECTED;
  wire NLW_ISERDES2_10_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_11_DFB_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_11_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_11_VALID_UNCONNECTED;
  wire NLW_ISERDES2_11_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_12_DFB_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_12_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_12_VALID_UNCONNECTED;
  wire NLW_ISERDES2_12_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_13_DFB_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_13_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_13_VALID_UNCONNECTED;
  wire NLW_ISERDES2_13_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_14_DFB_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_14_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_14_VALID_UNCONNECTED;
  wire NLW_ISERDES2_14_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_15_DFB_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_15_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_15_VALID_UNCONNECTED;
  wire NLW_ISERDES2_15_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED;
  wire \NLW_lm32_cpu/Mram_registers40_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers39_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers41_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers37_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers36_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers38_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers34_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers33_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers35_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers32_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers31_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers30_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers29_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers27_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers26_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers28_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers25_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers24_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers23_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers22_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers20_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers10_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers21_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers9_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers8_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers7_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers6_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers4_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers3_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers5_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers2_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers133_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers132_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers131_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers129_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers128_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers130_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers127_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers126_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers125_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers124_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers122_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers121_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers123_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers120_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers119_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers118_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers117_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers115_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers114_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers116_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers113_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers112_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers111_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers110_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers18_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers17_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers19_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers16_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers15_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers14_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers13_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers11_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers12_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<0>_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_tag_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_tag_mem2_RSTBRST_UNCONNECTED;
  wire NLW_Mram_tag_mem2_ENBRDEN_UNCONNECTED;
  wire NLW_Mram_tag_mem2_CLKBRDCLK_UNCONNECTED;
  wire NLW_Mram_tag_mem2_REGCEBREGCE_UNCONNECTED;
  wire \NLW_Mram_tag_mem2_DOADO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEBWEU<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEBWEU<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED ;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_r_dfi_wrdata_en_1_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid5_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB7_Q15_UNCONNECTED;
  wire [7 : 0] switches;
  wire [19 : 0] waittimer0_count;
  wire [19 : 0] waittimer1_count;
  wire [19 : 0] waittimer2_count;
  wire [19 : 0] waittimer3_count;
  wire [19 : 0] waittimer4_count;
  wire [10 : 0] crg_por;
  wire [7 : 0] xilinxmultiregimpl1_regs0;
  wire [7 : 0] basesoc_uart_phy_rx_reg;
  wire [7 : 0] xilinxmultiregimpl1_regs1;
  wire [7 : 0] basesoc_uart_phy_source_payload_data;
  wire [15 : 0] ddrphy_dq_o;
  wire [15 : 0] ddrphy_dq_t;
  wire [31 : 0] ddrphy_record0_rddata;
  wire [31 : 0] ddrphy_record1_rddata;
  wire [1 : 0] ddrphy_dqs_o;
  wire [1 : 0] ddrphy_dqs_t;
  wire [12 : 0] ddrphy_record0_address;
  wire [1 : 0] ddrphy_record0_bank;
  wire [12 : 0] ddrphy_record1_address;
  wire [1 : 0] ddrphy_record1_bank;
  wire [1 : 1] ddrphy_r_dfi_wrdata_en;
  wire [31 : 2] \lm32_cpu/instruction_unit/i_adr_o ;
  wire [31 : 0] \lm32_cpu/load_store_unit/d_dat_o ;
  wire [31 : 2] \lm32_cpu/load_store_unit/d_adr_o ;
  wire [3 : 0] \lm32_cpu/load_store_unit/d_sel_o ;
  wire [31 : 0] basesoc_sram_bus_dat_r;
  wire [7 : 0] _n4045;
  wire [7 : 0] _n4046;
  wire [21 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [21 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [21 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [21 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [21 : 0] _n4071;
  wire [2 : 0] memadr_1;
  wire [7 : 0] basesoc_interface_dat_w;
  wire [7 : 0] basesoc_bus_wishbone_dat_r;
  wire [31 : 0] basesoc_uart_phy_phase_accumulator_tx;
  wire [31 : 0] basesoc_uart_phy_phase_accumulator_rx;
  wire [31 : 0] basesoc_timer0_value;
  wire [31 : 0] spiflash_sr;
  wire [15 : 0] ddrphy_record2_wrdata;
  wire [0 : 0] ddrphy_record2_wrdata_mask;
  wire [31 : 0] ddrphy_record3_wrdata;
  wire [1 : 0] ddrphy_rddata_sr;
  wire [1 : 0] basesoc_sdram_dfi_p0_bank;
  wire [12 : 0] basesoc_sdram_dfi_p0_address;
  wire [1 : 0] basesoc_sdram_dfi_p1_bank;
  wire [12 : 0] basesoc_sdram_dfi_p1_address;
  wire [3 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [3 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface6_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface7_bank_bus_dat_r;
  wire [9 : 0] basesoc_sdram_timer_count;
  wire [7 : 0] memdat_1;
  wire [7 : 0] memdat_3;
  wire [31 : 0] basesoc_ctrl_bus_errors;
  wire [7 : 0] basesoc_uart_phy_tx_reg;
  wire [3 : 0] basesoc_uart_phy_tx_bitcount;
  wire [3 : 0] basesoc_uart_phy_rx_bitcount;
  wire [4 : 0] basesoc_uart_tx_fifo_level0;
  wire [4 : 0] basesoc_uart_rx_fifo_level0;
  wire [31 : 0] basesoc_timer0_value_status;
  wire [56 : 0] dna_status;
  wire [31 : 0] basesoc_sdram_phaseinjector0_status;
  wire [31 : 0] basesoc_sdram_phaseinjector1_status;
  wire [12 : 0] basesoc_sdram_bankmachine0_row;
  wire [3 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine0_twtpcon_count;
  wire [12 : 0] basesoc_sdram_bankmachine1_row;
  wire [3 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine1_twtpcon_count;
  wire [12 : 0] basesoc_sdram_bankmachine2_row;
  wire [3 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine2_twtpcon_count;
  wire [12 : 0] basesoc_sdram_bankmachine3_row;
  wire [3 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine3_twtpcon_count;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_status;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_status;
  wire [7 : 0] leds_storage_full;
  wire [4 : 0] eventmanager_storage_full;
  wire [3 : 0] basesoc_sdram_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector0_command_storage_full;
  wire [1 : 0] basesoc_sdram_phaseinjector0_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector1_command_storage_full;
  wire [1 : 0] basesoc_sdram_phaseinjector1_baddress_storage_full;
  wire [3 : 0] spiflash_bitbang_storage_full;
  wire [1 : 0] basesoc_uart_eventmanager_storage_full;
  wire [7 : 0] basesoc_uart_phy_storage_full;
  wire [4 : 0] basesoc_sdram_time0;
  wire [3 : 0] basesoc_sdram_time1;
  wire [1 : 0] basesoc_sdram_twtrcon_count;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] basesoc_sdram_phaseinjector0_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_wrdata_storage_full;
  wire [7 : 0] basesoc_timer0_load_storage_full;
  wire [7 : 0] basesoc_timer0_reload_storage_full;
  wire [15 : 0] ddrphy_dq_i;
  wire [12 : 0] array_muxed0;
  wire [1 : 0] array_muxed1;
  wire [31 : 0] rhs_array_muxed33;
  wire [12 : 0] array_muxed7;
  wire [12 : 0] array_muxed14;
  wire [1 : 0] basesoc_sdram_master_p0_bank;
  wire [12 : 0] basesoc_sdram_master_p0_address;
  wire [1 : 0] basesoc_sdram_master_p1_bank;
  wire [12 : 0] basesoc_sdram_master_p1_address;
  wire [7 : 0] basesoc_csrcon_dat_r;
  wire [29 : 0] rhs_array_muxed32;
  wire [1 : 0] array_muxed13;
  wire [1 : 0] array_muxed6;
  wire [31 : 0] basesoc_sdram_inti_p0_rddata;
  wire [31 : 0] basesoc_sdram_inti_p1_rddata;
  wire [31 : 0] n3846;
  wire [31 : 0] n3851;
  wire [63 : 0] basesoc_data_port_dat_w;
  wire [7 : 0] basesoc_data_port_we;
  wire [31 : 0] basesoc_sdram_master_p0_wrdata;
  wire [0 : 0] basesoc_sdram_master_p0_wrdata_mask;
  wire [31 : 0] basesoc_sdram_master_p1_wrdata;
  wire [3 : 0] basesoc_sram_we;
  wire [31 : 0] basesoc_shared_dat_r;
  wire [3 : 0] basesoc_slave_sel;
  wire [19 : 0] Mcount_waittimer1_count_lut;
  wire [18 : 0] Mcount_waittimer1_count_cy;
  wire [19 : 0] Mcount_waittimer0_count_lut;
  wire [18 : 0] Mcount_waittimer0_count_cy;
  wire [19 : 0] Mcount_waittimer4_count_lut;
  wire [18 : 0] Mcount_waittimer4_count_cy;
  wire [19 : 0] Mcount_waittimer2_count_lut;
  wire [18 : 0] Mcount_waittimer2_count_cy;
  wire [19 : 0] Mcount_waittimer3_count_lut;
  wire [18 : 0] Mcount_waittimer3_count_cy;
  wire [31 : 0] Result_10;
  wire [9 : 0] Mcount_basesoc_sdram_timer_count_lut;
  wire [8 : 0] Mcount_basesoc_sdram_timer_count_cy;
  wire [1 : 0] basesoc_counter;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nreads_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nreads_cy;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_cy;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [8 : 0] spiflash_counter;
  wire [3 : 0] basesoc_sdram_generator_counter;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_cy;
  wire [31 : 0] Madd_n3846_lut;
  wire [31 : 0] Madd_n3846_cy;
  wire [31 : 0] Madd_n3851_lut;
  wire [31 : 0] Madd_n3851_cy;
  wire [0 : 0] Madd_n3901_lut;
  wire [22 : 0] Madd_n3901_cy;
  wire [9 : 0] Mcount_crg_por_cy;
  wire [10 : 1] Mcount_crg_por_lut;
  wire [3 : 0] basesoc_uart_tx_fifo_produce;
  wire [0 : 0] Mcount_basesoc_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_basesoc_ctrl_bus_errors_cy;
  wire [3 : 0] basesoc_uart_rx_fifo_produce;
  wire [3 : 0] basesoc_uart_rx_fifo_consume;
  wire [3 : 0] basesoc_uart_tx_fifo_consume;
  wire [6 : 0] dna_cnt;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [10 : 10] basesoc_sdram_cmd_payload_a;
  wire [1 : 1] Mcount_ddrphy_bitslip_cnt_lut;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [2 : 2] Mcount_basesoc_uart_rx_fifo_level0_cy;
  wire [3 : 3] Mcount_basesoc_uart_tx_fifo_level0_lut;
  wire [2 : 2] Mcount_basesoc_uart_tx_fifo_level0_cy;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy;
  wire [29 : 0] \lm32_cpu/Madd_branch_target_d_lut ;
  wire [28 : 0] \lm32_cpu/Madd_branch_target_d_cy ;
  wire [29 : 0] \lm32_cpu/Mcount_cc_cy ;
  wire [0 : 0] \lm32_cpu/Mcount_cc_lut ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut ;
  wire [10 : 0] \lm32_cpu/Mcompar_cmp_zero_lut ;
  wire [9 : 0] \lm32_cpu/Mcompar_cmp_zero_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/tmp_addResult ;
  wire [32 : 0] \lm32_cpu/adder/addsub/tmp_subResult ;
  wire [31 : 0] \lm32_cpu/bypass_data_1 ;
  wire [31 : 0] \lm32_cpu/d_result_1 ;
  wire [31 : 2] \lm32_cpu/branch_target_d ;
  wire [31 : 0] \lm32_cpu/d_result_0 ;
  wire [31 : 0] \lm32_cpu/x_result ;
  wire [31 : 0] \lm32_cpu/w_result ;
  wire [31 : 0] \lm32_cpu/instruction_unit/instruction_d ;
  wire [4 : 0] \lm32_cpu/write_idx_d ;
  wire [1 : 0] \lm32_cpu/d_result_sel_1_d ;
  wire [31 : 0] \lm32_cpu/reg_data_1 ;
  wire [31 : 0] \lm32_cpu/reg_data_0 ;
  wire [4 : 0] \lm32_cpu/write_idx_m ;
  wire [31 : 2] \lm32_cpu/branch_target_m ;
  wire [31 : 0] \lm32_cpu/operand_m ;
  wire [2 : 0] \lm32_cpu/condition_x ;
  wire [2 : 0] \lm32_cpu/csr_x ;
  wire [4 : 0] \lm32_cpu/write_idx_x ;
  wire [31 : 2] \lm32_cpu/branch_target_x ;
  wire [31 : 0] \lm32_cpu/store_operand_x ;
  wire [31 : 0] \lm32_cpu/operand_1_x ;
  wire [31 : 0] \lm32_cpu/operand_0_x ;
  wire [31 : 9] \lm32_cpu/eba ;
  wire [4 : 0] \lm32_cpu/write_idx_w ;
  wire [31 : 0] \lm32_cpu/operand_w ;
  wire [31 : 0] \lm32_cpu/cc ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/result_x ;
  wire [31 : 0] \lm32_cpu/multiplier/result ;
  wire [31 : 1] \lm32_cpu/shifter_result_m ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_m ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_d ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_f ;
  wire [31 : 0] \lm32_cpu/interrupt_unit/im ;
  wire [11 : 2] \lm32_cpu/instruction_unit/pc_a ;
  wire [31 : 2] \lm32_cpu/instruction_unit/restart_address ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_x ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_w ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache_data_f ;
  wire [31 : 2] \lm32_cpu/instruction_unit/icache/refill_address ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache_refill_data ;
  wire [6 : 0] \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut ;
  wire [5 : 0] \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy ;
  wire [3 : 2] \lm32_cpu/instruction_unit/icache/refill_offset ;
  wire [7 : 1] \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut ;
  wire [6 : 0] \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/Result ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/tmem_write_address ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/flush_set ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache/way_data<0> ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0414 ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0410 ;
  wire [3 : 0] \lm32_cpu/load_store_unit/byte_enable_x ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0408 ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0404 ;
  wire [31 : 0] \lm32_cpu/load_store_unit/data_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/store_data_m ;
  wire [3 : 0] \lm32_cpu/load_store_unit/byte_enable_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/data_w ;
  wire [1 : 0] \lm32_cpu/load_store_unit/size_w ;
  wire [31 : 0] \lm32_cpu/load_store_unit/wb_data_m ;
  wire [1 : 0] \lm32_cpu/load_store_unit/size_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/dcache_data_m ;
  wire [31 : 4] \lm32_cpu/load_store_unit/dcache/refill_address ;
  wire [31 : 8] \lm32_cpu/load_store_unit/store_data_x ;
  wire [6 : 0] \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut ;
  wire [5 : 0] \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy ;
  wire [7 : 1] \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut ;
  wire [6 : 0] \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy ;
  wire [3 : 2] \lm32_cpu/load_store_unit/dcache/refill_offset ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/Result ;
  wire [0 : 0] \lm32_cpu/load_store_unit/dcache/tmem_write_data ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/tmem_write_address ;
  wire [9 : 0] \lm32_cpu/load_store_unit/dcache/dmem_write_address ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/flush_set ;
  wire [31 : 0] \lm32_cpu/load_store_unit/dcache/dmem_write_data ;
  wire [31 : 0] \lm32_cpu/shifter/right_shift_result ;
  wire [30 : 30] \lm32_cpu/shifter/right_shift_operand ;
  wire [31 : 17] \lm32_cpu/multiplier/product ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/Msub_t_cy ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/Msub_t_lut ;
  wire [32 : 0] \lm32_cpu/mc_arithmetic/t ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0129 ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0160 ;
  wire [5 : 0] \lm32_cpu/mc_arithmetic/cycles ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/a ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/p ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/b ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0107 ;
  wire [19 : 19] waittimer3_done_11;
  wire [19 : 19] waittimer2_done_12;
  wire [19 : 19] waittimer1_done_13;
  wire [19 : 19] waittimer0_done_14;
  wire [19 : 19] waittimer4_done_15;
  wire [31 : 31] basesoc_timer0_zero_trigger_INV_214_o_16;
  wire [19 : 19] basesoc_done_17;
  VCC   XST_VCC (
    .P(basesoc_sdram_tccdcon_ready)
  );
  GND   XST_GND (
    .G(Mcount_ddrphy_bitslip_cnt_lut[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs0 (
    .C(sys_clk),
    .D(serial_rx_IBUF_0),
    .Q(xilinxmultiregimpl0_regs0_17)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_0 (
    .C(sys_clk),
    .D(switches[0]),
    .Q(xilinxmultiregimpl1_regs0[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_1 (
    .C(sys_clk),
    .D(switches[1]),
    .Q(xilinxmultiregimpl1_regs0[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_2 (
    .C(sys_clk),
    .D(switches[2]),
    .Q(xilinxmultiregimpl1_regs0[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_3 (
    .C(sys_clk),
    .D(switches[3]),
    .Q(xilinxmultiregimpl1_regs0[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_4 (
    .C(sys_clk),
    .D(switches[4]),
    .Q(xilinxmultiregimpl1_regs0[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_5 (
    .C(sys_clk),
    .D(switches[5]),
    .Q(xilinxmultiregimpl1_regs0[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_6 (
    .C(sys_clk),
    .D(switches[6]),
    .Q(xilinxmultiregimpl1_regs0[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_7 (
    .C(sys_clk),
    .D(switches[7]),
    .Q(xilinxmultiregimpl1_regs0[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs0_17),
    .Q(xilinxmultiregimpl0_regs1_29)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_0 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[0]),
    .Q(xilinxmultiregimpl1_regs1[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[1]),
    .Q(xilinxmultiregimpl1_regs1[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_2 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[2]),
    .Q(xilinxmultiregimpl1_regs1[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_3 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[3]),
    .Q(xilinxmultiregimpl1_regs1[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_4 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[4]),
    .Q(xilinxmultiregimpl1_regs1[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_5 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[5]),
    .Q(xilinxmultiregimpl1_regs1[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_6 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[6]),
    .Q(xilinxmultiregimpl1_regs1[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_7 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[7]),
    .Q(xilinxmultiregimpl1_regs1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_r (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs1_29),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_r_135)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_0 (
    .C(sys_clk),
    .CE(_n5439_inv),
    .D(basesoc_uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_1 (
    .C(sys_clk),
    .CE(_n5439_inv),
    .D(basesoc_uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_2 (
    .C(sys_clk),
    .CE(_n5439_inv),
    .D(basesoc_uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_3 (
    .C(sys_clk),
    .CE(_n5439_inv),
    .D(basesoc_uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_4 (
    .C(sys_clk),
    .CE(_n5439_inv),
    .D(basesoc_uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_5 (
    .C(sys_clk),
    .CE(_n5439_inv),
    .D(basesoc_uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_6 (
    .C(sys_clk),
    .CE(_n5439_inv),
    .D(basesoc_uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_7 (
    .C(sys_clk),
    .CE(_n5439_inv),
    .D(xilinxmultiregimpl0_regs1_29),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_0 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[0]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_1 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[1]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_2 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[2]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_3 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[3]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_4 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[4]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_5 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[5]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_6 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[6]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_7 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[7]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_sink_ready (
    .C(sys_clk),
    .D(Mmux_GND_1_o_GND_1_o_MUX_356_o11),
    .R(sys_rst),
    .Q(basesoc_uart_phy_sink_ready_650)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_old_trigger (
    .C(sys_clk),
    .D(basesoc_uart_rx_trigger),
    .R(sys_rst),
    .Q(basesoc_uart_rx_old_trigger_719)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_old_trigger (
    .C(sys_clk),
    .D(basesoc_uart_tx_trigger),
    .R(sys_rst),
    .Q(basesoc_uart_tx_old_trigger_718)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess0_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess0_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess0_old_trigger_753)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_zero_old_trigger (
    .C(sys_clk),
    .D(basesoc_timer0_zero_trigger),
    .R(sys_rst),
    .Q(basesoc_timer0_zero_old_trigger_752)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess3_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess3_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess3_old_trigger_756)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess1_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess1_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess1_old_trigger_754)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess2_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess2_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess2_old_trigger_755)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_phase_sys (
    .C(sys_clk),
    .D(ddrphy_phase_half_304),
    .R(sys_rst),
    .Q(ddrphy_phase_sys_791)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess4_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess4_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess4_old_trigger_757)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_bitslip_inc (
    .C(sys_clk),
    .D(\ddrphy_bitslip_cnt[3]_GND_1_o_equal_1146_o_inv ),
    .R(sys_rst),
    .Q(ddrphy_bitslip_inc_792)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_drive_dq_n1 (
    .C(sys_clk),
    .D(ddrphy_drive_dq_n0),
    .R(sys_rst),
    .Q(ddrphy_drive_dq_n1_842)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_wrdata_en_d (
    .C(sys_clk),
    .D(ddrphy_wrdata_en_2384),
    .R(sys_rst),
    .Q(ddrphy_wrdata_en_d_843)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_0 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr[1]),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(basesoc_sdram_tccdcon_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1157_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_cas_846)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_we (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1156_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_we_847)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1158_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_848)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_332_o),
    .R(sys_rst),
    .Q(new_master_wdata_ready_880)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid0 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_335_o_2746),
    .R(sys_rst),
    .Q(new_master_rdata_valid0_864)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_907)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed9_INV_280_o_2607),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_ras_n_953)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed8_INV_279_o_2606),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_cas_n_952)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_ras_n (
    .C(sys_clk),
    .D(array_muxed16_INV_283_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_ras_n_955)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed10_INV_281_o_2608),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_we_n_954)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_we_n (
    .C(sys_clk),
    .D(array_muxed17_INV_284_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_we_n_956)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_0 (
    .C(sys_clk),
    .CE(_n5473_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_1 (
    .C(sys_clk),
    .CE(_n5473_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_2 (
    .C(sys_clk),
    .CE(_n5473_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_3 (
    .C(sys_clk),
    .CE(_n5473_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_4 (
    .C(sys_clk),
    .CE(_n5473_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_5 (
    .C(sys_clk),
    .CE(_n5473_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_6 (
    .C(sys_clk),
    .CE(_n5473_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_counter[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_7 (
    .C(sys_clk),
    .CE(_n5473_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_counter[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_8 (
    .C(sys_clk),
    .CE(_n5473_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<8> ),
    .R(sys_rst),
    .Q(spiflash_counter[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_0 (
    .C(sys_clk),
    .CE(_n5482_inv_2755),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_1 (
    .C(sys_clk),
    .CE(_n5482_inv_2755),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_2 (
    .C(sys_clk),
    .CE(_n5482_inv_2755),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_3 (
    .C(sys_clk),
    .CE(_n5482_inv_2755),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1321)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_period (
    .C(sys_clk),
    .D(\n3901<0>_FRB_2735 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_period_758)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_23 (
    .C(sys_clk),
    .D(\Madd_n3901_cy<23>_FRB_4234 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_23_1695)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_0 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_1 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_2 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_3 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_4 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_5 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_6 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_7 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_postamble (
    .C(sdram_half_clk),
    .D(ddrphy_r_dfi_wrdata_en[1]),
    .Q(ddrphy_postamble_354)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_0 (
    .C(sys_clk),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_1 (
    .C(sys_clk),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_2 (
    .C(sys_clk),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_3 (
    .C(sys_clk),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_4 (
    .C(sys_clk),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_5 (
    .C(sys_clk),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_6 (
    .C(sys_clk),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_7 (
    .C(sys_clk),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0 (
    .C(sys_clk),
    .D(rhs_array_muxed32[0]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[0] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[1]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[1] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[2]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[2] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3 (
    .C(sys_clk),
    .D(rhs_array_muxed32[3]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[3] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4 (
    .C(sys_clk),
    .D(rhs_array_muxed32[4]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[4] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5 (
    .C(sys_clk),
    .D(rhs_array_muxed32[5]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[5] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_9 (
    .C(sys_clk),
    .D(rhs_array_muxed32[9]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[9] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_10 (
    .C(sys_clk),
    .D(rhs_array_muxed32[10]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[10] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_11 (
    .C(sys_clk),
    .D(rhs_array_muxed32[11]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[11] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_12 (
    .C(sys_clk),
    .D(rhs_array_muxed32[12]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[12] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_13 (
    .C(sys_clk),
    .D(rhs_array_muxed32[13]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[13] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_0 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_1 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nwrites[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1695),
    .D(basesoc_sdram_bandwidth_nreads[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[23])
  );
  FD   memadr_1_0 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[0] ),
    .Q(memadr_1[0])
  );
  FD   memadr_1_1 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[1] ),
    .Q(memadr_1[1])
  );
  FD   memadr_1_2 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[2] ),
    .Q(memadr_1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_0 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_1 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_sr[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_2 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_sr[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_3 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_sr[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_4 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_sr[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_5 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_sr[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_6 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_sr[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_7 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_sr[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_8 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_520_o ),
    .R(sys_rst),
    .Q(spiflash_sr[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_9 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_519_o ),
    .R(sys_rst),
    .Q(spiflash_sr[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_10 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_518_o ),
    .R(sys_rst),
    .Q(spiflash_sr[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_11 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_517_o ),
    .R(sys_rst),
    .Q(spiflash_sr[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_12 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_516_o ),
    .R(sys_rst),
    .Q(spiflash_sr[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_13 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_515_o ),
    .R(sys_rst),
    .Q(spiflash_sr[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_14 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_514_o ),
    .R(sys_rst),
    .Q(spiflash_sr[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_15 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_513_o ),
    .R(sys_rst),
    .Q(spiflash_sr[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_16 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_512_o ),
    .R(sys_rst),
    .Q(spiflash_sr[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_17 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_511_o ),
    .R(sys_rst),
    .Q(spiflash_sr[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_18 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_510_o ),
    .R(sys_rst),
    .Q(spiflash_sr[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_19 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_509_o ),
    .R(sys_rst),
    .Q(spiflash_sr[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_20 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_508_o ),
    .R(sys_rst),
    .Q(spiflash_sr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_21 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_507_o ),
    .R(sys_rst),
    .Q(spiflash_sr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_22 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_506_o ),
    .R(sys_rst),
    .Q(spiflash_sr[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_23 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_505_o ),
    .R(sys_rst),
    .Q(spiflash_sr[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_24 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_504_o ),
    .R(sys_rst),
    .Q(spiflash_sr[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_25 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_503_o ),
    .R(sys_rst),
    .Q(spiflash_sr[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_26 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_502_o ),
    .R(sys_rst),
    .Q(spiflash_sr[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_27 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_501_o ),
    .R(sys_rst),
    .Q(spiflash_sr[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_28 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_500_o ),
    .R(sys_rst),
    .Q(spiflash_sr[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_29 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_499_o ),
    .R(sys_rst),
    .Q(spiflash_sr[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_30 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_498_o ),
    .R(sys_rst),
    .Q(spiflash_sr[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_31 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_497_o ),
    .R(sys_rst),
    .Q(spiflash_sr[31])
  );
  FDE   memdat_3_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4046[0]),
    .Q(memdat_3[0])
  );
  FDE   memdat_3_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4046[1]),
    .Q(memdat_3[1])
  );
  FDE   memdat_3_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4046[2]),
    .Q(memdat_3[2])
  );
  FDE   memdat_3_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4046[3]),
    .Q(memdat_3[3])
  );
  FDE   memdat_3_4 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4046[4]),
    .Q(memdat_3[4])
  );
  FDE   memdat_3_5 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4046[5]),
    .Q(memdat_3[5])
  );
  FDE   memdat_3_6 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4046[6]),
    .Q(memdat_3[6])
  );
  FDE   memdat_3_7 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4046[7]),
    .Q(memdat_3[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_0 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_do),
    .R(sys_rst),
    .Q(dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_1 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[0]),
    .R(sys_rst),
    .Q(dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_2 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[1]),
    .R(sys_rst),
    .Q(dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_3 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[2]),
    .R(sys_rst),
    .Q(dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_4 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[3]),
    .R(sys_rst),
    .Q(dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_5 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[4]),
    .R(sys_rst),
    .Q(dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_6 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[5]),
    .R(sys_rst),
    .Q(dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_7 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[6]),
    .R(sys_rst),
    .Q(dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_8 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[7]),
    .R(sys_rst),
    .Q(dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_9 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[8]),
    .R(sys_rst),
    .Q(dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_10 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[9]),
    .R(sys_rst),
    .Q(dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_11 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[10]),
    .R(sys_rst),
    .Q(dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_12 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[11]),
    .R(sys_rst),
    .Q(dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_13 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[12]),
    .R(sys_rst),
    .Q(dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_14 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[13]),
    .R(sys_rst),
    .Q(dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_15 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[14]),
    .R(sys_rst),
    .Q(dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_16 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[15]),
    .R(sys_rst),
    .Q(dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_17 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[16]),
    .R(sys_rst),
    .Q(dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_18 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[17]),
    .R(sys_rst),
    .Q(dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_19 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[18]),
    .R(sys_rst),
    .Q(dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_20 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[19]),
    .R(sys_rst),
    .Q(dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_21 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[20]),
    .R(sys_rst),
    .Q(dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_22 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[21]),
    .R(sys_rst),
    .Q(dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_23 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[22]),
    .R(sys_rst),
    .Q(dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_24 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[23]),
    .R(sys_rst),
    .Q(dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_25 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[24]),
    .R(sys_rst),
    .Q(dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_26 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[25]),
    .R(sys_rst),
    .Q(dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_27 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[26]),
    .R(sys_rst),
    .Q(dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_28 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[27]),
    .R(sys_rst),
    .Q(dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_29 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[28]),
    .R(sys_rst),
    .Q(dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_30 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[29]),
    .R(sys_rst),
    .Q(dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_31 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[30]),
    .R(sys_rst),
    .Q(dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_32 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[31]),
    .R(sys_rst),
    .Q(dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_33 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[32]),
    .R(sys_rst),
    .Q(dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_34 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[33]),
    .R(sys_rst),
    .Q(dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_35 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[34]),
    .R(sys_rst),
    .Q(dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_36 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[35]),
    .R(sys_rst),
    .Q(dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_37 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[36]),
    .R(sys_rst),
    .Q(dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_38 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[37]),
    .R(sys_rst),
    .Q(dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_39 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[38]),
    .R(sys_rst),
    .Q(dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_40 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[39]),
    .R(sys_rst),
    .Q(dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_41 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[40]),
    .R(sys_rst),
    .Q(dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_42 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[41]),
    .R(sys_rst),
    .Q(dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_43 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[42]),
    .R(sys_rst),
    .Q(dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_44 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[43]),
    .R(sys_rst),
    .Q(dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_45 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[44]),
    .R(sys_rst),
    .Q(dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_46 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[45]),
    .R(sys_rst),
    .Q(dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_47 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[46]),
    .R(sys_rst),
    .Q(dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_48 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[47]),
    .R(sys_rst),
    .Q(dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_49 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[48]),
    .R(sys_rst),
    .Q(dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_50 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[49]),
    .R(sys_rst),
    .Q(dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_51 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[50]),
    .R(sys_rst),
    .Q(dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_52 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[51]),
    .R(sys_rst),
    .Q(dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_53 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[52]),
    .R(sys_rst),
    .Q(dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_54 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[53]),
    .R(sys_rst),
    .Q(dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_55 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[54]),
    .R(sys_rst),
    .Q(dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_56 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(dna_status[55]),
    .R(sys_rst),
    .Q(dna_status[56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(leds_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(leds_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(leds_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(leds_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(leds_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(leds_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(leds_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(leds_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_30_1548)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_31_1547)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_26_1551)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_29_1549)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_27_1550)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_22_1554)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_24_1552)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_23_1553)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_16_1557)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_19_1555)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_17_1556)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_11_1560)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_15_1558)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_13_1559)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_8_1561)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_7_1562)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_2_1563)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_1_1564)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_0_1565)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_10_1578)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_12_1576)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_11_1577)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_9_1579)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_8_1580)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_11_1590)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_12_1589)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_8_1593)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_10_1591)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_9_1592)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_eventmanager_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_23_1605)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_22_1606)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_21_1607)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_20_1608)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_13_1611)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_15_1609)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_14_1610)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_10_1612)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_9_1613)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_21_1620)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_28_1618)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_25_1619)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_14_1623)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_20_1621)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_18_1622)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_9_1626)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_12_1624)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_10_1625)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_4_1629)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_6_1627)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_5_1628)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_3_1630)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_19_1631)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_18_1632)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_17_1633)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_11_1636)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_16_1634)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_12_1635)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_8_1637)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1719)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1718)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1717)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1716)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1715)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1714)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1713)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1712)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1711)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1710)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1709)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1708)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1707)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1706)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1705)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1704)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1727)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1726)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1725)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1724)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1723)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1722)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1721)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1720)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1767)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1766)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1765)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1764)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1763)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1762)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1761)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1760)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1751)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1750)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1749)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1748)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1747)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1746)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1745)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1744)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1759)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1758)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1757)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1756)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1755)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1754)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1753)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1752)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_16_1791)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_17_1790)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_18_1789)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_19_1788)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_20_1787)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_21_1786)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_22_1785)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_23_1784)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_24_1783)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_25_1782)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_26_1781)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_27_1780)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_28_1779)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_29_1778)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_30_1777)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_31_1776)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_8_1799)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_9_1798)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_10_1797)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_11_1796)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_12_1795)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_13_1794)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_14_1793)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_15_1792)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_24_1815)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_25_1814)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_26_1813)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_27_1812)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_28_1811)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_29_1810)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_30_1809)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_31_1808)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_16_1823)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_17_1822)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_18_1821)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_19_1820)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_20_1819)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_21_1818)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_22_1817)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_23_1816)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_24_1847)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_25_1846)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_26_1845)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_27_1844)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_28_1843)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_29_1842)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_30_1841)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_31_1840)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_8_1831)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_9_1830)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_10_1829)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_11_1828)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_12_1827)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_13_1826)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_14_1825)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_15_1824)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_ready (
    .C(sys_clk),
    .D(basesoc_sdram_choose_cmd_cmd_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_ready_882)
  );
  FDE   memdat_1_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4045[0]),
    .Q(memdat_1[0])
  );
  FDE   memdat_1_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4045[1]),
    .Q(memdat_1[1])
  );
  FDE   memdat_1_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4045[2]),
    .Q(memdat_1[2])
  );
  FDE   memdat_1_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4045[3]),
    .Q(memdat_1[3])
  );
  FDE   memdat_1_4 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4045[4]),
    .Q(memdat_1[4])
  );
  FDE   memdat_1_5 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4045[5]),
    .Q(memdat_1[5])
  );
  FDE   memdat_1_6 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4045[6]),
    .Q(memdat_1[6])
  );
  FDE   memdat_1_7 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4045[7]),
    .Q(memdat_1[7])
  );
  FD   ddram_cke_617 (
    .C(sdram_half_clk),
    .D(ddrphy_record0_cke),
    .Q(ddram_cke_OBUF_350)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_mask_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata_mask[0]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata_mask[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[0]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_1 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[1]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_2 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[2]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_3 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[3]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_4 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[4]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_5 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[5]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_6 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[6]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_7 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[7]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_8 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[8]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_9 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[9]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_10 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[10]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_11 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[11]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_12 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[12]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_13 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[13]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_14 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[14]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_15 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[15]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_16 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[16]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_17 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[17]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_18 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[18]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_19 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[19]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_20 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[20]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_21 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[21]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_22 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[22]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_23 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[23]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_24 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[24]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_25 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[25]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_26 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[26]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_27 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[27]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_28 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[28]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_29 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[29]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_30 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[30]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_31 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[31]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_uart_clk_txen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0008_MUX_357_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_uart_clk_txen_683)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_uart_clk_rxen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0010_MUX_368_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_uart_clk_rxen_717)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_0 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_1 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_2 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_3 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_4 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_5 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_6 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_7 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_8 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_9 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_10 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_11 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_12 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_13 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_14 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_15 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_16 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_17 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_18 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_19 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_20 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_21 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_22 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_23 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_24 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_25 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_26 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_27 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_28 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_29 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_30 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_31 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_0 (
    .C(sys_clk),
    .CE(_n5410_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_1 (
    .C(sys_clk),
    .CE(_n5410_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_2 (
    .C(sys_clk),
    .CE(_n5410_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_3 (
    .C(sys_clk),
    .CE(_n5410_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_4 (
    .C(sys_clk),
    .CE(_n5410_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_5 (
    .C(sys_clk),
    .CE(_n5410_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_6 (
    .C(sys_clk),
    .CE(_n5410_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_7 (
    .C(sys_clk),
    .CE(_n5410_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[7])
  );
  FD   ddram_ras_n_757 (
    .C(sdram_half_clk),
    .D(array_muxed3),
    .Q(ddram_ras_n_OBUF_351)
  );
  FD   ddram_cas_n_758 (
    .C(sdram_half_clk),
    .D(array_muxed4),
    .Q(ddram_cas_n_OBUF_352)
  );
  FD   ddram_we_n_759 (
    .C(sdram_half_clk),
    .D(array_muxed5),
    .Q(ddram_we_n_OBUF_353)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_0 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_1 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_2 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_3 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_4 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_5 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_6 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_7 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_8 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[8]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_9 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[9]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_10 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[10]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_11 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[11]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_12 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[12]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_13 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[13]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_14 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[14]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_15 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[15]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_16 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[16]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_17 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[17]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_18 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[18]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_19 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[19]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_20 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[20]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_21 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[21]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_22 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[22]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_23 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[23]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_24 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[24]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_25 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[25]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_26 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[26]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_27 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[27]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_28 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[28]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_29 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[29]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_30 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[30]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_31 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[31]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1236)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1279)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1322)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1365)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(_n5375),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(_n5375),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(_n5375),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(_n5375),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(_n5375),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(_n5375),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(_n5375),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(_n5375),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(_n5375),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(_n5375),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(_n5375),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(_n5375),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(_n5375),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(_n5377),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(_n5377),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(_n5377),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(_n5377),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(_n5377),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(_n5377),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(_n5377),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(_n5377),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(_n5377),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(_n5377),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(_n5377),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(_n5377),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(_n5377),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(_n5379),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(_n5379),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(_n5379),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(_n5379),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(_n5379),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(_n5379),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(_n5379),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(_n5379),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(_n5379),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(_n5379),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(_n5379),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(_n5379),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(_n5379),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(_n5381),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(_n5381),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(_n5381),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(_n5381),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(_n5381),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(_n5381),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(_n5381),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(_n5381),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(_n5381),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(_n5381),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(_n5381),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(_n5381),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(_n5381),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_367_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_valid_684)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[0]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_1 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[1]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_2 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[2]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_3 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[3]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_4 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[4]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_5 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[5]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_6 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[6]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_7 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[7]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_8 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[8]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_9 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[9]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_10 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[10]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_11 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[11]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_12 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[12]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_13 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[13]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_14 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[14]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_15 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[15]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed6[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed6[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_0 (
    .C(sys_clk),
    .D(array_muxed13[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_1 (
    .C(sys_clk),
    .D(array_muxed13[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_valid (
    .C(sys_clk),
    .D(rhs_array_muxed6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_valid_881)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_read (
    .C(sys_clk),
    .D(rhs_array_muxed9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_read_883)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_write (
    .C(sys_clk),
    .D(rhs_array_muxed10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_write_884)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed7[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed7[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed7[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed7[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed7[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed7[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed7[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed7[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed7[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed7[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed7[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed7[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed7[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_0 (
    .C(sys_clk),
    .D(array_muxed14[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_1 (
    .C(sys_clk),
    .D(array_muxed14[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_2 (
    .C(sys_clk),
    .D(array_muxed14[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_3 (
    .C(sys_clk),
    .D(array_muxed14[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_4 (
    .C(sys_clk),
    .D(array_muxed14[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_5 (
    .C(sys_clk),
    .D(array_muxed14[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_6 (
    .C(sys_clk),
    .D(array_muxed14[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_7 (
    .C(sys_clk),
    .D(array_muxed14[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_8 (
    .C(sys_clk),
    .D(array_muxed14[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_9 (
    .C(sys_clk),
    .D(array_muxed14[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_10 (
    .C(sys_clk),
    .D(array_muxed14[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_11 (
    .C(sys_clk),
    .D(array_muxed14[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_12 (
    .C(sys_clk),
    .D(array_muxed14[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_bank_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_bank[0]),
    .Q(ddrphy_record0_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_bank_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_bank[1]),
    .Q(ddrphy_record0_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_bank_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_bank[0]),
    .Q(ddrphy_record1_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_bank_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_bank[1]),
    .Q(ddrphy_record1_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[0]),
    .Q(ddrphy_record0_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[1]),
    .Q(ddrphy_record0_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[2]),
    .Q(ddrphy_record0_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[3]),
    .Q(ddrphy_record0_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[4]),
    .Q(ddrphy_record0_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_5 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[5]),
    .Q(ddrphy_record0_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_6 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[6]),
    .Q(ddrphy_record0_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_7 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[7]),
    .Q(ddrphy_record0_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_8 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[8]),
    .Q(ddrphy_record0_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_9 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[9]),
    .Q(ddrphy_record0_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_10 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[10]),
    .Q(ddrphy_record0_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_11 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[11]),
    .Q(ddrphy_record0_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_12 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[12]),
    .Q(ddrphy_record0_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[0]),
    .Q(ddrphy_record1_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[1]),
    .Q(ddrphy_record1_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[2]),
    .Q(ddrphy_record1_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[3]),
    .Q(ddrphy_record1_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[4]),
    .Q(ddrphy_record1_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_5 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[5]),
    .Q(ddrphy_record1_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_6 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[6]),
    .Q(ddrphy_record1_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_7 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[7]),
    .Q(ddrphy_record1_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_8 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[8]),
    .Q(ddrphy_record1_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_9 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[9]),
    .Q(ddrphy_record1_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_10 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[10]),
    .Q(ddrphy_record1_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_11 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[11]),
    .Q(ddrphy_record1_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_12 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[12]),
    .Q(ddrphy_record1_address[12])
  );
  FD   ddram_ba_0 (
    .C(sdram_half_clk),
    .D(array_muxed1[0]),
    .Q(ddram_ba_0_349)
  );
  FD   ddram_ba_1 (
    .C(sdram_half_clk),
    .D(array_muxed1[1]),
    .Q(ddram_ba_1_348)
  );
  FD   ddram_a_0 (
    .C(sdram_half_clk),
    .D(array_muxed0[0]),
    .Q(ddram_a_0_347)
  );
  FD   ddram_a_1 (
    .C(sdram_half_clk),
    .D(array_muxed0[1]),
    .Q(ddram_a_1_346)
  );
  FD   ddram_a_2 (
    .C(sdram_half_clk),
    .D(array_muxed0[2]),
    .Q(ddram_a_2_345)
  );
  FD   ddram_a_3 (
    .C(sdram_half_clk),
    .D(array_muxed0[3]),
    .Q(ddram_a_3_344)
  );
  FD   ddram_a_4 (
    .C(sdram_half_clk),
    .D(array_muxed0[4]),
    .Q(ddram_a_4_343)
  );
  FD   ddram_a_5 (
    .C(sdram_half_clk),
    .D(array_muxed0[5]),
    .Q(ddram_a_5_342)
  );
  FD   ddram_a_6 (
    .C(sdram_half_clk),
    .D(array_muxed0[6]),
    .Q(ddram_a_6_341)
  );
  FD   ddram_a_7 (
    .C(sdram_half_clk),
    .D(array_muxed0[7]),
    .Q(ddram_a_7_340)
  );
  FD   ddram_a_8 (
    .C(sdram_half_clk),
    .D(array_muxed0[8]),
    .Q(ddram_a_8_339)
  );
  FD   ddram_a_9 (
    .C(sdram_half_clk),
    .D(array_muxed0[9]),
    .Q(ddram_a_9_338)
  );
  FD   ddram_a_10 (
    .C(sdram_half_clk),
    .D(array_muxed0[10]),
    .Q(ddram_a_10_337)
  );
  FD   ddram_a_11 (
    .C(sdram_half_clk),
    .D(array_muxed0[11]),
    .Q(ddram_a_11_336)
  );
  FD   ddram_a_12 (
    .C(sdram_half_clk),
    .D(array_muxed0[12]),
    .Q(ddram_a_12_335)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_5 (
    .C(base50_clk_BUFG_31),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(xilinxasyncresetsynchronizerimpl2_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl2),
    .Q(NLW_FDPE_5_Q_UNCONNECTED)
  );
  MUXCY   \Mcount_waittimer1_count_cy<0>  (
    .CI(user_btn1_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[0]),
    .O(Mcount_waittimer1_count_cy[0])
  );
  XORCY   \Mcount_waittimer1_count_xor<0>  (
    .CI(user_btn1_inv),
    .LI(Mcount_waittimer1_count_lut[0]),
    .O(Mcount_waittimer1_count)
  );
  MUXCY   \Mcount_waittimer1_count_cy<1>  (
    .CI(Mcount_waittimer1_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[1]),
    .O(Mcount_waittimer1_count_cy[1])
  );
  XORCY   \Mcount_waittimer1_count_xor<1>  (
    .CI(Mcount_waittimer1_count_cy[0]),
    .LI(Mcount_waittimer1_count_lut[1]),
    .O(Mcount_waittimer1_count1)
  );
  MUXCY   \Mcount_waittimer1_count_cy<2>  (
    .CI(Mcount_waittimer1_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[2]),
    .O(Mcount_waittimer1_count_cy[2])
  );
  XORCY   \Mcount_waittimer1_count_xor<2>  (
    .CI(Mcount_waittimer1_count_cy[1]),
    .LI(Mcount_waittimer1_count_lut[2]),
    .O(Mcount_waittimer1_count2)
  );
  MUXCY   \Mcount_waittimer1_count_cy<3>  (
    .CI(Mcount_waittimer1_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[3]),
    .O(Mcount_waittimer1_count_cy[3])
  );
  XORCY   \Mcount_waittimer1_count_xor<3>  (
    .CI(Mcount_waittimer1_count_cy[2]),
    .LI(Mcount_waittimer1_count_lut[3]),
    .O(Mcount_waittimer1_count3)
  );
  MUXCY   \Mcount_waittimer1_count_cy<4>  (
    .CI(Mcount_waittimer1_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[4]),
    .O(Mcount_waittimer1_count_cy[4])
  );
  XORCY   \Mcount_waittimer1_count_xor<4>  (
    .CI(Mcount_waittimer1_count_cy[3]),
    .LI(Mcount_waittimer1_count_lut[4]),
    .O(Mcount_waittimer1_count4)
  );
  MUXCY   \Mcount_waittimer1_count_cy<5>  (
    .CI(Mcount_waittimer1_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[5]),
    .O(Mcount_waittimer1_count_cy[5])
  );
  XORCY   \Mcount_waittimer1_count_xor<5>  (
    .CI(Mcount_waittimer1_count_cy[4]),
    .LI(Mcount_waittimer1_count_lut[5]),
    .O(Mcount_waittimer1_count5)
  );
  MUXCY   \Mcount_waittimer1_count_cy<6>  (
    .CI(Mcount_waittimer1_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[6]),
    .O(Mcount_waittimer1_count_cy[6])
  );
  XORCY   \Mcount_waittimer1_count_xor<6>  (
    .CI(Mcount_waittimer1_count_cy[5]),
    .LI(Mcount_waittimer1_count_lut[6]),
    .O(Mcount_waittimer1_count6)
  );
  MUXCY   \Mcount_waittimer1_count_cy<7>  (
    .CI(Mcount_waittimer1_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[7]),
    .O(Mcount_waittimer1_count_cy[7])
  );
  XORCY   \Mcount_waittimer1_count_xor<7>  (
    .CI(Mcount_waittimer1_count_cy[6]),
    .LI(Mcount_waittimer1_count_lut[7]),
    .O(Mcount_waittimer1_count7)
  );
  MUXCY   \Mcount_waittimer1_count_cy<8>  (
    .CI(Mcount_waittimer1_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[8]),
    .O(Mcount_waittimer1_count_cy[8])
  );
  XORCY   \Mcount_waittimer1_count_xor<8>  (
    .CI(Mcount_waittimer1_count_cy[7]),
    .LI(Mcount_waittimer1_count_lut[8]),
    .O(Mcount_waittimer1_count8)
  );
  MUXCY   \Mcount_waittimer1_count_cy<9>  (
    .CI(Mcount_waittimer1_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[9]),
    .O(Mcount_waittimer1_count_cy[9])
  );
  XORCY   \Mcount_waittimer1_count_xor<9>  (
    .CI(Mcount_waittimer1_count_cy[8]),
    .LI(Mcount_waittimer1_count_lut[9]),
    .O(Mcount_waittimer1_count9)
  );
  MUXCY   \Mcount_waittimer1_count_cy<10>  (
    .CI(Mcount_waittimer1_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[10]),
    .O(Mcount_waittimer1_count_cy[10])
  );
  XORCY   \Mcount_waittimer1_count_xor<10>  (
    .CI(Mcount_waittimer1_count_cy[9]),
    .LI(Mcount_waittimer1_count_lut[10]),
    .O(Mcount_waittimer1_count10)
  );
  MUXCY   \Mcount_waittimer1_count_cy<11>  (
    .CI(Mcount_waittimer1_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[11]),
    .O(Mcount_waittimer1_count_cy[11])
  );
  XORCY   \Mcount_waittimer1_count_xor<11>  (
    .CI(Mcount_waittimer1_count_cy[10]),
    .LI(Mcount_waittimer1_count_lut[11]),
    .O(Mcount_waittimer1_count11)
  );
  MUXCY   \Mcount_waittimer1_count_cy<12>  (
    .CI(Mcount_waittimer1_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[12]),
    .O(Mcount_waittimer1_count_cy[12])
  );
  XORCY   \Mcount_waittimer1_count_xor<12>  (
    .CI(Mcount_waittimer1_count_cy[11]),
    .LI(Mcount_waittimer1_count_lut[12]),
    .O(Mcount_waittimer1_count12)
  );
  MUXCY   \Mcount_waittimer1_count_cy<13>  (
    .CI(Mcount_waittimer1_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[13]),
    .O(Mcount_waittimer1_count_cy[13])
  );
  XORCY   \Mcount_waittimer1_count_xor<13>  (
    .CI(Mcount_waittimer1_count_cy[12]),
    .LI(Mcount_waittimer1_count_lut[13]),
    .O(Mcount_waittimer1_count13)
  );
  MUXCY   \Mcount_waittimer1_count_cy<14>  (
    .CI(Mcount_waittimer1_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[14]),
    .O(Mcount_waittimer1_count_cy[14])
  );
  XORCY   \Mcount_waittimer1_count_xor<14>  (
    .CI(Mcount_waittimer1_count_cy[13]),
    .LI(Mcount_waittimer1_count_lut[14]),
    .O(Mcount_waittimer1_count14)
  );
  MUXCY   \Mcount_waittimer1_count_cy<15>  (
    .CI(Mcount_waittimer1_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[15]),
    .O(Mcount_waittimer1_count_cy[15])
  );
  XORCY   \Mcount_waittimer1_count_xor<15>  (
    .CI(Mcount_waittimer1_count_cy[14]),
    .LI(Mcount_waittimer1_count_lut[15]),
    .O(Mcount_waittimer1_count15)
  );
  MUXCY   \Mcount_waittimer1_count_cy<16>  (
    .CI(Mcount_waittimer1_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[16]),
    .O(Mcount_waittimer1_count_cy[16])
  );
  XORCY   \Mcount_waittimer1_count_xor<16>  (
    .CI(Mcount_waittimer1_count_cy[15]),
    .LI(Mcount_waittimer1_count_lut[16]),
    .O(Mcount_waittimer1_count16)
  );
  MUXCY   \Mcount_waittimer1_count_cy<17>  (
    .CI(Mcount_waittimer1_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[17]),
    .O(Mcount_waittimer1_count_cy[17])
  );
  XORCY   \Mcount_waittimer1_count_xor<17>  (
    .CI(Mcount_waittimer1_count_cy[16]),
    .LI(Mcount_waittimer1_count_lut[17]),
    .O(Mcount_waittimer1_count17)
  );
  MUXCY   \Mcount_waittimer1_count_cy<18>  (
    .CI(Mcount_waittimer1_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[18]),
    .O(Mcount_waittimer1_count_cy[18])
  );
  XORCY   \Mcount_waittimer1_count_xor<18>  (
    .CI(Mcount_waittimer1_count_cy[17]),
    .LI(Mcount_waittimer1_count_lut[18]),
    .O(Mcount_waittimer1_count18)
  );
  XORCY   \Mcount_waittimer1_count_xor<19>  (
    .CI(Mcount_waittimer1_count_cy[18]),
    .LI(Mcount_waittimer1_count_lut[19]),
    .O(Mcount_waittimer1_count19)
  );
  MUXCY   \Mcount_waittimer0_count_cy<0>  (
    .CI(user_btn0_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[0]),
    .O(Mcount_waittimer0_count_cy[0])
  );
  XORCY   \Mcount_waittimer0_count_xor<0>  (
    .CI(user_btn0_inv),
    .LI(Mcount_waittimer0_count_lut[0]),
    .O(Mcount_waittimer0_count)
  );
  MUXCY   \Mcount_waittimer0_count_cy<1>  (
    .CI(Mcount_waittimer0_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[1]),
    .O(Mcount_waittimer0_count_cy[1])
  );
  XORCY   \Mcount_waittimer0_count_xor<1>  (
    .CI(Mcount_waittimer0_count_cy[0]),
    .LI(Mcount_waittimer0_count_lut[1]),
    .O(Mcount_waittimer0_count1)
  );
  MUXCY   \Mcount_waittimer0_count_cy<2>  (
    .CI(Mcount_waittimer0_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[2]),
    .O(Mcount_waittimer0_count_cy[2])
  );
  XORCY   \Mcount_waittimer0_count_xor<2>  (
    .CI(Mcount_waittimer0_count_cy[1]),
    .LI(Mcount_waittimer0_count_lut[2]),
    .O(Mcount_waittimer0_count2)
  );
  MUXCY   \Mcount_waittimer0_count_cy<3>  (
    .CI(Mcount_waittimer0_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[3]),
    .O(Mcount_waittimer0_count_cy[3])
  );
  XORCY   \Mcount_waittimer0_count_xor<3>  (
    .CI(Mcount_waittimer0_count_cy[2]),
    .LI(Mcount_waittimer0_count_lut[3]),
    .O(Mcount_waittimer0_count3)
  );
  MUXCY   \Mcount_waittimer0_count_cy<4>  (
    .CI(Mcount_waittimer0_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[4]),
    .O(Mcount_waittimer0_count_cy[4])
  );
  XORCY   \Mcount_waittimer0_count_xor<4>  (
    .CI(Mcount_waittimer0_count_cy[3]),
    .LI(Mcount_waittimer0_count_lut[4]),
    .O(Mcount_waittimer0_count4)
  );
  MUXCY   \Mcount_waittimer0_count_cy<5>  (
    .CI(Mcount_waittimer0_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[5]),
    .O(Mcount_waittimer0_count_cy[5])
  );
  XORCY   \Mcount_waittimer0_count_xor<5>  (
    .CI(Mcount_waittimer0_count_cy[4]),
    .LI(Mcount_waittimer0_count_lut[5]),
    .O(Mcount_waittimer0_count5)
  );
  MUXCY   \Mcount_waittimer0_count_cy<6>  (
    .CI(Mcount_waittimer0_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[6]),
    .O(Mcount_waittimer0_count_cy[6])
  );
  XORCY   \Mcount_waittimer0_count_xor<6>  (
    .CI(Mcount_waittimer0_count_cy[5]),
    .LI(Mcount_waittimer0_count_lut[6]),
    .O(Mcount_waittimer0_count6)
  );
  MUXCY   \Mcount_waittimer0_count_cy<7>  (
    .CI(Mcount_waittimer0_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[7]),
    .O(Mcount_waittimer0_count_cy[7])
  );
  XORCY   \Mcount_waittimer0_count_xor<7>  (
    .CI(Mcount_waittimer0_count_cy[6]),
    .LI(Mcount_waittimer0_count_lut[7]),
    .O(Mcount_waittimer0_count7)
  );
  MUXCY   \Mcount_waittimer0_count_cy<8>  (
    .CI(Mcount_waittimer0_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[8]),
    .O(Mcount_waittimer0_count_cy[8])
  );
  XORCY   \Mcount_waittimer0_count_xor<8>  (
    .CI(Mcount_waittimer0_count_cy[7]),
    .LI(Mcount_waittimer0_count_lut[8]),
    .O(Mcount_waittimer0_count8)
  );
  MUXCY   \Mcount_waittimer0_count_cy<9>  (
    .CI(Mcount_waittimer0_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[9]),
    .O(Mcount_waittimer0_count_cy[9])
  );
  XORCY   \Mcount_waittimer0_count_xor<9>  (
    .CI(Mcount_waittimer0_count_cy[8]),
    .LI(Mcount_waittimer0_count_lut[9]),
    .O(Mcount_waittimer0_count9)
  );
  MUXCY   \Mcount_waittimer0_count_cy<10>  (
    .CI(Mcount_waittimer0_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[10]),
    .O(Mcount_waittimer0_count_cy[10])
  );
  XORCY   \Mcount_waittimer0_count_xor<10>  (
    .CI(Mcount_waittimer0_count_cy[9]),
    .LI(Mcount_waittimer0_count_lut[10]),
    .O(Mcount_waittimer0_count10)
  );
  MUXCY   \Mcount_waittimer0_count_cy<11>  (
    .CI(Mcount_waittimer0_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[11]),
    .O(Mcount_waittimer0_count_cy[11])
  );
  XORCY   \Mcount_waittimer0_count_xor<11>  (
    .CI(Mcount_waittimer0_count_cy[10]),
    .LI(Mcount_waittimer0_count_lut[11]),
    .O(Mcount_waittimer0_count11)
  );
  MUXCY   \Mcount_waittimer0_count_cy<12>  (
    .CI(Mcount_waittimer0_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[12]),
    .O(Mcount_waittimer0_count_cy[12])
  );
  XORCY   \Mcount_waittimer0_count_xor<12>  (
    .CI(Mcount_waittimer0_count_cy[11]),
    .LI(Mcount_waittimer0_count_lut[12]),
    .O(Mcount_waittimer0_count12)
  );
  MUXCY   \Mcount_waittimer0_count_cy<13>  (
    .CI(Mcount_waittimer0_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[13]),
    .O(Mcount_waittimer0_count_cy[13])
  );
  XORCY   \Mcount_waittimer0_count_xor<13>  (
    .CI(Mcount_waittimer0_count_cy[12]),
    .LI(Mcount_waittimer0_count_lut[13]),
    .O(Mcount_waittimer0_count13)
  );
  MUXCY   \Mcount_waittimer0_count_cy<14>  (
    .CI(Mcount_waittimer0_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[14]),
    .O(Mcount_waittimer0_count_cy[14])
  );
  XORCY   \Mcount_waittimer0_count_xor<14>  (
    .CI(Mcount_waittimer0_count_cy[13]),
    .LI(Mcount_waittimer0_count_lut[14]),
    .O(Mcount_waittimer0_count14)
  );
  MUXCY   \Mcount_waittimer0_count_cy<15>  (
    .CI(Mcount_waittimer0_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[15]),
    .O(Mcount_waittimer0_count_cy[15])
  );
  XORCY   \Mcount_waittimer0_count_xor<15>  (
    .CI(Mcount_waittimer0_count_cy[14]),
    .LI(Mcount_waittimer0_count_lut[15]),
    .O(Mcount_waittimer0_count15)
  );
  MUXCY   \Mcount_waittimer0_count_cy<16>  (
    .CI(Mcount_waittimer0_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[16]),
    .O(Mcount_waittimer0_count_cy[16])
  );
  XORCY   \Mcount_waittimer0_count_xor<16>  (
    .CI(Mcount_waittimer0_count_cy[15]),
    .LI(Mcount_waittimer0_count_lut[16]),
    .O(Mcount_waittimer0_count16)
  );
  MUXCY   \Mcount_waittimer0_count_cy<17>  (
    .CI(Mcount_waittimer0_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[17]),
    .O(Mcount_waittimer0_count_cy[17])
  );
  XORCY   \Mcount_waittimer0_count_xor<17>  (
    .CI(Mcount_waittimer0_count_cy[16]),
    .LI(Mcount_waittimer0_count_lut[17]),
    .O(Mcount_waittimer0_count17)
  );
  MUXCY   \Mcount_waittimer0_count_cy<18>  (
    .CI(Mcount_waittimer0_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[18]),
    .O(Mcount_waittimer0_count_cy[18])
  );
  XORCY   \Mcount_waittimer0_count_xor<18>  (
    .CI(Mcount_waittimer0_count_cy[17]),
    .LI(Mcount_waittimer0_count_lut[18]),
    .O(Mcount_waittimer0_count18)
  );
  XORCY   \Mcount_waittimer0_count_xor<19>  (
    .CI(Mcount_waittimer0_count_cy[18]),
    .LI(Mcount_waittimer0_count_lut[19]),
    .O(Mcount_waittimer0_count19)
  );
  MUXCY   \Mcount_waittimer4_count_cy<0>  (
    .CI(user_btn4_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[0]),
    .O(Mcount_waittimer4_count_cy[0])
  );
  XORCY   \Mcount_waittimer4_count_xor<0>  (
    .CI(user_btn4_inv),
    .LI(Mcount_waittimer4_count_lut[0]),
    .O(Mcount_waittimer4_count)
  );
  MUXCY   \Mcount_waittimer4_count_cy<1>  (
    .CI(Mcount_waittimer4_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[1]),
    .O(Mcount_waittimer4_count_cy[1])
  );
  XORCY   \Mcount_waittimer4_count_xor<1>  (
    .CI(Mcount_waittimer4_count_cy[0]),
    .LI(Mcount_waittimer4_count_lut[1]),
    .O(Mcount_waittimer4_count1)
  );
  MUXCY   \Mcount_waittimer4_count_cy<2>  (
    .CI(Mcount_waittimer4_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[2]),
    .O(Mcount_waittimer4_count_cy[2])
  );
  XORCY   \Mcount_waittimer4_count_xor<2>  (
    .CI(Mcount_waittimer4_count_cy[1]),
    .LI(Mcount_waittimer4_count_lut[2]),
    .O(Mcount_waittimer4_count2)
  );
  MUXCY   \Mcount_waittimer4_count_cy<3>  (
    .CI(Mcount_waittimer4_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[3]),
    .O(Mcount_waittimer4_count_cy[3])
  );
  XORCY   \Mcount_waittimer4_count_xor<3>  (
    .CI(Mcount_waittimer4_count_cy[2]),
    .LI(Mcount_waittimer4_count_lut[3]),
    .O(Mcount_waittimer4_count3)
  );
  MUXCY   \Mcount_waittimer4_count_cy<4>  (
    .CI(Mcount_waittimer4_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[4]),
    .O(Mcount_waittimer4_count_cy[4])
  );
  XORCY   \Mcount_waittimer4_count_xor<4>  (
    .CI(Mcount_waittimer4_count_cy[3]),
    .LI(Mcount_waittimer4_count_lut[4]),
    .O(Mcount_waittimer4_count4)
  );
  MUXCY   \Mcount_waittimer4_count_cy<5>  (
    .CI(Mcount_waittimer4_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[5]),
    .O(Mcount_waittimer4_count_cy[5])
  );
  XORCY   \Mcount_waittimer4_count_xor<5>  (
    .CI(Mcount_waittimer4_count_cy[4]),
    .LI(Mcount_waittimer4_count_lut[5]),
    .O(Mcount_waittimer4_count5)
  );
  MUXCY   \Mcount_waittimer4_count_cy<6>  (
    .CI(Mcount_waittimer4_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[6]),
    .O(Mcount_waittimer4_count_cy[6])
  );
  XORCY   \Mcount_waittimer4_count_xor<6>  (
    .CI(Mcount_waittimer4_count_cy[5]),
    .LI(Mcount_waittimer4_count_lut[6]),
    .O(Mcount_waittimer4_count6)
  );
  MUXCY   \Mcount_waittimer4_count_cy<7>  (
    .CI(Mcount_waittimer4_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[7]),
    .O(Mcount_waittimer4_count_cy[7])
  );
  XORCY   \Mcount_waittimer4_count_xor<7>  (
    .CI(Mcount_waittimer4_count_cy[6]),
    .LI(Mcount_waittimer4_count_lut[7]),
    .O(Mcount_waittimer4_count7)
  );
  MUXCY   \Mcount_waittimer4_count_cy<8>  (
    .CI(Mcount_waittimer4_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[8]),
    .O(Mcount_waittimer4_count_cy[8])
  );
  XORCY   \Mcount_waittimer4_count_xor<8>  (
    .CI(Mcount_waittimer4_count_cy[7]),
    .LI(Mcount_waittimer4_count_lut[8]),
    .O(Mcount_waittimer4_count8)
  );
  MUXCY   \Mcount_waittimer4_count_cy<9>  (
    .CI(Mcount_waittimer4_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[9]),
    .O(Mcount_waittimer4_count_cy[9])
  );
  XORCY   \Mcount_waittimer4_count_xor<9>  (
    .CI(Mcount_waittimer4_count_cy[8]),
    .LI(Mcount_waittimer4_count_lut[9]),
    .O(Mcount_waittimer4_count9)
  );
  MUXCY   \Mcount_waittimer4_count_cy<10>  (
    .CI(Mcount_waittimer4_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[10]),
    .O(Mcount_waittimer4_count_cy[10])
  );
  XORCY   \Mcount_waittimer4_count_xor<10>  (
    .CI(Mcount_waittimer4_count_cy[9]),
    .LI(Mcount_waittimer4_count_lut[10]),
    .O(Mcount_waittimer4_count10)
  );
  MUXCY   \Mcount_waittimer4_count_cy<11>  (
    .CI(Mcount_waittimer4_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[11]),
    .O(Mcount_waittimer4_count_cy[11])
  );
  XORCY   \Mcount_waittimer4_count_xor<11>  (
    .CI(Mcount_waittimer4_count_cy[10]),
    .LI(Mcount_waittimer4_count_lut[11]),
    .O(Mcount_waittimer4_count11)
  );
  MUXCY   \Mcount_waittimer4_count_cy<12>  (
    .CI(Mcount_waittimer4_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[12]),
    .O(Mcount_waittimer4_count_cy[12])
  );
  XORCY   \Mcount_waittimer4_count_xor<12>  (
    .CI(Mcount_waittimer4_count_cy[11]),
    .LI(Mcount_waittimer4_count_lut[12]),
    .O(Mcount_waittimer4_count12)
  );
  MUXCY   \Mcount_waittimer4_count_cy<13>  (
    .CI(Mcount_waittimer4_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[13]),
    .O(Mcount_waittimer4_count_cy[13])
  );
  XORCY   \Mcount_waittimer4_count_xor<13>  (
    .CI(Mcount_waittimer4_count_cy[12]),
    .LI(Mcount_waittimer4_count_lut[13]),
    .O(Mcount_waittimer4_count13)
  );
  MUXCY   \Mcount_waittimer4_count_cy<14>  (
    .CI(Mcount_waittimer4_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[14]),
    .O(Mcount_waittimer4_count_cy[14])
  );
  XORCY   \Mcount_waittimer4_count_xor<14>  (
    .CI(Mcount_waittimer4_count_cy[13]),
    .LI(Mcount_waittimer4_count_lut[14]),
    .O(Mcount_waittimer4_count14)
  );
  MUXCY   \Mcount_waittimer4_count_cy<15>  (
    .CI(Mcount_waittimer4_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[15]),
    .O(Mcount_waittimer4_count_cy[15])
  );
  XORCY   \Mcount_waittimer4_count_xor<15>  (
    .CI(Mcount_waittimer4_count_cy[14]),
    .LI(Mcount_waittimer4_count_lut[15]),
    .O(Mcount_waittimer4_count15)
  );
  MUXCY   \Mcount_waittimer4_count_cy<16>  (
    .CI(Mcount_waittimer4_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[16]),
    .O(Mcount_waittimer4_count_cy[16])
  );
  XORCY   \Mcount_waittimer4_count_xor<16>  (
    .CI(Mcount_waittimer4_count_cy[15]),
    .LI(Mcount_waittimer4_count_lut[16]),
    .O(Mcount_waittimer4_count16)
  );
  MUXCY   \Mcount_waittimer4_count_cy<17>  (
    .CI(Mcount_waittimer4_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[17]),
    .O(Mcount_waittimer4_count_cy[17])
  );
  XORCY   \Mcount_waittimer4_count_xor<17>  (
    .CI(Mcount_waittimer4_count_cy[16]),
    .LI(Mcount_waittimer4_count_lut[17]),
    .O(Mcount_waittimer4_count17)
  );
  MUXCY   \Mcount_waittimer4_count_cy<18>  (
    .CI(Mcount_waittimer4_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[18]),
    .O(Mcount_waittimer4_count_cy[18])
  );
  XORCY   \Mcount_waittimer4_count_xor<18>  (
    .CI(Mcount_waittimer4_count_cy[17]),
    .LI(Mcount_waittimer4_count_lut[18]),
    .O(Mcount_waittimer4_count18)
  );
  XORCY   \Mcount_waittimer4_count_xor<19>  (
    .CI(Mcount_waittimer4_count_cy[18]),
    .LI(Mcount_waittimer4_count_lut[19]),
    .O(Mcount_waittimer4_count19)
  );
  MUXCY   \Mcount_waittimer2_count_cy<0>  (
    .CI(user_btn2_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[0]),
    .O(Mcount_waittimer2_count_cy[0])
  );
  XORCY   \Mcount_waittimer2_count_xor<0>  (
    .CI(user_btn2_inv),
    .LI(Mcount_waittimer2_count_lut[0]),
    .O(Mcount_waittimer2_count)
  );
  MUXCY   \Mcount_waittimer2_count_cy<1>  (
    .CI(Mcount_waittimer2_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[1]),
    .O(Mcount_waittimer2_count_cy[1])
  );
  XORCY   \Mcount_waittimer2_count_xor<1>  (
    .CI(Mcount_waittimer2_count_cy[0]),
    .LI(Mcount_waittimer2_count_lut[1]),
    .O(Mcount_waittimer2_count1)
  );
  MUXCY   \Mcount_waittimer2_count_cy<2>  (
    .CI(Mcount_waittimer2_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[2]),
    .O(Mcount_waittimer2_count_cy[2])
  );
  XORCY   \Mcount_waittimer2_count_xor<2>  (
    .CI(Mcount_waittimer2_count_cy[1]),
    .LI(Mcount_waittimer2_count_lut[2]),
    .O(Mcount_waittimer2_count2)
  );
  MUXCY   \Mcount_waittimer2_count_cy<3>  (
    .CI(Mcount_waittimer2_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[3]),
    .O(Mcount_waittimer2_count_cy[3])
  );
  XORCY   \Mcount_waittimer2_count_xor<3>  (
    .CI(Mcount_waittimer2_count_cy[2]),
    .LI(Mcount_waittimer2_count_lut[3]),
    .O(Mcount_waittimer2_count3)
  );
  MUXCY   \Mcount_waittimer2_count_cy<4>  (
    .CI(Mcount_waittimer2_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[4]),
    .O(Mcount_waittimer2_count_cy[4])
  );
  XORCY   \Mcount_waittimer2_count_xor<4>  (
    .CI(Mcount_waittimer2_count_cy[3]),
    .LI(Mcount_waittimer2_count_lut[4]),
    .O(Mcount_waittimer2_count4)
  );
  MUXCY   \Mcount_waittimer2_count_cy<5>  (
    .CI(Mcount_waittimer2_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[5]),
    .O(Mcount_waittimer2_count_cy[5])
  );
  XORCY   \Mcount_waittimer2_count_xor<5>  (
    .CI(Mcount_waittimer2_count_cy[4]),
    .LI(Mcount_waittimer2_count_lut[5]),
    .O(Mcount_waittimer2_count5)
  );
  MUXCY   \Mcount_waittimer2_count_cy<6>  (
    .CI(Mcount_waittimer2_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[6]),
    .O(Mcount_waittimer2_count_cy[6])
  );
  XORCY   \Mcount_waittimer2_count_xor<6>  (
    .CI(Mcount_waittimer2_count_cy[5]),
    .LI(Mcount_waittimer2_count_lut[6]),
    .O(Mcount_waittimer2_count6)
  );
  MUXCY   \Mcount_waittimer2_count_cy<7>  (
    .CI(Mcount_waittimer2_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[7]),
    .O(Mcount_waittimer2_count_cy[7])
  );
  XORCY   \Mcount_waittimer2_count_xor<7>  (
    .CI(Mcount_waittimer2_count_cy[6]),
    .LI(Mcount_waittimer2_count_lut[7]),
    .O(Mcount_waittimer2_count7)
  );
  MUXCY   \Mcount_waittimer2_count_cy<8>  (
    .CI(Mcount_waittimer2_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[8]),
    .O(Mcount_waittimer2_count_cy[8])
  );
  XORCY   \Mcount_waittimer2_count_xor<8>  (
    .CI(Mcount_waittimer2_count_cy[7]),
    .LI(Mcount_waittimer2_count_lut[8]),
    .O(Mcount_waittimer2_count8)
  );
  MUXCY   \Mcount_waittimer2_count_cy<9>  (
    .CI(Mcount_waittimer2_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[9]),
    .O(Mcount_waittimer2_count_cy[9])
  );
  XORCY   \Mcount_waittimer2_count_xor<9>  (
    .CI(Mcount_waittimer2_count_cy[8]),
    .LI(Mcount_waittimer2_count_lut[9]),
    .O(Mcount_waittimer2_count9)
  );
  MUXCY   \Mcount_waittimer2_count_cy<10>  (
    .CI(Mcount_waittimer2_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[10]),
    .O(Mcount_waittimer2_count_cy[10])
  );
  XORCY   \Mcount_waittimer2_count_xor<10>  (
    .CI(Mcount_waittimer2_count_cy[9]),
    .LI(Mcount_waittimer2_count_lut[10]),
    .O(Mcount_waittimer2_count10)
  );
  MUXCY   \Mcount_waittimer2_count_cy<11>  (
    .CI(Mcount_waittimer2_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[11]),
    .O(Mcount_waittimer2_count_cy[11])
  );
  XORCY   \Mcount_waittimer2_count_xor<11>  (
    .CI(Mcount_waittimer2_count_cy[10]),
    .LI(Mcount_waittimer2_count_lut[11]),
    .O(Mcount_waittimer2_count11)
  );
  MUXCY   \Mcount_waittimer2_count_cy<12>  (
    .CI(Mcount_waittimer2_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[12]),
    .O(Mcount_waittimer2_count_cy[12])
  );
  XORCY   \Mcount_waittimer2_count_xor<12>  (
    .CI(Mcount_waittimer2_count_cy[11]),
    .LI(Mcount_waittimer2_count_lut[12]),
    .O(Mcount_waittimer2_count12)
  );
  MUXCY   \Mcount_waittimer2_count_cy<13>  (
    .CI(Mcount_waittimer2_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[13]),
    .O(Mcount_waittimer2_count_cy[13])
  );
  XORCY   \Mcount_waittimer2_count_xor<13>  (
    .CI(Mcount_waittimer2_count_cy[12]),
    .LI(Mcount_waittimer2_count_lut[13]),
    .O(Mcount_waittimer2_count13)
  );
  MUXCY   \Mcount_waittimer2_count_cy<14>  (
    .CI(Mcount_waittimer2_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[14]),
    .O(Mcount_waittimer2_count_cy[14])
  );
  XORCY   \Mcount_waittimer2_count_xor<14>  (
    .CI(Mcount_waittimer2_count_cy[13]),
    .LI(Mcount_waittimer2_count_lut[14]),
    .O(Mcount_waittimer2_count14)
  );
  MUXCY   \Mcount_waittimer2_count_cy<15>  (
    .CI(Mcount_waittimer2_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[15]),
    .O(Mcount_waittimer2_count_cy[15])
  );
  XORCY   \Mcount_waittimer2_count_xor<15>  (
    .CI(Mcount_waittimer2_count_cy[14]),
    .LI(Mcount_waittimer2_count_lut[15]),
    .O(Mcount_waittimer2_count15)
  );
  MUXCY   \Mcount_waittimer2_count_cy<16>  (
    .CI(Mcount_waittimer2_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[16]),
    .O(Mcount_waittimer2_count_cy[16])
  );
  XORCY   \Mcount_waittimer2_count_xor<16>  (
    .CI(Mcount_waittimer2_count_cy[15]),
    .LI(Mcount_waittimer2_count_lut[16]),
    .O(Mcount_waittimer2_count16)
  );
  MUXCY   \Mcount_waittimer2_count_cy<17>  (
    .CI(Mcount_waittimer2_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[17]),
    .O(Mcount_waittimer2_count_cy[17])
  );
  XORCY   \Mcount_waittimer2_count_xor<17>  (
    .CI(Mcount_waittimer2_count_cy[16]),
    .LI(Mcount_waittimer2_count_lut[17]),
    .O(Mcount_waittimer2_count17)
  );
  MUXCY   \Mcount_waittimer2_count_cy<18>  (
    .CI(Mcount_waittimer2_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[18]),
    .O(Mcount_waittimer2_count_cy[18])
  );
  XORCY   \Mcount_waittimer2_count_xor<18>  (
    .CI(Mcount_waittimer2_count_cy[17]),
    .LI(Mcount_waittimer2_count_lut[18]),
    .O(Mcount_waittimer2_count18)
  );
  XORCY   \Mcount_waittimer2_count_xor<19>  (
    .CI(Mcount_waittimer2_count_cy[18]),
    .LI(Mcount_waittimer2_count_lut[19]),
    .O(Mcount_waittimer2_count19)
  );
  MUXCY   \Mcount_waittimer3_count_cy<0>  (
    .CI(user_btn3_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[0]),
    .O(Mcount_waittimer3_count_cy[0])
  );
  XORCY   \Mcount_waittimer3_count_xor<0>  (
    .CI(user_btn3_inv),
    .LI(Mcount_waittimer3_count_lut[0]),
    .O(Mcount_waittimer3_count)
  );
  MUXCY   \Mcount_waittimer3_count_cy<1>  (
    .CI(Mcount_waittimer3_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[1]),
    .O(Mcount_waittimer3_count_cy[1])
  );
  XORCY   \Mcount_waittimer3_count_xor<1>  (
    .CI(Mcount_waittimer3_count_cy[0]),
    .LI(Mcount_waittimer3_count_lut[1]),
    .O(Mcount_waittimer3_count1)
  );
  MUXCY   \Mcount_waittimer3_count_cy<2>  (
    .CI(Mcount_waittimer3_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[2]),
    .O(Mcount_waittimer3_count_cy[2])
  );
  XORCY   \Mcount_waittimer3_count_xor<2>  (
    .CI(Mcount_waittimer3_count_cy[1]),
    .LI(Mcount_waittimer3_count_lut[2]),
    .O(Mcount_waittimer3_count2)
  );
  MUXCY   \Mcount_waittimer3_count_cy<3>  (
    .CI(Mcount_waittimer3_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[3]),
    .O(Mcount_waittimer3_count_cy[3])
  );
  XORCY   \Mcount_waittimer3_count_xor<3>  (
    .CI(Mcount_waittimer3_count_cy[2]),
    .LI(Mcount_waittimer3_count_lut[3]),
    .O(Mcount_waittimer3_count3)
  );
  MUXCY   \Mcount_waittimer3_count_cy<4>  (
    .CI(Mcount_waittimer3_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[4]),
    .O(Mcount_waittimer3_count_cy[4])
  );
  XORCY   \Mcount_waittimer3_count_xor<4>  (
    .CI(Mcount_waittimer3_count_cy[3]),
    .LI(Mcount_waittimer3_count_lut[4]),
    .O(Mcount_waittimer3_count4)
  );
  MUXCY   \Mcount_waittimer3_count_cy<5>  (
    .CI(Mcount_waittimer3_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[5]),
    .O(Mcount_waittimer3_count_cy[5])
  );
  XORCY   \Mcount_waittimer3_count_xor<5>  (
    .CI(Mcount_waittimer3_count_cy[4]),
    .LI(Mcount_waittimer3_count_lut[5]),
    .O(Mcount_waittimer3_count5)
  );
  MUXCY   \Mcount_waittimer3_count_cy<6>  (
    .CI(Mcount_waittimer3_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[6]),
    .O(Mcount_waittimer3_count_cy[6])
  );
  XORCY   \Mcount_waittimer3_count_xor<6>  (
    .CI(Mcount_waittimer3_count_cy[5]),
    .LI(Mcount_waittimer3_count_lut[6]),
    .O(Mcount_waittimer3_count6)
  );
  MUXCY   \Mcount_waittimer3_count_cy<7>  (
    .CI(Mcount_waittimer3_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[7]),
    .O(Mcount_waittimer3_count_cy[7])
  );
  XORCY   \Mcount_waittimer3_count_xor<7>  (
    .CI(Mcount_waittimer3_count_cy[6]),
    .LI(Mcount_waittimer3_count_lut[7]),
    .O(Mcount_waittimer3_count7)
  );
  MUXCY   \Mcount_waittimer3_count_cy<8>  (
    .CI(Mcount_waittimer3_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[8]),
    .O(Mcount_waittimer3_count_cy[8])
  );
  XORCY   \Mcount_waittimer3_count_xor<8>  (
    .CI(Mcount_waittimer3_count_cy[7]),
    .LI(Mcount_waittimer3_count_lut[8]),
    .O(Mcount_waittimer3_count8)
  );
  MUXCY   \Mcount_waittimer3_count_cy<9>  (
    .CI(Mcount_waittimer3_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[9]),
    .O(Mcount_waittimer3_count_cy[9])
  );
  XORCY   \Mcount_waittimer3_count_xor<9>  (
    .CI(Mcount_waittimer3_count_cy[8]),
    .LI(Mcount_waittimer3_count_lut[9]),
    .O(Mcount_waittimer3_count9)
  );
  MUXCY   \Mcount_waittimer3_count_cy<10>  (
    .CI(Mcount_waittimer3_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[10]),
    .O(Mcount_waittimer3_count_cy[10])
  );
  XORCY   \Mcount_waittimer3_count_xor<10>  (
    .CI(Mcount_waittimer3_count_cy[9]),
    .LI(Mcount_waittimer3_count_lut[10]),
    .O(Mcount_waittimer3_count10)
  );
  MUXCY   \Mcount_waittimer3_count_cy<11>  (
    .CI(Mcount_waittimer3_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[11]),
    .O(Mcount_waittimer3_count_cy[11])
  );
  XORCY   \Mcount_waittimer3_count_xor<11>  (
    .CI(Mcount_waittimer3_count_cy[10]),
    .LI(Mcount_waittimer3_count_lut[11]),
    .O(Mcount_waittimer3_count11)
  );
  MUXCY   \Mcount_waittimer3_count_cy<12>  (
    .CI(Mcount_waittimer3_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[12]),
    .O(Mcount_waittimer3_count_cy[12])
  );
  XORCY   \Mcount_waittimer3_count_xor<12>  (
    .CI(Mcount_waittimer3_count_cy[11]),
    .LI(Mcount_waittimer3_count_lut[12]),
    .O(Mcount_waittimer3_count12)
  );
  MUXCY   \Mcount_waittimer3_count_cy<13>  (
    .CI(Mcount_waittimer3_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[13]),
    .O(Mcount_waittimer3_count_cy[13])
  );
  XORCY   \Mcount_waittimer3_count_xor<13>  (
    .CI(Mcount_waittimer3_count_cy[12]),
    .LI(Mcount_waittimer3_count_lut[13]),
    .O(Mcount_waittimer3_count13)
  );
  MUXCY   \Mcount_waittimer3_count_cy<14>  (
    .CI(Mcount_waittimer3_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[14]),
    .O(Mcount_waittimer3_count_cy[14])
  );
  XORCY   \Mcount_waittimer3_count_xor<14>  (
    .CI(Mcount_waittimer3_count_cy[13]),
    .LI(Mcount_waittimer3_count_lut[14]),
    .O(Mcount_waittimer3_count14)
  );
  MUXCY   \Mcount_waittimer3_count_cy<15>  (
    .CI(Mcount_waittimer3_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[15]),
    .O(Mcount_waittimer3_count_cy[15])
  );
  XORCY   \Mcount_waittimer3_count_xor<15>  (
    .CI(Mcount_waittimer3_count_cy[14]),
    .LI(Mcount_waittimer3_count_lut[15]),
    .O(Mcount_waittimer3_count15)
  );
  MUXCY   \Mcount_waittimer3_count_cy<16>  (
    .CI(Mcount_waittimer3_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[16]),
    .O(Mcount_waittimer3_count_cy[16])
  );
  XORCY   \Mcount_waittimer3_count_xor<16>  (
    .CI(Mcount_waittimer3_count_cy[15]),
    .LI(Mcount_waittimer3_count_lut[16]),
    .O(Mcount_waittimer3_count16)
  );
  MUXCY   \Mcount_waittimer3_count_cy<17>  (
    .CI(Mcount_waittimer3_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[17]),
    .O(Mcount_waittimer3_count_cy[17])
  );
  XORCY   \Mcount_waittimer3_count_xor<17>  (
    .CI(Mcount_waittimer3_count_cy[16]),
    .LI(Mcount_waittimer3_count_lut[17]),
    .O(Mcount_waittimer3_count17)
  );
  MUXCY   \Mcount_waittimer3_count_cy<18>  (
    .CI(Mcount_waittimer3_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[18]),
    .O(Mcount_waittimer3_count_cy[18])
  );
  XORCY   \Mcount_waittimer3_count_xor<18>  (
    .CI(Mcount_waittimer3_count_cy[17]),
    .LI(Mcount_waittimer3_count_lut[18]),
    .O(Mcount_waittimer3_count18)
  );
  XORCY   \Mcount_waittimer3_count_xor<19>  (
    .CI(Mcount_waittimer3_count_cy[18]),
    .LI(Mcount_waittimer3_count_lut[19]),
    .O(Mcount_waittimer3_count19)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<0>  (
    .CI(basesoc_sdram_timer_done),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<0>  (
    .CI(basesoc_sdram_timer_done),
    .LI(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count1)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<3>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[3]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<4>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<5>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<6>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<7>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[7]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<8>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<9>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[9]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[9])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<9>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[8]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[9]),
    .O(Mcount_basesoc_sdram_timer_count9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[0]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[1]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[2]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[3]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[7]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[9]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[10]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[11]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[12]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[13]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[14]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[15]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[16]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[17]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[18]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[19]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[20]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[21]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[22]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nreads[23]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads23)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[0]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[1]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[2]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[3]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[7]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[9]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[10]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[11]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[12]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[13]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[14]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[15]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[16]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[17]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[18]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[19]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[20]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[21]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[22]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1695),
    .I1(basesoc_sdram_bandwidth_nwrites[23]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites23)
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[0]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n4045[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[1]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n4045[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[2]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n4045[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[3]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n4045[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[4]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n4045[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[7]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n4045[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[5]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n4045[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[6]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n4045[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[2]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n4046[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[0]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n4046[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[1]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n4046[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[3]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n4046[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[4]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n4046[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[7]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n4046[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[5]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n4046[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[6]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n4046[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_2765)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_2766)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In_2764 ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_2767)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_0 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count),
    .S(sys_rst),
    .Q(waittimer1_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_1 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count1),
    .R(sys_rst),
    .Q(waittimer1_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_2 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count2),
    .S(sys_rst),
    .Q(waittimer1_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_3 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count3),
    .R(sys_rst),
    .Q(waittimer1_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_4 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count4),
    .S(sys_rst),
    .Q(waittimer1_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_5 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count5),
    .S(sys_rst),
    .Q(waittimer1_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_6 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count6),
    .R(sys_rst),
    .Q(waittimer1_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_7 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count7),
    .R(sys_rst),
    .Q(waittimer1_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_8 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count8),
    .S(sys_rst),
    .Q(waittimer1_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_9 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count9),
    .S(sys_rst),
    .Q(waittimer1_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_10 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count10),
    .S(sys_rst),
    .Q(waittimer1_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_11 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count11),
    .R(sys_rst),
    .Q(waittimer1_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_12 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count12),
    .S(sys_rst),
    .Q(waittimer1_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_13 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count13),
    .S(sys_rst),
    .Q(waittimer1_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_14 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count14),
    .R(sys_rst),
    .Q(waittimer1_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_15 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count15),
    .S(sys_rst),
    .Q(waittimer1_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_16 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count16),
    .R(sys_rst),
    .Q(waittimer1_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_17 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count17),
    .R(sys_rst),
    .Q(waittimer1_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_18 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count18),
    .S(sys_rst),
    .Q(waittimer1_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_19 (
    .C(sys_clk),
    .CE(_n5856_inv),
    .D(Mcount_waittimer1_count19),
    .S(sys_rst),
    .Q(waittimer1_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_0 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count),
    .S(sys_rst),
    .Q(waittimer0_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_1 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count1),
    .R(sys_rst),
    .Q(waittimer0_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_2 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count2),
    .S(sys_rst),
    .Q(waittimer0_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_3 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count3),
    .R(sys_rst),
    .Q(waittimer0_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_4 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count4),
    .S(sys_rst),
    .Q(waittimer0_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_5 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count5),
    .S(sys_rst),
    .Q(waittimer0_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_6 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count6),
    .R(sys_rst),
    .Q(waittimer0_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_7 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count7),
    .R(sys_rst),
    .Q(waittimer0_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_8 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count8),
    .S(sys_rst),
    .Q(waittimer0_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_9 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count9),
    .S(sys_rst),
    .Q(waittimer0_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_10 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count10),
    .S(sys_rst),
    .Q(waittimer0_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_11 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count11),
    .R(sys_rst),
    .Q(waittimer0_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_12 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count12),
    .S(sys_rst),
    .Q(waittimer0_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_13 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count13),
    .S(sys_rst),
    .Q(waittimer0_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_14 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count14),
    .R(sys_rst),
    .Q(waittimer0_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_15 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count15),
    .S(sys_rst),
    .Q(waittimer0_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_16 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count16),
    .R(sys_rst),
    .Q(waittimer0_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_17 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count17),
    .R(sys_rst),
    .Q(waittimer0_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_18 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count18),
    .S(sys_rst),
    .Q(waittimer0_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_19 (
    .C(sys_clk),
    .CE(_n5853_inv),
    .D(Mcount_waittimer0_count19),
    .S(sys_rst),
    .Q(waittimer0_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_0 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count),
    .S(sys_rst),
    .Q(waittimer4_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_1 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count1),
    .R(sys_rst),
    .Q(waittimer4_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_2 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count2),
    .S(sys_rst),
    .Q(waittimer4_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_3 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count3),
    .R(sys_rst),
    .Q(waittimer4_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_4 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count4),
    .S(sys_rst),
    .Q(waittimer4_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_5 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count5),
    .S(sys_rst),
    .Q(waittimer4_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_6 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count6),
    .R(sys_rst),
    .Q(waittimer4_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_7 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count7),
    .R(sys_rst),
    .Q(waittimer4_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_8 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count8),
    .S(sys_rst),
    .Q(waittimer4_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_9 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count9),
    .S(sys_rst),
    .Q(waittimer4_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_10 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count10),
    .S(sys_rst),
    .Q(waittimer4_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_11 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count11),
    .R(sys_rst),
    .Q(waittimer4_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_12 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count12),
    .S(sys_rst),
    .Q(waittimer4_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_13 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count13),
    .S(sys_rst),
    .Q(waittimer4_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_14 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count14),
    .R(sys_rst),
    .Q(waittimer4_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_15 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count15),
    .S(sys_rst),
    .Q(waittimer4_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_16 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count16),
    .R(sys_rst),
    .Q(waittimer4_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_17 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count17),
    .R(sys_rst),
    .Q(waittimer4_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_18 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count18),
    .S(sys_rst),
    .Q(waittimer4_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_19 (
    .C(sys_clk),
    .CE(_n5865_inv),
    .D(Mcount_waittimer4_count19),
    .S(sys_rst),
    .Q(waittimer4_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_0 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count),
    .S(sys_rst),
    .Q(waittimer2_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_3 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count3),
    .R(sys_rst),
    .Q(waittimer2_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_1 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count1),
    .R(sys_rst),
    .Q(waittimer2_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_2 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count2),
    .S(sys_rst),
    .Q(waittimer2_count[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_4 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count4),
    .S(sys_rst),
    .Q(waittimer2_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_5 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count5),
    .S(sys_rst),
    .Q(waittimer2_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_6 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count6),
    .R(sys_rst),
    .Q(waittimer2_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_7 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count7),
    .R(sys_rst),
    .Q(waittimer2_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_8 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count8),
    .S(sys_rst),
    .Q(waittimer2_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_9 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count9),
    .S(sys_rst),
    .Q(waittimer2_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_10 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count10),
    .S(sys_rst),
    .Q(waittimer2_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_11 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count11),
    .R(sys_rst),
    .Q(waittimer2_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_12 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count12),
    .S(sys_rst),
    .Q(waittimer2_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_13 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count13),
    .S(sys_rst),
    .Q(waittimer2_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_14 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count14),
    .R(sys_rst),
    .Q(waittimer2_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_15 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count15),
    .S(sys_rst),
    .Q(waittimer2_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_16 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count16),
    .R(sys_rst),
    .Q(waittimer2_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_17 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count17),
    .R(sys_rst),
    .Q(waittimer2_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_18 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count18),
    .S(sys_rst),
    .Q(waittimer2_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_19 (
    .C(sys_clk),
    .CE(_n5859_inv),
    .D(Mcount_waittimer2_count19),
    .S(sys_rst),
    .Q(waittimer2_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_0 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count),
    .S(sys_rst),
    .Q(waittimer3_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_1 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count1),
    .R(sys_rst),
    .Q(waittimer3_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_2 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count2),
    .S(sys_rst),
    .Q(waittimer3_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_3 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count3),
    .R(sys_rst),
    .Q(waittimer3_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_4 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count4),
    .S(sys_rst),
    .Q(waittimer3_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_5 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count5),
    .S(sys_rst),
    .Q(waittimer3_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_6 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count6),
    .R(sys_rst),
    .Q(waittimer3_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_7 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count7),
    .R(sys_rst),
    .Q(waittimer3_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_8 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count8),
    .S(sys_rst),
    .Q(waittimer3_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_9 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count9),
    .S(sys_rst),
    .Q(waittimer3_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_10 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count10),
    .S(sys_rst),
    .Q(waittimer3_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_11 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count11),
    .R(sys_rst),
    .Q(waittimer3_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_12 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count12),
    .S(sys_rst),
    .Q(waittimer3_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_13 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count13),
    .S(sys_rst),
    .Q(waittimer3_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_14 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count14),
    .R(sys_rst),
    .Q(waittimer3_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_15 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count15),
    .S(sys_rst),
    .Q(waittimer3_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_16 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count16),
    .R(sys_rst),
    .Q(waittimer3_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_17 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count17),
    .R(sys_rst),
    .Q(waittimer3_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_18 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count18),
    .S(sys_rst),
    .Q(waittimer3_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_19 (
    .C(sys_clk),
    .CE(_n5862_inv),
    .D(Mcount_waittimer3_count19),
    .S(sys_rst),
    .Q(waittimer3_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_0 (
    .C(sys_clk),
    .CE(n1247_inv_3073),
    .D(Result_10[0]),
    .S(por_rst),
    .Q(crg_por[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_1 (
    .C(sys_clk),
    .CE(n1247_inv_3073),
    .D(Result_10[1]),
    .S(por_rst),
    .Q(crg_por[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_2 (
    .C(sys_clk),
    .CE(n1247_inv_3073),
    .D(Result_10[2]),
    .S(por_rst),
    .Q(crg_por[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_3 (
    .C(sys_clk),
    .CE(n1247_inv_3073),
    .D(Result_10[3]),
    .S(por_rst),
    .Q(crg_por[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_4 (
    .C(sys_clk),
    .CE(n1247_inv_3073),
    .D(Result_10[4]),
    .S(por_rst),
    .Q(crg_por[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_5 (
    .C(sys_clk),
    .CE(n1247_inv_3073),
    .D(Result_10[5]),
    .S(por_rst),
    .Q(crg_por[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_6 (
    .C(sys_clk),
    .CE(n1247_inv_3073),
    .D(Result_10[6]),
    .S(por_rst),
    .Q(crg_por[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_7 (
    .C(sys_clk),
    .CE(n1247_inv_3073),
    .D(Result_10[7]),
    .S(por_rst),
    .Q(crg_por[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_8 (
    .C(sys_clk),
    .CE(n1247_inv_3073),
    .D(Result_10[8]),
    .S(por_rst),
    .Q(crg_por[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_9 (
    .C(sys_clk),
    .CE(n1247_inv_3073),
    .D(Result_10[9]),
    .S(por_rst),
    .Q(crg_por[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_10 (
    .C(sys_clk),
    .CE(n1247_inv_3073),
    .D(Result_10[10]),
    .S(por_rst),
    .Q(crg_por[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_phase_half (
    .C(sdram_half_clk),
    .D(Result),
    .Q(ddrphy_phase_half_304)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(\Result<0>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(\Result<1>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(\Result<2>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(\Result<3>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(\Result<5>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(\Result<6>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(\Result<7>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(\Result<8>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(\Result<9>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(\Result<10>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[11]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[12]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[13]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[14]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[15]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[16]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[17]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[18]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[19]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[20]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[21]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[22]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[23]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[24]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[25]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[26]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[27]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[28]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[29]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[30]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n5395_inv),
    .D(Result_10[31]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_0 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_1 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[1])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_2 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count2),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[2])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_3 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count3),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_4 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count4),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_5 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count5),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_6 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count6),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_7 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count7),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_8 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count8),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[8])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_9 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count9),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n5418_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n5418_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount1),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n5418_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount2),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n5418_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount3),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_0 (
    .C(sys_clk),
    .CE(_n5401_inv),
    .D(Mcount_basesoc_counter),
    .R(sys_rst),
    .Q(basesoc_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_1 (
    .C(sys_clk),
    .CE(_n5401_inv),
    .D(Mcount_basesoc_counter1),
    .R(sys_rst),
    .Q(basesoc_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_0 (
    .C(sys_clk),
    .CE(_n5413_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_1 (
    .C(sys_clk),
    .CE(_n5413_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount1),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_2 (
    .C(sys_clk),
    .CE(_n5413_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount2),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_3 (
    .C(sys_clk),
    .CE(_n5413_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount3),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<2>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<3>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n5446_inv),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n5446_inv),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n5446_inv),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n5446_inv),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n5446_inv),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n5453_inv),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n5453_inv),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n5453_inv),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n5453_inv),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n5453_inv),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_0 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1107_o ),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_1 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1107_o ),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_2 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1107_o ),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_3 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1107_o ),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_4 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1107_o ),
    .D(\Result<4>4 ),
    .R(sys_rst),
    .Q(dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_5 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1107_o ),
    .D(\Result<5>2 ),
    .R(sys_rst),
    .Q(dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_6 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1107_o ),
    .D(\Result<6>2_3197 ),
    .R(sys_rst),
    .Q(dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<0>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<1>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<2>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n5493_inv),
    .D(\Result<0>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n5493_inv),
    .D(\Result<1>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n5493_inv),
    .D(\Result<2>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n5493_inv),
    .D(\Result<3>10 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n5498_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n5498_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n5498_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<0>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<1>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<2>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n5509_inv),
    .D(\Result<0>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n5509_inv),
    .D(\Result<1>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n5509_inv),
    .D(\Result<2>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n5509_inv),
    .D(\Result<3>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n5525_inv),
    .D(\Result<0>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n5525_inv),
    .D(\Result<1>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n5525_inv),
    .D(\Result<2>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n5525_inv),
    .D(\Result<3>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<0>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<1>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<2>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n5530_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n5530_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n5530_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n5546_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n5546_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n5546_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n5541_inv),
    .D(\Result<0>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n5541_inv),
    .D(\Result<1>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n5541_inv),
    .D(\Result<2>21_3257 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n5541_inv),
    .D(\Result<3>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_0 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_1 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_2 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_3 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_4 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_5 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_6 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_7 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_8 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_9 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_10 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_11 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_12 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_13 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_14 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_15 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_16 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_17 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_18 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_19 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_20 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_21 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_22 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_23 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_0 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_1 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_2 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_3 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_4 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_5 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_6 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_7 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_8 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_9 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_10 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_11 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_12 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_13 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_14 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_15 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_16 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_17 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_18 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_19 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_20 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_21 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_22 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_23 (
    .C(sys_clk),
    .CE(_n5560_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_969)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_970)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_3769)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_3770)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_988)
  );
  FDS #(
    .INIT ( 1'b1 ))
  litedramwishbone2native_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd4-In ),
    .S(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd4_3775)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd3_2103)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_2101)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_2102)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In_3920 ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_977)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_976)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd1_975)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In_3923 ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_974)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_972)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd1_971)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In_3926 ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_980)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_979)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd1_978)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In_3929 ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_983)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_982)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd1_981)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd2_987)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd1_986)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[9]),
    .Q(inst_LPM_FF_2_3763)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[10]),
    .Q(inst_LPM_FF_1_3764)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(rhs_array_muxed32[11]),
    .Q(inst_LPM_FF_0_3765)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<0>_rt_8421 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<0>_3936 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<0>_rt_8421 ),
    .O(N242)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<1>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<0>_3936 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<1>_3937 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<1>_3938 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<1>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<0>_3936 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<1>_3937 ),
    .O(N243)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<2>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<1>_3938 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<2>_3939 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<2>_3940 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<2>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<1>_3938 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<2>_3939 ),
    .O(N244)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<3>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<2>_3940 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<3>_3941 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<3>_3942 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<3>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<2>_3940 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<3>_3941 ),
    .O(N245)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<4>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<3>_3942 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<4>_3943 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<4>_3944 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<4>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<3>_3942 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<4>_3943 ),
    .O(N246)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<5>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<4>_3944 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<5>_3945 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<5>_3946 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<5>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<4>_3944 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<5>_3945 ),
    .O(N247)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<6>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<5>_3946 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<6>_3947 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<6>_3948 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<6>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<5>_3946 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<6>_3947 ),
    .O(N248)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<7>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<6>_3948 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<7>_3949 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<7>_3950 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<7>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<6>_3948 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<7>_3949 ),
    .O(N249)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<8>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<7>_3950 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<8>_3951 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<8>_3952 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<8>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<7>_3950 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<8>_3951 ),
    .O(N250)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<9>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<8>_3952 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<9>_3953 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<9>_3954 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<9>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<8>_3952 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<9>_3953 ),
    .O(N251)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<10>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<9>_3954 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<10>_3955 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<10>_3956 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<10>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<9>_3954 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<10>_3955 ),
    .O(N252)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<11>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<10>_3956 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<11>_3957 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<11>_3958 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<11>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<10>_3956 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<11>_3957 ),
    .O(N253)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<12>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<11>_3958 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<12>_3959 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<12>_3960 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<12>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<11>_3958 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<12>_3959 ),
    .O(N254)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<13>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<12>_3960 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<13>_3961 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<13>_3962 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<13>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<12>_3960 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<13>_3961 ),
    .O(N255)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<14>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<13>_3962 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<14>_3963 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<14>_3964 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<14>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<13>_3962 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<14>_3963 ),
    .O(N256)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<15>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<14>_3964 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<15>_3965 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<15>_3966 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<15>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<14>_3964 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<15>_3965 ),
    .O(N257)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<16>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<15>_3966 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<16>_3967 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<16>_3968 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<16>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<15>_3966 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<16>_3967 ),
    .O(N258)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<17>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<16>_3968 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<17>_3969 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<17>_3970 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<17>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<16>_3968 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<17>_3969 ),
    .O(N259)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<18>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<17>_3970 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<18>_3971 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<18>_3972 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<18>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<17>_3970 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<18>_3971 ),
    .O(N260)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<19>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<18>_3972 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<19>_3973 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<19>_3974 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<19>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<18>_3972 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<19>_3973 ),
    .O(N2611)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<20>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<19>_3974 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<20>_3975 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<20>_3976 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<20>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<19>_3974 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<20>_3975 ),
    .O(N262)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<21>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<20>_3976 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<21>_3977 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<21>_3978 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<21>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<20>_3976 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<21>_3977 ),
    .O(N263)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<22>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<21>_3978 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<22>_3979 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<22>_3980 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<22>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<21>_3978 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<22>_3979 ),
    .O(N264)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<23>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<22>_3980 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<23>_3981 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<23>_3982 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<23>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<22>_3980 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<23>_3981 ),
    .O(N265)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<24>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<23>_3982 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<24>_3983 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<24>_3984 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<24>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<23>_3982 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<24>_3983 ),
    .O(N2661)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<25>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<24>_3984 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<25>_3985 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<25>_3986 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<25>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<24>_3984 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<25>_3985 ),
    .O(N2671)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<26>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<25>_3986 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<26>_3987 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<26>_3988 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<26>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<25>_3986 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<26>_3987 ),
    .O(N2681)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<27>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<26>_3988 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<27>_3989 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<27>_3990 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<27>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<26>_3988 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<27>_3989 ),
    .O(N2691)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<28>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<27>_3990 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<28>_3991 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<28>_3992 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<28>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<27>_3990 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<28>_3991 ),
    .O(N2701)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<29>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<28>_3992 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<29>_3993 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<29>_3994 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<29>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<28>_3992 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<29>_3993 ),
    .O(N2711)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<30>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<29>_3994 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<30>_3995 ),
    .O(N2731)
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<30>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<29>_3994 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<30>_3995 ),
    .O(N2721)
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_xor<31>  (
    .CI(N2731),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<31>_3996 ),
    .O(N2741)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_row[2]),
    .I1(basesoc_sdram_bankmachine0_row[1]),
    .I2(basesoc_sdram_bankmachine0_row[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_row[5]),
    .I1(basesoc_sdram_bankmachine0_row[4]),
    .I2(basesoc_sdram_bankmachine0_row[3]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_row[8]),
    .I1(basesoc_sdram_bankmachine0_row[7]),
    .I2(basesoc_sdram_bankmachine0_row[6]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_row[11]),
    .I1(basesoc_sdram_bankmachine0_row[10]),
    .I2(basesoc_sdram_bankmachine0_row[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_row[12]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_row[2]),
    .I1(basesoc_sdram_bankmachine1_row[1]),
    .I2(basesoc_sdram_bankmachine1_row[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_row[5]),
    .I1(basesoc_sdram_bankmachine1_row[4]),
    .I2(basesoc_sdram_bankmachine1_row[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_row[8]),
    .I1(basesoc_sdram_bankmachine1_row[7]),
    .I2(basesoc_sdram_bankmachine1_row[6]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_row[11]),
    .I1(basesoc_sdram_bankmachine1_row[10]),
    .I2(basesoc_sdram_bankmachine1_row[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_row[12]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_row[2]),
    .I1(basesoc_sdram_bankmachine2_row[1]),
    .I2(basesoc_sdram_bankmachine2_row[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_row[5]),
    .I1(basesoc_sdram_bankmachine2_row[4]),
    .I2(basesoc_sdram_bankmachine2_row[3]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_row[8]),
    .I1(basesoc_sdram_bankmachine2_row[7]),
    .I2(basesoc_sdram_bankmachine2_row[6]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_row[11]),
    .I1(basesoc_sdram_bankmachine2_row[10]),
    .I2(basesoc_sdram_bankmachine2_row[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_row[12]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_row[2]),
    .I1(basesoc_sdram_bankmachine3_row[1]),
    .I2(basesoc_sdram_bankmachine3_row[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_row[5]),
    .I1(basesoc_sdram_bankmachine3_row[4]),
    .I2(basesoc_sdram_bankmachine3_row[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_row[8]),
    .I1(basesoc_sdram_bankmachine3_row[7]),
    .I2(basesoc_sdram_bankmachine3_row[6]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_row[11]),
    .I1(basesoc_sdram_bankmachine3_row[10]),
    .I2(basesoc_sdram_bankmachine3_row[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_row[12]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<0>_4046 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<0>_4046 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<0>_4047 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<1>_4048 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<0>_4047 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<1>_4048 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<1>_4049 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<2>_4050 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<1>_4049 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<2>_4050 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<2>_4051 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<3>_4052 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<2>_4051 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<3>_4052 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<3>_4053 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<4>_4054 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_cy<3>_4053 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o_lut<4>_4054 )
,
    .O
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<0>_4055 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<0>_4055 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<0>_4056 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<1>_4057 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<0>_4056 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<1>_4057 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<1>_4058 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<2>_4059 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<1>_4058 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<2>_4059 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<2>_4060 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<3>_4061 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<2>_4060 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<3>_4061 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<3>_4062 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<4>_4063 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_cy<3>_4062 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o_lut<4>_4063 )
,
    .O
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<0>_4064 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<0>_4064 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<0>_4065 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<1>_4066 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<0>_4065 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<1>_4066 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<1>_4067 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<2>_4068 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<1>_4067 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<2>_4068 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<2>_4069 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<3>_4070 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<2>_4069 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<3>_4070 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<3>_4071 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<4>_4072 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_cy<3>_4071 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o_lut<4>_4072 )
,
    .O
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<0>_4073 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<0>_4073 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<0>_4074 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<1>_4075 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<0>_4074 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<1>_4075 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<1>_4076 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<2>_4077 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<1>_4076 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<2>_4077 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<2>_4078 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<3>_4079 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<2>_4078 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<3>_4079 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<3>_4080 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<4>_4081 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_cy<3>_4080 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o_lut<4>_4081 )
,
    .O
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o )

  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<0>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[0]),
    .I1(basesoc_uart_phy_storage_full[0]),
    .O(Madd_n3846_lut[0])
  );
  MUXCY   \Madd_n3846_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[0]),
    .S(Madd_n3846_lut[0]),
    .O(Madd_n3846_cy[0])
  );
  XORCY   \Madd_n3846_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Madd_n3846_lut[0]),
    .O(n3846[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<1>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[1]),
    .I1(basesoc_uart_phy_storage_full[1]),
    .O(Madd_n3846_lut[1])
  );
  MUXCY   \Madd_n3846_cy<1>  (
    .CI(Madd_n3846_cy[0]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[1]),
    .S(Madd_n3846_lut[1]),
    .O(Madd_n3846_cy[1])
  );
  XORCY   \Madd_n3846_xor<1>  (
    .CI(Madd_n3846_cy[0]),
    .LI(Madd_n3846_lut[1]),
    .O(n3846[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<2>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[2]),
    .I1(basesoc_uart_phy_storage_full[2]),
    .O(Madd_n3846_lut[2])
  );
  MUXCY   \Madd_n3846_cy<2>  (
    .CI(Madd_n3846_cy[1]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[2]),
    .S(Madd_n3846_lut[2]),
    .O(Madd_n3846_cy[2])
  );
  XORCY   \Madd_n3846_xor<2>  (
    .CI(Madd_n3846_cy[1]),
    .LI(Madd_n3846_lut[2]),
    .O(n3846[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<3>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[3]),
    .I1(basesoc_uart_phy_storage_full[3]),
    .O(Madd_n3846_lut[3])
  );
  MUXCY   \Madd_n3846_cy<3>  (
    .CI(Madd_n3846_cy[2]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[3]),
    .S(Madd_n3846_lut[3]),
    .O(Madd_n3846_cy[3])
  );
  XORCY   \Madd_n3846_xor<3>  (
    .CI(Madd_n3846_cy[2]),
    .LI(Madd_n3846_lut[3]),
    .O(n3846[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<4>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[4]),
    .I1(basesoc_uart_phy_storage_full[4]),
    .O(Madd_n3846_lut[4])
  );
  MUXCY   \Madd_n3846_cy<4>  (
    .CI(Madd_n3846_cy[3]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[4]),
    .S(Madd_n3846_lut[4]),
    .O(Madd_n3846_cy[4])
  );
  XORCY   \Madd_n3846_xor<4>  (
    .CI(Madd_n3846_cy[3]),
    .LI(Madd_n3846_lut[4]),
    .O(n3846[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<5>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[5]),
    .I1(basesoc_uart_phy_storage_full[5]),
    .O(Madd_n3846_lut[5])
  );
  MUXCY   \Madd_n3846_cy<5>  (
    .CI(Madd_n3846_cy[4]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[5]),
    .S(Madd_n3846_lut[5]),
    .O(Madd_n3846_cy[5])
  );
  XORCY   \Madd_n3846_xor<5>  (
    .CI(Madd_n3846_cy[4]),
    .LI(Madd_n3846_lut[5]),
    .O(n3846[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<6>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[6]),
    .I1(basesoc_uart_phy_storage_full[6]),
    .O(Madd_n3846_lut[6])
  );
  MUXCY   \Madd_n3846_cy<6>  (
    .CI(Madd_n3846_cy[5]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[6]),
    .S(Madd_n3846_lut[6]),
    .O(Madd_n3846_cy[6])
  );
  XORCY   \Madd_n3846_xor<6>  (
    .CI(Madd_n3846_cy[5]),
    .LI(Madd_n3846_lut[6]),
    .O(n3846[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<7>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[7]),
    .I1(basesoc_uart_phy_storage_full[7]),
    .O(Madd_n3846_lut[7])
  );
  MUXCY   \Madd_n3846_cy<7>  (
    .CI(Madd_n3846_cy[6]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[7]),
    .S(Madd_n3846_lut[7]),
    .O(Madd_n3846_cy[7])
  );
  XORCY   \Madd_n3846_xor<7>  (
    .CI(Madd_n3846_cy[6]),
    .LI(Madd_n3846_lut[7]),
    .O(n3846[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<8>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[8]),
    .I1(basesoc_uart_phy_storage_full_8_1637),
    .O(Madd_n3846_lut[8])
  );
  MUXCY   \Madd_n3846_cy<8>  (
    .CI(Madd_n3846_cy[7]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[8]),
    .S(Madd_n3846_lut[8]),
    .O(Madd_n3846_cy[8])
  );
  XORCY   \Madd_n3846_xor<8>  (
    .CI(Madd_n3846_cy[7]),
    .LI(Madd_n3846_lut[8]),
    .O(n3846[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<9>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[9]),
    .I1(basesoc_uart_phy_storage_full_9_1613),
    .O(Madd_n3846_lut[9])
  );
  MUXCY   \Madd_n3846_cy<9>  (
    .CI(Madd_n3846_cy[8]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[9]),
    .S(Madd_n3846_lut[9]),
    .O(Madd_n3846_cy[9])
  );
  XORCY   \Madd_n3846_xor<9>  (
    .CI(Madd_n3846_cy[8]),
    .LI(Madd_n3846_lut[9]),
    .O(n3846[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<10>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[10]),
    .I1(basesoc_uart_phy_storage_full_10_1612),
    .O(Madd_n3846_lut[10])
  );
  MUXCY   \Madd_n3846_cy<10>  (
    .CI(Madd_n3846_cy[9]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[10]),
    .S(Madd_n3846_lut[10]),
    .O(Madd_n3846_cy[10])
  );
  XORCY   \Madd_n3846_xor<10>  (
    .CI(Madd_n3846_cy[9]),
    .LI(Madd_n3846_lut[10]),
    .O(n3846[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<11>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[11]),
    .I1(basesoc_uart_phy_storage_full_11_1636),
    .O(Madd_n3846_lut[11])
  );
  MUXCY   \Madd_n3846_cy<11>  (
    .CI(Madd_n3846_cy[10]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[11]),
    .S(Madd_n3846_lut[11]),
    .O(Madd_n3846_cy[11])
  );
  XORCY   \Madd_n3846_xor<11>  (
    .CI(Madd_n3846_cy[10]),
    .LI(Madd_n3846_lut[11]),
    .O(n3846[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<12>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[12]),
    .I1(basesoc_uart_phy_storage_full_12_1635),
    .O(Madd_n3846_lut[12])
  );
  MUXCY   \Madd_n3846_cy<12>  (
    .CI(Madd_n3846_cy[11]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[12]),
    .S(Madd_n3846_lut[12]),
    .O(Madd_n3846_cy[12])
  );
  XORCY   \Madd_n3846_xor<12>  (
    .CI(Madd_n3846_cy[11]),
    .LI(Madd_n3846_lut[12]),
    .O(n3846[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<13>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[13]),
    .I1(basesoc_uart_phy_storage_full_13_1611),
    .O(Madd_n3846_lut[13])
  );
  MUXCY   \Madd_n3846_cy<13>  (
    .CI(Madd_n3846_cy[12]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[13]),
    .S(Madd_n3846_lut[13]),
    .O(Madd_n3846_cy[13])
  );
  XORCY   \Madd_n3846_xor<13>  (
    .CI(Madd_n3846_cy[12]),
    .LI(Madd_n3846_lut[13]),
    .O(n3846[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<14>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[14]),
    .I1(basesoc_uart_phy_storage_full_14_1610),
    .O(Madd_n3846_lut[14])
  );
  MUXCY   \Madd_n3846_cy<14>  (
    .CI(Madd_n3846_cy[13]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[14]),
    .S(Madd_n3846_lut[14]),
    .O(Madd_n3846_cy[14])
  );
  XORCY   \Madd_n3846_xor<14>  (
    .CI(Madd_n3846_cy[13]),
    .LI(Madd_n3846_lut[14]),
    .O(n3846[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<15>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[15]),
    .I1(basesoc_uart_phy_storage_full_15_1609),
    .O(Madd_n3846_lut[15])
  );
  MUXCY   \Madd_n3846_cy<15>  (
    .CI(Madd_n3846_cy[14]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[15]),
    .S(Madd_n3846_lut[15]),
    .O(Madd_n3846_cy[15])
  );
  XORCY   \Madd_n3846_xor<15>  (
    .CI(Madd_n3846_cy[14]),
    .LI(Madd_n3846_lut[15]),
    .O(n3846[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<16>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[16]),
    .I1(basesoc_uart_phy_storage_full_16_1634),
    .O(Madd_n3846_lut[16])
  );
  MUXCY   \Madd_n3846_cy<16>  (
    .CI(Madd_n3846_cy[15]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[16]),
    .S(Madd_n3846_lut[16]),
    .O(Madd_n3846_cy[16])
  );
  XORCY   \Madd_n3846_xor<16>  (
    .CI(Madd_n3846_cy[15]),
    .LI(Madd_n3846_lut[16]),
    .O(n3846[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<17>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[17]),
    .I1(basesoc_uart_phy_storage_full_17_1633),
    .O(Madd_n3846_lut[17])
  );
  MUXCY   \Madd_n3846_cy<17>  (
    .CI(Madd_n3846_cy[16]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[17]),
    .S(Madd_n3846_lut[17]),
    .O(Madd_n3846_cy[17])
  );
  XORCY   \Madd_n3846_xor<17>  (
    .CI(Madd_n3846_cy[16]),
    .LI(Madd_n3846_lut[17]),
    .O(n3846[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<18>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[18]),
    .I1(basesoc_uart_phy_storage_full_18_1632),
    .O(Madd_n3846_lut[18])
  );
  MUXCY   \Madd_n3846_cy<18>  (
    .CI(Madd_n3846_cy[17]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[18]),
    .S(Madd_n3846_lut[18]),
    .O(Madd_n3846_cy[18])
  );
  XORCY   \Madd_n3846_xor<18>  (
    .CI(Madd_n3846_cy[17]),
    .LI(Madd_n3846_lut[18]),
    .O(n3846[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<19>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[19]),
    .I1(basesoc_uart_phy_storage_full_19_1631),
    .O(Madd_n3846_lut[19])
  );
  MUXCY   \Madd_n3846_cy<19>  (
    .CI(Madd_n3846_cy[18]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[19]),
    .S(Madd_n3846_lut[19]),
    .O(Madd_n3846_cy[19])
  );
  XORCY   \Madd_n3846_xor<19>  (
    .CI(Madd_n3846_cy[18]),
    .LI(Madd_n3846_lut[19]),
    .O(n3846[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<20>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[20]),
    .I1(basesoc_uart_phy_storage_full_20_1608),
    .O(Madd_n3846_lut[20])
  );
  MUXCY   \Madd_n3846_cy<20>  (
    .CI(Madd_n3846_cy[19]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[20]),
    .S(Madd_n3846_lut[20]),
    .O(Madd_n3846_cy[20])
  );
  XORCY   \Madd_n3846_xor<20>  (
    .CI(Madd_n3846_cy[19]),
    .LI(Madd_n3846_lut[20]),
    .O(n3846[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<21>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[21]),
    .I1(basesoc_uart_phy_storage_full_21_1607),
    .O(Madd_n3846_lut[21])
  );
  MUXCY   \Madd_n3846_cy<21>  (
    .CI(Madd_n3846_cy[20]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[21]),
    .S(Madd_n3846_lut[21]),
    .O(Madd_n3846_cy[21])
  );
  XORCY   \Madd_n3846_xor<21>  (
    .CI(Madd_n3846_cy[20]),
    .LI(Madd_n3846_lut[21]),
    .O(n3846[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<22>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[22]),
    .I1(basesoc_uart_phy_storage_full_22_1606),
    .O(Madd_n3846_lut[22])
  );
  MUXCY   \Madd_n3846_cy<22>  (
    .CI(Madd_n3846_cy[21]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[22]),
    .S(Madd_n3846_lut[22]),
    .O(Madd_n3846_cy[22])
  );
  XORCY   \Madd_n3846_xor<22>  (
    .CI(Madd_n3846_cy[21]),
    .LI(Madd_n3846_lut[22]),
    .O(n3846[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<23>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[23]),
    .I1(basesoc_uart_phy_storage_full_23_1605),
    .O(Madd_n3846_lut[23])
  );
  MUXCY   \Madd_n3846_cy<23>  (
    .CI(Madd_n3846_cy[22]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[23]),
    .S(Madd_n3846_lut[23]),
    .O(Madd_n3846_cy[23])
  );
  XORCY   \Madd_n3846_xor<23>  (
    .CI(Madd_n3846_cy[22]),
    .LI(Madd_n3846_lut[23]),
    .O(n3846[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<24>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[24]),
    .I1(basesoc_uart_phy_storage_full_24_1847),
    .O(Madd_n3846_lut[24])
  );
  MUXCY   \Madd_n3846_cy<24>  (
    .CI(Madd_n3846_cy[23]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[24]),
    .S(Madd_n3846_lut[24]),
    .O(Madd_n3846_cy[24])
  );
  XORCY   \Madd_n3846_xor<24>  (
    .CI(Madd_n3846_cy[23]),
    .LI(Madd_n3846_lut[24]),
    .O(n3846[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<25>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[25]),
    .I1(basesoc_uart_phy_storage_full_25_1846),
    .O(Madd_n3846_lut[25])
  );
  MUXCY   \Madd_n3846_cy<25>  (
    .CI(Madd_n3846_cy[24]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[25]),
    .S(Madd_n3846_lut[25]),
    .O(Madd_n3846_cy[25])
  );
  XORCY   \Madd_n3846_xor<25>  (
    .CI(Madd_n3846_cy[24]),
    .LI(Madd_n3846_lut[25]),
    .O(n3846[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<26>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[26]),
    .I1(basesoc_uart_phy_storage_full_26_1845),
    .O(Madd_n3846_lut[26])
  );
  MUXCY   \Madd_n3846_cy<26>  (
    .CI(Madd_n3846_cy[25]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[26]),
    .S(Madd_n3846_lut[26]),
    .O(Madd_n3846_cy[26])
  );
  XORCY   \Madd_n3846_xor<26>  (
    .CI(Madd_n3846_cy[25]),
    .LI(Madd_n3846_lut[26]),
    .O(n3846[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<27>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[27]),
    .I1(basesoc_uart_phy_storage_full_27_1844),
    .O(Madd_n3846_lut[27])
  );
  MUXCY   \Madd_n3846_cy<27>  (
    .CI(Madd_n3846_cy[26]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[27]),
    .S(Madd_n3846_lut[27]),
    .O(Madd_n3846_cy[27])
  );
  XORCY   \Madd_n3846_xor<27>  (
    .CI(Madd_n3846_cy[26]),
    .LI(Madd_n3846_lut[27]),
    .O(n3846[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<28>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[28]),
    .I1(basesoc_uart_phy_storage_full_28_1843),
    .O(Madd_n3846_lut[28])
  );
  MUXCY   \Madd_n3846_cy<28>  (
    .CI(Madd_n3846_cy[27]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[28]),
    .S(Madd_n3846_lut[28]),
    .O(Madd_n3846_cy[28])
  );
  XORCY   \Madd_n3846_xor<28>  (
    .CI(Madd_n3846_cy[27]),
    .LI(Madd_n3846_lut[28]),
    .O(n3846[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<29>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[29]),
    .I1(basesoc_uart_phy_storage_full_29_1842),
    .O(Madd_n3846_lut[29])
  );
  MUXCY   \Madd_n3846_cy<29>  (
    .CI(Madd_n3846_cy[28]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[29]),
    .S(Madd_n3846_lut[29]),
    .O(Madd_n3846_cy[29])
  );
  XORCY   \Madd_n3846_xor<29>  (
    .CI(Madd_n3846_cy[28]),
    .LI(Madd_n3846_lut[29]),
    .O(n3846[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<30>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[30]),
    .I1(basesoc_uart_phy_storage_full_30_1841),
    .O(Madd_n3846_lut[30])
  );
  MUXCY   \Madd_n3846_cy<30>  (
    .CI(Madd_n3846_cy[29]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[30]),
    .S(Madd_n3846_lut[30]),
    .O(Madd_n3846_cy[30])
  );
  XORCY   \Madd_n3846_xor<30>  (
    .CI(Madd_n3846_cy[29]),
    .LI(Madd_n3846_lut[30]),
    .O(n3846[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3846_lut<31>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[31]),
    .I1(basesoc_uart_phy_storage_full_31_1840),
    .O(Madd_n3846_lut[31])
  );
  MUXCY   \Madd_n3846_cy<31>  (
    .CI(Madd_n3846_cy[30]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[31]),
    .S(Madd_n3846_lut[31]),
    .O(Madd_n3846_cy[31])
  );
  XORCY   \Madd_n3846_xor<31>  (
    .CI(Madd_n3846_cy[30]),
    .LI(Madd_n3846_lut[31]),
    .O(n3846[31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<0>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[0]),
    .I1(basesoc_uart_phy_storage_full[0]),
    .O(Madd_n3851_lut[0])
  );
  MUXCY   \Madd_n3851_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[0]),
    .S(Madd_n3851_lut[0]),
    .O(Madd_n3851_cy[0])
  );
  XORCY   \Madd_n3851_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Madd_n3851_lut[0]),
    .O(n3851[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<1>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[1]),
    .I1(basesoc_uart_phy_storage_full[1]),
    .O(Madd_n3851_lut[1])
  );
  MUXCY   \Madd_n3851_cy<1>  (
    .CI(Madd_n3851_cy[0]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[1]),
    .S(Madd_n3851_lut[1]),
    .O(Madd_n3851_cy[1])
  );
  XORCY   \Madd_n3851_xor<1>  (
    .CI(Madd_n3851_cy[0]),
    .LI(Madd_n3851_lut[1]),
    .O(n3851[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<2>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[2]),
    .I1(basesoc_uart_phy_storage_full[2]),
    .O(Madd_n3851_lut[2])
  );
  MUXCY   \Madd_n3851_cy<2>  (
    .CI(Madd_n3851_cy[1]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[2]),
    .S(Madd_n3851_lut[2]),
    .O(Madd_n3851_cy[2])
  );
  XORCY   \Madd_n3851_xor<2>  (
    .CI(Madd_n3851_cy[1]),
    .LI(Madd_n3851_lut[2]),
    .O(n3851[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<3>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[3]),
    .I1(basesoc_uart_phy_storage_full[3]),
    .O(Madd_n3851_lut[3])
  );
  MUXCY   \Madd_n3851_cy<3>  (
    .CI(Madd_n3851_cy[2]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[3]),
    .S(Madd_n3851_lut[3]),
    .O(Madd_n3851_cy[3])
  );
  XORCY   \Madd_n3851_xor<3>  (
    .CI(Madd_n3851_cy[2]),
    .LI(Madd_n3851_lut[3]),
    .O(n3851[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<4>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[4]),
    .I1(basesoc_uart_phy_storage_full[4]),
    .O(Madd_n3851_lut[4])
  );
  MUXCY   \Madd_n3851_cy<4>  (
    .CI(Madd_n3851_cy[3]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[4]),
    .S(Madd_n3851_lut[4]),
    .O(Madd_n3851_cy[4])
  );
  XORCY   \Madd_n3851_xor<4>  (
    .CI(Madd_n3851_cy[3]),
    .LI(Madd_n3851_lut[4]),
    .O(n3851[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<5>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[5]),
    .I1(basesoc_uart_phy_storage_full[5]),
    .O(Madd_n3851_lut[5])
  );
  MUXCY   \Madd_n3851_cy<5>  (
    .CI(Madd_n3851_cy[4]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[5]),
    .S(Madd_n3851_lut[5]),
    .O(Madd_n3851_cy[5])
  );
  XORCY   \Madd_n3851_xor<5>  (
    .CI(Madd_n3851_cy[4]),
    .LI(Madd_n3851_lut[5]),
    .O(n3851[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<6>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[6]),
    .I1(basesoc_uart_phy_storage_full[6]),
    .O(Madd_n3851_lut[6])
  );
  MUXCY   \Madd_n3851_cy<6>  (
    .CI(Madd_n3851_cy[5]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[6]),
    .S(Madd_n3851_lut[6]),
    .O(Madd_n3851_cy[6])
  );
  XORCY   \Madd_n3851_xor<6>  (
    .CI(Madd_n3851_cy[5]),
    .LI(Madd_n3851_lut[6]),
    .O(n3851[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<7>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[7]),
    .I1(basesoc_uart_phy_storage_full[7]),
    .O(Madd_n3851_lut[7])
  );
  MUXCY   \Madd_n3851_cy<7>  (
    .CI(Madd_n3851_cy[6]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[7]),
    .S(Madd_n3851_lut[7]),
    .O(Madd_n3851_cy[7])
  );
  XORCY   \Madd_n3851_xor<7>  (
    .CI(Madd_n3851_cy[6]),
    .LI(Madd_n3851_lut[7]),
    .O(n3851[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<8>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[8]),
    .I1(basesoc_uart_phy_storage_full_8_1637),
    .O(Madd_n3851_lut[8])
  );
  MUXCY   \Madd_n3851_cy<8>  (
    .CI(Madd_n3851_cy[7]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[8]),
    .S(Madd_n3851_lut[8]),
    .O(Madd_n3851_cy[8])
  );
  XORCY   \Madd_n3851_xor<8>  (
    .CI(Madd_n3851_cy[7]),
    .LI(Madd_n3851_lut[8]),
    .O(n3851[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<9>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[9]),
    .I1(basesoc_uart_phy_storage_full_9_1613),
    .O(Madd_n3851_lut[9])
  );
  MUXCY   \Madd_n3851_cy<9>  (
    .CI(Madd_n3851_cy[8]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[9]),
    .S(Madd_n3851_lut[9]),
    .O(Madd_n3851_cy[9])
  );
  XORCY   \Madd_n3851_xor<9>  (
    .CI(Madd_n3851_cy[8]),
    .LI(Madd_n3851_lut[9]),
    .O(n3851[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<10>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[10]),
    .I1(basesoc_uart_phy_storage_full_10_1612),
    .O(Madd_n3851_lut[10])
  );
  MUXCY   \Madd_n3851_cy<10>  (
    .CI(Madd_n3851_cy[9]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[10]),
    .S(Madd_n3851_lut[10]),
    .O(Madd_n3851_cy[10])
  );
  XORCY   \Madd_n3851_xor<10>  (
    .CI(Madd_n3851_cy[9]),
    .LI(Madd_n3851_lut[10]),
    .O(n3851[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<11>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[11]),
    .I1(basesoc_uart_phy_storage_full_11_1636),
    .O(Madd_n3851_lut[11])
  );
  MUXCY   \Madd_n3851_cy<11>  (
    .CI(Madd_n3851_cy[10]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[11]),
    .S(Madd_n3851_lut[11]),
    .O(Madd_n3851_cy[11])
  );
  XORCY   \Madd_n3851_xor<11>  (
    .CI(Madd_n3851_cy[10]),
    .LI(Madd_n3851_lut[11]),
    .O(n3851[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<12>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[12]),
    .I1(basesoc_uart_phy_storage_full_12_1635),
    .O(Madd_n3851_lut[12])
  );
  MUXCY   \Madd_n3851_cy<12>  (
    .CI(Madd_n3851_cy[11]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[12]),
    .S(Madd_n3851_lut[12]),
    .O(Madd_n3851_cy[12])
  );
  XORCY   \Madd_n3851_xor<12>  (
    .CI(Madd_n3851_cy[11]),
    .LI(Madd_n3851_lut[12]),
    .O(n3851[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<13>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[13]),
    .I1(basesoc_uart_phy_storage_full_13_1611),
    .O(Madd_n3851_lut[13])
  );
  MUXCY   \Madd_n3851_cy<13>  (
    .CI(Madd_n3851_cy[12]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[13]),
    .S(Madd_n3851_lut[13]),
    .O(Madd_n3851_cy[13])
  );
  XORCY   \Madd_n3851_xor<13>  (
    .CI(Madd_n3851_cy[12]),
    .LI(Madd_n3851_lut[13]),
    .O(n3851[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<14>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[14]),
    .I1(basesoc_uart_phy_storage_full_14_1610),
    .O(Madd_n3851_lut[14])
  );
  MUXCY   \Madd_n3851_cy<14>  (
    .CI(Madd_n3851_cy[13]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[14]),
    .S(Madd_n3851_lut[14]),
    .O(Madd_n3851_cy[14])
  );
  XORCY   \Madd_n3851_xor<14>  (
    .CI(Madd_n3851_cy[13]),
    .LI(Madd_n3851_lut[14]),
    .O(n3851[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<15>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[15]),
    .I1(basesoc_uart_phy_storage_full_15_1609),
    .O(Madd_n3851_lut[15])
  );
  MUXCY   \Madd_n3851_cy<15>  (
    .CI(Madd_n3851_cy[14]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[15]),
    .S(Madd_n3851_lut[15]),
    .O(Madd_n3851_cy[15])
  );
  XORCY   \Madd_n3851_xor<15>  (
    .CI(Madd_n3851_cy[14]),
    .LI(Madd_n3851_lut[15]),
    .O(n3851[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<16>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[16]),
    .I1(basesoc_uart_phy_storage_full_16_1634),
    .O(Madd_n3851_lut[16])
  );
  MUXCY   \Madd_n3851_cy<16>  (
    .CI(Madd_n3851_cy[15]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[16]),
    .S(Madd_n3851_lut[16]),
    .O(Madd_n3851_cy[16])
  );
  XORCY   \Madd_n3851_xor<16>  (
    .CI(Madd_n3851_cy[15]),
    .LI(Madd_n3851_lut[16]),
    .O(n3851[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<17>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[17]),
    .I1(basesoc_uart_phy_storage_full_17_1633),
    .O(Madd_n3851_lut[17])
  );
  MUXCY   \Madd_n3851_cy<17>  (
    .CI(Madd_n3851_cy[16]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[17]),
    .S(Madd_n3851_lut[17]),
    .O(Madd_n3851_cy[17])
  );
  XORCY   \Madd_n3851_xor<17>  (
    .CI(Madd_n3851_cy[16]),
    .LI(Madd_n3851_lut[17]),
    .O(n3851[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<18>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[18]),
    .I1(basesoc_uart_phy_storage_full_18_1632),
    .O(Madd_n3851_lut[18])
  );
  MUXCY   \Madd_n3851_cy<18>  (
    .CI(Madd_n3851_cy[17]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[18]),
    .S(Madd_n3851_lut[18]),
    .O(Madd_n3851_cy[18])
  );
  XORCY   \Madd_n3851_xor<18>  (
    .CI(Madd_n3851_cy[17]),
    .LI(Madd_n3851_lut[18]),
    .O(n3851[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<19>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[19]),
    .I1(basesoc_uart_phy_storage_full_19_1631),
    .O(Madd_n3851_lut[19])
  );
  MUXCY   \Madd_n3851_cy<19>  (
    .CI(Madd_n3851_cy[18]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[19]),
    .S(Madd_n3851_lut[19]),
    .O(Madd_n3851_cy[19])
  );
  XORCY   \Madd_n3851_xor<19>  (
    .CI(Madd_n3851_cy[18]),
    .LI(Madd_n3851_lut[19]),
    .O(n3851[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<20>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[20]),
    .I1(basesoc_uart_phy_storage_full_20_1608),
    .O(Madd_n3851_lut[20])
  );
  MUXCY   \Madd_n3851_cy<20>  (
    .CI(Madd_n3851_cy[19]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[20]),
    .S(Madd_n3851_lut[20]),
    .O(Madd_n3851_cy[20])
  );
  XORCY   \Madd_n3851_xor<20>  (
    .CI(Madd_n3851_cy[19]),
    .LI(Madd_n3851_lut[20]),
    .O(n3851[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<21>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[21]),
    .I1(basesoc_uart_phy_storage_full_21_1607),
    .O(Madd_n3851_lut[21])
  );
  MUXCY   \Madd_n3851_cy<21>  (
    .CI(Madd_n3851_cy[20]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[21]),
    .S(Madd_n3851_lut[21]),
    .O(Madd_n3851_cy[21])
  );
  XORCY   \Madd_n3851_xor<21>  (
    .CI(Madd_n3851_cy[20]),
    .LI(Madd_n3851_lut[21]),
    .O(n3851[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<22>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[22]),
    .I1(basesoc_uart_phy_storage_full_22_1606),
    .O(Madd_n3851_lut[22])
  );
  MUXCY   \Madd_n3851_cy<22>  (
    .CI(Madd_n3851_cy[21]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[22]),
    .S(Madd_n3851_lut[22]),
    .O(Madd_n3851_cy[22])
  );
  XORCY   \Madd_n3851_xor<22>  (
    .CI(Madd_n3851_cy[21]),
    .LI(Madd_n3851_lut[22]),
    .O(n3851[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<23>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[23]),
    .I1(basesoc_uart_phy_storage_full_23_1605),
    .O(Madd_n3851_lut[23])
  );
  MUXCY   \Madd_n3851_cy<23>  (
    .CI(Madd_n3851_cy[22]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[23]),
    .S(Madd_n3851_lut[23]),
    .O(Madd_n3851_cy[23])
  );
  XORCY   \Madd_n3851_xor<23>  (
    .CI(Madd_n3851_cy[22]),
    .LI(Madd_n3851_lut[23]),
    .O(n3851[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<24>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[24]),
    .I1(basesoc_uart_phy_storage_full_24_1847),
    .O(Madd_n3851_lut[24])
  );
  MUXCY   \Madd_n3851_cy<24>  (
    .CI(Madd_n3851_cy[23]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[24]),
    .S(Madd_n3851_lut[24]),
    .O(Madd_n3851_cy[24])
  );
  XORCY   \Madd_n3851_xor<24>  (
    .CI(Madd_n3851_cy[23]),
    .LI(Madd_n3851_lut[24]),
    .O(n3851[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<25>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[25]),
    .I1(basesoc_uart_phy_storage_full_25_1846),
    .O(Madd_n3851_lut[25])
  );
  MUXCY   \Madd_n3851_cy<25>  (
    .CI(Madd_n3851_cy[24]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[25]),
    .S(Madd_n3851_lut[25]),
    .O(Madd_n3851_cy[25])
  );
  XORCY   \Madd_n3851_xor<25>  (
    .CI(Madd_n3851_cy[24]),
    .LI(Madd_n3851_lut[25]),
    .O(n3851[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<26>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[26]),
    .I1(basesoc_uart_phy_storage_full_26_1845),
    .O(Madd_n3851_lut[26])
  );
  MUXCY   \Madd_n3851_cy<26>  (
    .CI(Madd_n3851_cy[25]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[26]),
    .S(Madd_n3851_lut[26]),
    .O(Madd_n3851_cy[26])
  );
  XORCY   \Madd_n3851_xor<26>  (
    .CI(Madd_n3851_cy[25]),
    .LI(Madd_n3851_lut[26]),
    .O(n3851[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<27>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[27]),
    .I1(basesoc_uart_phy_storage_full_27_1844),
    .O(Madd_n3851_lut[27])
  );
  MUXCY   \Madd_n3851_cy<27>  (
    .CI(Madd_n3851_cy[26]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[27]),
    .S(Madd_n3851_lut[27]),
    .O(Madd_n3851_cy[27])
  );
  XORCY   \Madd_n3851_xor<27>  (
    .CI(Madd_n3851_cy[26]),
    .LI(Madd_n3851_lut[27]),
    .O(n3851[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<28>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[28]),
    .I1(basesoc_uart_phy_storage_full_28_1843),
    .O(Madd_n3851_lut[28])
  );
  MUXCY   \Madd_n3851_cy<28>  (
    .CI(Madd_n3851_cy[27]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[28]),
    .S(Madd_n3851_lut[28]),
    .O(Madd_n3851_cy[28])
  );
  XORCY   \Madd_n3851_xor<28>  (
    .CI(Madd_n3851_cy[27]),
    .LI(Madd_n3851_lut[28]),
    .O(n3851[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<29>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[29]),
    .I1(basesoc_uart_phy_storage_full_29_1842),
    .O(Madd_n3851_lut[29])
  );
  MUXCY   \Madd_n3851_cy<29>  (
    .CI(Madd_n3851_cy[28]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[29]),
    .S(Madd_n3851_lut[29]),
    .O(Madd_n3851_cy[29])
  );
  XORCY   \Madd_n3851_xor<29>  (
    .CI(Madd_n3851_cy[28]),
    .LI(Madd_n3851_lut[29]),
    .O(n3851[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<30>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[30]),
    .I1(basesoc_uart_phy_storage_full_30_1841),
    .O(Madd_n3851_lut[30])
  );
  MUXCY   \Madd_n3851_cy<30>  (
    .CI(Madd_n3851_cy[29]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[30]),
    .S(Madd_n3851_lut[30]),
    .O(Madd_n3851_cy[30])
  );
  XORCY   \Madd_n3851_xor<30>  (
    .CI(Madd_n3851_cy[29]),
    .LI(Madd_n3851_lut[30]),
    .O(n3851[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<31>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[31]),
    .I1(basesoc_uart_phy_storage_full_31_1840),
    .O(Madd_n3851_lut[31])
  );
  MUXCY   \Madd_n3851_cy<31>  (
    .CI(Madd_n3851_cy[30]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[31]),
    .S(Madd_n3851_lut[31]),
    .O(Madd_n3851_cy[31])
  );
  XORCY   \Madd_n3851_xor<31>  (
    .CI(Madd_n3851_cy[30]),
    .LI(Madd_n3851_lut[31]),
    .O(n3851[31])
  );
  MUXCY   \Madd_n3901_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Madd_n3901_lut[0]),
    .O(Madd_n3901_cy[0])
  );
  XORCY   \Madd_n3901_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Madd_n3901_lut[0]),
    .O(N2181)
  );
  MUXCY   \Madd_n3901_cy<1>  (
    .CI(Madd_n3901_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<1>_rt_8422 ),
    .O(Madd_n3901_cy[1])
  );
  MUXCY   \Madd_n3901_cy<2>  (
    .CI(Madd_n3901_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<2>_rt_8423 ),
    .O(Madd_n3901_cy[2])
  );
  XORCY   \Madd_n3901_xor<2>  (
    .CI(Madd_n3901_cy[1]),
    .LI(\Madd_n3901_cy<2>_rt_8423 ),
    .O(N2191)
  );
  MUXCY   \Madd_n3901_cy<3>  (
    .CI(Madd_n3901_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<3>_rt_8424 ),
    .O(Madd_n3901_cy[3])
  );
  XORCY   \Madd_n3901_xor<3>  (
    .CI(Madd_n3901_cy[2]),
    .LI(\Madd_n3901_cy<3>_rt_8424 ),
    .O(N2201)
  );
  MUXCY   \Madd_n3901_cy<4>  (
    .CI(Madd_n3901_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<4>_rt_8425 ),
    .O(Madd_n3901_cy[4])
  );
  XORCY   \Madd_n3901_xor<4>  (
    .CI(Madd_n3901_cy[3]),
    .LI(\Madd_n3901_cy<4>_rt_8425 ),
    .O(N2211)
  );
  MUXCY   \Madd_n3901_cy<5>  (
    .CI(Madd_n3901_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<5>_rt_8426 ),
    .O(Madd_n3901_cy[5])
  );
  XORCY   \Madd_n3901_xor<5>  (
    .CI(Madd_n3901_cy[4]),
    .LI(\Madd_n3901_cy<5>_rt_8426 ),
    .O(N2221)
  );
  MUXCY   \Madd_n3901_cy<6>  (
    .CI(Madd_n3901_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<6>_rt_8427 ),
    .O(Madd_n3901_cy[6])
  );
  XORCY   \Madd_n3901_xor<6>  (
    .CI(Madd_n3901_cy[5]),
    .LI(\Madd_n3901_cy<6>_rt_8427 ),
    .O(N2231)
  );
  MUXCY   \Madd_n3901_cy<7>  (
    .CI(Madd_n3901_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<7>_rt_8428 ),
    .O(Madd_n3901_cy[7])
  );
  XORCY   \Madd_n3901_xor<7>  (
    .CI(Madd_n3901_cy[6]),
    .LI(\Madd_n3901_cy<7>_rt_8428 ),
    .O(N2241)
  );
  MUXCY   \Madd_n3901_cy<8>  (
    .CI(Madd_n3901_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<8>_rt_8429 ),
    .O(Madd_n3901_cy[8])
  );
  XORCY   \Madd_n3901_xor<8>  (
    .CI(Madd_n3901_cy[7]),
    .LI(\Madd_n3901_cy<8>_rt_8429 ),
    .O(N2251)
  );
  MUXCY   \Madd_n3901_cy<9>  (
    .CI(Madd_n3901_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<9>_rt_8430 ),
    .O(Madd_n3901_cy[9])
  );
  XORCY   \Madd_n3901_xor<9>  (
    .CI(Madd_n3901_cy[8]),
    .LI(\Madd_n3901_cy<9>_rt_8430 ),
    .O(N2261)
  );
  MUXCY   \Madd_n3901_cy<10>  (
    .CI(Madd_n3901_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<10>_rt_8431 ),
    .O(Madd_n3901_cy[10])
  );
  XORCY   \Madd_n3901_xor<10>  (
    .CI(Madd_n3901_cy[9]),
    .LI(\Madd_n3901_cy<10>_rt_8431 ),
    .O(N2271)
  );
  MUXCY   \Madd_n3901_cy<11>  (
    .CI(Madd_n3901_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<11>_rt_8432 ),
    .O(Madd_n3901_cy[11])
  );
  XORCY   \Madd_n3901_xor<11>  (
    .CI(Madd_n3901_cy[10]),
    .LI(\Madd_n3901_cy<11>_rt_8432 ),
    .O(N2281)
  );
  MUXCY   \Madd_n3901_cy<12>  (
    .CI(Madd_n3901_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<12>_rt_8433 ),
    .O(Madd_n3901_cy[12])
  );
  XORCY   \Madd_n3901_xor<12>  (
    .CI(Madd_n3901_cy[11]),
    .LI(\Madd_n3901_cy<12>_rt_8433 ),
    .O(N2291)
  );
  MUXCY   \Madd_n3901_cy<13>  (
    .CI(Madd_n3901_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<13>_rt_8434 ),
    .O(Madd_n3901_cy[13])
  );
  XORCY   \Madd_n3901_xor<13>  (
    .CI(Madd_n3901_cy[12]),
    .LI(\Madd_n3901_cy<13>_rt_8434 ),
    .O(N2301)
  );
  MUXCY   \Madd_n3901_cy<14>  (
    .CI(Madd_n3901_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<14>_rt_8435 ),
    .O(Madd_n3901_cy[14])
  );
  XORCY   \Madd_n3901_xor<14>  (
    .CI(Madd_n3901_cy[13]),
    .LI(\Madd_n3901_cy<14>_rt_8435 ),
    .O(N2311)
  );
  MUXCY   \Madd_n3901_cy<15>  (
    .CI(Madd_n3901_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<15>_rt_8436 ),
    .O(Madd_n3901_cy[15])
  );
  XORCY   \Madd_n3901_xor<15>  (
    .CI(Madd_n3901_cy[14]),
    .LI(\Madd_n3901_cy<15>_rt_8436 ),
    .O(N2321)
  );
  MUXCY   \Madd_n3901_cy<16>  (
    .CI(Madd_n3901_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<16>_rt_8437 ),
    .O(Madd_n3901_cy[16])
  );
  XORCY   \Madd_n3901_xor<16>  (
    .CI(Madd_n3901_cy[15]),
    .LI(\Madd_n3901_cy<16>_rt_8437 ),
    .O(N2331)
  );
  MUXCY   \Madd_n3901_cy<17>  (
    .CI(Madd_n3901_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<17>_rt_8438 ),
    .O(Madd_n3901_cy[17])
  );
  XORCY   \Madd_n3901_xor<17>  (
    .CI(Madd_n3901_cy[16]),
    .LI(\Madd_n3901_cy<17>_rt_8438 ),
    .O(N2341)
  );
  MUXCY   \Madd_n3901_cy<18>  (
    .CI(Madd_n3901_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<18>_rt_8439 ),
    .O(Madd_n3901_cy[18])
  );
  XORCY   \Madd_n3901_xor<18>  (
    .CI(Madd_n3901_cy[17]),
    .LI(\Madd_n3901_cy<18>_rt_8439 ),
    .O(N235)
  );
  MUXCY   \Madd_n3901_cy<19>  (
    .CI(Madd_n3901_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<19>_rt_8440 ),
    .O(Madd_n3901_cy[19])
  );
  XORCY   \Madd_n3901_xor<19>  (
    .CI(Madd_n3901_cy[18]),
    .LI(\Madd_n3901_cy<19>_rt_8440 ),
    .O(N236)
  );
  MUXCY   \Madd_n3901_cy<20>  (
    .CI(Madd_n3901_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<20>_rt_8441 ),
    .O(Madd_n3901_cy[20])
  );
  XORCY   \Madd_n3901_xor<20>  (
    .CI(Madd_n3901_cy[19]),
    .LI(\Madd_n3901_cy<20>_rt_8441 ),
    .O(N237)
  );
  MUXCY   \Madd_n3901_cy<21>  (
    .CI(Madd_n3901_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<21>_rt_8442 ),
    .O(Madd_n3901_cy[21])
  );
  XORCY   \Madd_n3901_xor<21>  (
    .CI(Madd_n3901_cy[20]),
    .LI(\Madd_n3901_cy<21>_rt_8442 ),
    .O(N238)
  );
  MUXCY   \Madd_n3901_cy<22>  (
    .CI(Madd_n3901_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<22>_rt_8443 ),
    .O(Madd_n3901_cy[22])
  );
  XORCY   \Madd_n3901_xor<22>  (
    .CI(Madd_n3901_cy[21]),
    .LI(\Madd_n3901_cy<22>_rt_8443 ),
    .O(N239)
  );
  MUXCY   \Madd_n3901_cy<23>  (
    .CI(Madd_n3901_cy[22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3901_cy<23>_rt_8444 ),
    .O(N2411)
  );
  XORCY   \Madd_n3901_xor<23>  (
    .CI(Madd_n3901_cy[22]),
    .LI(\Madd_n3901_cy<23>_rt_8444 ),
    .O(N240)
  );
  MUXCY   \Mcount_crg_por_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_crg_por_cy<0>_rt_8445 ),
    .O(Mcount_crg_por_cy[0])
  );
  XORCY   \Mcount_crg_por_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\Mcount_crg_por_cy<0>_rt_8445 ),
    .O(Result_10[0])
  );
  MUXCY   \Mcount_crg_por_cy<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[1]),
    .O(Mcount_crg_por_cy[1])
  );
  XORCY   \Mcount_crg_por_xor<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .LI(Mcount_crg_por_lut[1]),
    .O(Result_10[1])
  );
  MUXCY   \Mcount_crg_por_cy<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[2]),
    .O(Mcount_crg_por_cy[2])
  );
  XORCY   \Mcount_crg_por_xor<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .LI(Mcount_crg_por_lut[2]),
    .O(Result_10[2])
  );
  MUXCY   \Mcount_crg_por_cy<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[3]),
    .O(Mcount_crg_por_cy[3])
  );
  XORCY   \Mcount_crg_por_xor<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .LI(Mcount_crg_por_lut[3]),
    .O(Result_10[3])
  );
  MUXCY   \Mcount_crg_por_cy<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[4]),
    .O(Mcount_crg_por_cy[4])
  );
  XORCY   \Mcount_crg_por_xor<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .LI(Mcount_crg_por_lut[4]),
    .O(Result_10[4])
  );
  MUXCY   \Mcount_crg_por_cy<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[5]),
    .O(Mcount_crg_por_cy[5])
  );
  XORCY   \Mcount_crg_por_xor<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .LI(Mcount_crg_por_lut[5]),
    .O(Result_10[5])
  );
  MUXCY   \Mcount_crg_por_cy<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[6]),
    .O(Mcount_crg_por_cy[6])
  );
  XORCY   \Mcount_crg_por_xor<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .LI(Mcount_crg_por_lut[6]),
    .O(Result_10[6])
  );
  MUXCY   \Mcount_crg_por_cy<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[7]),
    .O(Mcount_crg_por_cy[7])
  );
  XORCY   \Mcount_crg_por_xor<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .LI(Mcount_crg_por_lut[7]),
    .O(Result_10[7])
  );
  MUXCY   \Mcount_crg_por_cy<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[8]),
    .O(Mcount_crg_por_cy[8])
  );
  XORCY   \Mcount_crg_por_xor<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .LI(Mcount_crg_por_lut[8]),
    .O(Result_10[8])
  );
  MUXCY   \Mcount_crg_por_cy<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[9]),
    .O(Mcount_crg_por_cy[9])
  );
  XORCY   \Mcount_crg_por_xor<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .LI(Mcount_crg_por_lut[9]),
    .O(Result_10[9])
  );
  XORCY   \Mcount_crg_por_xor<10>  (
    .CI(Mcount_crg_por_cy[9]),
    .LI(Mcount_crg_por_lut[10]),
    .O(Result_10[10])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(\Result<0>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8446 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8446 ),
    .O(\Result<1>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8447 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8447 ),
    .O(\Result<2>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8448 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8448 ),
    .O(\Result<3>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8449 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8449 ),
    .O(\Result<4>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8450 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8450 ),
    .O(\Result<5>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8451 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8451 ),
    .O(\Result<6>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8452 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8452 ),
    .O(\Result<7>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8453 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8453 ),
    .O(\Result<8>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8454 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8454 ),
    .O(\Result<9>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8455 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8455 ),
    .O(\Result<10>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8456 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8456 ),
    .O(Result_10[11])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8457 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8457 ),
    .O(Result_10[12])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8458 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8458 ),
    .O(Result_10[13])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8459 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8459 ),
    .O(Result_10[14])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8460 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8460 ),
    .O(Result_10[15])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8461 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8461 ),
    .O(Result_10[16])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8462 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8462 ),
    .O(Result_10[17])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8463 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8463 ),
    .O(Result_10[18])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8464 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8464 ),
    .O(Result_10[19])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8465 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8465 ),
    .O(Result_10[20])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8466 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8466 ),
    .O(Result_10[21])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8467 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8467 ),
    .O(Result_10[22])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8468 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8468 ),
    .O(Result_10[23])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8469 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8469 ),
    .O(Result_10[24])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8470 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8470 ),
    .O(Result_10[25])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8471 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8471 ),
    .O(Result_10[26])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8472 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8472 ),
    .O(Result_10[27])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8473 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8473 ),
    .O(Result_10[28])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8474 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8474 ),
    .O(Result_10[29])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8475 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8475 ),
    .O(Result_10[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_8536 ),
    .O(Result_10[31])
  );
  MUXF7   inst_LPM_MUX2_2_f7 (
    .I0(inst_LPM_MUX2_4_4339),
    .I1(inst_LPM_MUX2_3_4340),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N140),
    .I3(N204),
    .I4(N76),
    .I5(N12),
    .O(inst_LPM_MUX2_4_4339)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N396),
    .I3(N460),
    .I4(N332),
    .I5(N268),
    .O(inst_LPM_MUX2_3_4340)
  );
  MUXF7   inst_LPM_MUX_2_f7 (
    .I0(inst_LPM_MUX_4_4341),
    .I1(inst_LPM_MUX_3_4342),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N138),
    .I3(N202),
    .I4(N74),
    .I5(N10),
    .O(inst_LPM_MUX_4_4341)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N394),
    .I3(N458),
    .I4(N330),
    .I5(N266),
    .O(inst_LPM_MUX_3_4342)
  );
  MUXF7   inst_LPM_MUX1_2_f7 (
    .I0(inst_LPM_MUX1_4_4343),
    .I1(inst_LPM_MUX1_3_4344),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N139),
    .I3(N203),
    .I4(N75),
    .I5(N11),
    .O(inst_LPM_MUX1_4_4343)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N395),
    .I3(N459),
    .I4(N331),
    .I5(N267),
    .O(inst_LPM_MUX1_3_4344)
  );
  MUXF7   inst_LPM_MUX5_2_f7 (
    .I0(inst_LPM_MUX5_4_4345),
    .I1(inst_LPM_MUX5_3_4346),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N143),
    .I3(N207),
    .I4(N79),
    .I5(N15),
    .O(inst_LPM_MUX5_4_4345)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N399),
    .I3(N463),
    .I4(N335),
    .I5(N271),
    .O(inst_LPM_MUX5_3_4346)
  );
  MUXF7   inst_LPM_MUX3_2_f7 (
    .I0(inst_LPM_MUX3_4_4347),
    .I1(inst_LPM_MUX3_3_4348),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N141),
    .I3(N205),
    .I4(N77),
    .I5(N13),
    .O(inst_LPM_MUX3_4_4347)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N397),
    .I3(N461),
    .I4(N333),
    .I5(N269),
    .O(inst_LPM_MUX3_3_4348)
  );
  MUXF7   inst_LPM_MUX4_2_f7 (
    .I0(inst_LPM_MUX4_4_4349),
    .I1(inst_LPM_MUX4_3_4350),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N142),
    .I3(N206),
    .I4(N78),
    .I5(N14),
    .O(inst_LPM_MUX4_4_4349)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N398),
    .I3(N462),
    .I4(N334),
    .I5(N270),
    .O(inst_LPM_MUX4_3_4350)
  );
  MUXF7   inst_LPM_MUX6_2_f7 (
    .I0(inst_LPM_MUX6_4_4351),
    .I1(inst_LPM_MUX6_3_4352),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N144),
    .I3(N208),
    .I4(N80),
    .I5(N16),
    .O(inst_LPM_MUX6_4_4351)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N400),
    .I3(N464),
    .I4(N336),
    .I5(N272),
    .O(inst_LPM_MUX6_3_4352)
  );
  MUXF7   inst_LPM_MUX7_2_f7 (
    .I0(inst_LPM_MUX7_4_4353),
    .I1(inst_LPM_MUX7_3_4354),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N145),
    .I3(N209),
    .I4(N81),
    .I5(N17),
    .O(inst_LPM_MUX7_4_4353)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N401),
    .I3(N465),
    .I4(N337),
    .I5(N273),
    .O(inst_LPM_MUX7_3_4354)
  );
  MUXF7   inst_LPM_MUX8_2_f7 (
    .I0(inst_LPM_MUX8_4_4355),
    .I1(inst_LPM_MUX8_3_4356),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX8_4_4355)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX8_3_4356)
  );
  MUXF7   inst_LPM_MUX9_2_f7 (
    .I0(inst_LPM_MUX9_4_4357),
    .I1(inst_LPM_MUX9_3_4358),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX9_4_4357)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX9_3_4358)
  );
  MUXF7   inst_LPM_MUX12_2_f7 (
    .I0(inst_LPM_MUX12_4_4359),
    .I1(inst_LPM_MUX12_3_4360),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX12_4_4359)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX12_3_4360)
  );
  MUXF7   inst_LPM_MUX10_2_f7 (
    .I0(inst_LPM_MUX10_4_4361),
    .I1(inst_LPM_MUX10_3_4362),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX10_4_4361)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX10_3_4362)
  );
  MUXF7   inst_LPM_MUX11_2_f7 (
    .I0(inst_LPM_MUX11_4_4363),
    .I1(inst_LPM_MUX11_3_4364),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX11_4_4363)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX11_3_4364)
  );
  MUXF7   inst_LPM_MUX15_2_f7 (
    .I0(inst_LPM_MUX15_4_4365),
    .I1(inst_LPM_MUX15_3_4366),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[15])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N153),
    .I3(N217),
    .I4(N89),
    .I5(N25),
    .O(inst_LPM_MUX15_4_4365)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N409),
    .I3(N473),
    .I4(N345),
    .I5(N281),
    .O(inst_LPM_MUX15_3_4366)
  );
  MUXF7   inst_LPM_MUX13_2_f7 (
    .I0(inst_LPM_MUX13_4_4367),
    .I1(inst_LPM_MUX13_3_4368),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[13])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX13_4_4367)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX13_3_4368)
  );
  MUXF7   inst_LPM_MUX14_2_f7 (
    .I0(inst_LPM_MUX14_4_4369),
    .I1(inst_LPM_MUX14_3_4370),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX14_4_4369)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX14_3_4370)
  );
  MUXF7   inst_LPM_MUX18_2_f7 (
    .I0(inst_LPM_MUX18_4_4371),
    .I1(inst_LPM_MUX18_3_4372),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX18_4_4371)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX18_3_4372)
  );
  MUXF7   inst_LPM_MUX16_2_f7 (
    .I0(inst_LPM_MUX16_4_4373),
    .I1(inst_LPM_MUX16_3_4374),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX16_4_4373)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX16_3_4374)
  );
  MUXF7   inst_LPM_MUX17_2_f7 (
    .I0(inst_LPM_MUX17_4_4375),
    .I1(inst_LPM_MUX17_3_4376),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[17])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX17_4_4375)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX17_3_4376)
  );
  MUXF7   inst_LPM_MUX19_2_f7 (
    .I0(inst_LPM_MUX19_4_4377),
    .I1(inst_LPM_MUX19_3_4378),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX19_4_4377)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX19_3_4378)
  );
  MUXF7   inst_LPM_MUX20_2_f7 (
    .I0(inst_LPM_MUX20_4_4379),
    .I1(inst_LPM_MUX20_3_4380),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX20_4_4379)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX20_3_4380)
  );
  MUXF7   inst_LPM_MUX21_2_f7 (
    .I0(inst_LPM_MUX21_4_4381),
    .I1(inst_LPM_MUX21_3_4382),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX21_4_4381)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX21_3_4382)
  );
  MUXF7   inst_LPM_MUX22_2_f7 (
    .I0(inst_LPM_MUX22_4_4383),
    .I1(inst_LPM_MUX22_3_4384),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX22_4_4383)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX22_3_4384)
  );
  MUXF7   inst_LPM_MUX25_2_f7 (
    .I0(inst_LPM_MUX25_4_4385),
    .I1(inst_LPM_MUX25_3_4386),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N163),
    .I3(N227),
    .I4(N99),
    .I5(N35),
    .O(inst_LPM_MUX25_4_4385)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N419),
    .I3(N483),
    .I4(N355),
    .I5(N291),
    .O(inst_LPM_MUX25_3_4386)
  );
  MUXF7   inst_LPM_MUX23_2_f7 (
    .I0(inst_LPM_MUX23_4_4387),
    .I1(inst_LPM_MUX23_3_4388),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX23_4_4387)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX23_3_4388)
  );
  MUXF7   inst_LPM_MUX24_2_f7 (
    .I0(inst_LPM_MUX24_4_4389),
    .I1(inst_LPM_MUX24_3_4390),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX24_4_4389)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX24_3_4390)
  );
  MUXF7   inst_LPM_MUX28_2_f7 (
    .I0(inst_LPM_MUX28_4_4391),
    .I1(inst_LPM_MUX28_3_4392),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N166),
    .I3(N230),
    .I4(N102),
    .I5(N38),
    .O(inst_LPM_MUX28_4_4391)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N422),
    .I3(N486),
    .I4(N358),
    .I5(N294),
    .O(inst_LPM_MUX28_3_4392)
  );
  MUXF7   inst_LPM_MUX26_2_f7 (
    .I0(inst_LPM_MUX26_4_4393),
    .I1(inst_LPM_MUX26_3_4394),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N164),
    .I3(N228),
    .I4(N100),
    .I5(N36),
    .O(inst_LPM_MUX26_4_4393)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N420),
    .I3(N484),
    .I4(N356),
    .I5(N292),
    .O(inst_LPM_MUX26_3_4394)
  );
  MUXF7   inst_LPM_MUX27_2_f7 (
    .I0(inst_LPM_MUX27_4_4395),
    .I1(inst_LPM_MUX27_3_4396),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[27])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX27_4_4395)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX27_3_4396)
  );
  MUXF7   inst_LPM_MUX31_2_f7 (
    .I0(inst_LPM_MUX31_4_4397),
    .I1(inst_LPM_MUX31_3_4398),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[31])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N169),
    .I3(N233),
    .I4(N105),
    .I5(N41),
    .O(inst_LPM_MUX31_4_4397)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N425),
    .I3(N489),
    .I4(N361),
    .I5(N297),
    .O(inst_LPM_MUX31_3_4398)
  );
  MUXF7   inst_LPM_MUX29_2_f7 (
    .I0(inst_LPM_MUX29_4_4399),
    .I1(inst_LPM_MUX29_3_4400),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N167),
    .I3(N231),
    .I4(N103),
    .I5(N39),
    .O(inst_LPM_MUX29_4_4399)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N423),
    .I3(N487),
    .I4(N359),
    .I5(N295),
    .O(inst_LPM_MUX29_3_4400)
  );
  MUXF7   inst_LPM_MUX30_2_f7 (
    .I0(inst_LPM_MUX30_4_4401),
    .I1(inst_LPM_MUX30_3_4402),
    .S(inst_LPM_FF_0_3765),
    .O(basesoc_sram_bus_dat_r[30])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N168),
    .I3(N232),
    .I4(N104),
    .I5(N40),
    .O(inst_LPM_MUX30_4_4401)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_3 (
    .I0(inst_LPM_FF_1_3764),
    .I1(inst_LPM_FF_2_3763),
    .I2(N424),
    .I3(N488),
    .I4(N360),
    .I5(N296),
    .O(inst_LPM_MUX30_3_4402)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<0>  (
    .I0(_n4071[2]),
    .I1(_n4071[1]),
    .I2(_n4071[0]),
    .I3(rhs_array_muxed32[13]),
    .I4(rhs_array_muxed32[12]),
    .I5(rhs_array_muxed32[11]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<0>_4403 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<0>_4403 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<0>_4404 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<1>  (
    .I0(_n4071[3]),
    .I1(rhs_array_muxed32[14]),
    .I2(_n4071[4]),
    .I3(rhs_array_muxed32[15]),
    .I4(_n4071[5]),
    .I5(rhs_array_muxed32[16]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<1>_4405 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<1>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<0>_4404 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<1>_4405 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<1>_4406 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<2>  (
    .I0(_n4071[6]),
    .I1(rhs_array_muxed32[17]),
    .I2(_n4071[7]),
    .I3(rhs_array_muxed32[18]),
    .I4(_n4071[8]),
    .I5(rhs_array_muxed32[19]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<2>_4407 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<2>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<1>_4406 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<2>_4407 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<2>_4408 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<3>  (
    .I0(_n4071[9]),
    .I1(rhs_array_muxed32[20]),
    .I2(_n4071[10]),
    .I3(rhs_array_muxed32[21]),
    .I4(_n4071[11]),
    .I5(rhs_array_muxed32[22]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<3>_4409 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<3>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<2>_4408 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<3>_4409 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<3>_4410 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<4>  (
    .I0(_n4071[12]),
    .I1(rhs_array_muxed32[23]),
    .I2(_n4071[13]),
    .I3(rhs_array_muxed32[24]),
    .I4(_n4071[14]),
    .I5(rhs_array_muxed32[25]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<4>_4411 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<4>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<3>_4410 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<4>_4411 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<4>_4412 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<5>  (
    .I0(_n4071[15]),
    .I1(rhs_array_muxed32[26]),
    .I2(_n4071[16]),
    .I3(rhs_array_muxed32[27]),
    .I4(_n4071[17]),
    .I5(rhs_array_muxed32[28]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<5>_4413 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<5>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<4>_4412 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<5>_4413 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<5>_4414 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<6>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_cy<5>_4414 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<6>_4415 ),
    .O(\basesoc_tag_do_tag[20]_GND_1_o_equal_391_o )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk100),
    .O(crg_clk100a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(crg_clk100b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(crg_clk100a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  DCM_CLKGEN #(
    .SPREAD_SPECTRUM ( "NONE" ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFXDV_DIVIDE ( 2 ),
    .CLKFX_DIVIDE ( 4 ),
    .CLKFX_MULTIPLY ( 2 ),
    .CLKFX_MD_MAX ( 0.500000 ),
    .CLKIN_PERIOD ( 10.000000 ))
  crg_periph_dcm_clkgen (
    .CLKFX180(NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED),
    .CLKIN(crg_clk100a),
    .PROGDATA(NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED),
    .CLKFX(base50_clk),
    .PROGEN(NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED),
    .PROGDONE(NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED),
    .CLKFXDV(NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED),
    .FREEZEDCM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PROGCLK(NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED),
    .RST(sys_rst),
    .LOCKED(crg_dcm_base50_locked),
    .STATUS({\NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED , \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED })
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 20 ),
    .CLKOUT0_DIVIDE ( 2 ),
    .CLKOUT1_DIVIDE ( 2 ),
    .CLKOUT2_DIVIDE ( 4 ),
    .CLKOUT3_DIVIDE ( 4 ),
    .CLKOUT4_DIVIDE ( 8 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 3 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 270.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 270.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.010000 ))
  crg_pll_adv (
    .CLKOUT3(crg_unbuf_sdram_half_b),
    .CLKFBIN(crg_pll_fb),
    .CLKOUTDCM3(NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(crg_pll_fb),
    .DCLK(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUTDCM4(NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(NLW_crg_pll_adv_CLKOUT1_UNCONNECTED),
    .DEN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUT5(crg_unbuf_sys),
    .CLKINSEL(basesoc_sdram_tccdcon_ready),
    .CLKIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUTDCM2(NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_crg_pll_adv_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DWE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUTDCM5(NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(crg_unbuf_sdram_full),
    .CLKOUT4(NLW_crg_pll_adv_CLKOUT4_UNCONNECTED),
    .REL(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKIN1(crg_clk100b),
    .CLKOUT2(crg_unbuf_sdram_half_a),
    .CLKOUTDCM0(NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(crg_pll_lckd),
    .DADDR({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DI({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DO({\NLW_crg_pll_adv_DO<15>_UNCONNECTED , \NLW_crg_pll_adv_DO<14>_UNCONNECTED , \NLW_crg_pll_adv_DO<13>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<12>_UNCONNECTED , \NLW_crg_pll_adv_DO<11>_UNCONNECTED , \NLW_crg_pll_adv_DO<10>_UNCONNECTED , \NLW_crg_pll_adv_DO<9>_UNCONNECTED 
, \NLW_crg_pll_adv_DO<8>_UNCONNECTED , \NLW_crg_pll_adv_DO<7>_UNCONNECTED , \NLW_crg_pll_adv_DO<6>_UNCONNECTED , \NLW_crg_pll_adv_DO<5>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<4>_UNCONNECTED , \NLW_crg_pll_adv_DO<3>_UNCONNECTED , \NLW_crg_pll_adv_DO<2>_UNCONNECTED , \NLW_crg_pll_adv_DO<1>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<0>_UNCONNECTED })
  );
  BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 4 ))
  sdram_full_bufpll (
    .IOCLK(sdram_full_wr_clk),
    .LOCK(NLW_sdram_full_bufpll_LOCK_UNCONNECTED),
    .SERDESSTROBE(crg_clk4x_wr_strb),
    .PLLIN(crg_unbuf_sdram_full),
    .GCLK(sys_clk),
    .LOCKED(crg_pll_lckd)
  );
  BUFG   sdram_half_a_bufpll (
    .O(sdram_half_clk),
    .I(crg_unbuf_sdram_half_a)
  );
  BUFG   sdram_half_b_bufpll (
    .O(crg_clk_sdram_half_shifted),
    .I(crg_unbuf_sdram_half_b)
  );
  BUFG   sys_bufg (
    .O(sys_clk),
    .I(crg_unbuf_sys)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2 (
    .SHIFTOUT1(NLW_OSERDES2_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[16]),
    .D3(ddrphy_record3_wrdata[0]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[0]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[0]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[0]),
    .D4(basesoc_sdram_master_p0_wrdata[16]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_1 (
    .SHIFTOUT1(NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[17]),
    .D3(ddrphy_record3_wrdata[1]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[1]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[1]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[1]),
    .D4(basesoc_sdram_master_p0_wrdata[17]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2_2551 (
    .SHIFTOUT1(NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[18]),
    .D3(ddrphy_record3_wrdata[2]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[2]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[2]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[2]),
    .D4(basesoc_sdram_master_p0_wrdata[18]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_3 (
    .SHIFTOUT1(NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[19]),
    .D3(ddrphy_record3_wrdata[3]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[3]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[3]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[3]),
    .D4(basesoc_sdram_master_p0_wrdata[19]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4 (
    .SHIFTOUT1(NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[20]),
    .D3(ddrphy_record3_wrdata[4]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[4]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[4]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[4]),
    .D4(basesoc_sdram_master_p0_wrdata[20]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_5 (
    .SHIFTOUT1(NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[21]),
    .D3(ddrphy_record3_wrdata[5]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[5]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[5]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[5]),
    .D4(basesoc_sdram_master_p0_wrdata[21]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_6 (
    .SHIFTOUT1(NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[22]),
    .D3(ddrphy_record3_wrdata[6]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[6]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[6]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[6]),
    .D4(basesoc_sdram_master_p0_wrdata[22]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_7 (
    .SHIFTOUT1(NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[23]),
    .D3(ddrphy_record3_wrdata[7]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[7]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[7]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[7]),
    .D4(basesoc_sdram_master_p0_wrdata[23]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_8 (
    .SHIFTOUT1(NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[24]),
    .D3(ddrphy_record3_wrdata[8]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[8]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[8]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[8]),
    .D4(basesoc_sdram_master_p0_wrdata[24]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_9 (
    .SHIFTOUT1(NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[25]),
    .D3(ddrphy_record3_wrdata[9]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[9]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[9]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[9]),
    .D4(basesoc_sdram_master_p0_wrdata[25]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_10 (
    .SHIFTOUT1(NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[26]),
    .D3(ddrphy_record3_wrdata[10]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[10]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[10]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[10]),
    .D4(basesoc_sdram_master_p0_wrdata[26]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_11 (
    .SHIFTOUT1(NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[27]),
    .D3(ddrphy_record3_wrdata[11]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[11]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[11]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[11]),
    .D4(basesoc_sdram_master_p0_wrdata[27]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_12 (
    .SHIFTOUT1(NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[28]),
    .D3(ddrphy_record3_wrdata[12]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[12]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[12]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[12]),
    .D4(basesoc_sdram_master_p0_wrdata[28]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_13 (
    .SHIFTOUT1(NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[29]),
    .D3(ddrphy_record3_wrdata[13]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[13]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[13]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[13]),
    .D4(basesoc_sdram_master_p0_wrdata[29]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_14 (
    .SHIFTOUT1(NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[30]),
    .D3(ddrphy_record3_wrdata[14]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[14]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[14]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[14]),
    .D4(basesoc_sdram_master_p0_wrdata[30]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_15 (
    .SHIFTOUT1(NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[31]),
    .D3(ddrphy_record3_wrdata[15]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[15]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[15]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_842),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[15]),
    .D4(basesoc_sdram_master_p0_wrdata[31]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_842),
    .SHIFTOUT2(NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_842)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_16 (
    .SHIFTOUT1(NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record2_wrdata_mask[0]),
    .D3(ddrphy_record2_wrdata_mask[0]),
    .CLKDIV(sys_clk),
    .TQ(NLW_OSERDES2_16_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(NLW_OSERDES2_16_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_0_OBUF_233),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_16_T1_UNCONNECTED),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata_mask[0]),
    .D4(basesoc_sdram_master_p0_wrdata_mask[0]),
    .TCE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T3(NLW_OSERDES2_16_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_16_T2_UNCONNECTED)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_17 (
    .SHIFTOUT1(NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record2_wrdata_mask[0]),
    .D3(ddrphy_record2_wrdata_mask[0]),
    .CLKDIV(sys_clk),
    .TQ(NLW_OSERDES2_17_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(NLW_OSERDES2_17_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_1_OBUF_234),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_17_T1_UNCONNECTED),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata_mask[0]),
    .D4(basesoc_sdram_master_p0_wrdata_mask[0]),
    .TCE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T3(NLW_OSERDES2_17_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_17_T2_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3 (
    .CFB0(NLW_ISERDES2_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[16]),
    .DFB(NLW_ISERDES2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[0]),
    .Q2(ddrphy_record0_rddata[0]),
    .Q1(ddrphy_record0_rddata[16]),
    .FABRICOUT(NLW_ISERDES2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[0]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_1 (
    .CFB0(NLW_ISERDES2_1_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[17]),
    .DFB(NLW_ISERDES2_1_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_1_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_1_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_1_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_1_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[1]),
    .Q2(ddrphy_record0_rddata[1]),
    .Q1(ddrphy_record0_rddata[17]),
    .FABRICOUT(NLW_ISERDES2_1_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[1]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_2 (
    .CFB0(NLW_ISERDES2_2_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[18]),
    .DFB(NLW_ISERDES2_2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_2_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[2]),
    .Q2(ddrphy_record0_rddata[2]),
    .Q1(ddrphy_record0_rddata[18]),
    .FABRICOUT(NLW_ISERDES2_2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[2]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3_2570 (
    .CFB0(NLW_ISERDES2_3_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[19]),
    .DFB(NLW_ISERDES2_3_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_3_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_3_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_3_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_3_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[3]),
    .Q2(ddrphy_record0_rddata[3]),
    .Q1(ddrphy_record0_rddata[19]),
    .FABRICOUT(NLW_ISERDES2_3_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[3]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_4 (
    .CFB0(NLW_ISERDES2_4_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[20]),
    .DFB(NLW_ISERDES2_4_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_4_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_4_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_4_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_4_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[4]),
    .Q2(ddrphy_record0_rddata[4]),
    .Q1(ddrphy_record0_rddata[20]),
    .FABRICOUT(NLW_ISERDES2_4_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[4]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5 (
    .CFB0(NLW_ISERDES2_5_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[21]),
    .DFB(NLW_ISERDES2_5_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_5_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_5_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_5_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_5_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[5]),
    .Q2(ddrphy_record0_rddata[5]),
    .Q1(ddrphy_record0_rddata[21]),
    .FABRICOUT(NLW_ISERDES2_5_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[5]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_6 (
    .CFB0(NLW_ISERDES2_6_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[22]),
    .DFB(NLW_ISERDES2_6_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_6_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_6_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_6_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_6_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[6]),
    .Q2(ddrphy_record0_rddata[6]),
    .Q1(ddrphy_record0_rddata[22]),
    .FABRICOUT(NLW_ISERDES2_6_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[6]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_7 (
    .CFB0(NLW_ISERDES2_7_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[23]),
    .DFB(NLW_ISERDES2_7_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_7_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_7_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_7_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_7_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[7]),
    .Q2(ddrphy_record0_rddata[7]),
    .Q1(ddrphy_record0_rddata[23]),
    .FABRICOUT(NLW_ISERDES2_7_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[7]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_8 (
    .CFB0(NLW_ISERDES2_8_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[24]),
    .DFB(NLW_ISERDES2_8_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_8_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_8_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_8_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_8_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[8]),
    .Q2(ddrphy_record0_rddata[8]),
    .Q1(ddrphy_record0_rddata[24]),
    .FABRICOUT(NLW_ISERDES2_8_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[8]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_9 (
    .CFB0(NLW_ISERDES2_9_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[25]),
    .DFB(NLW_ISERDES2_9_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_9_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_9_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_9_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_9_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[9]),
    .Q2(ddrphy_record0_rddata[9]),
    .Q1(ddrphy_record0_rddata[25]),
    .FABRICOUT(NLW_ISERDES2_9_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[9]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_10 (
    .CFB0(NLW_ISERDES2_10_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[26]),
    .DFB(NLW_ISERDES2_10_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_10_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_10_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_10_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_10_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[10]),
    .Q2(ddrphy_record0_rddata[10]),
    .Q1(ddrphy_record0_rddata[26]),
    .FABRICOUT(NLW_ISERDES2_10_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[10]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_11 (
    .CFB0(NLW_ISERDES2_11_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[27]),
    .DFB(NLW_ISERDES2_11_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_11_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_11_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_11_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_11_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[11]),
    .Q2(ddrphy_record0_rddata[11]),
    .Q1(ddrphy_record0_rddata[27]),
    .FABRICOUT(NLW_ISERDES2_11_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[11]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_12 (
    .CFB0(NLW_ISERDES2_12_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[28]),
    .DFB(NLW_ISERDES2_12_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_12_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_12_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_12_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_12_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[12]),
    .Q2(ddrphy_record0_rddata[12]),
    .Q1(ddrphy_record0_rddata[28]),
    .FABRICOUT(NLW_ISERDES2_12_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[12]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_13 (
    .CFB0(NLW_ISERDES2_13_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[29]),
    .DFB(NLW_ISERDES2_13_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_13_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_13_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_13_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_13_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[13]),
    .Q2(ddrphy_record0_rddata[13]),
    .Q1(ddrphy_record0_rddata[29]),
    .FABRICOUT(NLW_ISERDES2_13_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[13]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_14 (
    .CFB0(NLW_ISERDES2_14_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[30]),
    .DFB(NLW_ISERDES2_14_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_14_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_14_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_14_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_14_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[14]),
    .Q2(ddrphy_record0_rddata[14]),
    .Q1(ddrphy_record0_rddata[30]),
    .FABRICOUT(NLW_ISERDES2_14_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[14]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_15 (
    .CFB0(NLW_ISERDES2_15_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[31]),
    .DFB(NLW_ISERDES2_15_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_15_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_15_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_15_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_15_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[15]),
    .Q2(ddrphy_record0_rddata[15]),
    .Q1(ddrphy_record0_rddata[31]),
    .FABRICOUT(NLW_ISERDES2_15_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[15]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_792),
    .SHIFTOUT(NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_2 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(basesoc_sdram_tccdcon_ready),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_o[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_3 (
    .D0(ddrphy_dqs_t_d0),
    .D1(ddrphy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_t[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(basesoc_sdram_tccdcon_ready),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_o[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_5 (
    .D0(ddrphy_dqs_t_d0),
    .D1(ddrphy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_t[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4_2587 (
    .D0(basesoc_sdram_tccdcon_ready),
    .D1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_367_o),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddram_clock_p_OBUF_358)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_1 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(basesoc_sdram_tccdcon_ready),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_367_o),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddram_clock_n_OBUF_360)
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5 (
    .I(ddrphy_dq_o[0]),
    .T(ddrphy_dq_t[0]),
    .O(ddrphy_dq_i[0]),
    .IO(ddram_dq[0])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_1 (
    .I(ddrphy_dq_o[1]),
    .T(ddrphy_dq_t[1]),
    .O(ddrphy_dq_i[1]),
    .IO(ddram_dq[1])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_2 (
    .I(ddrphy_dq_o[2]),
    .T(ddrphy_dq_t[2]),
    .O(ddrphy_dq_i[2]),
    .IO(ddram_dq[2])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_3 (
    .I(ddrphy_dq_o[3]),
    .T(ddrphy_dq_t[3]),
    .O(ddrphy_dq_i[3]),
    .IO(ddram_dq[3])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_4 (
    .I(ddrphy_dq_o[4]),
    .T(ddrphy_dq_t[4]),
    .O(ddrphy_dq_i[4]),
    .IO(ddram_dq[4])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5_2594 (
    .I(ddrphy_dq_o[5]),
    .T(ddrphy_dq_t[5]),
    .O(ddrphy_dq_i[5]),
    .IO(ddram_dq[5])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_6 (
    .I(ddrphy_dq_o[6]),
    .T(ddrphy_dq_t[6]),
    .O(ddrphy_dq_i[6]),
    .IO(ddram_dq[6])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7 (
    .I(ddrphy_dq_o[7]),
    .T(ddrphy_dq_t[7]),
    .O(ddrphy_dq_i[7]),
    .IO(ddram_dq[7])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_8 (
    .I(ddrphy_dq_o[8]),
    .T(ddrphy_dq_t[8]),
    .O(ddrphy_dq_i[8]),
    .IO(ddram_dq[8])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_9 (
    .I(ddrphy_dq_o[9]),
    .T(ddrphy_dq_t[9]),
    .O(ddrphy_dq_i[9]),
    .IO(ddram_dq[9])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_10 (
    .I(ddrphy_dq_o[10]),
    .T(ddrphy_dq_t[10]),
    .O(ddrphy_dq_i[10]),
    .IO(ddram_dq[10])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_11 (
    .I(ddrphy_dq_o[11]),
    .T(ddrphy_dq_t[11]),
    .O(ddrphy_dq_i[11]),
    .IO(ddram_dq[11])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_12 (
    .I(ddrphy_dq_o[12]),
    .T(ddrphy_dq_t[12]),
    .O(ddrphy_dq_i[12]),
    .IO(ddram_dq[12])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_13 (
    .I(ddrphy_dq_o[13]),
    .T(ddrphy_dq_t[13]),
    .O(ddrphy_dq_i[13]),
    .IO(ddram_dq[13])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_14 (
    .I(ddrphy_dq_o[14]),
    .T(ddrphy_dq_t[14]),
    .O(ddrphy_dq_i[14]),
    .IO(ddram_dq[14])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_15 (
    .I(ddrphy_dq_o[15]),
    .T(ddrphy_dq_t[15]),
    .O(ddrphy_dq_i[15]),
    .IO(ddram_dq[15])
  );
  OBUFT #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  OBUFT_6 (
    .I(ddrphy_dqs_o[0]),
    .T(ddrphy_dqs_t[0]),
    .O(ddram_dqs[0])
  );
  OBUFT #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  OBUFT_1 (
    .I(ddrphy_dqs_o[1]),
    .T(ddrphy_dqs_t[1]),
    .O(ddram_dqs[1])
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_7 (
    .SHIFT(basesoc_sdram_tccdcon_ready),
    .DIN(dna_status[56]),
    .CLK(dna_cnt[0]),
    .READ(\dna_cnt[6]_GND_1_o_LessThan_1623_o ),
    .DOUT(dna_do)
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<29>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [28]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [29]),
    .O(\lm32_cpu/branch_target_d [31])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<28>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [27]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [28]),
    .O(\lm32_cpu/branch_target_d [30])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<28>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [27]),
    .DI(\lm32_cpu/instruction_unit/pc_d [30]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [28]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [28])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<27>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [26]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [27]),
    .O(\lm32_cpu/branch_target_d [29])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<27>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [26]),
    .DI(\lm32_cpu/instruction_unit/pc_d [29]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [27]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [27])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<26>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [25]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [26]),
    .O(\lm32_cpu/branch_target_d [28])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<26>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [25]),
    .DI(\lm32_cpu/instruction_unit/pc_d [28]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [26]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [26])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<25>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [24]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [25]),
    .O(\lm32_cpu/branch_target_d [27])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<25>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [24]),
    .DI(\lm32_cpu/instruction_unit/pc_d [27]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [25]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [25])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<24>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [23]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [24]),
    .O(\lm32_cpu/branch_target_d [26])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<24>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [23]),
    .DI(\lm32_cpu/instruction_unit/pc_d [26]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [24]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [24])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<23>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [22]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [23]),
    .O(\lm32_cpu/branch_target_d [25])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<23>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [22]),
    .DI(\lm32_cpu/instruction_unit/pc_d [25]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [23]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [23])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<22>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [21]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [22]),
    .O(\lm32_cpu/branch_target_d [24])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<22>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [21]),
    .DI(\lm32_cpu/instruction_unit/pc_d [24]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [22]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [22])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<21>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [20]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [21]),
    .O(\lm32_cpu/branch_target_d [23])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<21>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [20]),
    .DI(\lm32_cpu/instruction_unit/pc_d [23]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [21]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [21])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<20>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [19]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [20]),
    .O(\lm32_cpu/branch_target_d [22])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<20>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [19]),
    .DI(\lm32_cpu/instruction_unit/pc_d [22]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [20]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [20])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<19>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [18]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [19]),
    .O(\lm32_cpu/branch_target_d [21])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<19>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [18]),
    .DI(\lm32_cpu/instruction_unit/pc_d [21]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [19]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [19])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<18>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [17]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [18]),
    .O(\lm32_cpu/branch_target_d [20])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<18>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [17]),
    .DI(\lm32_cpu/instruction_unit/pc_d [20]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [18]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [18])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<17>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [16]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [17]),
    .O(\lm32_cpu/branch_target_d [19])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<17>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [16]),
    .DI(\lm32_cpu/instruction_unit/pc_d [19]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [17]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [17])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<16>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [15]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [16]),
    .O(\lm32_cpu/branch_target_d [18])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<16>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [15]),
    .DI(\lm32_cpu/instruction_unit/pc_d [18]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [16]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [16])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<15>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [14]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [15]),
    .O(\lm32_cpu/branch_target_d [17])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<15>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [14]),
    .DI(\lm32_cpu/instruction_unit/pc_d [17]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [15]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<15>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [17]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [15])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<14>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [13]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [14]),
    .O(\lm32_cpu/branch_target_d [16])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<14>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [13]),
    .DI(\lm32_cpu/instruction_unit/pc_d [16]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [14]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<14>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [16]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [14])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<13>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [12]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [13]),
    .O(\lm32_cpu/branch_target_d [15])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<13>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [12]),
    .DI(\lm32_cpu/instruction_unit/pc_d [15]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [13]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<13>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [15]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [13])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<12>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [11]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [12]),
    .O(\lm32_cpu/branch_target_d [14])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<12>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [11]),
    .DI(\lm32_cpu/instruction_unit/pc_d [14]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [12]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<12>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [14]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [12])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<11>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [10]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [11]),
    .O(\lm32_cpu/branch_target_d [13])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<11>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [10]),
    .DI(\lm32_cpu/instruction_unit/pc_d [13]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [11]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<11>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [13]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [11])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<10>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [9]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [10]),
    .O(\lm32_cpu/branch_target_d [12])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<10>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [9]),
    .DI(\lm32_cpu/instruction_unit/pc_d [12]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [10]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<10>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [12]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [10]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [10])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<9>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [8]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [9]),
    .O(\lm32_cpu/branch_target_d [11])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<9>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [8]),
    .DI(\lm32_cpu/instruction_unit/pc_d [11]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [9]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<9>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [11]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [9]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [9])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<8>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [7]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [8]),
    .O(\lm32_cpu/branch_target_d [10])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<8>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [7]),
    .DI(\lm32_cpu/instruction_unit/pc_d [10]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [8]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<8>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [10]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [8]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [8])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<7>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [6]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [7]),
    .O(\lm32_cpu/branch_target_d [9])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<7>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [6]),
    .DI(\lm32_cpu/instruction_unit/pc_d [9]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [7]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<7>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [9]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [7]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [7])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<6>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [5]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [6]),
    .O(\lm32_cpu/branch_target_d [8])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<6>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [5]),
    .DI(\lm32_cpu/instruction_unit/pc_d [8]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [6]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<6>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [8]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [6]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [6])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<5>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [4]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [5]),
    .O(\lm32_cpu/branch_target_d [7])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<5>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [4]),
    .DI(\lm32_cpu/instruction_unit/pc_d [7]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [5]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<5>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [7]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [5]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [5])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<4>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [3]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [4]),
    .O(\lm32_cpu/branch_target_d [6])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<4>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [3]),
    .DI(\lm32_cpu/instruction_unit/pc_d [6]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [4]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<4>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [6]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [4]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [4])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<3>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [2]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [3]),
    .O(\lm32_cpu/branch_target_d [5])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<3>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [2]),
    .DI(\lm32_cpu/instruction_unit/pc_d [5]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [3]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<3>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [5]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [3]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [3])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<2>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [1]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [2]),
    .O(\lm32_cpu/branch_target_d [4])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<2>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [1]),
    .DI(\lm32_cpu/instruction_unit/pc_d [4]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [2]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<2>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [4]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [2])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<1>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [0]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [1]),
    .O(\lm32_cpu/branch_target_d [3])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<1>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [0]),
    .DI(\lm32_cpu/instruction_unit/pc_d [3]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [1]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<1>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [3]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [1]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [1])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [0]),
    .O(\lm32_cpu/branch_target_d [2])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\lm32_cpu/instruction_unit/pc_d [2]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [0]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<0>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [2]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [0]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [0])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<31>  (
    .CI(N306),
    .LI(\lm32_cpu/Mcount_cc_xor<31>_rt_8537 ),
    .O(N307)
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<30>  (
    .CI(\lm32_cpu/Mcount_cc_cy [29]),
    .LI(\lm32_cpu/Mcount_cc_cy<30>_rt_8476 ),
    .O(N305)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<30>  (
    .CI(\lm32_cpu/Mcount_cc_cy [29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<30>_rt_8476 ),
    .O(N306)
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<29>  (
    .CI(\lm32_cpu/Mcount_cc_cy [28]),
    .LI(\lm32_cpu/Mcount_cc_cy<29>_rt_8477 ),
    .O(N304)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<29>  (
    .CI(\lm32_cpu/Mcount_cc_cy [28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<29>_rt_8477 ),
    .O(\lm32_cpu/Mcount_cc_cy [29])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<28>  (
    .CI(\lm32_cpu/Mcount_cc_cy [27]),
    .LI(\lm32_cpu/Mcount_cc_cy<28>_rt_8478 ),
    .O(N303)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<28>  (
    .CI(\lm32_cpu/Mcount_cc_cy [27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<28>_rt_8478 ),
    .O(\lm32_cpu/Mcount_cc_cy [28])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<27>  (
    .CI(\lm32_cpu/Mcount_cc_cy [26]),
    .LI(\lm32_cpu/Mcount_cc_cy<27>_rt_8479 ),
    .O(N302)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<27>  (
    .CI(\lm32_cpu/Mcount_cc_cy [26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<27>_rt_8479 ),
    .O(\lm32_cpu/Mcount_cc_cy [27])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<26>  (
    .CI(\lm32_cpu/Mcount_cc_cy [25]),
    .LI(\lm32_cpu/Mcount_cc_cy<26>_rt_8480 ),
    .O(N3011)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<26>  (
    .CI(\lm32_cpu/Mcount_cc_cy [25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<26>_rt_8480 ),
    .O(\lm32_cpu/Mcount_cc_cy [26])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<25>  (
    .CI(\lm32_cpu/Mcount_cc_cy [24]),
    .LI(\lm32_cpu/Mcount_cc_cy<25>_rt_8481 ),
    .O(N300)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<25>  (
    .CI(\lm32_cpu/Mcount_cc_cy [24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<25>_rt_8481 ),
    .O(\lm32_cpu/Mcount_cc_cy [25])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<24>  (
    .CI(\lm32_cpu/Mcount_cc_cy [23]),
    .LI(\lm32_cpu/Mcount_cc_cy<24>_rt_8482 ),
    .O(N299)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<24>  (
    .CI(\lm32_cpu/Mcount_cc_cy [23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<24>_rt_8482 ),
    .O(\lm32_cpu/Mcount_cc_cy [24])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<23>  (
    .CI(\lm32_cpu/Mcount_cc_cy [22]),
    .LI(\lm32_cpu/Mcount_cc_cy<23>_rt_8483 ),
    .O(N298)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<23>  (
    .CI(\lm32_cpu/Mcount_cc_cy [22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<23>_rt_8483 ),
    .O(\lm32_cpu/Mcount_cc_cy [23])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<22>  (
    .CI(\lm32_cpu/Mcount_cc_cy [21]),
    .LI(\lm32_cpu/Mcount_cc_cy<22>_rt_8484 ),
    .O(N2971)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<22>  (
    .CI(\lm32_cpu/Mcount_cc_cy [21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<22>_rt_8484 ),
    .O(\lm32_cpu/Mcount_cc_cy [22])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<21>  (
    .CI(\lm32_cpu/Mcount_cc_cy [20]),
    .LI(\lm32_cpu/Mcount_cc_cy<21>_rt_8485 ),
    .O(N2961)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<21>  (
    .CI(\lm32_cpu/Mcount_cc_cy [20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<21>_rt_8485 ),
    .O(\lm32_cpu/Mcount_cc_cy [21])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<20>  (
    .CI(\lm32_cpu/Mcount_cc_cy [19]),
    .LI(\lm32_cpu/Mcount_cc_cy<20>_rt_8486 ),
    .O(N2951)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<20>  (
    .CI(\lm32_cpu/Mcount_cc_cy [19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<20>_rt_8486 ),
    .O(\lm32_cpu/Mcount_cc_cy [20])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<19>  (
    .CI(\lm32_cpu/Mcount_cc_cy [18]),
    .LI(\lm32_cpu/Mcount_cc_cy<19>_rt_8487 ),
    .O(N2941)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<19>  (
    .CI(\lm32_cpu/Mcount_cc_cy [18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<19>_rt_8487 ),
    .O(\lm32_cpu/Mcount_cc_cy [19])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<18>  (
    .CI(\lm32_cpu/Mcount_cc_cy [17]),
    .LI(\lm32_cpu/Mcount_cc_cy<18>_rt_8488 ),
    .O(N2931)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<18>  (
    .CI(\lm32_cpu/Mcount_cc_cy [17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<18>_rt_8488 ),
    .O(\lm32_cpu/Mcount_cc_cy [18])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<17>  (
    .CI(\lm32_cpu/Mcount_cc_cy [16]),
    .LI(\lm32_cpu/Mcount_cc_cy<17>_rt_8489 ),
    .O(N2921)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<17>  (
    .CI(\lm32_cpu/Mcount_cc_cy [16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<17>_rt_8489 ),
    .O(\lm32_cpu/Mcount_cc_cy [17])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<16>  (
    .CI(\lm32_cpu/Mcount_cc_cy [15]),
    .LI(\lm32_cpu/Mcount_cc_cy<16>_rt_8490 ),
    .O(N2911)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<16>  (
    .CI(\lm32_cpu/Mcount_cc_cy [15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<16>_rt_8490 ),
    .O(\lm32_cpu/Mcount_cc_cy [16])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<15>  (
    .CI(\lm32_cpu/Mcount_cc_cy [14]),
    .LI(\lm32_cpu/Mcount_cc_cy<15>_rt_8491 ),
    .O(N2901)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<15>  (
    .CI(\lm32_cpu/Mcount_cc_cy [14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<15>_rt_8491 ),
    .O(\lm32_cpu/Mcount_cc_cy [15])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<14>  (
    .CI(\lm32_cpu/Mcount_cc_cy [13]),
    .LI(\lm32_cpu/Mcount_cc_cy<14>_rt_8492 ),
    .O(N2891)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<14>  (
    .CI(\lm32_cpu/Mcount_cc_cy [13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<14>_rt_8492 ),
    .O(\lm32_cpu/Mcount_cc_cy [14])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<13>  (
    .CI(\lm32_cpu/Mcount_cc_cy [12]),
    .LI(\lm32_cpu/Mcount_cc_cy<13>_rt_8493 ),
    .O(N2881)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<13>  (
    .CI(\lm32_cpu/Mcount_cc_cy [12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<13>_rt_8493 ),
    .O(\lm32_cpu/Mcount_cc_cy [13])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<12>  (
    .CI(\lm32_cpu/Mcount_cc_cy [11]),
    .LI(\lm32_cpu/Mcount_cc_cy<12>_rt_8494 ),
    .O(N2871)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<12>  (
    .CI(\lm32_cpu/Mcount_cc_cy [11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<12>_rt_8494 ),
    .O(\lm32_cpu/Mcount_cc_cy [12])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<11>  (
    .CI(\lm32_cpu/Mcount_cc_cy [10]),
    .LI(\lm32_cpu/Mcount_cc_cy<11>_rt_8495 ),
    .O(N2861)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<11>  (
    .CI(\lm32_cpu/Mcount_cc_cy [10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<11>_rt_8495 ),
    .O(\lm32_cpu/Mcount_cc_cy [11])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<10>  (
    .CI(\lm32_cpu/Mcount_cc_cy [9]),
    .LI(\lm32_cpu/Mcount_cc_cy<10>_rt_8496 ),
    .O(N2851)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<10>  (
    .CI(\lm32_cpu/Mcount_cc_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<10>_rt_8496 ),
    .O(\lm32_cpu/Mcount_cc_cy [10])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<9>  (
    .CI(\lm32_cpu/Mcount_cc_cy [8]),
    .LI(\lm32_cpu/Mcount_cc_cy<9>_rt_8497 ),
    .O(N2841)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<9>  (
    .CI(\lm32_cpu/Mcount_cc_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<9>_rt_8497 ),
    .O(\lm32_cpu/Mcount_cc_cy [9])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<8>  (
    .CI(\lm32_cpu/Mcount_cc_cy [7]),
    .LI(\lm32_cpu/Mcount_cc_cy<8>_rt_8498 ),
    .O(N2831)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<8>  (
    .CI(\lm32_cpu/Mcount_cc_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<8>_rt_8498 ),
    .O(\lm32_cpu/Mcount_cc_cy [8])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<7>  (
    .CI(\lm32_cpu/Mcount_cc_cy [6]),
    .LI(\lm32_cpu/Mcount_cc_cy<7>_rt_8499 ),
    .O(N2821)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<7>  (
    .CI(\lm32_cpu/Mcount_cc_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<7>_rt_8499 ),
    .O(\lm32_cpu/Mcount_cc_cy [7])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<6>  (
    .CI(\lm32_cpu/Mcount_cc_cy [5]),
    .LI(\lm32_cpu/Mcount_cc_cy<6>_rt_8500 ),
    .O(N2811)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<6>  (
    .CI(\lm32_cpu/Mcount_cc_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<6>_rt_8500 ),
    .O(\lm32_cpu/Mcount_cc_cy [6])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<5>  (
    .CI(\lm32_cpu/Mcount_cc_cy [4]),
    .LI(\lm32_cpu/Mcount_cc_cy<5>_rt_8501 ),
    .O(N2801)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<5>  (
    .CI(\lm32_cpu/Mcount_cc_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<5>_rt_8501 ),
    .O(\lm32_cpu/Mcount_cc_cy [5])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<4>  (
    .CI(\lm32_cpu/Mcount_cc_cy [3]),
    .LI(\lm32_cpu/Mcount_cc_cy<4>_rt_8502 ),
    .O(N2791)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<4>  (
    .CI(\lm32_cpu/Mcount_cc_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<4>_rt_8502 ),
    .O(\lm32_cpu/Mcount_cc_cy [4])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<3>  (
    .CI(\lm32_cpu/Mcount_cc_cy [2]),
    .LI(\lm32_cpu/Mcount_cc_cy<3>_rt_8503 ),
    .O(N2781)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<3>  (
    .CI(\lm32_cpu/Mcount_cc_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<3>_rt_8503 ),
    .O(\lm32_cpu/Mcount_cc_cy [3])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<2>  (
    .CI(\lm32_cpu/Mcount_cc_cy [1]),
    .LI(\lm32_cpu/Mcount_cc_cy<2>_rt_8504 ),
    .O(N2771)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<2>  (
    .CI(\lm32_cpu/Mcount_cc_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<2>_rt_8504 ),
    .O(\lm32_cpu/Mcount_cc_cy [2])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<1>  (
    .CI(\lm32_cpu/Mcount_cc_cy [0]),
    .LI(\lm32_cpu/Mcount_cc_cy<1>_rt_8505 ),
    .O(N2761)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<1>  (
    .CI(\lm32_cpu/Mcount_cc_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcount_cc_cy<1>_rt_8505 ),
    .O(\lm32_cpu/Mcount_cc_cy [1])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\lm32_cpu/Mcount_cc_lut [0]),
    .O(N2751)
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/Mcount_cc_lut [0]),
    .O(\lm32_cpu/Mcount_cc_cy [0])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<32>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [31]),
    .LI(basesoc_sdram_tccdcon_ready),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [32])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<31>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [31])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<31>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30]),
    .DI(\lm32_cpu/operand_0_x [31]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<31>  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<30>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [30])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<30>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29]),
    .DI(\lm32_cpu/operand_0_x [30]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<30>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<29>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [29])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<29>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28]),
    .DI(\lm32_cpu/operand_0_x [29]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<29>  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<28>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [28])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<28>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27]),
    .DI(\lm32_cpu/operand_0_x [28]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<28>  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<27>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [27])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<27>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26]),
    .DI(\lm32_cpu/operand_0_x [27]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<27>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<26>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [26])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<26>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25]),
    .DI(\lm32_cpu/operand_0_x [26]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<26>  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<25>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [25])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<25>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24]),
    .DI(\lm32_cpu/operand_0_x [25]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<25>  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<24>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [24])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<24>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23]),
    .DI(\lm32_cpu/operand_0_x [24]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<24>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<23>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [23])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<23>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22]),
    .DI(\lm32_cpu/operand_0_x [23]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<23>  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<22>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [22])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<22>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21]),
    .DI(\lm32_cpu/operand_0_x [22]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<22>  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<21>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [21])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<21>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20]),
    .DI(\lm32_cpu/operand_0_x [21]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<21>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<20>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [20])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<20>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19]),
    .DI(\lm32_cpu/operand_0_x [20]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<20>  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<19>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [19])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<19>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18]),
    .DI(\lm32_cpu/operand_0_x [19]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<19>  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<18>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [18])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<18>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17]),
    .DI(\lm32_cpu/operand_0_x [18]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<18>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<17>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [17])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<17>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16]),
    .DI(\lm32_cpu/operand_0_x [17]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<17>  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<16>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [16])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<16>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15]),
    .DI(\lm32_cpu/operand_0_x [16]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<16>  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<15>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [15])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<15>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14]),
    .DI(\lm32_cpu/operand_0_x [15]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<15>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<14>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [14])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<14>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13]),
    .DI(\lm32_cpu/operand_0_x [14]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<14>  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<13>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [13])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<13>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12]),
    .DI(\lm32_cpu/operand_0_x [13]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<13>  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<12>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [12])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<12>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11]),
    .DI(\lm32_cpu/operand_0_x [12]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<12>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<11>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [11])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<11>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10]),
    .DI(\lm32_cpu/operand_0_x [11]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<11>  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<10>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [10])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<10>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9]),
    .DI(\lm32_cpu/operand_0_x [10]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<9>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [9])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<9>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8]),
    .DI(\lm32_cpu/operand_0_x [9]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<8>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [8])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<8>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7]),
    .DI(\lm32_cpu/operand_0_x [8]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<7>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [7])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<7>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6]),
    .DI(\lm32_cpu/operand_0_x [7]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/operand_1_x [7]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<6>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [6])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<6>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5]),
    .DI(\lm32_cpu/operand_0_x [6]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<5>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [5])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<5>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4]),
    .DI(\lm32_cpu/operand_0_x [5]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<4>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [4])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<4>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3]),
    .DI(\lm32_cpu/operand_0_x [4]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<3>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [3])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<3>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2]),
    .DI(\lm32_cpu/operand_0_x [3]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<2>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [2])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<2>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1]),
    .DI(\lm32_cpu/operand_0_x [2]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<1>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [1])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<1>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0]),
    .DI(\lm32_cpu/operand_0_x [1]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<0>  (
    .CI(\lm32_cpu/adder_op_x_4820 ),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [0])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<0>  (
    .CI(\lm32_cpu/adder_op_x_4820 ),
    .DI(\lm32_cpu/operand_0_x [0]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<31>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [31])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<31>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30]),
    .DI(\lm32_cpu/operand_0_x [31]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<31>  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<30>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [30])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<30>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29]),
    .DI(\lm32_cpu/operand_0_x [30]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<30>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<29>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [29])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<29>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28]),
    .DI(\lm32_cpu/operand_0_x [29]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<29>  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<28>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [28])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<28>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27]),
    .DI(\lm32_cpu/operand_0_x [28]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<28>  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<27>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [27])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<27>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26]),
    .DI(\lm32_cpu/operand_0_x [27]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<27>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<26>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [26])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<26>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25]),
    .DI(\lm32_cpu/operand_0_x [26]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<26>  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<25>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [25])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<25>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24]),
    .DI(\lm32_cpu/operand_0_x [25]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<25>  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<24>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [24])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<24>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23]),
    .DI(\lm32_cpu/operand_0_x [24]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<24>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<23>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [23])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<23>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22]),
    .DI(\lm32_cpu/operand_0_x [23]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<23>  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<22>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [22])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<22>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21]),
    .DI(\lm32_cpu/operand_0_x [22]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<22>  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<21>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [21])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<21>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20]),
    .DI(\lm32_cpu/operand_0_x [21]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<21>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<20>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [20])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<20>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19]),
    .DI(\lm32_cpu/operand_0_x [20]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<20>  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<19>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [19])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<19>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18]),
    .DI(\lm32_cpu/operand_0_x [19]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<19>  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<18>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [18])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<18>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17]),
    .DI(\lm32_cpu/operand_0_x [18]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<18>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<17>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [17])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<17>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16]),
    .DI(\lm32_cpu/operand_0_x [17]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<17>  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<16>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [16])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<16>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15]),
    .DI(\lm32_cpu/operand_0_x [16]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<16>  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<15>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [15])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<15>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14]),
    .DI(\lm32_cpu/operand_0_x [15]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<15>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<14>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [14])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<14>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13]),
    .DI(\lm32_cpu/operand_0_x [14]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<14>  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<13>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [13])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<13>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12]),
    .DI(\lm32_cpu/operand_0_x [13]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<13>  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<12>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [12])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<12>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11]),
    .DI(\lm32_cpu/operand_0_x [12]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<12>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<11>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [11])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<11>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10]),
    .DI(\lm32_cpu/operand_0_x [11]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<11>  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<10>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [10])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<10>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9]),
    .DI(\lm32_cpu/operand_0_x [10]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<9>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [9])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<9>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8]),
    .DI(\lm32_cpu/operand_0_x [9]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<8>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [8])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<8>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7]),
    .DI(\lm32_cpu/operand_0_x [8]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<7>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [7])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<7>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6]),
    .DI(\lm32_cpu/operand_0_x [7]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/operand_1_x [7]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<6>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [6])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<6>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5]),
    .DI(\lm32_cpu/operand_0_x [6]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<5>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [5])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<5>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4]),
    .DI(\lm32_cpu/operand_0_x [5]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<4>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [4])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<4>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3]),
    .DI(\lm32_cpu/operand_0_x [4]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<3>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [3])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<3>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2]),
    .DI(\lm32_cpu/operand_0_x [3]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<2>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [2])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<2>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1]),
    .DI(\lm32_cpu/operand_0_x [2]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<1>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [1])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<1>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0]),
    .DI(\lm32_cpu/operand_0_x [1]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<0>  (
    .CI(\lm32_cpu/adder_op_x_4820 ),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [0])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<0>  (
    .CI(\lm32_cpu/adder_op_x_4820 ),
    .DI(\lm32_cpu/operand_0_x [0]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<10>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [10]),
    .O(\lm32_cpu/cmp_zero )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .I2(\lm32_cpu/operand_0_x [31]),
    .I3(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [10])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<9>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [9]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .I2(\lm32_cpu/operand_0_x [28]),
    .I3(\lm32_cpu/operand_1_x [28]),
    .I4(\lm32_cpu/operand_0_x [29]),
    .I5(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [9])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<8>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [8]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .I2(\lm32_cpu/operand_0_x [25]),
    .I3(\lm32_cpu/operand_1_x [25]),
    .I4(\lm32_cpu/operand_0_x [26]),
    .I5(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [8])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<7>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [7]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .I2(\lm32_cpu/operand_0_x [22]),
    .I3(\lm32_cpu/operand_1_x [22]),
    .I4(\lm32_cpu/operand_0_x [23]),
    .I5(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [7])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<6>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [6]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .I2(\lm32_cpu/operand_0_x [19]),
    .I3(\lm32_cpu/operand_1_x [19]),
    .I4(\lm32_cpu/operand_0_x [20]),
    .I5(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [6])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<5>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [5]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .I2(\lm32_cpu/operand_0_x [16]),
    .I3(\lm32_cpu/operand_1_x [16]),
    .I4(\lm32_cpu/operand_0_x [17]),
    .I5(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [5])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<4>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [4]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .I2(\lm32_cpu/operand_0_x [13]),
    .I3(\lm32_cpu/operand_1_x [13]),
    .I4(\lm32_cpu/operand_0_x [14]),
    .I5(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [4])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<3>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [3]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .I2(\lm32_cpu/operand_0_x [10]),
    .I3(\lm32_cpu/operand_1_x [10]),
    .I4(\lm32_cpu/operand_0_x [11]),
    .I5(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [3])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<2>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [2]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .I2(\lm32_cpu/operand_0_x [7]),
    .I3(\lm32_cpu/operand_1_x [7]),
    .I4(\lm32_cpu/operand_0_x [8]),
    .I5(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [2])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<1>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [1]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/operand_0_x [4]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/operand_0_x [5]),
    .I5(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [1])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [0]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/operand_0_x [1]),
    .I3(\lm32_cpu/operand_1_x [1]),
    .I4(\lm32_cpu/operand_0_x [2]),
    .I5(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [0])
  );
  FDR   \lm32_cpu/cc_31  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<31>_FRB_4907 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [31])
  );
  FDR   \lm32_cpu/cc_30  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<30>_FRB_4908 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [30])
  );
  FDR   \lm32_cpu/cc_29  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<29>_FRB_4909 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [29])
  );
  FDR   \lm32_cpu/cc_28  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<28>_FRB_4910 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [28])
  );
  FDR   \lm32_cpu/cc_27  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<27>_FRB_4911 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [27])
  );
  FDR   \lm32_cpu/cc_26  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<26>_FRB_4912 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [26])
  );
  FDR   \lm32_cpu/cc_25  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<25>_FRB_4913 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [25])
  );
  FDR   \lm32_cpu/cc_24  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<24>_FRB_4914 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [24])
  );
  FDR   \lm32_cpu/cc_23  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<23>_FRB_4915 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [23])
  );
  FDR   \lm32_cpu/cc_22  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<22>_FRB_4916 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [22])
  );
  FDR   \lm32_cpu/cc_21  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<21>_FRB_4917 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [21])
  );
  FDR   \lm32_cpu/cc_20  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<20>_FRB_4918 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [20])
  );
  FDR   \lm32_cpu/cc_19  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<19>_FRB_4919 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [19])
  );
  FDR   \lm32_cpu/cc_18  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<18>_FRB_4920 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [18])
  );
  FDR   \lm32_cpu/cc_17  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<17>_FRB_4921 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [17])
  );
  FDR   \lm32_cpu/cc_16  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<16>_FRB_4922 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [16])
  );
  FDR   \lm32_cpu/cc_15  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<15>_FRB_4923 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [15])
  );
  FDR   \lm32_cpu/cc_14  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<14>_FRB_4924 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [14])
  );
  FDR   \lm32_cpu/cc_13  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<13>_FRB_4925 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [13])
  );
  FDR   \lm32_cpu/cc_12  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<12>_FRB_4926 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [12])
  );
  FDR   \lm32_cpu/cc_11  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<11>_FRB_4927 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [11])
  );
  FDR   \lm32_cpu/cc_10  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<10>_FRB_4928 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [10])
  );
  FDR   \lm32_cpu/cc_9  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<9>_FRB_4929 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [9])
  );
  FDR   \lm32_cpu/cc_8  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<8>_FRB_4930 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [8])
  );
  FDR   \lm32_cpu/cc_7  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<7>_FRB_4931 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [7])
  );
  FDR   \lm32_cpu/cc_6  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<6>_FRB_4932 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [6])
  );
  FDR   \lm32_cpu/cc_5  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<5>_FRB_4933 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [5])
  );
  FDR   \lm32_cpu/cc_4  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<4>_FRB_4934 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [4])
  );
  FDR   \lm32_cpu/cc_3  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<3>_FRB_4935 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [3])
  );
  FDR   \lm32_cpu/cc_2  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<2>_FRB_4936 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [2])
  );
  FDR   \lm32_cpu/cc_1  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<1>_FRB_4937 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [1])
  );
  FDR   \lm32_cpu/cc_0  (
    .C(sys_clk),
    .D(\lm32_cpu/Result<0>_FRB_4938 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/cc [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers40  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [30]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers40_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers39  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [29]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers39_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers41  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [31]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers41_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers37  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [27]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers37_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers36  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [26]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers36_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers38  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [28]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers38_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers34  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [24]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers34_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers33  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [23]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers33_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers35  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [25]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers35_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers32  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [22]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers32_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers31  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [21]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers31_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers30  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [20]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers30_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers29  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [19]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers29_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers27  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [17]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers27_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers26  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [16]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers26_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers28  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [18]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers28_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers25  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [15]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers25_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers24  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [14]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers24_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers23  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [13]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers23_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers22  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [12]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers22_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers20  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [10]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers20_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers10  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [9]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers10_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers21  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [11]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers21_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers9  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [8]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers9_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers8  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [7]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers8_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers7  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [6]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers7_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers6  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [5]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers6_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers4  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [3]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers4_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers3  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [2]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers3_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers5  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [4]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers5_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers2  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [1]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers2_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [1])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers133  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [0]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers133_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers132  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [31]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers132_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers131  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [30]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers131_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers129  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [28]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers129_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers128  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [27]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers128_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers130  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [29]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers130_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers127  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [26]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers127_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers126  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [25]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers126_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers125  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [24]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers125_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers124  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [23]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers124_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers122  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [21]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers122_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers121  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [20]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers121_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers123  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [22]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers123_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers120  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [19]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers120_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers119  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [18]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers119_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers118  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [17]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers118_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers117  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [16]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers117_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers115  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [14]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers115_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers114  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [13]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers114_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers116  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [15]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers116_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers113  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [12]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers113_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers112  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [11]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers112_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers111  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [10]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers111_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers110  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [9]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers110_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers18  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [7]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers18_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers17  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [6]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers17_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers19  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [8]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers19_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers16  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [5]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers16_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers15  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [4]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers15_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers14  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [3]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers14_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers13  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [2]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers13_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers11  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [0]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers11_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers12  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [1]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers12_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [1])
  );
  FDR   \lm32_cpu/write_enable_w  (
    .C(sys_clk),
    .D(\lm32_cpu/write_enable_m_5469 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_enable_w_5735 )
  );
  FDRE   \lm32_cpu/branch_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_m_5483 )
  );
  FDRE   \lm32_cpu/m_bypass_enable_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_bypass_enable_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/m_bypass_enable_m_5484 )
  );
  FDRE   \lm32_cpu/csr_write_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/csr_write_enable_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/csr_write_enable_x_5551 )
  );
  FDRE   \lm32_cpu/scall_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/scall_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/scall_x_5553 )
  );
  FDRE   \lm32_cpu/eret_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/eret_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/eret_x_5552 )
  );
  FDRE   \lm32_cpu/csr_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/csr_x [2])
  );
  FDRE   \lm32_cpu/csr_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/csr_x [1])
  );
  FDRE   \lm32_cpu/csr_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/csr_x [0])
  );
  FDRE   \lm32_cpu/write_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_enable_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_enable_x_5572 )
  );
  FDRE   \lm32_cpu/x_bypass_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_bypass_enable_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/x_bypass_enable_x_5574 )
  );
  FDRE   \lm32_cpu/branch_target_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [31])
  );
  FDRE   \lm32_cpu/branch_target_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [30])
  );
  FDRE   \lm32_cpu/branch_target_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [29])
  );
  FDRE   \lm32_cpu/branch_target_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [28])
  );
  FDRE   \lm32_cpu/branch_target_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [27])
  );
  FDRE   \lm32_cpu/branch_target_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [26])
  );
  FDRE   \lm32_cpu/branch_target_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [25])
  );
  FDRE   \lm32_cpu/branch_target_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [24])
  );
  FDRE   \lm32_cpu/branch_target_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [23])
  );
  FDRE   \lm32_cpu/branch_target_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [22])
  );
  FDRE   \lm32_cpu/branch_target_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [21])
  );
  FDRE   \lm32_cpu/branch_target_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [20])
  );
  FDRE   \lm32_cpu/branch_target_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [19])
  );
  FDRE   \lm32_cpu/branch_target_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [18])
  );
  FDRE   \lm32_cpu/branch_target_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [17])
  );
  FDRE   \lm32_cpu/branch_target_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [16])
  );
  FDRE   \lm32_cpu/branch_target_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [15])
  );
  FDRE   \lm32_cpu/branch_target_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [14])
  );
  FDRE   \lm32_cpu/branch_target_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [13])
  );
  FDRE   \lm32_cpu/branch_target_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [12])
  );
  FDRE   \lm32_cpu/branch_target_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [11])
  );
  FDRE   \lm32_cpu/branch_target_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [10])
  );
  FDRE   \lm32_cpu/branch_target_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [9])
  );
  FDRE   \lm32_cpu/branch_target_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [8])
  );
  FDRE   \lm32_cpu/branch_target_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [7])
  );
  FDRE   \lm32_cpu/branch_target_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [6])
  );
  FDRE   \lm32_cpu/branch_target_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [5])
  );
  FDRE   \lm32_cpu/branch_target_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [4])
  );
  FDRE   \lm32_cpu/branch_target_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [3])
  );
  FDRE   \lm32_cpu/branch_target_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_m [2])
  );
  FDRE   \lm32_cpu/branch_target_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [31])
  );
  FDRE   \lm32_cpu/branch_target_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [30])
  );
  FDRE   \lm32_cpu/branch_target_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [29])
  );
  FDRE   \lm32_cpu/branch_target_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [28])
  );
  FDRE   \lm32_cpu/branch_target_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [27])
  );
  FDRE   \lm32_cpu/branch_target_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [26])
  );
  FDRE   \lm32_cpu/branch_target_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [25])
  );
  FDRE   \lm32_cpu/branch_target_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [24])
  );
  FDRE   \lm32_cpu/branch_target_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [23])
  );
  FDRE   \lm32_cpu/branch_target_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [22])
  );
  FDRE   \lm32_cpu/branch_target_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [21])
  );
  FDRE   \lm32_cpu/branch_target_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [20])
  );
  FDRE   \lm32_cpu/branch_target_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [19])
  );
  FDRE   \lm32_cpu/branch_target_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [18])
  );
  FDRE   \lm32_cpu/branch_target_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [17])
  );
  FDRE   \lm32_cpu/branch_target_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [16])
  );
  FDRE   \lm32_cpu/branch_target_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [15])
  );
  FDRE   \lm32_cpu/branch_target_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [14])
  );
  FDRE   \lm32_cpu/branch_target_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [13])
  );
  FDRE   \lm32_cpu/branch_target_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [12])
  );
  FDRE   \lm32_cpu/branch_target_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [11])
  );
  FDRE   \lm32_cpu/branch_target_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [10])
  );
  FDRE   \lm32_cpu/branch_target_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [9])
  );
  FDRE   \lm32_cpu/branch_target_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [8])
  );
  FDRE   \lm32_cpu/branch_target_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [7])
  );
  FDRE   \lm32_cpu/branch_target_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [6])
  );
  FDRE   \lm32_cpu/branch_target_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [5])
  );
  FDRE   \lm32_cpu/branch_target_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [4])
  );
  FDRE   \lm32_cpu/branch_target_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [3])
  );
  FDRE   \lm32_cpu/branch_target_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_target_x [2])
  );
  FDR   \lm32_cpu/operand_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [31])
  );
  FDR   \lm32_cpu/operand_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [30])
  );
  FDR   \lm32_cpu/operand_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [29])
  );
  FDR   \lm32_cpu/operand_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [28])
  );
  FDR   \lm32_cpu/operand_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [27])
  );
  FDR   \lm32_cpu/operand_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [26])
  );
  FDR   \lm32_cpu/operand_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [25])
  );
  FDR   \lm32_cpu/operand_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [24])
  );
  FDR   \lm32_cpu/operand_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [23])
  );
  FDR   \lm32_cpu/operand_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [22])
  );
  FDR   \lm32_cpu/operand_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [21])
  );
  FDR   \lm32_cpu/operand_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [20])
  );
  FDR   \lm32_cpu/operand_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [19])
  );
  FDR   \lm32_cpu/operand_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [18])
  );
  FDR   \lm32_cpu/operand_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [17])
  );
  FDR   \lm32_cpu/operand_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [16])
  );
  FDR   \lm32_cpu/operand_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [15])
  );
  FDR   \lm32_cpu/operand_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [14])
  );
  FDR   \lm32_cpu/operand_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [13])
  );
  FDR   \lm32_cpu/operand_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [12])
  );
  FDR   \lm32_cpu/operand_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [11])
  );
  FDR   \lm32_cpu/operand_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [10])
  );
  FDR   \lm32_cpu/operand_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [9])
  );
  FDR   \lm32_cpu/operand_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [8])
  );
  FDR   \lm32_cpu/operand_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [7])
  );
  FDR   \lm32_cpu/operand_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [6])
  );
  FDR   \lm32_cpu/operand_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [5])
  );
  FDR   \lm32_cpu/operand_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [4])
  );
  FDR   \lm32_cpu/operand_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [3])
  );
  FDR   \lm32_cpu/operand_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [2])
  );
  FDR   \lm32_cpu/operand_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [1])
  );
  FDR   \lm32_cpu/operand_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_w [0])
  );
  FDRE   \lm32_cpu/operand_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [31])
  );
  FDRE   \lm32_cpu/operand_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [30])
  );
  FDRE   \lm32_cpu/operand_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [29])
  );
  FDRE   \lm32_cpu/operand_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [28])
  );
  FDRE   \lm32_cpu/operand_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [27])
  );
  FDRE   \lm32_cpu/operand_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [26])
  );
  FDRE   \lm32_cpu/operand_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [25])
  );
  FDRE   \lm32_cpu/operand_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [24])
  );
  FDRE   \lm32_cpu/operand_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [23])
  );
  FDRE   \lm32_cpu/operand_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [22])
  );
  FDRE   \lm32_cpu/operand_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [21])
  );
  FDRE   \lm32_cpu/operand_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [20])
  );
  FDRE   \lm32_cpu/operand_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [19])
  );
  FDRE   \lm32_cpu/operand_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [18])
  );
  FDRE   \lm32_cpu/operand_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [17])
  );
  FDRE   \lm32_cpu/operand_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [16])
  );
  FDRE   \lm32_cpu/operand_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [15])
  );
  FDRE   \lm32_cpu/operand_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [14])
  );
  FDRE   \lm32_cpu/operand_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [13])
  );
  FDRE   \lm32_cpu/operand_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [12])
  );
  FDRE   \lm32_cpu/operand_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [11])
  );
  FDRE   \lm32_cpu/operand_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [10])
  );
  FDRE   \lm32_cpu/operand_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [9])
  );
  FDRE   \lm32_cpu/operand_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [8])
  );
  FDRE   \lm32_cpu/operand_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [7])
  );
  FDRE   \lm32_cpu/operand_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [6])
  );
  FDRE   \lm32_cpu/operand_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [5])
  );
  FDRE   \lm32_cpu/operand_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [4])
  );
  FDRE   \lm32_cpu/operand_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [3])
  );
  FDRE   \lm32_cpu/operand_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [2])
  );
  FDRE   \lm32_cpu/operand_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [1])
  );
  FDRE   \lm32_cpu/operand_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_m [0])
  );
  FDRE   \lm32_cpu/condition_met_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_met_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/condition_met_m_5472 )
  );
  FDE   \lm32_cpu/eba_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<22> ),
    .Q(\lm32_cpu/eba [31])
  );
  FDE   \lm32_cpu/eba_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<21> ),
    .Q(\lm32_cpu/eba [30])
  );
  FDE   \lm32_cpu/eba_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<20> ),
    .Q(\lm32_cpu/eba [29])
  );
  FDE   \lm32_cpu/eba_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<19> ),
    .Q(\lm32_cpu/eba [28])
  );
  FDE   \lm32_cpu/eba_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<18> ),
    .Q(\lm32_cpu/eba [27])
  );
  FDE   \lm32_cpu/eba_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<17> ),
    .Q(\lm32_cpu/eba [26])
  );
  FDE   \lm32_cpu/eba_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<16> ),
    .Q(\lm32_cpu/eba [25])
  );
  FDE   \lm32_cpu/eba_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<15> ),
    .Q(\lm32_cpu/eba [24])
  );
  FDE   \lm32_cpu/eba_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<14> ),
    .Q(\lm32_cpu/eba [23])
  );
  FDE   \lm32_cpu/eba_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<13> ),
    .Q(\lm32_cpu/eba [22])
  );
  FDE   \lm32_cpu/eba_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<12> ),
    .Q(\lm32_cpu/eba [21])
  );
  FDE   \lm32_cpu/eba_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<11> ),
    .Q(\lm32_cpu/eba [20])
  );
  FDE   \lm32_cpu/eba_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<10> ),
    .Q(\lm32_cpu/eba [19])
  );
  FDE   \lm32_cpu/eba_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<9> ),
    .Q(\lm32_cpu/eba [18])
  );
  FDE   \lm32_cpu/eba_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<8> ),
    .Q(\lm32_cpu/eba [17])
  );
  FDE   \lm32_cpu/eba_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<7> ),
    .Q(\lm32_cpu/eba [16])
  );
  FDE   \lm32_cpu/eba_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<6> ),
    .Q(\lm32_cpu/eba [15])
  );
  FDE   \lm32_cpu/eba_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<5> ),
    .Q(\lm32_cpu/eba [14])
  );
  FDE   \lm32_cpu/eba_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<4> ),
    .Q(\lm32_cpu/eba [13])
  );
  FDE   \lm32_cpu/eba_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<3> ),
    .Q(\lm32_cpu/eba [12])
  );
  FDE   \lm32_cpu/eba_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<2> ),
    .Q(\lm32_cpu/eba [11])
  );
  FDE   \lm32_cpu/eba_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<1> ),
    .Q(\lm32_cpu/eba [10])
  );
  FDE   \lm32_cpu/eba_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/_n0657_inv ),
    .D(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<0> ),
    .Q(\lm32_cpu/eba [9])
  );
  FDRE   \lm32_cpu/operand_1_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [31])
  );
  FDRE   \lm32_cpu/operand_1_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [30])
  );
  FDRE   \lm32_cpu/operand_1_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [29])
  );
  FDRE   \lm32_cpu/operand_1_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [28])
  );
  FDRE   \lm32_cpu/operand_1_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [27])
  );
  FDRE   \lm32_cpu/operand_1_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [26])
  );
  FDRE   \lm32_cpu/operand_1_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [25])
  );
  FDRE   \lm32_cpu/operand_1_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [24])
  );
  FDRE   \lm32_cpu/operand_1_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [23])
  );
  FDRE   \lm32_cpu/operand_1_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [22])
  );
  FDRE   \lm32_cpu/operand_1_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [21])
  );
  FDRE   \lm32_cpu/operand_1_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [20])
  );
  FDRE   \lm32_cpu/operand_1_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [19])
  );
  FDRE   \lm32_cpu/operand_1_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [18])
  );
  FDRE   \lm32_cpu/operand_1_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [17])
  );
  FDRE   \lm32_cpu/operand_1_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [16])
  );
  FDRE   \lm32_cpu/operand_1_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [15])
  );
  FDRE   \lm32_cpu/operand_1_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [14])
  );
  FDRE   \lm32_cpu/operand_1_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [13])
  );
  FDRE   \lm32_cpu/operand_1_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [12])
  );
  FDRE   \lm32_cpu/operand_1_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [11])
  );
  FDRE   \lm32_cpu/operand_1_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [10])
  );
  FDRE   \lm32_cpu/operand_1_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [9])
  );
  FDRE   \lm32_cpu/operand_1_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [8])
  );
  FDRE   \lm32_cpu/operand_1_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [7])
  );
  FDRE   \lm32_cpu/operand_1_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [6])
  );
  FDRE   \lm32_cpu/operand_1_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [5])
  );
  FDRE   \lm32_cpu/operand_1_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [4])
  );
  FDRE   \lm32_cpu/operand_1_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [3])
  );
  FDRE   \lm32_cpu/operand_1_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [2])
  );
  FDRE   \lm32_cpu/operand_1_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [1])
  );
  FDRE   \lm32_cpu/operand_1_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_1_x [0])
  );
  FDRE   \lm32_cpu/store_operand_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [31])
  );
  FDRE   \lm32_cpu/store_operand_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [30])
  );
  FDRE   \lm32_cpu/store_operand_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [29])
  );
  FDRE   \lm32_cpu/store_operand_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [28])
  );
  FDRE   \lm32_cpu/store_operand_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [27])
  );
  FDRE   \lm32_cpu/store_operand_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [26])
  );
  FDRE   \lm32_cpu/store_operand_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [25])
  );
  FDRE   \lm32_cpu/store_operand_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [24])
  );
  FDRE   \lm32_cpu/store_operand_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [23])
  );
  FDRE   \lm32_cpu/store_operand_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [22])
  );
  FDRE   \lm32_cpu/store_operand_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [21])
  );
  FDRE   \lm32_cpu/store_operand_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [20])
  );
  FDRE   \lm32_cpu/store_operand_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [19])
  );
  FDRE   \lm32_cpu/store_operand_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [18])
  );
  FDRE   \lm32_cpu/store_operand_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [17])
  );
  FDRE   \lm32_cpu/store_operand_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [16])
  );
  FDRE   \lm32_cpu/store_operand_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [15])
  );
  FDRE   \lm32_cpu/store_operand_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [14])
  );
  FDRE   \lm32_cpu/store_operand_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [13])
  );
  FDRE   \lm32_cpu/store_operand_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [12])
  );
  FDRE   \lm32_cpu/store_operand_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [11])
  );
  FDRE   \lm32_cpu/store_operand_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [10])
  );
  FDRE   \lm32_cpu/store_operand_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [9])
  );
  FDRE   \lm32_cpu/store_operand_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [8])
  );
  FDRE   \lm32_cpu/store_operand_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [7])
  );
  FDRE   \lm32_cpu/store_operand_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [6])
  );
  FDRE   \lm32_cpu/store_operand_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [5])
  );
  FDRE   \lm32_cpu/store_operand_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [4])
  );
  FDRE   \lm32_cpu/store_operand_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [3])
  );
  FDRE   \lm32_cpu/store_operand_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [2])
  );
  FDRE   \lm32_cpu/store_operand_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [1])
  );
  FDRE   \lm32_cpu/store_operand_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_operand_x [0])
  );
  FDRE   \lm32_cpu/branch_predict_taken_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_predict_taken_x_5557 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_predict_taken_m_5481 )
  );
  FDR   \lm32_cpu/write_idx_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_w [4])
  );
  FDR   \lm32_cpu/write_idx_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_w [3])
  );
  FDR   \lm32_cpu/write_idx_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_w [2])
  );
  FDR   \lm32_cpu/write_idx_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_w [1])
  );
  FDR   \lm32_cpu/write_idx_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_w [0])
  );
  FDR   \lm32_cpu/w_result_sel_mul_w  (
    .C(sys_clk),
    .D(\lm32_cpu/w_result_sel_mul_m ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/w_result_sel_mul_w_5741 )
  );
  FDR   \lm32_cpu/w_result_sel_load_w  (
    .C(sys_clk),
    .D(\lm32_cpu/w_result_sel_load_m ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/w_result_sel_load_w_5742 )
  );
  FDRE   \lm32_cpu/write_idx_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_m [4])
  );
  FDRE   \lm32_cpu/write_idx_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_m [3])
  );
  FDRE   \lm32_cpu/write_idx_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_m [2])
  );
  FDRE   \lm32_cpu/write_idx_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<1> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_m [1])
  );
  FDRE   \lm32_cpu/write_idx_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_m [0])
  );
  FDRE   \lm32_cpu/branch_predict_taken_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_predict_taken_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_predict_taken_x_5557 )
  );
  FDRE   \lm32_cpu/store_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_x_5562 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_m_5478 )
  );
  FDRE   \lm32_cpu/load_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_x_5563 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_m_5479 )
  );
  FDRE   \lm32_cpu/branch_predict_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_predict_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_predict_m_5482 )
  );
  FDRE   \lm32_cpu/m_result_sel_shift_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_result_sel_shift_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/m_result_sel_shift_m_5487 )
  );
  FDRE   \lm32_cpu/m_result_sel_compare_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_result_sel_compare_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/m_result_sel_compare_m_5488 )
  );
  FDRE   \lm32_cpu/operand_0_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [31])
  );
  FDRE   \lm32_cpu/operand_0_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [30])
  );
  FDRE   \lm32_cpu/operand_0_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [29])
  );
  FDRE   \lm32_cpu/operand_0_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [28])
  );
  FDRE   \lm32_cpu/operand_0_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [27])
  );
  FDRE   \lm32_cpu/operand_0_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [26])
  );
  FDRE   \lm32_cpu/operand_0_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [25])
  );
  FDRE   \lm32_cpu/operand_0_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [24])
  );
  FDRE   \lm32_cpu/operand_0_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [23])
  );
  FDRE   \lm32_cpu/operand_0_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [22])
  );
  FDRE   \lm32_cpu/operand_0_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [21])
  );
  FDRE   \lm32_cpu/operand_0_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [20])
  );
  FDRE   \lm32_cpu/operand_0_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [19])
  );
  FDRE   \lm32_cpu/operand_0_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [18])
  );
  FDRE   \lm32_cpu/operand_0_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [17])
  );
  FDRE   \lm32_cpu/operand_0_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [16])
  );
  FDRE   \lm32_cpu/operand_0_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [15])
  );
  FDRE   \lm32_cpu/operand_0_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [14])
  );
  FDRE   \lm32_cpu/operand_0_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [13])
  );
  FDRE   \lm32_cpu/operand_0_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [12])
  );
  FDRE   \lm32_cpu/operand_0_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [11])
  );
  FDRE   \lm32_cpu/operand_0_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [10])
  );
  FDRE   \lm32_cpu/operand_0_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [9])
  );
  FDRE   \lm32_cpu/operand_0_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [8])
  );
  FDRE   \lm32_cpu/operand_0_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [7])
  );
  FDRE   \lm32_cpu/operand_0_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [6])
  );
  FDRE   \lm32_cpu/operand_0_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [5])
  );
  FDRE   \lm32_cpu/operand_0_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [4])
  );
  FDRE   \lm32_cpu/operand_0_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [3])
  );
  FDRE   \lm32_cpu/operand_0_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [2])
  );
  FDRE   \lm32_cpu/operand_0_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [1])
  );
  FDRE   \lm32_cpu/operand_0_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/operand_0_x [0])
  );
  FDR   \lm32_cpu/exception_w  (
    .C(sys_clk),
    .D(\lm32_cpu/exception_m_5480 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/exception_w_5734 )
  );
  FDR   \lm32_cpu/valid_w  (
    .C(sys_clk),
    .D(\lm32_cpu/GND_3_o_valid_m_MUX_1650_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/valid_w_5775 )
  );
  FDRE   \lm32_cpu/exception_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x_stall_x_AND_1797_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/exception_m_5480 )
  );
  FDRE   \lm32_cpu/condition_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/condition_x [2])
  );
  FDRE   \lm32_cpu/condition_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/condition_x [1])
  );
  FDRE   \lm32_cpu/condition_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/condition_x [0])
  );
  FDRE   \lm32_cpu/direction_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/direction_x_5560 )
  );
  FDRE   \lm32_cpu/adder_op_x_n  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_op_d_INV_366_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/adder_op_x_n_5561 )
  );
  FDRE   \lm32_cpu/adder_op_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_op_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/adder_op_x_4820 )
  );
  FDRE   \lm32_cpu/store_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/store_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/store_x_5562 )
  );
  FDRE   \lm32_cpu/load_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/load_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_x_5563 )
  );
  FDRE   \lm32_cpu/write_idx_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_x [4])
  );
  FDRE   \lm32_cpu/write_idx_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_x [3])
  );
  FDRE   \lm32_cpu/write_idx_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_x [2])
  );
  FDRE   \lm32_cpu/write_idx_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_x [1])
  );
  FDRE   \lm32_cpu/write_idx_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_idx_x [0])
  );
  FDRE   \lm32_cpu/x_result_sel_add_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_add_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/x_result_sel_add_x_5578 )
  );
  FDRE   \lm32_cpu/x_result_sel_sext_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_sext_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/x_result_sel_sext_x_5579 )
  );
  FDRE   \lm32_cpu/x_result_sel_csr_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_csr_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/x_result_sel_csr_x_5581 )
  );
  FDRE   \lm32_cpu/x_result_sel_mc_arith_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_mc_arith_d ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/x_result_sel_mc_arith_x_5580 )
  );
  FDRE   \lm32_cpu/interrupt_unit/im_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [31])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [30])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [29])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [28])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [27])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [26])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [25])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [24])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [23])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [22])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [21])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [20])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [19])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [18])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [17])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [16])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [15])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [14])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [13])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [12])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [11])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [10])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [9])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [8])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [7])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [6])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [5])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [4])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [3])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [2])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [1])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/im [0])
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_6057 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt_8538 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<29> )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<28>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_6058 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_8506 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<28> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_6058 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_8506 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_6057 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<27>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_6059 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_8507 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<27> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_6059 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_8507 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_6058 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<26>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_6060 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_8508 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<26> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_6060 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_8508 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_6059 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<25>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_6061 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_8509 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<25> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_6061 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_8509 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_6060 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<24>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_6062 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_8510 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<24> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_6062 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_8510 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_6061 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<23>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_6063 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_8511 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<23> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_6063 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_8511 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_6062 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<22>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_6064 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_8512 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<22> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_6064 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_8512 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_6063 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<21>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_6065 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_8513 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<21> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_6065 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_8513 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_6064 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<20>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_6066 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_8514 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<20> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_6066 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_8514 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_6065 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<19>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_6067 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_8515 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<19> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_6067 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_8515 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_6066 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<18>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_6068 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_8516 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<18> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_6068 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_8516 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_6067 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<17>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_6069 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_8517 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<17> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_6069 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_8517 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_6068 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<16>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_6070 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_8518 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<16> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_6070 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_8518 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_6069 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<15>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_6071 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_8519 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<15> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_6071 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_8519 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_6070 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<14>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_6072 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_8520 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<14> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_6072 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_8520 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_6071 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<13>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_6073 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_8521 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<13> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_6073 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_8521 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_6072 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<12>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_6074 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_8522 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<12> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_6074 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_8522 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_6073 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<11>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_6075 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_8523 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<11> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_6075 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_8523 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_6074 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<10>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_6076 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_8524 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<10> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_6076 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_8524 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_6075 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<9>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_6077 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_8525 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<9> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_6077 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_8525 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_6076 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<8>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_6078 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_8526 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<8> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_6078 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_8526 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_6077 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<7>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_6079 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_8527 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<7> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_6079 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_8527 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_6078 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<6>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_6080 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_8528 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<6> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_6080 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_8528 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_6079 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<5>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_6081 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_8529 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<5> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_6081 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_8529 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_6080 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<4>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_6082 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_8530 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<4> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_6082 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_8530 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_6081 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<3>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_6083 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_8531 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<3> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_6083 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_8531 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_6082 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<2>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_6084 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_8532 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<2> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_6084 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_8532 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_6083 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<1>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_6085 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_8533 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<1> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_6085 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_8533 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_6084 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<0> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_6085 )
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<29> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [31])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<28> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [30])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<27> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [29])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<26> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [28])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<25> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [27])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<24> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [26])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<23> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [25])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<22> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [24])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<21> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [23])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<20> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [22])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<19> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [21])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<18> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [20])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<17> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [19])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<16> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [18])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<15> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [17])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<14> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [16])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<13> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [15])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<12> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [14])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<11> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [13])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<10> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [12])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<9> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [11])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<8> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [10])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<7> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [9])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<6> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [8])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<5> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [7])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<4> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [6])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<3> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [5])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<2> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [4])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<1> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [3])
  );
  FDE   \lm32_cpu/instruction_unit/pc_f_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0200_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<0> ),
    .Q(\lm32_cpu/instruction_unit/pc_f [2])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [31])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [30])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [29])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [28])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [27])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [26])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [25])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [24])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [23])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [22])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [21])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [20])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [19])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [18])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [17])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [16])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [15])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [14])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [13])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [12])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [11])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [10])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [9])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [8])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [7])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [6])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [5])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [4])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [3])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0206_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [2])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [31])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [30])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [29])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [28])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [27])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [26])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [25])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [24])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [23])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [22])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [21])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [20])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [19])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [18])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [17])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [16])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [15])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [14])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [13])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [12])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [11])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [10])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [9])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [8])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [7])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [6])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [5])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [4])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [3])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0203_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [2])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [31])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [30])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [29])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [28])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [27])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [26])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [25])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [24])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [23])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [22])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [21])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [20])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [19])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [18])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [17])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [16])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [15])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [14])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [13])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [12])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [11])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [10])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [9])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [8])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [7])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [6])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [5])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [4])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [3])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [2])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [1])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [0])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [31])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [30])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [29])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [28])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [27])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [26])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [25])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [24])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [23])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [22])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [21])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [20])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [19])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [18])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [17])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [16])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [15])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [14])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [13])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [12])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [11])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [10])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [9])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [8])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [7])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [6])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [5])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [4])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [3])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [2])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [2])
  );
  FDR   \lm32_cpu/instruction_unit/icache_refill_ready  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_ready_6285 )
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [2])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [2])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [31])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [30])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [29])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [28])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [27])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [26])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [25])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [24])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [23])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [22])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [21])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [20])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [19])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [18])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [17])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [16])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [15])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [14])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [13])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [12])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [11])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [10])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [9])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [8])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [7])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [6])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [5])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [4])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [3])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [2])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [1])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o ),
    .D(basesoc_shared_dat_r[0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [0])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/way_match )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<6>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<18> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [29]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<19> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [30]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<20> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [6])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<5>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<15> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [26]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<16> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [27]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<17> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [5])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<4>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<12> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [23]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<13> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [24]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<14> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [4])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<3>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<9> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [20]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<10> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [21]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<11> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [3])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<2>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<6> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [17]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<7> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [18]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<8> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [2])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<1>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<3> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [14]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<4> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [15]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<5> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [1])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [0]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h82000082 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<0>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<0> ),
    .I1(\lm32_cpu/instruction_unit/icache/n0078[20:0]<1> ),
    .I2(\lm32_cpu/instruction_unit/pc_f [12]),
    .I3(\lm32_cpu/instruction_unit/icache/n0078[20:0]<2> ),
    .I4(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [0])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<7>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [6]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [7]),
    .O(\lm32_cpu/instruction_unit/icache/Result [7])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/Result [6])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [6])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Result [5])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Result [4])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Result [3])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Result [2])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Result [1])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_8534 ),
    .O(\lm32_cpu/instruction_unit/icache/Result [0])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_8534 ),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [7]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [7])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [6]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [6])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [5]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [5])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [4]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [4])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [3]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [3])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [2]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [2])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [1]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [1])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [0]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [0])
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/refilling  (
    .C(sys_clk),
    .D(\lm32_cpu/icache_refill_request ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/refilling_5909 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/refill_offset_3  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_6454 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/refill_offset [3])
  );
  FDR   \lm32_cpu/instruction_unit/icache/refill_offset_2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/refill_offset [2])
  );
  FDR   \lm32_cpu/instruction_unit/icache/restart_request  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/restart_request_5911 )
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_31_dpot_8756 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [31])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_30_dpot_8755 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [30])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_29_dpot_8754 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [29])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_28_dpot_8753 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [28])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_27_dpot_8752 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [27])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_26_dpot_8751 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [26])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_25_dpot_8750 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [25])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_24_dpot_8749 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [24])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_23_dpot_8748 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [23])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_22_dpot_8747 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [22])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_21_dpot_8746 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [21])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_20_dpot_8745 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [20])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_19_dpot_8744 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [19])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_18_dpot_8743 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [18])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_17_dpot_8742 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [17])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_16_dpot_8741 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [16])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_15_dpot_8740 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [15])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_14_dpot_8739 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [14])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_13_dpot_8738 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [13])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_12_dpot_8737 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [12])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_11_dpot_8736 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [11])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_10_dpot_8735 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [10])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_9_dpot_8734 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [9])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_8_dpot_8733 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [8])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_7_dpot_8732 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [7])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_6_dpot_8731 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [6])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_5_dpot_8730 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [5])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_4_dpot_8729 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [4])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_3_dpot_8728 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [3])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_2_dpot_8727 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [2])
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [11]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [10]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [9]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [8]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [7]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [6]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [5]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [4]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [3]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [2]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> )
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [31])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [30])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [29])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [28])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [27])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [26])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [25])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [24])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [23])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [22])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [21])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [20])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [19])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [18])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [17])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [16])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [15])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [14])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [13])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [12])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [11])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [10])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [9])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [8])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [7])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [6])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [5])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [4])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [3])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [2])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [31])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [30])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [29])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [28])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [27])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [26])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [25])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [24])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [23])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [22])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [21])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [20])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [19])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [18])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [17])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [16])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [15])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [14])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [13])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [12])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [11])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [10])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [9])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [8])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [7])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [6])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [5])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [4])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [3])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [2])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [1])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/data_w [0])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [31])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [30])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [29])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [28])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [27])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [26])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [25])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [24])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [23])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [22])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [21])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [20])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [19])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [18])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [17])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [16])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [15])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [14])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [13])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [12])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [11])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [10])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [9])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [8])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [7])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [6])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [5])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [4])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [3])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [2])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [1])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [0])
  );
  FDR   \lm32_cpu/load_store_unit/dcache_refill_ready  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/GND_9_o_GND_9_o_MUX_1249_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache_refill_ready_6708 )
  );
  FDRE   \lm32_cpu/load_store_unit/wb_select_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/adder_result_x[31] ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_select_m_6633 )
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [31])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [30])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [29])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [28])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [27])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [26])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [25])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [24])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [23])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [22])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [21])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [20])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [19])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [18])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [17])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [16])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [15])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [14])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [13])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [12])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [11])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [10])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [9])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [8])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [7])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [6])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [5])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [4])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [0])
  );
  FDR   \lm32_cpu/load_store_unit/sign_extend_w  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/sign_extend_m_6671 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/sign_extend_w_6673 )
  );
  FDR   \lm32_cpu/load_store_unit/size_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/size_m [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/size_w [1])
  );
  FDR   \lm32_cpu/load_store_unit/size_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/size_m [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/size_w [0])
  );
  FDRE   \lm32_cpu/load_store_unit/dcache_select_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/dcache_select_x ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache_select_m_6634 )
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [0])
  );
  FDRE   \lm32_cpu/load_store_unit/sign_extend_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/sign_extend_m_6671 )
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [31])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [30])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [29])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [28])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [27])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [26])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [25])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [24])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [23])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [22])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [21])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [20])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [19])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [18])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [17])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [16])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [15])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [14])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [13])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [12])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [11])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [10])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [9])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [8])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [7])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [6])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [5])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [4])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [0])
  );
  FDRE   \lm32_cpu/load_store_unit/size_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/size_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/size_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/size_m [0])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[4] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[5] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[6] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[7] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[8] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[9] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[10] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[11] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[2] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[3] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> )
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/way_match )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<6>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> ),
    .I1(\lm32_cpu/operand_m [29]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> ),
    .I3(\lm32_cpu/operand_m [30]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> ),
    .I5(\lm32_cpu/operand_m [31]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [6])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<5>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> ),
    .I1(\lm32_cpu/operand_m [26]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> ),
    .I3(\lm32_cpu/operand_m [27]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> ),
    .I5(\lm32_cpu/operand_m [28]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [5])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<4>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> ),
    .I1(\lm32_cpu/operand_m [23]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> ),
    .I3(\lm32_cpu/operand_m [24]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> ),
    .I5(\lm32_cpu/operand_m [25]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [4])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<3>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> ),
    .I1(\lm32_cpu/operand_m [20]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> ),
    .I3(\lm32_cpu/operand_m [21]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> ),
    .I5(\lm32_cpu/operand_m [22]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [3])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<2>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> ),
    .I1(\lm32_cpu/operand_m [17]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> ),
    .I3(\lm32_cpu/operand_m [18]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> ),
    .I5(\lm32_cpu/operand_m [19]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [2])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<1>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> ),
    .I1(\lm32_cpu/operand_m [14]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> ),
    .I3(\lm32_cpu/operand_m [15]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> ),
    .I5(\lm32_cpu/operand_m [16]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [1])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [0]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h82000082 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<0>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> ),
    .I1(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> ),
    .I2(\lm32_cpu/operand_m [12]),
    .I3(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> ),
    .I4(\lm32_cpu/operand_m [13]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [0])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<7>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [6]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [7]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [7])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [6])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [6])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [5])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [4])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [3])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [2])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [1])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_8535 ),
    .O(\lm32_cpu/load_store_unit/dcache/Result [0])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_8535 ),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [7]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [7])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [6]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [6])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [5]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [5])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [4]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [4])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [3]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [3])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [2]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [2])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [1]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [1])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [0]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [0])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refilling  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refilling_5906 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_offset_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_offset [3])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_offset_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_offset [2])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_request  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_request_5908 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/restart_request  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_6893 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/restart_request_5907 )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [31]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [31])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [30]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [30])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [29]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [29])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [28]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [28])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [27]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [27])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [26]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [26])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [25]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [25])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [24]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [24])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [23]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [23])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [22]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [22])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [21]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [21])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [20]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [20])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [19]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [19])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [18]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [18])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [17]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [17])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [16]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [16])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [15]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [15])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [14]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [14])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [13]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [13])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [12]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [12])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [11]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [11])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [10]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [10])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [9]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [9])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [8]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [8])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [7]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [7])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [6]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [6])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [5]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [5])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [4]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [4])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh159 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [31])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh158 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [30])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh157 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [29])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh156 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [28])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh155 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [27])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh154 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [26])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh153 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [25])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh152 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [24])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh151 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [23])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh150 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [22])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh149 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [21])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh148 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [20])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh147 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [19])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh146 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [18])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh145 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [17])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh144 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [16])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh143_7043 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [15])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh142_7044 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [14])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh141_7045 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [13])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh140_7046 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [12])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh139_7047 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [11])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh138_7048 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [10])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh137_7049 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [9])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh136 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [8])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh135 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [7])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh134 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [6])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh133 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [5])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh132 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [4])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh131_7055 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [3])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh130_7056 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [2])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh129_7057 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [1])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh128 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/right_shift_result [0])
  );
  FDRE   \lm32_cpu/shifter/direction_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/direction_x_5560 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/shifter/direction_m_7105 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_16 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_0_7237 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_15 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_1_7236 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_14 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_2_7235 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_13 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_3_7234 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_12 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_4_7233 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_11 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_5_7232 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_10 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_6_7231 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_9 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_7_7230 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_8 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_8_7229 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_7 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_9_7228 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_6 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_10_7227 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_5 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_11_7226 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_4 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_12_7225 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_3 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_13_7224 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_2 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_14_7223 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_15_7222 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_0 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_16_7221 )
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 1 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 1 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n00232  (
    .CECARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTCARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CED(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTD(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK(sys_clk),
    .RSTB(sys_rst_basesoc_lm32_reset_OR_508_o),
    .CEM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEB(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEP(\lm32_cpu/instruction_unit/stall_m_inv ),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_basesoc_lm32_reset_OR_508_o),
    .RSTP(sys_rst_basesoc_lm32_reset_OR_508_o),
    .B({Mcount_ddrphy_bitslip_cnt_lut[1], \lm32_cpu/d_result_0 [16], \lm32_cpu/d_result_0 [15], \lm32_cpu/d_result_0 [14], \lm32_cpu/d_result_0 [13], 
\lm32_cpu/d_result_0 [12], \lm32_cpu/d_result_0 [11], \lm32_cpu/d_result_0 [10], \lm32_cpu/d_result_0 [9], \lm32_cpu/d_result_0 [8], 
\lm32_cpu/d_result_0 [7], \lm32_cpu/d_result_0 [6], \lm32_cpu/d_result_0 [5], \lm32_cpu/d_result_0 [4], \lm32_cpu/d_result_0 [3], 
\lm32_cpu/d_result_0 [2], \lm32_cpu/d_result_0 [1], \lm32_cpu/d_result_0 [0]}),
    .BCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<0>_UNCONNECTED }),
    .PCIN({\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 }),
    .C({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .P({\NLW_lm32_cpu/multiplier/Mmult_n00232_P<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<15>_UNCONNECTED , \lm32_cpu/multiplier/product [31], \lm32_cpu/multiplier/product [30], 
\lm32_cpu/multiplier/product [29], \lm32_cpu/multiplier/product [28], \lm32_cpu/multiplier/product [27], \lm32_cpu/multiplier/product [26], 
\lm32_cpu/multiplier/product [25], \lm32_cpu/multiplier/product [24], \lm32_cpu/multiplier/product [23], \lm32_cpu/multiplier/product [22], 
\lm32_cpu/multiplier/product [21], \lm32_cpu/multiplier/product [20], \lm32_cpu/multiplier/product [19], \lm32_cpu/multiplier/product [18], 
\lm32_cpu/multiplier/product [17]}),
    .OPMODE({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], basesoc_sdram_tccdcon_ready, Mcount_ddrphy_bitslip_cnt_lut[1], basesoc_sdram_tccdcon_ready}),
    .D({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .PCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<0>_UNCONNECTED }),
    .A({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], \lm32_cpu/d_result_1 [31], 
\lm32_cpu/d_result_1 [30], \lm32_cpu/d_result_1 [29], \lm32_cpu/d_result_1 [28], \lm32_cpu/d_result_1 [27], \lm32_cpu/d_result_1 [26], 
\lm32_cpu/d_result_1 [25], \lm32_cpu/d_result_1 [24], \lm32_cpu/d_result_1 [23], \lm32_cpu/d_result_1 [22], \lm32_cpu/d_result_1 [21], 
\lm32_cpu/d_result_1 [20], \lm32_cpu/d_result_1 [19], \lm32_cpu/d_result_1 [18], \lm32_cpu/d_result_1 [17]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n00232_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n00231  (
    .CECARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTCARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CED(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTD(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK(sys_clk),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEP(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_basesoc_lm32_reset_OR_508_o),
    .RSTP(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .B({\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 }),
    .BCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<0>_UNCONNECTED }),
    .PCIN({\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<0>_UNCONNECTED }),
    .C({\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 }),
    .P({\NLW_lm32_cpu/multiplier/Mmult_n00231_P<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<0>_UNCONNECTED }),
    .OPMODE({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
basesoc_sdram_tccdcon_ready, basesoc_sdram_tccdcon_ready, Mcount_ddrphy_bitslip_cnt_lut[1], basesoc_sdram_tccdcon_ready}),
    .D({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .PCOUT({\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 }),
    .A({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], \lm32_cpu/d_result_0 [31], 
\lm32_cpu/d_result_0 [30], \lm32_cpu/d_result_0 [29], \lm32_cpu/d_result_0 [28], \lm32_cpu/d_result_0 [27], \lm32_cpu/d_result_0 [26], 
\lm32_cpu/d_result_0 [25], \lm32_cpu/d_result_0 [24], \lm32_cpu/d_result_0 [23], \lm32_cpu/d_result_0 [22], \lm32_cpu/d_result_0 [21], 
\lm32_cpu/d_result_0 [20], \lm32_cpu/d_result_0 [19], \lm32_cpu/d_result_0 [18], \lm32_cpu/d_result_0 [17]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n00231_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 1 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n0023  (
    .CECARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTCARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CED(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTD(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK(sys_clk),
    .RSTB(sys_rst_basesoc_lm32_reset_OR_508_o),
    .CEM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEB(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEP(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_basesoc_lm32_reset_OR_508_o),
    .RSTP(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .B({Mcount_ddrphy_bitslip_cnt_lut[1], \lm32_cpu/d_result_1 [16], \lm32_cpu/d_result_1 [15], \lm32_cpu/d_result_1 [14], \lm32_cpu/d_result_1 [13], 
\lm32_cpu/d_result_1 [12], \lm32_cpu/d_result_1 [11], \lm32_cpu/d_result_1 [10], \lm32_cpu/d_result_1 [9], \lm32_cpu/d_result_1 [8], 
\lm32_cpu/d_result_1 [7], \lm32_cpu/d_result_1 [6], \lm32_cpu/d_result_1 [5], \lm32_cpu/d_result_1 [4], \lm32_cpu/d_result_1 [3], 
\lm32_cpu/d_result_1 [2], \lm32_cpu/d_result_1 [1], \lm32_cpu/d_result_1 [0]}),
    .BCOUT({\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 }),
    .PCIN({\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<0>_UNCONNECTED }),
    .C({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .P({\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_tmp_16 , \lm32_cpu/multiplier/Mmult_n0023_tmp_15 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_14 , \lm32_cpu/multiplier/Mmult_n0023_tmp_13 , \lm32_cpu/multiplier/Mmult_n0023_tmp_12 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_11 , \lm32_cpu/multiplier/Mmult_n0023_tmp_10 , \lm32_cpu/multiplier/Mmult_n0023_tmp_9 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_8 , \lm32_cpu/multiplier/Mmult_n0023_tmp_7 , \lm32_cpu/multiplier/Mmult_n0023_tmp_6 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_5 , \lm32_cpu/multiplier/Mmult_n0023_tmp_4 , \lm32_cpu/multiplier/Mmult_n0023_tmp_3 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_2 , \lm32_cpu/multiplier/Mmult_n0023_tmp_1 , \lm32_cpu/multiplier/Mmult_n0023_tmp_0 }),
    .OPMODE({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], basesoc_sdram_tccdcon_ready}),
    .D({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .PCOUT({\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<0>_UNCONNECTED }),
    .A({Mcount_ddrphy_bitslip_cnt_lut[1], \lm32_cpu/d_result_0 [16], \lm32_cpu/d_result_0 [15], \lm32_cpu/d_result_0 [14], \lm32_cpu/d_result_0 [13], 
\lm32_cpu/d_result_0 [12], \lm32_cpu/d_result_0 [11], \lm32_cpu/d_result_0 [10], \lm32_cpu/d_result_0 [9], \lm32_cpu/d_result_0 [8], 
\lm32_cpu/d_result_0 [7], \lm32_cpu/d_result_0 [6], \lm32_cpu/d_result_0 [5], \lm32_cpu/d_result_0 [4], \lm32_cpu/d_result_0 [3], 
\lm32_cpu/d_result_0 [2], \lm32_cpu/d_result_0 [1], \lm32_cpu/d_result_0 [0]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n0023_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<0>_UNCONNECTED })
  );
  FDR   \lm32_cpu/multiplier/result_31  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [31])
  );
  FDR   \lm32_cpu/multiplier/result_30  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [30])
  );
  FDR   \lm32_cpu/multiplier/result_29  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [29])
  );
  FDR   \lm32_cpu/multiplier/result_28  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [28])
  );
  FDR   \lm32_cpu/multiplier/result_27  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [27])
  );
  FDR   \lm32_cpu/multiplier/result_26  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [26])
  );
  FDR   \lm32_cpu/multiplier/result_25  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [25])
  );
  FDR   \lm32_cpu/multiplier/result_24  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [24])
  );
  FDR   \lm32_cpu/multiplier/result_23  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [23])
  );
  FDR   \lm32_cpu/multiplier/result_22  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [22])
  );
  FDR   \lm32_cpu/multiplier/result_21  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [21])
  );
  FDR   \lm32_cpu/multiplier/result_20  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [20])
  );
  FDR   \lm32_cpu/multiplier/result_19  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [19])
  );
  FDR   \lm32_cpu/multiplier/result_18  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [18])
  );
  FDR   \lm32_cpu/multiplier/result_17  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [17])
  );
  FDR   \lm32_cpu/multiplier/result_16  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_0_7237 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [16])
  );
  FDR   \lm32_cpu/multiplier/result_15  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_1_7236 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [15])
  );
  FDR   \lm32_cpu/multiplier/result_14  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_2_7235 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [14])
  );
  FDR   \lm32_cpu/multiplier/result_13  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_3_7234 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [13])
  );
  FDR   \lm32_cpu/multiplier/result_12  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_4_7233 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [12])
  );
  FDR   \lm32_cpu/multiplier/result_11  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_5_7232 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [11])
  );
  FDR   \lm32_cpu/multiplier/result_10  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_6_7231 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [10])
  );
  FDR   \lm32_cpu/multiplier/result_9  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_7_7230 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [9])
  );
  FDR   \lm32_cpu/multiplier/result_8  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_8_7229 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [8])
  );
  FDR   \lm32_cpu/multiplier/result_7  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_9_7228 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [7])
  );
  FDR   \lm32_cpu/multiplier/result_6  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_10_7227 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [6])
  );
  FDR   \lm32_cpu/multiplier/result_5  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_11_7226 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [5])
  );
  FDR   \lm32_cpu/multiplier/result_4  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_12_7225 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [4])
  );
  FDR   \lm32_cpu/multiplier/result_3  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_13_7224 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [3])
  );
  FDR   \lm32_cpu/multiplier/result_2  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_14_7223 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [2])
  );
  FDR   \lm32_cpu/multiplier/result_1  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_15_7222 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [1])
  );
  FDR   \lm32_cpu/multiplier/result_0  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_16_7221 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/multiplier/result [0])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<32>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [31]),
    .LI(basesoc_sdram_tccdcon_ready),
    .O(\lm32_cpu/mc_arithmetic/t [32])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<31>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [30]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [31]),
    .O(\lm32_cpu/mc_arithmetic/t [31])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<31>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [30]),
    .DI(\lm32_cpu/mc_arithmetic/p [30]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [31]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<31>  (
    .I0(\lm32_cpu/mc_arithmetic/p [30]),
    .I1(\lm32_cpu/mc_arithmetic/b [31]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [31])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [29]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [30]),
    .O(\lm32_cpu/mc_arithmetic/t [30])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [29]),
    .DI(\lm32_cpu/mc_arithmetic/p [29]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [30]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<30>  (
    .I0(\lm32_cpu/mc_arithmetic/p [29]),
    .I1(\lm32_cpu/mc_arithmetic/b [30]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [30])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [28]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [29]),
    .O(\lm32_cpu/mc_arithmetic/t [29])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [28]),
    .DI(\lm32_cpu/mc_arithmetic/p [28]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [29]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<29>  (
    .I0(\lm32_cpu/mc_arithmetic/p [28]),
    .I1(\lm32_cpu/mc_arithmetic/b [29]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [29])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [27]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [28]),
    .O(\lm32_cpu/mc_arithmetic/t [28])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [27]),
    .DI(\lm32_cpu/mc_arithmetic/p [27]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [28]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<28>  (
    .I0(\lm32_cpu/mc_arithmetic/p [27]),
    .I1(\lm32_cpu/mc_arithmetic/b [28]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [28])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [26]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [27]),
    .O(\lm32_cpu/mc_arithmetic/t [27])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [26]),
    .DI(\lm32_cpu/mc_arithmetic/p [26]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [27]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<27>  (
    .I0(\lm32_cpu/mc_arithmetic/p [26]),
    .I1(\lm32_cpu/mc_arithmetic/b [27]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [27])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [25]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [26]),
    .O(\lm32_cpu/mc_arithmetic/t [26])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [25]),
    .DI(\lm32_cpu/mc_arithmetic/p [25]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [26]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<26>  (
    .I0(\lm32_cpu/mc_arithmetic/p [25]),
    .I1(\lm32_cpu/mc_arithmetic/b [26]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [26])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [24]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [25]),
    .O(\lm32_cpu/mc_arithmetic/t [25])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [24]),
    .DI(\lm32_cpu/mc_arithmetic/p [24]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [25]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<25>  (
    .I0(\lm32_cpu/mc_arithmetic/p [24]),
    .I1(\lm32_cpu/mc_arithmetic/b [25]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [25])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [23]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [24]),
    .O(\lm32_cpu/mc_arithmetic/t [24])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [23]),
    .DI(\lm32_cpu/mc_arithmetic/p [23]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [24]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<24>  (
    .I0(\lm32_cpu/mc_arithmetic/p [23]),
    .I1(\lm32_cpu/mc_arithmetic/b [24]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [24])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [22]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [23]),
    .O(\lm32_cpu/mc_arithmetic/t [23])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [22]),
    .DI(\lm32_cpu/mc_arithmetic/p [22]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [23]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<23>  (
    .I0(\lm32_cpu/mc_arithmetic/p [22]),
    .I1(\lm32_cpu/mc_arithmetic/b [23]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [23])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [21]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [22]),
    .O(\lm32_cpu/mc_arithmetic/t [22])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [21]),
    .DI(\lm32_cpu/mc_arithmetic/p [21]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [22]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<22>  (
    .I0(\lm32_cpu/mc_arithmetic/p [21]),
    .I1(\lm32_cpu/mc_arithmetic/b [22]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [22])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [20]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [21]),
    .O(\lm32_cpu/mc_arithmetic/t [21])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [20]),
    .DI(\lm32_cpu/mc_arithmetic/p [20]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [21]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<21>  (
    .I0(\lm32_cpu/mc_arithmetic/p [20]),
    .I1(\lm32_cpu/mc_arithmetic/b [21]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [21])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [19]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [20]),
    .O(\lm32_cpu/mc_arithmetic/t [20])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [19]),
    .DI(\lm32_cpu/mc_arithmetic/p [19]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [20]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<20>  (
    .I0(\lm32_cpu/mc_arithmetic/p [19]),
    .I1(\lm32_cpu/mc_arithmetic/b [20]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [20])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [18]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [19]),
    .O(\lm32_cpu/mc_arithmetic/t [19])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [18]),
    .DI(\lm32_cpu/mc_arithmetic/p [18]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [19]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<19>  (
    .I0(\lm32_cpu/mc_arithmetic/p [18]),
    .I1(\lm32_cpu/mc_arithmetic/b [19]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [19])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [17]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [18]),
    .O(\lm32_cpu/mc_arithmetic/t [18])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [17]),
    .DI(\lm32_cpu/mc_arithmetic/p [17]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [18]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<18>  (
    .I0(\lm32_cpu/mc_arithmetic/p [17]),
    .I1(\lm32_cpu/mc_arithmetic/b [18]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [18])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [16]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [17]),
    .O(\lm32_cpu/mc_arithmetic/t [17])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [16]),
    .DI(\lm32_cpu/mc_arithmetic/p [16]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [17]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<17>  (
    .I0(\lm32_cpu/mc_arithmetic/p [16]),
    .I1(\lm32_cpu/mc_arithmetic/b [17]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [17])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [15]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [16]),
    .O(\lm32_cpu/mc_arithmetic/t [16])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [15]),
    .DI(\lm32_cpu/mc_arithmetic/p [15]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [16]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<16>  (
    .I0(\lm32_cpu/mc_arithmetic/p [15]),
    .I1(\lm32_cpu/mc_arithmetic/b [16]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [16])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [14]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [15]),
    .O(\lm32_cpu/mc_arithmetic/t [15])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [14]),
    .DI(\lm32_cpu/mc_arithmetic/p [14]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [15]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<15>  (
    .I0(\lm32_cpu/mc_arithmetic/p [14]),
    .I1(\lm32_cpu/mc_arithmetic/b [15]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [15])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [13]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [14]),
    .O(\lm32_cpu/mc_arithmetic/t [14])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [13]),
    .DI(\lm32_cpu/mc_arithmetic/p [13]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [14]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<14>  (
    .I0(\lm32_cpu/mc_arithmetic/p [13]),
    .I1(\lm32_cpu/mc_arithmetic/b [14]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [14])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [12]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [13]),
    .O(\lm32_cpu/mc_arithmetic/t [13])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [12]),
    .DI(\lm32_cpu/mc_arithmetic/p [12]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [13]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<13>  (
    .I0(\lm32_cpu/mc_arithmetic/p [12]),
    .I1(\lm32_cpu/mc_arithmetic/b [13]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [13])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [11]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [12]),
    .O(\lm32_cpu/mc_arithmetic/t [12])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [11]),
    .DI(\lm32_cpu/mc_arithmetic/p [11]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [12]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<12>  (
    .I0(\lm32_cpu/mc_arithmetic/p [11]),
    .I1(\lm32_cpu/mc_arithmetic/b [12]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [12])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [10]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [11]),
    .O(\lm32_cpu/mc_arithmetic/t [11])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [10]),
    .DI(\lm32_cpu/mc_arithmetic/p [10]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [11]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<11>  (
    .I0(\lm32_cpu/mc_arithmetic/p [10]),
    .I1(\lm32_cpu/mc_arithmetic/b [11]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [11])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [9]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [10]),
    .O(\lm32_cpu/mc_arithmetic/t [10])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [9]),
    .DI(\lm32_cpu/mc_arithmetic/p [9]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [10]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<10>  (
    .I0(\lm32_cpu/mc_arithmetic/p [9]),
    .I1(\lm32_cpu/mc_arithmetic/b [10]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [10])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [8]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [9]),
    .O(\lm32_cpu/mc_arithmetic/t [9])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [8]),
    .DI(\lm32_cpu/mc_arithmetic/p [8]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [9]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<9>  (
    .I0(\lm32_cpu/mc_arithmetic/p [8]),
    .I1(\lm32_cpu/mc_arithmetic/b [9]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [9])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [7]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [8]),
    .O(\lm32_cpu/mc_arithmetic/t [8])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [7]),
    .DI(\lm32_cpu/mc_arithmetic/p [7]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [8]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<8>  (
    .I0(\lm32_cpu/mc_arithmetic/p [7]),
    .I1(\lm32_cpu/mc_arithmetic/b [8]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [8])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [6]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [7]),
    .O(\lm32_cpu/mc_arithmetic/t [7])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [6]),
    .DI(\lm32_cpu/mc_arithmetic/p [6]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [7]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<7>  (
    .I0(\lm32_cpu/mc_arithmetic/p [6]),
    .I1(\lm32_cpu/mc_arithmetic/b [7]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [7])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [5]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [6]),
    .O(\lm32_cpu/mc_arithmetic/t [6])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [5]),
    .DI(\lm32_cpu/mc_arithmetic/p [5]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [6]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<6>  (
    .I0(\lm32_cpu/mc_arithmetic/p [5]),
    .I1(\lm32_cpu/mc_arithmetic/b [6]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [6])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [4]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [5]),
    .O(\lm32_cpu/mc_arithmetic/t [5])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [4]),
    .DI(\lm32_cpu/mc_arithmetic/p [4]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [5]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<5>  (
    .I0(\lm32_cpu/mc_arithmetic/p [4]),
    .I1(\lm32_cpu/mc_arithmetic/b [5]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [5])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [3]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [4]),
    .O(\lm32_cpu/mc_arithmetic/t [4])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [3]),
    .DI(\lm32_cpu/mc_arithmetic/p [3]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [4]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<4>  (
    .I0(\lm32_cpu/mc_arithmetic/p [3]),
    .I1(\lm32_cpu/mc_arithmetic/b [4]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [4])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [2]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [3]),
    .O(\lm32_cpu/mc_arithmetic/t [3])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [2]),
    .DI(\lm32_cpu/mc_arithmetic/p [2]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [3]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<3>  (
    .I0(\lm32_cpu/mc_arithmetic/p [2]),
    .I1(\lm32_cpu/mc_arithmetic/b [3]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [3])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [1]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [2]),
    .O(\lm32_cpu/mc_arithmetic/t [2])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [1]),
    .DI(\lm32_cpu/mc_arithmetic/p [1]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [2]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<2>  (
    .I0(\lm32_cpu/mc_arithmetic/p [1]),
    .I1(\lm32_cpu/mc_arithmetic/b [2]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [2])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [0]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [1]),
    .O(\lm32_cpu/mc_arithmetic/t [1])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [0]),
    .DI(\lm32_cpu/mc_arithmetic/p [0]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [1]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<1>  (
    .I0(\lm32_cpu/mc_arithmetic/p [0]),
    .I1(\lm32_cpu/mc_arithmetic/b [1]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [1])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [0]),
    .O(\lm32_cpu/mc_arithmetic/t [0])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(\lm32_cpu/mc_arithmetic/a [31]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [0]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<0>  (
    .I0(\lm32_cpu/mc_arithmetic/a [31]),
    .I1(\lm32_cpu/mc_arithmetic/b [0]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles5 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles4 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles3 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles2 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [0])
  );
  FDR   \lm32_cpu/mc_arithmetic/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state_FSM_FFd1-In ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 )
  );
  FDR   \lm32_cpu/mc_arithmetic/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 )
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/p [0])
  );
  FDR   \lm32_cpu/mc_arithmetic/divide_by_zero_x  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/_n0123 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/divide_by_zero_x_5809 )
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/a [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [29]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [28]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [27]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [26]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [25]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [24]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [23]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [22]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [21]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [20]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [19]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [18]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [17]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [16]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [15]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [14]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [13]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [12]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [11]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [10]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [9]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [8]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [7]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [6]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [5]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [4]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [3]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [2]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [1]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 ),
    .D(\lm32_cpu/d_result_1 [0]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/mc_arithmetic/b [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  xilinxasyncresetsynchronizerimpl21 (
    .I0(crg_dcm_base50_locked),
    .I1(sys_rst),
    .O(xilinxasyncresetsynchronizerimpl2)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  ddrphy_dqs_t_d01 (
    .I0(ddrphy_r_dfi_wrdata_en[1]),
    .I1(ddrphy_postamble_354),
    .O(ddrphy_dqs_t_d0)
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  basesoc_uart_irq1 (
    .I0(basesoc_uart_eventmanager_storage_full[1]),
    .I1(basesoc_uart_eventmanager_storage_full[0]),
    .I2(basesoc_uart_rx_pending_1645),
    .I3(basesoc_uart_tx_pending_1644),
    .O(basesoc_uart_irq)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n5829_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1657),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .O(_n5829_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n5837_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1661),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .O(_n5837_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n5833_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1659),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .O(_n5833_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n5841_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1663),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .O(_n5841_inv)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_counter_xor<1>11  (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .O(Mcount_basesoc_counter1)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n5554_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_read_883),
    .I1(basesoc_sdram_bandwidth_cmd_valid_881),
    .I2(basesoc_sdram_bandwidth_cmd_ready_882),
    .I3(basesoc_sdram_bandwidth_counter_23_1695),
    .O(_n5554_inv)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n5560_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_write_884),
    .I1(basesoc_sdram_bandwidth_cmd_valid_881),
    .I2(basesoc_sdram_bandwidth_cmd_ready_882),
    .I3(basesoc_sdram_bandwidth_counter_23_1695),
    .O(_n5560_inv)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_3769),
    .I1(cache_state_FSM_FFd2_3770),
    .I2(\basesoc_tag_do_tag[20]_GND_1_o_equal_391_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<14>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(_n4071[4]),
    .O(\basesoc_port_cmd_payload_addr[14] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<15>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(_n4071[5]),
    .O(\basesoc_port_cmd_payload_addr[15] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<16>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(_n4071[6]),
    .O(\basesoc_port_cmd_payload_addr[16] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<17>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(_n4071[7]),
    .O(\basesoc_port_cmd_payload_addr[17] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<18>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(_n4071[8]),
    .O(\basesoc_port_cmd_payload_addr[18] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<19>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(_n4071[9]),
    .O(\basesoc_port_cmd_payload_addr[19] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<20>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(_n4071[10]),
    .O(\basesoc_port_cmd_payload_addr[20] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<21>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(_n4071[11]),
    .O(\basesoc_port_cmd_payload_addr[21] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<10>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(_n4071[0]),
    .O(\basesoc_port_cmd_payload_addr[10] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<11>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(_n4071[1]),
    .O(\basesoc_port_cmd_payload_addr[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<12>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(_n4071[2]),
    .O(\basesoc_port_cmd_payload_addr[12] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<13>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(_n4071[3]),
    .O(\basesoc_port_cmd_payload_addr[13] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<22>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(_n4071[12]),
    .O(\basesoc_port_cmd_payload_addr[22] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32221 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .O(rhs_array_muxed32[29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32181 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .O(rhs_array_muxed32[25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32171 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [26]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [26]),
    .O(rhs_array_muxed32[24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32161 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .O(rhs_array_muxed32[23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32151 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(rhs_array_muxed32[22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0131 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[9]),
    .I2(ddrphy_record1_address[9]),
    .O(array_muxed0[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0121 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[8]),
    .I2(ddrphy_record1_address[8]),
    .O(array_muxed0[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0111 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[7]),
    .I2(ddrphy_record1_address[7]),
    .O(array_muxed0[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0101 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[6]),
    .I2(ddrphy_record1_address[6]),
    .O(array_muxed0[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed091 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[5]),
    .I2(ddrphy_record1_address[5]),
    .O(array_muxed0[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed081 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[4]),
    .I2(ddrphy_record1_address[4]),
    .O(array_muxed0[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed071 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[3]),
    .I2(ddrphy_record1_address[3]),
    .O(array_muxed0[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed061 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[2]),
    .I2(ddrphy_record1_address[2]),
    .O(array_muxed0[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed051 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[1]),
    .I2(ddrphy_record1_address[1]),
    .O(array_muxed0[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed041 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[12]),
    .I2(ddrphy_record1_address[12]),
    .O(array_muxed0[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed031 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[11]),
    .I2(ddrphy_record1_address[11]),
    .O(array_muxed0[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed021 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[10]),
    .I2(ddrphy_record1_address[10]),
    .O(array_muxed0[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed011 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[0]),
    .I2(ddrphy_record1_address[0]),
    .O(array_muxed0[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1211 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_bank[1]),
    .I2(ddrphy_record1_bank[1]),
    .O(array_muxed1[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1112 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_bank[0]),
    .I2(ddrphy_record1_bank[0]),
    .O(array_muxed1[0])
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_basesoc_sdram_master_p0_ras_n11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I2(basesoc_sdram_dfi_p0_ras_n_953),
    .O(basesoc_sdram_master_p0_ras_n)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_basesoc_sdram_master_p0_cas_n11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I2(basesoc_sdram_dfi_p0_cas_n_952),
    .O(basesoc_sdram_master_p0_cas_n)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_basesoc_sdram_master_p1_ras_n11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I2(basesoc_sdram_dfi_p1_ras_n_955),
    .O(basesoc_sdram_master_p1_ras_n)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_basesoc_sdram_master_p0_we_n11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I2(basesoc_sdram_dfi_p0_we_n_954),
    .O(basesoc_sdram_master_p0_we_n)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_basesoc_sdram_master_p1_we_n11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I2(basesoc_sdram_dfi_p1_we_n_956),
    .O(basesoc_sdram_master_p1_we_n)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_clk11 (
    .I0(spiflash_bitbang_en_storage_full_1600),
    .I1(spiflash_clk1_1153),
    .I2(spiflash_bitbang_storage_full[1]),
    .O(spiflash_clk_OBUF_2110)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_cs_n11 (
    .I0(spiflash_bitbang_en_storage_full_1600),
    .I1(spiflash_cs_n1_1654),
    .I2(spiflash_bitbang_storage_full[2]),
    .O(spiflash_cs_n_OBUF_2115)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_mosi11 (
    .I0(spiflash_bitbang_en_storage_full_1600),
    .I1(spiflash_sr[31]),
    .I2(spiflash_bitbang_storage_full[0]),
    .O(spiflash_mosi_OBUF_2116)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata_valid11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_rddata_sr[0]),
    .O(basesoc_sdram_inti_p0_rddata_valid)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux2611 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I2(basesoc_sdram_dfi_p0_bank[0]),
    .O(basesoc_sdram_master_p0_bank[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux2711 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I2(basesoc_sdram_dfi_p0_bank[1]),
    .O(basesoc_sdram_master_p0_bank[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3011 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_11_1577),
    .I2(basesoc_sdram_dfi_p0_address[11]),
    .O(basesoc_sdram_master_p0_address[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux2811 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .I2(basesoc_sdram_dfi_p0_address[0]),
    .O(basesoc_sdram_master_p0_address[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux2911 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_10_1578),
    .I2(basesoc_sdram_dfi_p0_address[10]),
    .O(basesoc_sdram_master_p0_address[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .I2(basesoc_sdram_dfi_p0_address[2]),
    .O(basesoc_sdram_master_p0_address[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_12_1576),
    .I2(basesoc_sdram_dfi_p0_address[12]),
    .O(basesoc_sdram_master_p0_address[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .I2(basesoc_sdram_dfi_p0_address[1]),
    .O(basesoc_sdram_master_p0_address[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3611 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I2(basesoc_sdram_dfi_p0_address[5]),
    .O(basesoc_sdram_master_p0_address[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3411 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I2(basesoc_sdram_dfi_p0_address[3]),
    .O(basesoc_sdram_master_p0_address[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3511 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I2(basesoc_sdram_dfi_p0_address[4]),
    .O(basesoc_sdram_master_p0_address[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3711 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(basesoc_sdram_dfi_p0_address[6]),
    .O(basesoc_sdram_master_p0_address[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3811 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I2(basesoc_sdram_dfi_p0_address[7]),
    .O(basesoc_sdram_master_p0_address[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3911 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_8_1580),
    .I2(basesoc_sdram_dfi_p0_address[8]),
    .O(basesoc_sdram_master_p0_address[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4011 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_9_1579),
    .I2(basesoc_sdram_dfi_p0_address[9]),
    .O(basesoc_sdram_master_p0_address[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I2(basesoc_sdram_dfi_p1_address[0]),
    .O(basesoc_sdram_master_p1_address[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I2(basesoc_sdram_dfi_p1_bank[0]),
    .O(basesoc_sdram_master_p1_bank[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I2(basesoc_sdram_dfi_p1_bank[1]),
    .O(basesoc_sdram_master_p1_bank[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4611 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_12_1589),
    .I2(basesoc_sdram_dfi_p1_address[12]),
    .O(basesoc_sdram_master_p1_address[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4411 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_10_1591),
    .I2(basesoc_sdram_dfi_p1_address[10]),
    .O(basesoc_sdram_master_p1_address[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4511 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_11_1590),
    .I2(basesoc_sdram_dfi_p1_address[11]),
    .O(basesoc_sdram_master_p1_address[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4911 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I2(basesoc_sdram_dfi_p1_address[3]),
    .O(basesoc_sdram_master_p1_address[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4711 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I2(basesoc_sdram_dfi_p1_address[1]),
    .O(basesoc_sdram_master_p1_address[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4811 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I2(basesoc_sdram_dfi_p1_address[2]),
    .O(basesoc_sdram_master_p1_address[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5011 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I2(basesoc_sdram_dfi_p1_address[4]),
    .O(basesoc_sdram_master_p1_address[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I2(basesoc_sdram_dfi_p1_address[5]),
    .O(basesoc_sdram_master_p1_address[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I2(basesoc_sdram_dfi_p1_address[6]),
    .O(basesoc_sdram_master_p1_address[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I2(basesoc_sdram_dfi_p1_address[7]),
    .O(basesoc_sdram_master_p1_address[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5411 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_8_1593),
    .I2(basesoc_sdram_dfi_p1_address[8]),
    .O(basesoc_sdram_master_p1_address[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5511 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_9_1592),
    .I2(basesoc_sdram_dfi_p1_address[9]),
    .O(basesoc_sdram_master_p1_address[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_tx_fifo_produce_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_produce[1]),
    .I1(basesoc_uart_tx_fifo_produce[0]),
    .O(\Result<1>3 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_rx_fifo_produce_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_produce[1]),
    .I1(basesoc_uart_rx_fifo_produce[0]),
    .O(\Result<1>2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_rx_fifo_consume_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_consume[1]),
    .I1(basesoc_uart_rx_fifo_consume[0]),
    .O(\Result<1>6 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_tx_fifo_consume_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_consume[1]),
    .I1(basesoc_uart_tx_fifo_consume[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_dna_cnt_xor<1>11  (
    .I0(dna_cnt[1]),
    .I1(dna_cnt[0]),
    .O(\Result<1>8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>9 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>12 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>14 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>19 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>18 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>20 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT321  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[9]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT311  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[8]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT301  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[7]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT291  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[6]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT281  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[5]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT271  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[4]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT261  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[3]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT251  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[31]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT241  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[30]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT231  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[2]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT221  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[29]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT211  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[28]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT201  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[27]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT191  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[26]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT181  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[25]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT171  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[24]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT161  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[23]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT151  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[22]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT141  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[21]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT131  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[20]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT121  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[1]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT111  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[19]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT101  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[18]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT91  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[17]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT81  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[16]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT71  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[15]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT61  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[14]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT51  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[13]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT41  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[12]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT31  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[11]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT21  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[10]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT11  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3851[0]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1082_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0010_MUX_368_o11 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(Madd_n3851_cy[31]),
    .O(GND_1_o_BUS_0010_MUX_368_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT321  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[9]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT311  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[8]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT301  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[7]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT291  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[6]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT281  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[5]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT271  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[4]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT261  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[3]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT251  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[31]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT241  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[30]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT231  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[2]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT221  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[29]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT211  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[28]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT201  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[27]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT191  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[26]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT181  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[25]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT171  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[24]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT161  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[23]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT151  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[22]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT141  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[21]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT131  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[20]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT121  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[1]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT111  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[19]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT101  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[18]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT91  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[17]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT81  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[16]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT71  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[15]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT61  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[14]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT51  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[13]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT41  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[12]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT31  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[11]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT21  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[10]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT11  (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(n3846[0]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1065_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0008_MUX_357_o11 (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(Madd_n3846_cy[31]),
    .O(GND_1_o_BUS_0008_MUX_357_o)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[9]),
    .O(basesoc_sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[8]),
    .O(basesoc_sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[7]),
    .O(basesoc_sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[6]),
    .O(basesoc_sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[5]),
    .O(basesoc_sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[4]),
    .O(basesoc_sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[3]),
    .O(basesoc_sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[31]),
    .O(basesoc_sdram_inti_p0_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[30]),
    .O(basesoc_sdram_inti_p0_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[2]),
    .O(basesoc_sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[29]),
    .O(basesoc_sdram_inti_p0_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[28]),
    .O(basesoc_sdram_inti_p0_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[27]),
    .O(basesoc_sdram_inti_p0_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[26]),
    .O(basesoc_sdram_inti_p0_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[25]),
    .O(basesoc_sdram_inti_p0_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[24]),
    .O(basesoc_sdram_inti_p0_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[23]),
    .O(basesoc_sdram_inti_p0_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[22]),
    .O(basesoc_sdram_inti_p0_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[21]),
    .O(basesoc_sdram_inti_p0_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[20]),
    .O(basesoc_sdram_inti_p0_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[1]),
    .O(basesoc_sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[19]),
    .O(basesoc_sdram_inti_p0_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[18]),
    .O(basesoc_sdram_inti_p0_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[17]),
    .O(basesoc_sdram_inti_p0_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[16]),
    .O(basesoc_sdram_inti_p0_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[15]),
    .O(basesoc_sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[14]),
    .O(basesoc_sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[13]),
    .O(basesoc_sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[12]),
    .O(basesoc_sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[11]),
    .O(basesoc_sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[10]),
    .O(basesoc_sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[0]),
    .O(basesoc_sdram_inti_p0_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[9]),
    .O(basesoc_sdram_inti_p1_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[8]),
    .O(basesoc_sdram_inti_p1_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[7]),
    .O(basesoc_sdram_inti_p1_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[6]),
    .O(basesoc_sdram_inti_p1_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[5]),
    .O(basesoc_sdram_inti_p1_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[4]),
    .O(basesoc_sdram_inti_p1_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[3]),
    .O(basesoc_sdram_inti_p1_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[31]),
    .O(basesoc_sdram_inti_p1_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[30]),
    .O(basesoc_sdram_inti_p1_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[2]),
    .O(basesoc_sdram_inti_p1_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[29]),
    .O(basesoc_sdram_inti_p1_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[28]),
    .O(basesoc_sdram_inti_p1_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[27]),
    .O(basesoc_sdram_inti_p1_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[26]),
    .O(basesoc_sdram_inti_p1_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[25]),
    .O(basesoc_sdram_inti_p1_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[24]),
    .O(basesoc_sdram_inti_p1_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[23]),
    .O(basesoc_sdram_inti_p1_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[22]),
    .O(basesoc_sdram_inti_p1_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[21]),
    .O(basesoc_sdram_inti_p1_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[20]),
    .O(basesoc_sdram_inti_p1_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[1]),
    .O(basesoc_sdram_inti_p1_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[19]),
    .O(basesoc_sdram_inti_p1_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[18]),
    .O(basesoc_sdram_inti_p1_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[17]),
    .O(basesoc_sdram_inti_p1_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[16]),
    .O(basesoc_sdram_inti_p1_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[15]),
    .O(basesoc_sdram_inti_p1_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[14]),
    .O(basesoc_sdram_inti_p1_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[13]),
    .O(basesoc_sdram_inti_p1_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[12]),
    .O(basesoc_sdram_inti_p1_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[11]),
    .O(basesoc_sdram_inti_p1_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[10]),
    .O(basesoc_sdram_inti_p1_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[0]),
    .O(basesoc_sdram_inti_p1_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_basesoc_uart_phy_rx_bitcount_xor<0>11  (
    .I0(basesoc_uart_phy_rx_bitcount[0]),
    .I1(basesoc_uart_phy_rx_busy_192),
    .O(Mcount_basesoc_uart_phy_rx_bitcount)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n53751 (
    .I0(bankmachine0_state_FSM_FFd3_974),
    .I1(bankmachine0_state_FSM_FFd2_972),
    .O(_n5375)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n53771 (
    .I0(bankmachine1_state_FSM_FFd3_977),
    .I1(bankmachine1_state_FSM_FFd2_976),
    .O(_n5377)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n53791 (
    .I0(bankmachine2_state_FSM_FFd3_980),
    .I1(bankmachine2_state_FSM_FFd2_979),
    .O(_n5379)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n53811 (
    .I0(bankmachine3_state_FSM_FFd3_983),
    .I1(bankmachine3_state_FSM_FFd2_982),
    .O(_n5381)
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n5439_inv1 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_uart_clk_rxen_717),
    .I2(basesoc_uart_phy_rx_bitcount[1]),
    .I3(basesoc_uart_phy_rx_bitcount[0]),
    .I4(basesoc_uart_phy_rx_bitcount[3]),
    .I5(basesoc_uart_phy_rx_bitcount[2]),
    .O(_n5439_inv)
  );
  LUT4 #(
    .INIT ( 16'h6AA2 ))
  \Mmux_basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT41  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed611 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .O(array_muxed6[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed621 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .O(array_muxed6[1])
  );
  LUT4 #(
    .INIT ( 16'h6266 ))
  \Mmux_basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT21  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \basesoc_sdram_master_p0_wrdata_mask<0>1  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(litedramwishbone2native_state_FSM_FFd1_2102),
    .I2(new_master_wdata_ready_880),
    .O(basesoc_sdram_master_p0_wrdata_mask[0])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>9 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>14 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>19 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>18 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>20 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mmux_basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT31  (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT3111  (
    .I0(_n6806),
    .I1(_n6836),
    .I2(_n6863),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT311 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8711 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_9_1830),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<9>_FRB_2012 ),
    .I4(basesoc_timer0_load_storage_full_9_1798),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8611 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_8_1831),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<8>_FRB_2013 ),
    .I4(basesoc_timer0_load_storage_full_8_1799),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8511 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[7]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<7>_FRB_2014 ),
    .I4(basesoc_timer0_load_storage_full[7]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8411 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[6]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<6>_FRB_2015 ),
    .I4(basesoc_timer0_load_storage_full[6]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8311 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[5]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<5>_FRB_2016 ),
    .I4(basesoc_timer0_load_storage_full[5]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8111 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[3]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<3>_FRB_2018 ),
    .I4(basesoc_timer0_load_storage_full[3]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8011 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_31_1808),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<31>_FRB_1990 ),
    .I4(basesoc_timer0_load_storage_full_31_1776),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8211 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[4]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<4>_FRB_2017 ),
    .I4(basesoc_timer0_load_storage_full[4]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7811 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[2]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<2>_FRB_2019 ),
    .I4(basesoc_timer0_load_storage_full[2]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7711 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_29_1810),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<29>_FRB_1992 ),
    .I4(basesoc_timer0_load_storage_full_29_1778),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7911 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_30_1809),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<30>_FRB_1991 ),
    .I4(basesoc_timer0_load_storage_full_30_1777),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7511 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_27_1812),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<27>_FRB_1994 ),
    .I4(basesoc_timer0_load_storage_full_27_1780),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7411 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_26_1813),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<26>_FRB_1995 ),
    .I4(basesoc_timer0_load_storage_full_26_1781),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7611 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_28_1811),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<28>_FRB_1993 ),
    .I4(basesoc_timer0_load_storage_full_28_1779),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7311 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_25_1814),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<25>_FRB_1996 ),
    .I4(basesoc_timer0_load_storage_full_25_1782),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7211 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_24_1815),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<24>_FRB_1997 ),
    .I4(basesoc_timer0_load_storage_full_24_1783),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7111 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_23_1816),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<23>_FRB_1998 ),
    .I4(basesoc_timer0_load_storage_full_23_1784),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7011 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_22_1817),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<22>_FRB_1999 ),
    .I4(basesoc_timer0_load_storage_full_22_1785),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6811 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_20_1819),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<20>_FRB_2001 ),
    .I4(basesoc_timer0_load_storage_full_20_1787),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6711 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[1]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<1>_FRB_2020 ),
    .I4(basesoc_timer0_load_storage_full[1]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6911 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_21_1818),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<21>_FRB_2000 ),
    .I4(basesoc_timer0_load_storage_full_21_1786),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6511 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_18_1821),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<18>_FRB_2003 ),
    .I4(basesoc_timer0_load_storage_full_18_1789),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6411 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_17_1822),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<17>_FRB_2004 ),
    .I4(basesoc_timer0_load_storage_full_17_1790),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6611 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_19_1820),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<19>_FRB_2002 ),
    .I4(basesoc_timer0_load_storage_full_19_1788),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6211 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_15_1824),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<15>_FRB_2006 ),
    .I4(basesoc_timer0_load_storage_full_15_1792),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6111 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_14_1825),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<14>_FRB_2007 ),
    .I4(basesoc_timer0_load_storage_full_14_1793),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6311 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_16_1823),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<16>_FRB_2005 ),
    .I4(basesoc_timer0_load_storage_full_16_1791),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6011 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_13_1826),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<13>_FRB_2008 ),
    .I4(basesoc_timer0_load_storage_full_13_1794),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5911 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_12_1827),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<12>_FRB_2009 ),
    .I4(basesoc_timer0_load_storage_full_12_1795),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5811 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_11_1828),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<11>_FRB_2010 ),
    .I4(basesoc_timer0_load_storage_full_11_1796),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5711 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_10_1829),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<10>_FRB_2011 ),
    .I4(basesoc_timer0_load_storage_full_10_1797),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5611 (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[0]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<0>_FRB_2021 ),
    .I4(basesoc_timer0_load_storage_full[0]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_timer0_update_value_re11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT211 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \basesoc_csrbankarray_csrbank1_sel<13>11  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[9] ),
    .O(\basesoc_csrbankarray_csrbank1_sel<13>1_4457 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  _n680611 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(_n68061_4438)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  _n679111 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(_n67911_4427)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1101  (
    .I0(_n6866),
    .I1(_n6863),
    .I2(_n6878),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT110 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  _n678211 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(_n67821_4428)
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  _n678511 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .O(_n67851_4439)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT1211  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  _n683911 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .O(_n68391_4453)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1321  (
    .I0(_n6872),
    .I1(_n6875),
    .I2(_n6791),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT132 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1311  (
    .I0(_n6872),
    .I1(_n6875),
    .I2(_n6791),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT131 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1621  (
    .I0(_n6830),
    .I1(_n6797),
    .I2(_n6800),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT162 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1421  (
    .I0(_n6812),
    .I1(_n6815),
    .I2(_n6818),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT142 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1521  (
    .I0(_n6809),
    .I1(_n6806),
    .I2(_n6803),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT152 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3121  (
    .I0(_n6782),
    .I1(_n6788),
    .I2(_n6794),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT312 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4311  (
    .I0(_n6866),
    .I1(_n6863),
    .I2(_n6878),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT431 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  basesoc_uart_rx_fifo_wrport_we1 (
    .I0(basesoc_uart_phy_source_valid_684),
    .I1(basesoc_uart_rx_fifo_level0[3]),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .I3(basesoc_uart_rx_fifo_level0[2]),
    .I4(basesoc_uart_rx_fifo_level0[4]),
    .I5(basesoc_uart_rx_fifo_level0[0]),
    .O(basesoc_uart_rx_fifo_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0075<4>1  (
    .I0(basesoc_uart_rx_fifo_level0[4]),
    .I1(basesoc_uart_rx_fifo_level0[3]),
    .I2(basesoc_uart_rx_fifo_level0[2]),
    .I3(basesoc_uart_rx_fifo_level0[1]),
    .I4(basesoc_uart_rx_fifo_level0[0]),
    .O(n0075)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \basesoc_csrbankarray_csrbank6_sel<13>1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank6_sel)
  );
  LUT3 #(
    .INIT ( 8'h16 ))
  \bankmachine0_state__n5888<0>1  (
    .I0(bankmachine0_state_FSM_FFd3_974),
    .I1(bankmachine0_state_FSM_FFd2_972),
    .I2(bankmachine0_state_FSM_FFd1_971),
    .O(basesoc_sdram_bankmachine0_row_close)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open81 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out5)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open61 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out3)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open91 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out6)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open71 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>101  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out4),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out6),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out5),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out3),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out7 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2621 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out7 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out2 ),
    .O(array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>51  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out4),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out6),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out5),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out3),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out2 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open21 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out10)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open21 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out10)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open21 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out10)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>21  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out10),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out10),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out10),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out10),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out10 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10311 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out10 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out10 ),
    .O(array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>21  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out10),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out10),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out10),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out10),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out10 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open121 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out9)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open121 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out9)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open121 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out9)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open121 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out9)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>121  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out9),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out9),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out9),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out9),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out9 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10211 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out9 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out9 ),
    .O(array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>121  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out9),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out9),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out9),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out9),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out9 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open111 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out8)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out8)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open111 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out8)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open111 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out8)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>111  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out8),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out8),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out8),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out8),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out8 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10112 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out8 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out8 ),
    .O(array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>111  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out8),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out8),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out8),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out8),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out8 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33161 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .O(rhs_array_muxed33[23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33171 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .O(rhs_array_muxed33[24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33181 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .O(rhs_array_muxed33[25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33191 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .O(rhs_array_muxed33[26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33201 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .O(rhs_array_muxed33[27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33211 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .O(rhs_array_muxed33[28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3316 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .O(rhs_array_muxed33[0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33121 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .O(rhs_array_muxed33[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33231 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .O(rhs_array_muxed33[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33221 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .O(rhs_array_muxed33[29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33261 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .O(rhs_array_muxed33[3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33271 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .O(rhs_array_muxed33[4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33281 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .O(rhs_array_muxed33[5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33291 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .O(rhs_array_muxed33[6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33301 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .O(rhs_array_muxed33[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33311 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .O(rhs_array_muxed33[8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33321 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .O(rhs_array_muxed33[9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3321 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .O(rhs_array_muxed33[10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3331 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .O(rhs_array_muxed33[11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3341 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .O(rhs_array_muxed33[12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33241 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .O(rhs_array_muxed33[30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3351 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .O(rhs_array_muxed33[13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3361 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .O(rhs_array_muxed33[14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3371 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .O(rhs_array_muxed33[15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3381 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .O(rhs_array_muxed33[16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3391 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .O(rhs_array_muxed33[17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33101 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .O(rhs_array_muxed33[18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33111 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .O(rhs_array_muxed33[19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33131 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .O(rhs_array_muxed33[20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33141 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .O(rhs_array_muxed33[21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33151 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .O(rhs_array_muxed33[22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33251 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .O(rhs_array_muxed33[31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3711 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_we_o_459 ),
    .O(rhs_array_muxed37)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32191 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(rhs_array_muxed32[26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32201 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .O(rhs_array_muxed32[27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32211 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(rhs_array_muxed32[28])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \spiflash_counter[8]_GND_1_o_equal_1133_o<8>11  (
    .I0(spiflash_counter[1]),
    .I1(spiflash_counter[3]),
    .I2(spiflash_counter[4]),
    .I3(spiflash_counter[6]),
    .I4(spiflash_counter[7]),
    .O(\spiflash_counter[8]_GND_1_o_equal_1133_o<8>1_4599 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3241 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .O(rhs_array_muxed32[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3251 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .O(rhs_array_muxed32[13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32121 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(rhs_array_muxed32[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32231 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(rhs_array_muxed32[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32241 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(rhs_array_muxed32[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32251 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(rhs_array_muxed32[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32261 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(rhs_array_muxed32[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32271 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(rhs_array_muxed32[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32281 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(rhs_array_muxed32[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32291 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(rhs_array_muxed32[8])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0321<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\n0321<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0406<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\n0406<3>1 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFEF ))
  basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278),
    .I2(\n0406<3>1 ),
    .I3(basesoc_sdram_bankmachine3_req_lock),
    .I4(basesoc_sdram_bankmachine2_req_lock),
    .O(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0574<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\n0574<3>1 )
  );
  LUT6 #(
    .INIT ( 64'hF44FF440004F0040 ))
  \bankmachine3_state_FSM_FFd1-In1  (
    .I0(bankmachine3_state_FSM_FFd1_981),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1663),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .I3(bankmachine3_state_FSM_FFd3_983),
    .I4(basesoc_sdram_cmd_valid),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hF44FF440004F0040 ))
  \bankmachine2_state_FSM_FFd1-In1  (
    .I0(bankmachine2_state_FSM_FFd1_978),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_1661),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .I3(bankmachine2_state_FSM_FFd3_980),
    .I4(basesoc_sdram_cmd_valid),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hF44FF440004F0040 ))
  \bankmachine1_state_FSM_FFd1-In1  (
    .I0(bankmachine1_state_FSM_FFd1_975),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_1659),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .I3(bankmachine1_state_FSM_FFd3_977),
    .I4(basesoc_sdram_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(\bankmachine1_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hF22FF220002F0020 ))
  \bankmachine0_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1657),
    .I1(bankmachine0_state_FSM_FFd1_971),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(bankmachine0_state_FSM_FFd3_974),
    .I4(basesoc_sdram_cmd_valid),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4138<2>1  (
    .I0(bankmachine3_state_FSM_FFd1_981),
    .I1(bankmachine3_state_FSM_FFd2_982),
    .I2(bankmachine3_state_FSM_FFd3_983),
    .O(_n4138)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4210<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_975),
    .I1(bankmachine1_state_FSM_FFd2_976),
    .I2(bankmachine1_state_FSM_FFd3_977),
    .O(_n4210)
  );
  LUT5 #(
    .INIT ( 32'h5400F405 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid21 (
    .I0(bankmachine2_state_FSM_FFd1_978),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_1661),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .I3(bankmachine2_state_FSM_FFd3_980),
    .I4(basesoc_sdram_cmd_valid_mmx_out3),
    .O(basesoc_sdram_bankmachine2_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4129<2>1  (
    .I0(bankmachine2_state_FSM_FFd1_978),
    .I1(bankmachine2_state_FSM_FFd2_979),
    .I2(bankmachine2_state_FSM_FFd3_980),
    .O(_n4129)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In31  (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_4620 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_rhs_array_muxed1011 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .O(rhs_array_muxed10)
  );
  LUT5 #(
    .INIT ( 32'h5400F405 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid21 (
    .I0(bankmachine1_state_FSM_FFd1_975),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_1659),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .I3(bankmachine1_state_FSM_FFd3_977),
    .I4(basesoc_sdram_cmd_valid_mmx_out2),
    .O(basesoc_sdram_bankmachine1_cmd_valid)
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine0_state<2>1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1657),
    .I1(bankmachine0_state_FSM_FFd2_972),
    .I2(bankmachine0_state_FSM_FFd1_971),
    .I3(bankmachine0_state_FSM_FFd3_974),
    .O(\bankmachine0_state<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine2_state<2>1  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1661),
    .I1(bankmachine2_state_FSM_FFd2_979),
    .I2(bankmachine2_state_FSM_FFd1_978),
    .I3(bankmachine2_state_FSM_FFd3_980),
    .O(\bankmachine2_state<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine1_state<2>1  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1659),
    .I1(bankmachine1_state_FSM_FFd2_976),
    .I2(bankmachine1_state_FSM_FFd1_975),
    .I3(bankmachine1_state_FSM_FFd3_977),
    .O(\bankmachine1_state<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine3_state<2>1  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1663),
    .I1(bankmachine3_state_FSM_FFd2_982),
    .I2(bankmachine3_state_FSM_FFd1_981),
    .I3(bankmachine3_state_FSM_FFd3_983),
    .O(\bankmachine3_state<2>_mmx_out )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  basesoc_sdram_choose_cmd_cmd_ready1 (
    .I0(multiplexer_state_FSM_FFd2_2766),
    .I1(multiplexer_state_FSM_FFd1_2767),
    .O(basesoc_sdram_choose_cmd_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'h3200F203 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1657),
    .I1(bankmachine0_state_FSM_FFd1_971),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(bankmachine0_state_FSM_FFd3_974),
    .I4(basesoc_sdram_cmd_valid_mmx_out1),
    .O(basesoc_sdram_bankmachine0_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4145<2>1  (
    .I0(bankmachine0_state_FSM_FFd1_971),
    .I1(bankmachine0_state_FSM_FFd2_972),
    .I2(bankmachine0_state_FSM_FFd3_974),
    .O(_n4145)
  );
  LUT3 #(
    .INIT ( 8'hD5 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .I1(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4618),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h111F000F11110000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_137_o),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_139_o),
    .O(basesoc_sdram_bankmachine0_cmd_ready)
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  basesoc_sdram_cmd_valid1 (
    .I0(basesoc_sdram_generator_done_848),
    .I1(refresher_state_FSM_FFd1_970),
    .I2(refresher_state_FSM_FFd2_969),
    .O(basesoc_sdram_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'hF888F00088880000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_137_o),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_139_o),
    .O(basesoc_sdram_bankmachine3_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10121 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out5 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out6 ),
    .O(array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>81  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out6),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out5),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out6),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out6),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out5 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>91  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out6),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out5),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out6),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out6),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out6 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux101111 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out4 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out5 ),
    .O(array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>71  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out5),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out4),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out4),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out5),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out4 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>81  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out5),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out4),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out4),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out5),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out5 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10911 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out3 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out4 ),
    .O(array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>61  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out3),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out3),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out3),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out4),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out3 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>71  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out3),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out3),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out3),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out4),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out4 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10811 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out2 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out3 ),
    .O(array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>51  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out2),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out2),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out2),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out2),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out2 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>61  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out2),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out2),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out2),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out2),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out3 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10511 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out12 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out12 ),
    .O(array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>41  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out12),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out12),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out12),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out12),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>41  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out12),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out12),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out12),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out12),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out12 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10411 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out11 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out11 ),
    .O(array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>31  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out11),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out11),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out11),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out11),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out11 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>31  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out11),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out11),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out11),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out11),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out11 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10711 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out1 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out1 ),
    .O(array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>11  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out1),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out1),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out1),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out1),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>11  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out1),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out1),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out1),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out1),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out1 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10611 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out ),
    .O(array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out )
  );
  LUT5 #(
    .INIT ( 32'h44F0FF00 ))
  _n5541_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(\n0574<3>1 ),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_8765),
    .O(_n5541_inv)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed3231 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(basesoc_grant_1673),
    .O(rhs_array_muxed32[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3221 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(rhs_array_muxed32[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32301 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(rhs_array_muxed32[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3281 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [18]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [18]),
    .O(rhs_array_muxed32[16])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o191  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1128_o ),
    .I3(spiflash_sr[25]),
    .I4(spiflash_sr[26]),
    .I5(rhs_array_muxed32[16]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_502_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32141 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [23]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [23]),
    .O(rhs_array_muxed32[21])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1151  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1128_o ),
    .I3(spiflash_sr[30]),
    .I4(spiflash_sr[31]),
    .I5(rhs_array_muxed32[21]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_497_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32131 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [22]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [22]),
    .O(rhs_array_muxed32[20])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1141  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1128_o ),
    .I3(spiflash_sr[29]),
    .I4(spiflash_sr[30]),
    .I5(rhs_array_muxed32[20]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_498_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32111 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [21]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [21]),
    .O(rhs_array_muxed32[19])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1121  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1128_o ),
    .I3(spiflash_sr[28]),
    .I4(spiflash_sr[29]),
    .I5(rhs_array_muxed32[19]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_499_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32101 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [20]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [20]),
    .O(rhs_array_muxed32[18])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1111  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1128_o ),
    .I3(spiflash_sr[27]),
    .I4(spiflash_sr[28]),
    .I5(rhs_array_muxed32[18]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_500_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3261 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [16]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [16]),
    .O(rhs_array_muxed32[14])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o171  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1128_o ),
    .I3(spiflash_sr[23]),
    .I4(spiflash_sr[24]),
    .I5(rhs_array_muxed32[14]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_504_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3271 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [17]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [17]),
    .O(rhs_array_muxed32[15])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o181  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1128_o ),
    .I3(spiflash_sr[24]),
    .I4(spiflash_sr[25]),
    .I5(rhs_array_muxed32[15]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_503_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \spiflash_i[1]_PWR_1_o_equal_1128_o<1>1  (
    .I0(spiflash_clk1_1153),
    .I1(basesoc_sdram_bandwidth_period_758),
    .O(\spiflash_i[1]_PWR_1_o_equal_1128_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3291 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [19]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [19]),
    .O(rhs_array_muxed32[17])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1101  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1128_o ),
    .I3(spiflash_sr[26]),
    .I4(spiflash_sr[27]),
    .I5(rhs_array_muxed32[17]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_501_o )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1144_OUT21  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1133_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1139_o ),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1144_OUT71  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1133_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1139_o ),
    .I2(\Madd_spiflash_counter[8]_GND_1_o_add_1140_OUT_cy<5> ),
    .I3(spiflash_counter[6]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3611 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(\cache_state_FSM_FFd3-In1 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  mux120111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(new_master_wdata_ready_880),
    .I2(litedramwishbone2native_state_FSM_FFd1_2102),
    .O(mux12011_4603)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_lm32_dbus_ack1 (
    .I0(basesoc_grant_1673),
    .I1(basesoc_shared_ack),
    .O(basesoc_lm32_dbus_ack)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3211 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(rhs_array_muxed32[0])
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \cache_state_FSM_FFd1-In1  (
    .I0(cache_state_FSM_FFd2_3770),
    .I1(cache_state_FSM_FFd3_3769),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .O(\cache_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  litedramwishbone2native_state_basesoc_ack1 (
    .I0(litedramwishbone2native_state_FSM_FFd1_2102),
    .I1(new_master_wdata_ready_880),
    .I2(litedramwishbone2native_state_FSM_FFd2_2101),
    .I3(new_master_rdata_valid5_885),
    .O(basesoc_ack)
  );
  LUT6 #(
    .INIT ( 64'h4F440F0044440000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_137_o),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_139_o),
    .O(basesoc_sdram_bankmachine1_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  mux11011 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd3_2765),
    .I2(multiplexer_state_FSM_FFd2_2766),
    .I3(basesoc_sdram_cmd_payload_a[10]),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out6 ),
    .I5(\basesoc_sdram_choose_cmd_grant<1>_mmx_out7 ),
    .O(array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>91  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out7),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out7),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out7),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out7),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out6 )
  );
  LUT6 #(
    .INIT ( 64'h44F400F044440000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_137_o),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_139_o),
    .O(basesoc_sdram_bankmachine2_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_rhs_array_muxed911 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .O(rhs_array_muxed9)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In311  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In411  (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \_n4218<2>1  (
    .I0(bankmachine2_state_FSM_FFd2_979),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd1_978),
    .O(_n4218)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \_n4222<2>1  (
    .I0(bankmachine1_state_FSM_FFd2_976),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd1_975),
    .O(_n4222)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \_n4464<2>1  (
    .I0(bankmachine3_state_FSM_FFd2_982),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd1_981),
    .O(_n4464)
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd3_2765),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd1_2767),
    .I3(\multiplexer_state_FSM_FFd1-In1_4630 ),
    .I4(basesoc_sdram_twtrcon_ready_1672),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_sdram_max_time1<3>1  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1)
  );
  LUT5 #(
    .INIT ( 32'h5400F405 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid21 (
    .I0(bankmachine3_state_FSM_FFd1_981),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1663),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .I3(bankmachine3_state_FSM_FFd3_983),
    .I4(basesoc_sdram_cmd_valid_mmx_out4),
    .O(basesoc_sdram_bankmachine3_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  basesoc_sdram_choose_req_want_writes_inv1 (
    .I0(multiplexer_state_FSM_FFd3_2765),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd1_2767),
    .O(basesoc_sdram_choose_req_want_writes_inv)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  basesoc_sdram_choose_req_want_reads_inv1 (
    .I0(multiplexer_state_FSM_FFd3_2765),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd1_2767),
    .O(basesoc_sdram_choose_req_want_reads_inv)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>101  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out7),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out7),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out7),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out7),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out7 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200020002 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we111 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o),
    .I2(rhs_array_muxed32[10]),
    .I3(rhs_array_muxed32[9]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(\n0321<3>1 ),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_590_o1 (
    .I0(basesoc_uart_phy_sink_ready_650),
    .I1(basesoc_uart_phy_tx_busy_1642),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .O(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_590_o)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1158_o1  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1158_o )
  );
  LUT4 #(
    .INIT ( 16'h4555 ))
  \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT<0>1  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1163_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h7777777FFFFFFFFF ))
  \dna_cnt[6]_PWR_1_o_LessThan_1107_o11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[6]),
    .O(\dna_cnt[6]_PWR_1_o_LessThan_1107_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \dna_cnt[6]_GND_1_o_LessThan_1623_o21  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_GND_1_o_LessThan_1623_o )
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  Mcount_basesoc_uart_phy_rx_bitcount31 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(basesoc_uart_phy_rx_bitcount[2]),
    .I3(basesoc_uart_phy_rx_bitcount[0]),
    .I4(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount3)
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  Mcount_basesoc_uart_phy_rx_bitcount21 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[2]),
    .I2(basesoc_uart_phy_rx_bitcount[0]),
    .I3(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount2)
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  Mcount_basesoc_uart_phy_rx_bitcount11 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[0]),
    .I2(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount1)
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>31  (
    .I0(basesoc_uart_tx_fifo_produce[2]),
    .I1(basesoc_uart_tx_fifo_produce[3]),
    .I2(basesoc_uart_tx_fifo_produce[0]),
    .I3(basesoc_uart_tx_fifo_produce[1]),
    .O(\Result<3>3 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>31  (
    .I0(basesoc_uart_tx_fifo_produce[2]),
    .I1(basesoc_uart_tx_fifo_produce[0]),
    .I2(basesoc_uart_tx_fifo_produce[1]),
    .O(\Result<2>3 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>21  (
    .I0(basesoc_uart_rx_fifo_produce[2]),
    .I1(basesoc_uart_rx_fifo_produce[3]),
    .I2(basesoc_uart_rx_fifo_produce[0]),
    .I3(basesoc_uart_rx_fifo_produce[1]),
    .O(\Result<3>2 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>21  (
    .I0(basesoc_uart_rx_fifo_produce[2]),
    .I1(basesoc_uart_rx_fifo_produce[0]),
    .I2(basesoc_uart_rx_fifo_produce[1]),
    .O(\Result<2>2 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>61  (
    .I0(basesoc_uart_rx_fifo_consume[2]),
    .I1(basesoc_uart_rx_fifo_consume[3]),
    .I2(basesoc_uart_rx_fifo_consume[0]),
    .I3(basesoc_uart_rx_fifo_consume[1]),
    .O(\Result<3>6 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>61  (
    .I0(basesoc_uart_rx_fifo_consume[2]),
    .I1(basesoc_uart_rx_fifo_consume[0]),
    .I2(basesoc_uart_rx_fifo_consume[1]),
    .O(\Result<2>6 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>41  (
    .I0(basesoc_uart_tx_fifo_consume[2]),
    .I1(basesoc_uart_tx_fifo_consume[3]),
    .I2(basesoc_uart_tx_fifo_consume[0]),
    .I3(basesoc_uart_tx_fifo_consume[1]),
    .O(\Result<3>4 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>41  (
    .I0(basesoc_uart_tx_fifo_consume[2]),
    .I1(basesoc_uart_tx_fifo_consume[0]),
    .I2(basesoc_uart_tx_fifo_consume[1]),
    .O(\Result<2>4 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Result<5>21  (
    .I0(dna_cnt[5]),
    .I1(dna_cnt[2]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[4]),
    .I4(dna_cnt[0]),
    .I5(dna_cnt[1]),
    .O(\Result<5>2 )
  );
  LUT5 #(
    .INIT ( 32'h78F0F0F0 ))
  \Result<4>41  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[4]),
    .I3(dna_cnt[0]),
    .I4(dna_cnt[1]),
    .O(\Result<4>4 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>81  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[1]),
    .O(\Result<3>8 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>81  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .O(\Result<2>8 )
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \Result<3>141  (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_time0[3]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[1]),
    .O(\Result<3>14 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Result<2>221  (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_time0[0]),
    .I2(basesoc_sdram_time0[1]),
    .O(\Result<2>22 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Result<4>51  (
    .I0(basesoc_sdram_time0[4]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[3]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[1]),
    .O(\Result<4>5 )
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \Result<3>151  (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[3]),
    .I2(basesoc_sdram_time1[0]),
    .I3(basesoc_sdram_time1[1]),
    .O(\Result<3>15 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Result<2>231  (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[0]),
    .I2(basesoc_sdram_time1[1]),
    .O(\Result<2>23 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  GND_1_o_GND_1_o_MUX_367_o2 (
    .I0(basesoc_uart_phy_rx_bitcount[0]),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(xilinxmultiregimpl0_regs1_29),
    .I3(GND_1_o_GND_1_o_MUX_367_o1),
    .O(GND_1_o_GND_1_o_MUX_367_o)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  GND_1_o_GND_1_o_MUX_367_o11 (
    .I0(basesoc_uart_phy_uart_clk_rxen_717),
    .I1(basesoc_uart_phy_rx_bitcount[2]),
    .I2(basesoc_uart_phy_rx_busy_192),
    .I3(basesoc_uart_phy_rx_bitcount[1]),
    .O(GND_1_o_GND_1_o_MUX_367_o1)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1157_o1  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1157_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1156_o1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[3]),
    .I3(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1156_o )
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n5418_inv21 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(xilinxmultiregimpl0_regs1_29),
    .I2(basesoc_uart_phy_rx_r_135),
    .I3(basesoc_uart_phy_uart_clk_rxen_717),
    .O(_n5418_inv)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1311 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .O(array_muxed13[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13122 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out2 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out7 ),
    .O(array_muxed14[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13141 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out10 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out10 ),
    .O(array_muxed14[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13131 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out9 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out9 ),
    .O(array_muxed14[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131211 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out8 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out8 ),
    .O(array_muxed14[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1321 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .O(array_muxed13[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFBAAADFFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In311  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd3_2765),
    .I2(multiplexer_state_FSM_FFd1_2767),
    .I3(multiplexer_state_FSM_FFd2_2766),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open91 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out6)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open81 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out5)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open91 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out6)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131121 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out6 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out5 ),
    .O(array_muxed14[9])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open91 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out6)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open81 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out5)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open71 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out4)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open81 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out5)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux1311111 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out5 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out4 ),
    .O(array_muxed14[8])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open71 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out4)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open71 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out4)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open61 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out3)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open61 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out3)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131101 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out4 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out3 ),
    .O(array_muxed14[7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open61 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out3)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open51 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out2)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open51 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out2)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open51 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out2)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13191 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out3 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out2 ),
    .O(array_muxed14[6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open51 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out2)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open41 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out12)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open41 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out12)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open41 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out12)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13161 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out12 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out12 ),
    .O(array_muxed14[3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open41 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out12)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out1)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open31 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out11)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open31 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out11)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open31 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out11)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13151 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out11 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out11 ),
    .O(array_muxed14[2])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open31 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out11)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open2 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out1)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out1)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13181 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out1 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out1 ),
    .O(array_muxed14[5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out1)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13171 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out ),
    .O(array_muxed14[4])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open101 (
    .I0(basesoc_sdram_bankmachine3_auto_precharge),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out7)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open101 (
    .I0(basesoc_sdram_bankmachine1_auto_precharge),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out7)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open101 (
    .I0(basesoc_sdram_bankmachine2_auto_precharge),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out7)
  );
  LUT6 #(
    .INIT ( 64'h000201FC00000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In411  (
    .I0(multiplexer_state_FSM_FFd3_2765),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd1_2767),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine3_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4640 )
  );
  LUT6 #(
    .INIT ( 64'hFFFBAAADFFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In31  (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd3_2765),
    .I2(multiplexer_state_FSM_FFd1_2767),
    .I3(multiplexer_state_FSM_FFd2_2766),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131111 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out7 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out6 ),
    .O(array_muxed14[10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open101 (
    .I0(basesoc_sdram_bankmachine0_auto_precharge),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out7)
  );
  LUT5 #(
    .INIT ( 32'h00202020 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we111 (
    .I0(basesoc_port_cmd_ready4_4609),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(\n0574<3>1 ),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_uart_tx_trigger<4>1  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_level0[2]),
    .I2(basesoc_uart_tx_fifo_level0[3]),
    .I3(basesoc_uart_tx_fifo_level0[1]),
    .I4(basesoc_uart_tx_fifo_level0[0]),
    .O(basesoc_uart_tx_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0055<4>1  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_level0[2]),
    .I2(basesoc_uart_tx_fifo_level0[3]),
    .I3(basesoc_uart_tx_fifo_level0[1]),
    .I4(basesoc_uart_tx_fifo_level0[0]),
    .O(n0055)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_max_time0_inv1 (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[4]),
    .O(basesoc_sdram_max_time0_inv)
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12011 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N591),
    .I3(N527),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[0])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12111 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N601),
    .I3(N537),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1725),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[10])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13011 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N610),
    .I3(N546),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1716),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[19])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13111 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N592),
    .I3(N528),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[1])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13211 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N611),
    .I3(N547),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1715),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[20])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13311 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N612),
    .I3(N548),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1714),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[21])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13411 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N613),
    .I3(N549),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1713),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[22])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13511 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N614),
    .I3(N550),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1712),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[23])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13611 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N615),
    .I3(N551),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1711),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[24])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13711 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N616),
    .I3(N552),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1710),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[25])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13811 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N617),
    .I3(N553),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1709),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[26])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13911 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N618),
    .I3(N554),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1708),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[27])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12211 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N602),
    .I3(N538),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1724),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[11])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14011 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N619),
    .I3(N555),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1707),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[28])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14111 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N620),
    .I3(N556),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1706),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[29])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14211 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N593),
    .I3(N529),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[2])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14311 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N621),
    .I3(N557),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1705),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[30])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14411 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N622),
    .I3(N558),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1704),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[31])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15211 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N719),
    .I3(N655),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[0])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16311 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N720),
    .I3(N656),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[1])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17411 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N721),
    .I3(N657),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[2])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17711 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N722),
    .I3(N658),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[3])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17811 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N723),
    .I3(N659),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[4])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12311 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N603),
    .I3(N539),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1723),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[12])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17911 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N724),
    .I3(N660),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[5])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18011 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N725),
    .I3(N661),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[6])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18111 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N726),
    .I3(N662),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[7])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14511 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N594),
    .I3(N530),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[3])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18211 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N727),
    .I3(N663),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1767),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[8])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18311 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N728),
    .I3(N664),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1766),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[9])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15311 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N729),
    .I3(N665),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1765),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[10])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15411 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N730),
    .I3(N666),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1764),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[11])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15511 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N731),
    .I3(N667),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1763),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[12])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15611 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N732),
    .I3(N668),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1762),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[13])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12411 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N604),
    .I3(N540),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1722),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[13])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15711 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N733),
    .I3(N669),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1761),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[14])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15811 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N734),
    .I3(N670),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1760),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[15])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15911 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N735),
    .I3(N671),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1759),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[16])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16011 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N736),
    .I3(N672),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1758),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[17])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14611 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N595),
    .I3(N531),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[4])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16111 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N737),
    .I3(N673),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1757),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[18])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16211 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N738),
    .I3(N674),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1756),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[19])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16411 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N739),
    .I3(N675),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1755),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[20])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16511 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N740),
    .I3(N676),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1754),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[21])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16611 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N741),
    .I3(N677),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1753),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[22])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12511 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N605),
    .I3(N541),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1721),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[14])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16711 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N742),
    .I3(N678),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1752),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[23])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16811 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N743),
    .I3(N679),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1751),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[24])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16911 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N744),
    .I3(N680),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1750),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[25])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17011 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N745),
    .I3(N681),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1749),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[26])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17111 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N746),
    .I3(N682),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1748),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[27])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14711 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N596),
    .I3(N532),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[5])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17211 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N747),
    .I3(N683),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1747),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[28])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17311 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N748),
    .I3(N684),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1746),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[29])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17511 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N749),
    .I3(N685),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1745),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[30])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17611 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N750),
    .I3(N686),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1744),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[31])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12611 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N606),
    .I3(N542),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1720),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[15])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14811 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N597),
    .I3(N533),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[6])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14911 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N598),
    .I3(N534),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[7])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15011 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N599),
    .I3(N535),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1727),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[8])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15111 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N600),
    .I3(N536),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1726),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[9])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12711 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N607),
    .I3(N543),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1719),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[16])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12811 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N608),
    .I3(N544),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1718),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[17])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12911 (
    .I0(mux12011_4603),
    .I1(inst_LPM_FF_1_3764),
    .I2(N609),
    .I3(N545),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1717),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[18])
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1365),
    .I1(basesoc_sdram_bankmachine3_row_opened_1662),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364),
    .I3(_n4138),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1279),
    .I1(basesoc_sdram_bankmachine1_row_opened_1658),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278),
    .I3(_n4210),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1365),
    .I1(basesoc_sdram_bankmachine3_row_opened_1662),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364),
    .I3(_n4138),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364),
    .I1(basesoc_sdram_bankmachine3_row_opened_1662),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(_n4138),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000800000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o61 (
    .I0(basesoc_sdram_bankmachine3_row_opened_1662),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364),
    .I2(_n4138),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(basesoc_sdram_cmd_valid),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o6)
  );
  LUT6 #(
    .INIT ( 64'h3333B33333333333 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine1_row_opened_1658),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278),
    .I2(_n4210),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4(basesoc_sdram_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1279),
    .I1(basesoc_sdram_bankmachine1_row_opened_1658),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278),
    .I3(_n4210),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1236),
    .I1(basesoc_sdram_bankmachine0_row_opened_1656),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .I3(_n4145),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1322),
    .I1(basesoc_sdram_bankmachine2_row_opened_1660),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1321),
    .I3(_n4129),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1321),
    .I1(basesoc_sdram_bankmachine2_row_hit),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_row_opened_1660),
    .I4(_n4129),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o21 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1322),
    .I1(basesoc_sdram_bankmachine2_row_opened_1660),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1321),
    .I3(_n4129),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1144_OUT41  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1133_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1139_o ),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[2]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \Madd_spiflash_counter[8]_GND_1_o_add_1140_OUT_cy<5>11  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[0]),
    .O(\Madd_spiflash_counter[8]_GND_1_o_add_1140_OUT_cy<5> )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \spiflash_counter[8]_PWR_1_o_equal_1136_o<8>1  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[8]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[2]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1133_o<8>1_4599 ),
    .O(\spiflash_counter[8]_PWR_1_o_equal_1136_o )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \spiflash_counter[8]_GND_1_o_equal_1134_o<8>1  (
    .I0(spiflash_counter[8]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[5]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1133_o<8>1_4599 ),
    .O(\spiflash_counter[8]_GND_1_o_equal_1134_o )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \spiflash_counter[8]_GND_1_o_equal_1133_o<8>1  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1133_o<8>1_4599 ),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[8]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[2]),
    .O(\spiflash_counter[8]_GND_1_o_equal_1133_o )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT111  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(leds_storage_full[5]),
    .I5(xilinxmultiregimpl1_regs1[5]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT121  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(leds_storage_full[6]),
    .I5(xilinxmultiregimpl1_regs1[6]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT131  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(leds_storage_full[7]),
    .I5(xilinxmultiregimpl1_regs1[7]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_bitbang_en0_re1 (
    .I0(basesoc_interface_we_968),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4457 ),
    .O(basesoc_csrbankarray_csrbank4_bitbang_en0_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \spiflash_counter[8]_PWR_1_o_equal_1137_o<8>1  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[8]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1133_o<8>1_4599 ),
    .O(\spiflash_counter[8]_PWR_1_o_equal_1137_o )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \spiflash_counter[8]_PWR_1_o_equal_1139_o<8>1  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[8]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1133_o<8>1_4599 ),
    .O(\spiflash_counter[8]_PWR_1_o_equal_1139_o )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_348_o11  (
    .I0(basesoc_uart_phy_tx_reg[0]),
    .I1(basesoc_uart_phy_tx_bitcount[3]),
    .I2(basesoc_uart_phy_tx_bitcount[1]),
    .I3(basesoc_uart_phy_tx_bitcount[2]),
    .O(\basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_348_o )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank6_ev_enable0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(basesoc_interface_we_968),
    .O(basesoc_csrbankarray_csrbank6_ev_enable0_re)
  );
  LUT5 #(
    .INIT ( 32'h01101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1144_OUT81  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1133_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1139_o ),
    .I2(spiflash_counter[7]),
    .I3(\Madd_spiflash_counter[8]_GND_1_o_add_1140_OUT_cy<5> ),
    .I4(spiflash_counter[6]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1144_OUT91  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1133_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1139_o ),
    .I2(spiflash_counter[8]),
    .I3(\Madd_spiflash_counter[8]_GND_1_o_add_1140_OUT_cy<5> ),
    .I4(spiflash_counter[6]),
    .I5(spiflash_counter[7]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \basesoc_csrbankarray_csrbank0_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank0_sel)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[12] ),
    .O(basesoc_csrbankarray_csrbank2_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\basesoc_interface_adr[11] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \basesoc_csrbankarray_csrbank5_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank5_sel)
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<3>11  (
    .I0(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_590_o),
    .I1(basesoc_uart_phy_tx_bitcount[3]),
    .I2(basesoc_uart_phy_tx_bitcount[0]),
    .I3(basesoc_uart_phy_tx_bitcount[1]),
    .I4(basesoc_uart_phy_tx_bitcount[2]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_bitbang0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_968),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4457 ),
    .O(basesoc_csrbankarray_csrbank4_bitbang0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_storage_full[3]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4457 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_storage_full[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4457 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_storage_full[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4457 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFDFFA8AA ))
  \refresher_state_FSM_FFd2-In1  (
    .I0(refresher_state_FSM_FFd2_969),
    .I1(multiplexer_state_FSM_FFd3_2765),
    .I2(multiplexer_state_FSM_FFd1_2767),
    .I3(multiplexer_state_FSM_FFd2_2766),
    .I4(basesoc_sdram_timer_done),
    .I5(refresher_state_FSM_FFd1_970),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_generator_done_848),
    .I1(refresher_state_FSM_FFd1_970),
    .I2(multiplexer_state_FSM_FFd2_2766),
    .I3(multiplexer_state_FSM_FFd3_2765),
    .I4(multiplexer_state_FSM_FFd1_2767),
    .I5(refresher_state_FSM_FFd2_969),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h0000000000004000 ))
  \_n6863<5>1  (
    .I0(basesoc_interface_adr_5_1_8771),
    .I1(basesoc_interface_adr_4_1_8770),
    .I2(basesoc_interface_adr_3_1_8769),
    .I3(basesoc_interface_adr_2_1_8768),
    .I4(basesoc_interface_adr_1_1_8767),
    .I5(basesoc_interface_adr_0_1_8766),
    .O(_n6863)
  );
  LUT6 #(
    .INIT ( 64'h0000000000001000 ))
  \_n6815<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6815)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_interface_we_968),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_uart_rx_clear1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_968),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_dat_w[1]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_uart_rx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_uart_tx_clear1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_968),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_dat_w[0]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_uart_tx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess0_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[0]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_968),
    .O(eventsourceprocess0_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess4_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[4]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_968),
    .O(eventsourceprocess4_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess3_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[3]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_968),
    .O(eventsourceprocess3_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess2_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[2]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_968),
    .O(eventsourceprocess2_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess1_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[1]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_968),
    .O(eventsourceprocess1_clear)
  );
  LUT5 #(
    .INIT ( 32'hBAAAAAAA ))
  sys_rst_basesoc_lm32_reset_OR_508_o1 (
    .I0(sys_rst),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(basesoc_interface_we_968),
    .O(sys_rst_basesoc_lm32_reset_OR_508_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank1_scratch0_re1 (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_interface_we_968),
    .O(basesoc_csrbankarray_csrbank1_scratch0_re)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  litedramwishbone2native_state_basesoc_port_cmd_payload_we1 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(cache_state_FSM_FFd3_3769),
    .I2(cache_state_FSM_FFd2_3770),
    .O(basesoc_port_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h80888088FFFF8088 ))
  \litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(basesoc_port_cmd_ready),
    .I1(litedramwishbone2native_state_FSM_FFd3_2103),
    .I2(cache_state_FSM_FFd3_3769),
    .I3(cache_state_FSM_FFd2_3770),
    .I4(litedramwishbone2native_state_FSM_FFd2_2101),
    .I5(new_master_rdata_valid5_885),
    .O(\litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h4444F44444444444 ))
  \litedramwishbone2native_state_FSM_FFd1-In1  (
    .I0(new_master_wdata_ready_880),
    .I1(litedramwishbone2native_state_FSM_FFd1_2102),
    .I2(cache_state_FSM_FFd2_3770),
    .I3(litedramwishbone2native_state_FSM_FFd3_2103),
    .I4(cache_state_FSM_FFd3_3769),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFF2022 ))
  \litedramwishbone2native_state_FSM_FFd4-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3775),
    .I1(cache_state_FSM_FFd1_988),
    .I2(cache_state_FSM_FFd3_3769),
    .I3(cache_state_FSM_FFd2_3770),
    .I4(basesoc_ack),
    .O(\litedramwishbone2native_state_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFFF88A8 ))
  \litedramwishbone2native_state_FSM_FFd3-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3775),
    .I1(cache_state_FSM_FFd1_988),
    .I2(cache_state_FSM_FFd2_3770),
    .I3(cache_state_FSM_FFd3_3769),
    .I4(litedramwishbone2native_state_FSM_FFd3_2103),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine2_req_lock1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1321),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine2_req_lock)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n5525_inv1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1_8764),
    .O(_n5525_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  \_n6869<5>1  (
    .I0(basesoc_interface_adr_5_1_8771),
    .I1(basesoc_interface_adr_4_1_8770),
    .I2(basesoc_interface_adr_3_1_8769),
    .I3(basesoc_interface_adr_2_1_8768),
    .I4(basesoc_interface_adr_1_1_8767),
    .I5(basesoc_interface_adr_0_1_8766),
    .O(_n6869)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n68211 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n6821)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \_n6809<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6809)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \_n6857<5>1  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n6857)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n5498_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1657),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .O(_n5498_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n5514_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1659),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .O(_n5514_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n5530_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1661),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .O(_n5530_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n5546_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1663),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .O(_n5546_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2)
  );
  LUT6 #(
    .INIT ( 64'h46666666AAAAAAAA ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1144_OUT31  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[8]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1133_o<8>1_4599 ),
    .I5(spiflash_counter[0]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT91  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [17]),
    .I4(\lm32_cpu/operand_m [17]),
    .I5(\lm32_cpu/instruction_unit/pc_m [17]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT81  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [16]),
    .I4(\lm32_cpu/operand_m [16]),
    .I5(\lm32_cpu/instruction_unit/pc_m [16]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT71  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [15]),
    .I4(\lm32_cpu/operand_m [15]),
    .I5(\lm32_cpu/instruction_unit/pc_m [15]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT61  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [14]),
    .I4(\lm32_cpu/operand_m [14]),
    .I5(\lm32_cpu/instruction_unit/pc_m [14]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT51  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [13]),
    .I4(\lm32_cpu/operand_m [13]),
    .I5(\lm32_cpu/instruction_unit/pc_m [13]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT41  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [12]),
    .I4(\lm32_cpu/operand_m [12]),
    .I5(\lm32_cpu/instruction_unit/pc_m [12]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT321  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [9]),
    .I4(\lm32_cpu/operand_m [9]),
    .I5(\lm32_cpu/instruction_unit/pc_m [9]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT311  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [8]),
    .I4(\lm32_cpu/operand_m [8]),
    .I5(\lm32_cpu/instruction_unit/pc_m [8]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT31  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [11]),
    .I4(\lm32_cpu/operand_m [11]),
    .I5(\lm32_cpu/instruction_unit/pc_m [11]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT301  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [7]),
    .I4(\lm32_cpu/operand_m [7]),
    .I5(\lm32_cpu/instruction_unit/pc_m [7]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT291  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [6]),
    .I4(\lm32_cpu/operand_m [6]),
    .I5(\lm32_cpu/instruction_unit/pc_m [6]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT281  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [5]),
    .I4(\lm32_cpu/operand_m [5]),
    .I5(\lm32_cpu/instruction_unit/pc_m [5]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT271  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [4]),
    .I4(\lm32_cpu/operand_m [4]),
    .I5(\lm32_cpu/instruction_unit/pc_m [4]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT251  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [31]),
    .I4(\lm32_cpu/operand_m [31]),
    .I5(\lm32_cpu/instruction_unit/pc_m [31]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT241  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [30]),
    .I4(\lm32_cpu/operand_m [30]),
    .I5(\lm32_cpu/instruction_unit/pc_m [30]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT261  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [3]),
    .I4(\lm32_cpu/operand_m [3]),
    .I5(\lm32_cpu/instruction_unit/pc_m [3]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT221  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [29]),
    .I4(\lm32_cpu/operand_m [29]),
    .I5(\lm32_cpu/instruction_unit/pc_m [29]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT211  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [28]),
    .I4(\lm32_cpu/operand_m [28]),
    .I5(\lm32_cpu/instruction_unit/pc_m [28]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT201  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [27]),
    .I4(\lm32_cpu/operand_m [27]),
    .I5(\lm32_cpu/instruction_unit/pc_m [27]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT21  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [10]),
    .I4(\lm32_cpu/operand_m [10]),
    .I5(\lm32_cpu/instruction_unit/pc_m [10]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT191  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [26]),
    .I4(\lm32_cpu/operand_m [26]),
    .I5(\lm32_cpu/instruction_unit/pc_m [26]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT181  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [25]),
    .I4(\lm32_cpu/operand_m [25]),
    .I5(\lm32_cpu/instruction_unit/pc_m [25]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT171  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [24]),
    .I4(\lm32_cpu/operand_m [24]),
    .I5(\lm32_cpu/instruction_unit/pc_m [24]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT161  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [23]),
    .I4(\lm32_cpu/operand_m [23]),
    .I5(\lm32_cpu/instruction_unit/pc_m [23]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT151  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [22]),
    .I4(\lm32_cpu/operand_m [22]),
    .I5(\lm32_cpu/instruction_unit/pc_m [22]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT141  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [21]),
    .I4(\lm32_cpu/operand_m [21]),
    .I5(\lm32_cpu/instruction_unit/pc_m [21]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT131  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [20]),
    .I4(\lm32_cpu/operand_m [20]),
    .I5(\lm32_cpu/instruction_unit/pc_m [20]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT231  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [2]),
    .I4(\lm32_cpu/operand_m [2]),
    .I5(\lm32_cpu/instruction_unit/pc_m [2]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT111  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [19]),
    .I4(\lm32_cpu/operand_m [19]),
    .I5(\lm32_cpu/instruction_unit/pc_m [19]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT121  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/operand_m [1]),
    .I4(\lm32_cpu/shifter_result_m [1]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT101  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/shifter_result_m [18]),
    .I4(\lm32_cpu/operand_m [18]),
    .I5(\lm32_cpu/instruction_unit/pc_m [18]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \lm32_cpu/Mmux_x_result2621  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .O(\lm32_cpu/Mmux_x_result262 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \lm32_cpu/Mmux_x_result1131  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .O(\lm32_cpu/Mmux_x_result113 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \lm32_cpu/store_q_m1  (
    .I0(\lm32_cpu/valid_m_5708 ),
    .I1(\lm32_cpu/exception_m_5480 ),
    .I2(\lm32_cpu/store_m_5478 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .O(\lm32_cpu/store_q_m )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \lm32_cpu/load_q_m1  (
    .I0(\lm32_cpu/valid_m_5708 ),
    .I1(\lm32_cpu/exception_m_5480 ),
    .I2(\lm32_cpu/load_m_5479 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .O(\lm32_cpu/load_q_m )
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT241  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/mc_arithmetic/divide_by_zero_x_5809 ),
    .I2(\lm32_cpu/interrupt_exception ),
    .I3(\lm32_cpu/branch_target_x [5]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF040404 ))
  \lm32_cpu/exception_x1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/interrupt_exception ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/valid_x_5709 ),
    .I4(\lm32_cpu/scall_x_5553 ),
    .I5(\lm32_cpu/mc_arithmetic/divide_by_zero_x_5809 ),
    .O(\lm32_cpu/exception_x )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT251  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/mc_arithmetic/divide_by_zero_x_5809 ),
    .I2(\lm32_cpu/branch_target_x [6]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \lm32_cpu/write_enable_q_x1  (
    .I0(\lm32_cpu/valid_x_5709 ),
    .I1(\lm32_cpu/write_enable_x_5572 ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I3(\lm32_cpu/stall_m4_8725 ),
    .O(\lm32_cpu/write_enable_q_x )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT261  (
    .I0(\lm32_cpu/branch_target_x [7]),
    .I1(\lm32_cpu/exception_x ),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT110  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [2]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT24  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [12]),
    .I2(\lm32_cpu/eba [12]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT31  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [13]),
    .I2(\lm32_cpu/eba [13]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT41  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [14]),
    .I2(\lm32_cpu/eba [14]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT51  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [15]),
    .I2(\lm32_cpu/eba [15]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT61  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [16]),
    .I2(\lm32_cpu/eba [16]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT71  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [17]),
    .I2(\lm32_cpu/eba [17]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT81  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [18]),
    .I2(\lm32_cpu/eba [18]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT91  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [19]),
    .I2(\lm32_cpu/eba [19]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT101  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [20]),
    .I2(\lm32_cpu/eba [20]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT111  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [21]),
    .I2(\lm32_cpu/eba [21]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT121  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [3]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT131  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [22]),
    .I2(\lm32_cpu/eba [22]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT141  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [23]),
    .I2(\lm32_cpu/eba [23]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT151  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [24]),
    .I2(\lm32_cpu/eba [24]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT161  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [25]),
    .I2(\lm32_cpu/eba [25]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT171  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [26]),
    .I2(\lm32_cpu/eba [26]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT181  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [27]),
    .I2(\lm32_cpu/eba [27]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT191  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [28]),
    .I2(\lm32_cpu/eba [28]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT201  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [29]),
    .I2(\lm32_cpu/eba [29]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT211  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [30]),
    .I2(\lm32_cpu/eba [30]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT221  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [31]),
    .I2(\lm32_cpu/eba [31]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT231  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [4]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT271  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [8]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT281  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [9]),
    .I2(\lm32_cpu/eba [9]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT291  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [10]),
    .I2(\lm32_cpu/eba [10]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT301  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [11]),
    .I2(\lm32_cpu/eba [11]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \lm32_cpu/Mmux_branch_predict_taken_d11  (
    .I0(\lm32_cpu/bi_unconditional ),
    .I1(\lm32_cpu/bi_conditional ),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .O(\lm32_cpu/branch_predict_taken_d )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/Mmux_GND_3_o_valid_m_MUX_1650_o11  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/valid_m_5708 ),
    .O(\lm32_cpu/GND_3_o_valid_m_MUX_1650_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result11  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [0]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [0]),
    .O(\lm32_cpu/adder_result_x[0] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result21  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [10]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [10]),
    .O(\lm32_cpu/adder_result_x[10] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result33  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [11]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [11]),
    .O(\lm32_cpu/adder_result_x[11] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result121  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .O(\lm32_cpu/adder_result_x[1] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result231  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [2]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [2]),
    .O(\lm32_cpu/adder_result_x[2] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result251  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .O(\lm32_cpu/adder_result_x[31] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result261  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [3]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [3]),
    .O(\lm32_cpu/adder_result_x[3] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result271  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [4]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [4]),
    .O(\lm32_cpu/adder_result_x[4] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result281  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [5]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [5]),
    .O(\lm32_cpu/adder_result_x[5] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result291  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [6]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [6]),
    .O(\lm32_cpu/adder_result_x[6] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result301  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [7]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [7]),
    .O(\lm32_cpu/adder_result_x[7] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result311  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [8]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [8]),
    .O(\lm32_cpu/adder_result_x[8] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result321  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [9]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [9]),
    .O(\lm32_cpu/adder_result_x[9] )
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1110  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [0]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [0]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [0])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1210  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [10]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [10]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [10])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_133  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [11]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [11])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_141  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [12]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [12])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_151  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [13]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [13])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_161  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [14]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [14])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_171  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [15])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_181  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [0]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [16]),
    .O(\lm32_cpu/d_result_1 [16])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_191  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [1]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [17]),
    .O(\lm32_cpu/d_result_1 [17])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1101  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [18]),
    .O(\lm32_cpu/d_result_1 [18])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1111  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [3]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [19]),
    .O(\lm32_cpu/d_result_1 [19])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1121  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [1]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1131  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [4]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [20]),
    .O(\lm32_cpu/d_result_1 [20])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1141  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [5]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [21]),
    .O(\lm32_cpu/d_result_1 [21])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1151  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [6]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [22]),
    .O(\lm32_cpu/d_result_1 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1161  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [7]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [23]),
    .O(\lm32_cpu/d_result_1 [23])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1171  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [8]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [24]),
    .O(\lm32_cpu/d_result_1 [24])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1181  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [9]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [25]),
    .O(\lm32_cpu/d_result_1 [25])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1191  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [10]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [26]),
    .O(\lm32_cpu/d_result_1 [26])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1201  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [27]),
    .O(\lm32_cpu/d_result_1 [27])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1211  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [28]),
    .O(\lm32_cpu/d_result_1 [28])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1221  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [29]),
    .O(\lm32_cpu/d_result_1 [29])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1231  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [2]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1241  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [30]),
    .O(\lm32_cpu/d_result_1 [30])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1251  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7564 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [31]),
    .O(\lm32_cpu/d_result_1 [31])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1261  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [3]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [3]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [3])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1271  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [4]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [4]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [4])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1281  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [5]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [5]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [5])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1291  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [6]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [6]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [6])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1301  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [7]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [7]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [7])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1311  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [8]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [8]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [8])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1321  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [9]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [9]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_11_o_mux_243_OUT11  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [0]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_11_o_mux_243_OUT21  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [1]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_11_o_mux_243_OUT31  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [2]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_11_o_mux_243_OUT41  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [3]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_11_o_mux_243_OUT51  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [4]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_w_result_sel_mul_x_GND_3_o_MUX_1682_o11  (
    .I0(\lm32_cpu/w_result_sel_mul_m_BRB0_8656 ),
    .I1(\lm32_cpu/w_result_sel_mul_m_BRB1_8657 ),
    .O(\lm32_cpu/w_result_sel_mul_m )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_w_result_sel_load_x_GND_3_o_MUX_1681_o11  (
    .I0(\lm32_cpu/w_result_sel_mul_m_BRB0_8656 ),
    .I1(\lm32_cpu/w_result_sel_load_m_BRB1_8658 ),
    .O(\lm32_cpu/w_result_sel_load_m )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20000000 ))
  \lm32_cpu/_n0657_inv1  (
    .I0(\lm32_cpu/csr_write_enable_k_q_x ),
    .I1(\lm32_cpu/stall_x ),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(sys_rst_basesoc_lm32_reset_OR_508_o),
    .O(\lm32_cpu/_n0657_inv )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/csr_x[2]_PWR_11_o_equal_186_o<2>1  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/csr_x [2]),
    .O(\lm32_cpu/csr_x[2]_PWR_11_o_equal_186_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/branch_predict_d1  (
    .I0(\lm32_cpu/branch_predict_x_BRB0_8659 ),
    .I1(\lm32_cpu/branch_predict_x_BRB1_8660 ),
    .O(\lm32_cpu/branch_predict_x )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/branch_mispredict_taken_m1  (
    .I0(\lm32_cpu/branch_predict_taken_m_5481 ),
    .I1(\lm32_cpu/condition_met_m_5472 ),
    .I2(\lm32_cpu/branch_predict_m_5482 ),
    .O(\lm32_cpu/branch_mispredict_taken_m )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/reg_write_enable_q_w1  (
    .I0(\lm32_cpu/valid_w_5775 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/write_enable_w_5735 ),
    .O(\lm32_cpu/reg_write_enable_q_w )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/exception_q_w1  (
    .I0(\lm32_cpu/exception_w_5734 ),
    .I1(\lm32_cpu/valid_w_5775 ),
    .O(\lm32_cpu/exception_q_w )
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \lm32_cpu/kill_x1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I2(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/kill_x )
  );
  LUT5 #(
    .INIT ( 32'hCCCCCEEE ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT1031  (
    .I0(\lm32_cpu/instruction_unit/icache/restart_request_5911 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5907 ),
    .I2(\lm32_cpu/valid_d_5710 ),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/branch_taken_m_5006 ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 )
  );
  LUT5 #(
    .INIT ( 32'h00000111 ))
  \lm32_cpu/instruction_unit/mux10151  (
    .I0(\lm32_cpu/instruction_unit/icache/restart_request_5911 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5907 ),
    .I2(\lm32_cpu/valid_d_5710 ),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/branch_taken_m_5006 ),
    .O(\lm32_cpu/instruction_unit/mux1015 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux59111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/pc_w [11]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux57111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/pc_w [9]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux56111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/pc_w [8]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux58111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/pc_w [10]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux55111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/pc_w [7]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux54111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/pc_w [6]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux53111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/pc_w [5]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux52111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/pc_w [4]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux50111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I2(\lm32_cpu/instruction_unit/pc_w [30]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux49111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I2(\lm32_cpu/instruction_unit/pc_w [29]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux51111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I2(\lm32_cpu/instruction_unit/pc_w [31]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux47111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I2(\lm32_cpu/instruction_unit/pc_w [27]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux46111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I2(\lm32_cpu/instruction_unit/pc_w [26]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux48111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I2(\lm32_cpu/instruction_unit/pc_w [28]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux44111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I2(\lm32_cpu/instruction_unit/pc_w [24]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux43111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I2(\lm32_cpu/instruction_unit/pc_w [23]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux45111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I2(\lm32_cpu/instruction_unit/pc_w [25]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux42111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I2(\lm32_cpu/instruction_unit/pc_w [22]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux41111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [3]),
    .I2(\lm32_cpu/instruction_unit/pc_w [3]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux40111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I2(\lm32_cpu/instruction_unit/pc_w [21]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux39111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I2(\lm32_cpu/instruction_unit/pc_w [20]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux37111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I2(\lm32_cpu/instruction_unit/pc_w [18]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux36111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I2(\lm32_cpu/instruction_unit/pc_w [17]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux38111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I2(\lm32_cpu/instruction_unit/pc_w [19]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux34111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I2(\lm32_cpu/instruction_unit/pc_w [15]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux33111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I2(\lm32_cpu/instruction_unit/pc_w [14]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux35111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I2(\lm32_cpu/instruction_unit/pc_w [16]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux31111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I2(\lm32_cpu/instruction_unit/pc_w [12]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux30111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [2]),
    .I2(\lm32_cpu/instruction_unit/pc_w [2]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux32111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I2(\lm32_cpu/instruction_unit/pc_w [13]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT23  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT33  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT41  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT51  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT61  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT71  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT81  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [16]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT91  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [17]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT101  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [18]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT111  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [19]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT131  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [20]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT141  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [21]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT151  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [22]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT161  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [23]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT171  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT181  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT191  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [26]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT201  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT211  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT221  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT241  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT251  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT271  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT281  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT291  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT301  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT311  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT321  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \lm32_cpu/instruction_unit/icache_read_enable_f1  (
    .I0(\lm32_cpu/valid_f_5470 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5907 ),
    .I2(\lm32_cpu/kill_f ),
    .O(\lm32_cpu/instruction_unit/icache_read_enable_f )
  );
  LUT6 #(
    .INIT ( 64'h8AFF8AAA8AAA8AAA ))
  \lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o1  (
    .I0(\lm32_cpu/instruction_unit/icache/restart_request_5911 ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ),
    .I5(\lm32_cpu/instruction_unit/icache_refill_ready_6285 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o )
  );
  LUT6 #(
    .INIT ( 64'h12AA12AA12AA9AAA ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0>1  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I2(\lm32_cpu/instruction_unit/icache_refill_ready_6285 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I4(\lm32_cpu/instruction_unit/icache/miss ),
    .I5(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2211  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_offset [3]),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 )
  );
  LUT4 #(
    .INIT ( 16'h74FC ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In11  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o ),
    .I3(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00001300 ))
  \lm32_cpu/instruction_unit/icache/miss1  (
    .I0(\lm32_cpu/valid_d_5710 ),
    .I1(\lm32_cpu/instruction_unit/icache/way_match ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache_read_enable_f ),
    .I4(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/instruction_unit/icache/miss )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst110  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [0]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst210  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [10]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst33  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [11]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst41  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [12]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst51  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [13]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst61  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [14]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst71  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [15]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst81  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [16]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst91  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [17]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst101  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [18]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst111  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [19]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst121  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [1]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst131  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [20]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst141  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [21]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst151  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [22]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst161  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [23]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst171  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [24]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst181  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [25]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst191  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [26]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst201  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [27]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst211  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [28]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst221  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [29]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst231  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [2]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst241  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [30]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst251  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [31]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst261  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [3]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst271  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [4]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst281  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [5]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst291  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [6]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst301  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [7]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst311  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [8]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst321  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [9]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address11  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address21  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address31  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address41  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address51  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address61  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address71  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address81  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/instruction_unit/icache/refill_request1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .O(\lm32_cpu/icache_refill_request )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_336_o1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I1(\lm32_cpu/instruction_unit/icache_refill_ready_6285 ),
    .O(\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_336_o )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [11]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [10]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [9]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [8]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [7]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [6]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [5]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [4]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [3]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [2]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4044 ))
  \lm32_cpu/load_store_unit/_n0361_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_690_o ),
    .I2(\lm32_cpu/stall_m ),
    .I3(\lm32_cpu/store_q_m ),
    .I4(\lm32_cpu/exception_m_5480 ),
    .I5(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .O(\lm32_cpu/load_store_unit/_n0361_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \lm32_cpu/load_store_unit/_n0408<0>1  (
    .I0(\lm32_cpu/load_store_unit/sign_extend_w_6673 ),
    .I1(\lm32_cpu/load_store_unit/data_w [23]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/size_w [1]),
    .I5(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/_n0408 [0])
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \lm32_cpu/load_store_unit/_n0404<0>1  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_6673 ),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [7]),
    .I4(\lm32_cpu/operand_w [1]),
    .I5(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/_n0404 [0])
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \lm32_cpu/load_store_unit/_n0414<0>1  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/sign_extend_w_6673 ),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [31]),
    .O(\lm32_cpu/load_store_unit/_n0414 [0])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x81  (
    .I0(\lm32_cpu/store_operand_x [0]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [16]),
    .O(\lm32_cpu/load_store_unit/store_data_x [16])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x91  (
    .I0(\lm32_cpu/store_operand_x [1]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [17]),
    .O(\lm32_cpu/load_store_unit/store_data_x [17])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x101  (
    .I0(\lm32_cpu/store_operand_x [2]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [18]),
    .O(\lm32_cpu/load_store_unit/store_data_x [18])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x111  (
    .I0(\lm32_cpu/store_operand_x [3]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [19]),
    .O(\lm32_cpu/load_store_unit/store_data_x [19])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x131  (
    .I0(\lm32_cpu/store_operand_x [4]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [20]),
    .O(\lm32_cpu/load_store_unit/store_data_x [20])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x141  (
    .I0(\lm32_cpu/store_operand_x [5]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [21]),
    .O(\lm32_cpu/load_store_unit/store_data_x [21])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x151  (
    .I0(\lm32_cpu/store_operand_x [6]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [22]),
    .O(\lm32_cpu/load_store_unit/store_data_x [22])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x161  (
    .I0(\lm32_cpu/store_operand_x [7]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [23]),
    .O(\lm32_cpu/load_store_unit/store_data_x [23])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_687_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refilling_5906 ),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_687_o )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32111  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .I3(\lm32_cpu/operand_m [10]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321210  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .I3(\lm32_cpu/operand_m [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32132  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [12]),
    .I3(\lm32_cpu/operand_m [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32141  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [13]),
    .I3(\lm32_cpu/operand_m [13]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32151  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [14]),
    .I3(\lm32_cpu/operand_m [14]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32161  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [15]),
    .I3(\lm32_cpu/operand_m [15]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32171  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [16]),
    .I3(\lm32_cpu/operand_m [16]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [16]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32181  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [17]),
    .I3(\lm32_cpu/operand_m [17]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [17]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux32191  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [18]),
    .I3(\lm32_cpu/operand_m [18]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [18]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321101  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [19]),
    .I3(\lm32_cpu/operand_m [19]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [19]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321121  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [20]),
    .I3(\lm32_cpu/operand_m [20]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [20]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321131  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [21]),
    .I3(\lm32_cpu/operand_m [21]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [21]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321141  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [22]),
    .I3(\lm32_cpu/operand_m [22]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [22]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321151  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [23]),
    .I3(\lm32_cpu/operand_m [23]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [23]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321161  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [24]),
    .I3(\lm32_cpu/operand_m [24]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321171  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [25]),
    .I3(\lm32_cpu/operand_m [25]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321181  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [26]),
    .I3(\lm32_cpu/operand_m [26]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [26]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321191  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [27]),
    .I3(\lm32_cpu/operand_m [27]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321201  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [28]),
    .I3(\lm32_cpu/operand_m [28]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321211  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [29]),
    .I3(\lm32_cpu/operand_m [29]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321231  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [30]),
    .I3(\lm32_cpu/operand_m [30]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321241  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [31]),
    .I3(\lm32_cpu/operand_m [31]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321261  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .I3(\lm32_cpu/operand_m [4]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321271  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .I3(\lm32_cpu/operand_m [5]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321281  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .I3(\lm32_cpu/operand_m [6]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321291  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .I3(\lm32_cpu/operand_m [7]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321301  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .I3(\lm32_cpu/operand_m [8]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/load_store_unit/mux321311  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .I3(\lm32_cpu/operand_m [9]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x171  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [8]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [24]),
    .I4(\lm32_cpu/store_operand_x [0]),
    .O(\lm32_cpu/load_store_unit/store_data_x [24])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x181  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [9]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [25]),
    .I4(\lm32_cpu/store_operand_x [1]),
    .O(\lm32_cpu/load_store_unit/store_data_x [25])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x191  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [10]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [26]),
    .I4(\lm32_cpu/store_operand_x [2]),
    .O(\lm32_cpu/load_store_unit/store_data_x [26])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x201  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [11]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [27]),
    .I4(\lm32_cpu/store_operand_x [3]),
    .O(\lm32_cpu/load_store_unit/store_data_x [27])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x211  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [12]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [28]),
    .I4(\lm32_cpu/store_operand_x [4]),
    .O(\lm32_cpu/load_store_unit/store_data_x [28])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x221  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [13]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [29]),
    .I4(\lm32_cpu/store_operand_x [5]),
    .O(\lm32_cpu/load_store_unit/store_data_x [29])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x241  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [14]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [30]),
    .I4(\lm32_cpu/store_operand_x [6]),
    .O(\lm32_cpu/load_store_unit/store_data_x [30])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x251  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [15]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [31]),
    .I4(\lm32_cpu/store_operand_x [7]),
    .O(\lm32_cpu/load_store_unit/store_data_x [31])
  );
  LUT6 #(
    .INIT ( 64'h28887DDD28882888 ))
  \lm32_cpu/load_store_unit/mux321221  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_687_o ),
    .I3(basesoc_lm32_dbus_ack),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I5(\lm32_cpu/operand_m [2]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \lm32_cpu/load_store_unit/load_data_w<25>311  (
    .I0(\lm32_cpu/operand_w [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .O(\lm32_cpu/load_store_unit/load_data_w<25>31 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux31111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [9]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [9]),
    .O(\lm32_cpu/load_store_unit/data_m [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux3011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [8]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [8]),
    .O(\lm32_cpu/load_store_unit/data_m [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [7]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [7]),
    .O(\lm32_cpu/load_store_unit/data_m [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [5]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [5]),
    .O(\lm32_cpu/load_store_unit/data_m [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [4]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [4]),
    .O(\lm32_cpu/load_store_unit/data_m [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [6]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [6]),
    .O(\lm32_cpu/load_store_unit/data_m [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [3]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [3]),
    .O(\lm32_cpu/load_store_unit/data_m [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [31]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [31]),
    .O(\lm32_cpu/load_store_unit/data_m [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2311  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [30]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [30]),
    .O(\lm32_cpu/load_store_unit/data_m [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2211  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [2]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [2]),
    .O(\lm32_cpu/load_store_unit/data_m [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux21111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [29]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [29]),
    .O(\lm32_cpu/load_store_unit/data_m [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [28]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [28]),
    .O(\lm32_cpu/load_store_unit/data_m [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [26]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [26]),
    .O(\lm32_cpu/load_store_unit/data_m [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [25]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [25]),
    .O(\lm32_cpu/load_store_unit/data_m [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [27]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [27]),
    .O(\lm32_cpu/load_store_unit/data_m [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [24]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [24]),
    .O(\lm32_cpu/load_store_unit/data_m [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [23]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [23]),
    .O(\lm32_cpu/load_store_unit/data_m [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1311  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [21]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [21]),
    .O(\lm32_cpu/load_store_unit/data_m [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1211  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [20]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [20]),
    .O(\lm32_cpu/load_store_unit/data_m [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [22]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [22]),
    .O(\lm32_cpu/load_store_unit/data_m [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux11111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [1]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [1]),
    .O(\lm32_cpu/load_store_unit/data_m [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [19]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [19]),
    .O(\lm32_cpu/load_store_unit/data_m [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [17]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [17]),
    .O(\lm32_cpu/load_store_unit/data_m [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [16]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [16]),
    .O(\lm32_cpu/load_store_unit/data_m [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [18]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [18]),
    .O(\lm32_cpu/load_store_unit/data_m [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [15]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [15]),
    .O(\lm32_cpu/load_store_unit/data_m [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [14]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [14]),
    .O(\lm32_cpu/load_store_unit/data_m [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux3111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [12]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [12]),
    .O(\lm32_cpu/load_store_unit/data_m [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [11]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [11]),
    .O(\lm32_cpu/load_store_unit/data_m [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [13]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [13]),
    .O(\lm32_cpu/load_store_unit/data_m [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [10]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [10]),
    .O(\lm32_cpu/load_store_unit/data_m [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1101  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [0]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [0]),
    .O(\lm32_cpu/load_store_unit/data_m [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x21  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [2]),
    .I2(\lm32_cpu/store_operand_x [10]),
    .O(\lm32_cpu/load_store_unit/store_data_x [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x33  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [3]),
    .I2(\lm32_cpu/store_operand_x [11]),
    .O(\lm32_cpu/load_store_unit/store_data_x [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x41  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [4]),
    .I2(\lm32_cpu/store_operand_x [12]),
    .O(\lm32_cpu/load_store_unit/store_data_x [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x51  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [5]),
    .I2(\lm32_cpu/store_operand_x [13]),
    .O(\lm32_cpu/load_store_unit/store_data_x [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x61  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [6]),
    .I2(\lm32_cpu/store_operand_x [14]),
    .O(\lm32_cpu/load_store_unit/store_data_x [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x71  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [7]),
    .I2(\lm32_cpu/store_operand_x [15]),
    .O(\lm32_cpu/load_store_unit/store_data_x [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x311  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [0]),
    .I2(\lm32_cpu/store_operand_x [8]),
    .O(\lm32_cpu/load_store_unit/store_data_x [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x321  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [1]),
    .I2(\lm32_cpu/store_operand_x [9]),
    .O(\lm32_cpu/load_store_unit/store_data_x [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_643_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I1(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_672_o ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/load_store_unit/dcache_refill_ready_6708 ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_643_o )
  );
  LUT4 #(
    .INIT ( 16'h2A3B ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o )
  );
  LUT4 #(
    .INIT ( 16'h6A48 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0>1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I2(\lm32_cpu/load_store_unit/dcache_refill_ready_6708 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAA202020 ))
  \lm32_cpu/load_store_unit/dcache/tmem_write_data<0>1  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I2(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_672_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_data [0])
  );
  LUT5 #(
    .INIT ( 32'h2AAA7FFF ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_refill_ready_6708 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I4(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 )
  );
  LUT5 #(
    .INIT ( 32'h6AAA4888 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>2  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_refill_ready_6708 ),
    .I4(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>11  (
    .I0(\lm32_cpu/load_q_m ),
    .I1(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I2(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address21  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address31  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/operand_m [2]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address21  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/operand_m [3]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address31  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/operand_m [4]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/operand_m [5]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/operand_m [6]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/operand_m [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/operand_m [8]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/operand_m [9]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address91  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/operand_m [10]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address101  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/operand_m [11]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [9])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \lm32_cpu/load_store_unit/dcache/way_tmem_we1  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I1(\lm32_cpu/load_store_unit/dcache_refill_ready_6708 ),
    .O(\lm32_cpu/load_store_unit/dcache/way_tmem_we )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh881  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh28 ),
    .I3(\lm32_cpu/shifter/Sh24 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh88 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh871  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh831 ),
    .O(\lm32_cpu/shifter/Sh87 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh861  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh821 ),
    .O(\lm32_cpu/shifter/Sh86 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh851  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh811 ),
    .O(\lm32_cpu/shifter/Sh85 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh841  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh24 ),
    .I4(\lm32_cpu/shifter/Sh801 ),
    .O(\lm32_cpu/shifter/Sh84 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2811  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [2]),
    .I3(\lm32_cpu/operand_0_x [0]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/operand_0_x [29]),
    .O(\lm32_cpu/shifter/Sh281_7012 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2101  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [28]),
    .I3(\lm32_cpu/operand_0_x [26]),
    .I4(\lm32_cpu/operand_0_x [5]),
    .I5(\lm32_cpu/operand_0_x [3]),
    .O(\lm32_cpu/shifter/Sh210 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1101  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [30]),
    .I3(\lm32_cpu/operand_0_x [28]),
    .I4(\lm32_cpu/operand_0_x [3]),
    .I5(\lm32_cpu/operand_0_x [1]),
    .O(\lm32_cpu/shifter/Sh110 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1111  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [29]),
    .I3(\lm32_cpu/operand_0_x [27]),
    .I4(\lm32_cpu/operand_0_x [4]),
    .I5(\lm32_cpu/operand_0_x [2]),
    .O(\lm32_cpu/shifter/Sh111 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1591  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .O(\lm32_cpu/shifter/Sh159 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1581  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh30_7066 ),
    .O(\lm32_cpu/shifter/Sh158 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh411  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [26]),
    .I3(\lm32_cpu/operand_0_x [24]),
    .I4(\lm32_cpu/operand_0_x [7]),
    .I5(\lm32_cpu/operand_0_x [5]),
    .O(\lm32_cpu/shifter/Sh41 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh611  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [24]),
    .I3(\lm32_cpu/operand_0_x [22]),
    .I4(\lm32_cpu/operand_0_x [9]),
    .I5(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/shifter/Sh61 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh321  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [27]),
    .I3(\lm32_cpu/operand_0_x [25]),
    .I4(\lm32_cpu/operand_0_x [6]),
    .I5(\lm32_cpu/operand_0_x [4]),
    .O(\lm32_cpu/shifter/Sh32 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh511  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [25]),
    .I3(\lm32_cpu/operand_0_x [23]),
    .I4(\lm32_cpu/operand_0_x [8]),
    .I5(\lm32_cpu/operand_0_x [6]),
    .O(\lm32_cpu/shifter/Sh51 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1571  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .O(\lm32_cpu/shifter/Sh157 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1561  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh28 ),
    .O(\lm32_cpu/shifter/Sh156 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1551  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh155 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1541  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh30_7066 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh154 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6911  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh102 ),
    .I3(\lm32_cpu/shifter/Sh171 ),
    .I4(\lm32_cpu/shifter/Sh161 ),
    .I5(\lm32_cpu/shifter/Sh810 ),
    .O(\lm32_cpu/shifter/Sh691 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1531  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh153 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6811  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh810 ),
    .I3(\lm32_cpu/shifter/Sh161 ),
    .I4(\lm32_cpu/shifter/Sh1510 ),
    .I5(\lm32_cpu/shifter/Sh710 ),
    .O(\lm32_cpu/shifter/Sh681 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7511  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1510 ),
    .I3(\lm32_cpu/shifter/Sh231 ),
    .I4(\lm32_cpu/shifter/Sh221 ),
    .I5(\lm32_cpu/shifter/Sh1410 ),
    .O(\lm32_cpu/shifter/Sh751 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6711  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh710 ),
    .I3(\lm32_cpu/shifter/Sh1510 ),
    .I4(\lm32_cpu/shifter/Sh1410 ),
    .I5(\lm32_cpu/shifter/Sh61 ),
    .O(\lm32_cpu/shifter/Sh671 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7411  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1410 ),
    .I3(\lm32_cpu/shifter/Sh221 ),
    .I4(\lm32_cpu/shifter/Sh211 ),
    .I5(\lm32_cpu/shifter/Sh1310 ),
    .O(\lm32_cpu/shifter/Sh741 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6611  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh61 ),
    .I3(\lm32_cpu/shifter/Sh1410 ),
    .I4(\lm32_cpu/shifter/Sh1310 ),
    .I5(\lm32_cpu/shifter/Sh51 ),
    .O(\lm32_cpu/shifter/Sh661 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7311  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1310 ),
    .I3(\lm32_cpu/shifter/Sh211 ),
    .I4(\lm32_cpu/shifter/Sh201 ),
    .I5(\lm32_cpu/shifter/Sh121 ),
    .O(\lm32_cpu/shifter/Sh731 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6511  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh51 ),
    .I3(\lm32_cpu/shifter/Sh1310 ),
    .I4(\lm32_cpu/shifter/Sh121 ),
    .I5(\lm32_cpu/shifter/Sh41 ),
    .O(\lm32_cpu/shifter/Sh651 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7211  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh121 ),
    .I3(\lm32_cpu/shifter/Sh201 ),
    .I4(\lm32_cpu/shifter/Sh191 ),
    .I5(\lm32_cpu/shifter/Sh112 ),
    .O(\lm32_cpu/shifter/Sh721 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6411  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh41 ),
    .I3(\lm32_cpu/shifter/Sh121 ),
    .I4(\lm32_cpu/shifter/Sh112 ),
    .I5(\lm32_cpu/shifter/Sh32 ),
    .O(\lm32_cpu/shifter/Sh641 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7111  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh112 ),
    .I3(\lm32_cpu/shifter/Sh191 ),
    .I4(\lm32_cpu/shifter/Sh181 ),
    .I5(\lm32_cpu/shifter/Sh101 ),
    .O(\lm32_cpu/shifter/Sh711 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7011  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh101 ),
    .I3(\lm32_cpu/shifter/Sh181 ),
    .I4(\lm32_cpu/shifter/Sh171 ),
    .I5(\lm32_cpu/shifter/Sh102 ),
    .O(\lm32_cpu/shifter/Sh701 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1211  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [18]),
    .I3(\lm32_cpu/operand_0_x [16]),
    .I4(\lm32_cpu/operand_0_x [15]),
    .I5(\lm32_cpu/operand_0_x [13]),
    .O(\lm32_cpu/shifter/Sh121 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh14101  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [16]),
    .I3(\lm32_cpu/operand_0_x [14]),
    .I4(\lm32_cpu/operand_0_x [17]),
    .I5(\lm32_cpu/operand_0_x [15]),
    .O(\lm32_cpu/shifter/Sh1410 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1121  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [19]),
    .I3(\lm32_cpu/operand_0_x [17]),
    .I4(\lm32_cpu/operand_0_x [14]),
    .I5(\lm32_cpu/operand_0_x [12]),
    .O(\lm32_cpu/shifter/Sh112 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh13101  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [17]),
    .I3(\lm32_cpu/operand_0_x [15]),
    .I4(\lm32_cpu/operand_0_x [16]),
    .I5(\lm32_cpu/operand_0_x [14]),
    .O(\lm32_cpu/shifter/Sh1310 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1011  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [20]),
    .I3(\lm32_cpu/operand_0_x [18]),
    .I4(\lm32_cpu/operand_0_x [13]),
    .I5(\lm32_cpu/operand_0_x [11]),
    .O(\lm32_cpu/shifter/Sh101 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1021  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [21]),
    .I3(\lm32_cpu/operand_0_x [19]),
    .I4(\lm32_cpu/operand_0_x [12]),
    .I5(\lm32_cpu/operand_0_x [10]),
    .O(\lm32_cpu/shifter/Sh102 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh8101  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [22]),
    .I3(\lm32_cpu/operand_0_x [20]),
    .I4(\lm32_cpu/operand_0_x [11]),
    .I5(\lm32_cpu/operand_0_x [9]),
    .O(\lm32_cpu/shifter/Sh810 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7101  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [23]),
    .I3(\lm32_cpu/operand_0_x [21]),
    .I4(\lm32_cpu/operand_0_x [10]),
    .I5(\lm32_cpu/operand_0_x [8]),
    .O(\lm32_cpu/shifter/Sh710 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1471  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh831 ),
    .I3(\lm32_cpu/shifter/Sh791 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh147 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1461  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh821 ),
    .I3(\lm32_cpu/shifter/Sh781 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh146 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1451  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh811 ),
    .I3(\lm32_cpu/shifter/Sh771 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh145 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1441  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh801 ),
    .I3(\lm32_cpu/shifter/Sh761 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh144 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh8311  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh231 ),
    .I3(\lm32_cpu/shifter/Sh221 ),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .O(\lm32_cpu/shifter/Sh831 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh8211  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh221 ),
    .I3(\lm32_cpu/shifter/Sh211 ),
    .I4(\lm32_cpu/shifter/Sh30_7066 ),
    .O(\lm32_cpu/shifter/Sh821 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh8111  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh211 ),
    .I3(\lm32_cpu/shifter/Sh201 ),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .O(\lm32_cpu/shifter/Sh811 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh8011  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh201 ),
    .I3(\lm32_cpu/shifter/Sh191 ),
    .I4(\lm32_cpu/shifter/Sh28 ),
    .O(\lm32_cpu/shifter/Sh801 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh7911  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh191 ),
    .I3(\lm32_cpu/shifter/Sh181 ),
    .I4(\lm32_cpu/shifter/Sh27 ),
    .O(\lm32_cpu/shifter/Sh791 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh7811  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh181 ),
    .I3(\lm32_cpu/shifter/Sh171 ),
    .I4(\lm32_cpu/shifter/Sh26 ),
    .O(\lm32_cpu/shifter/Sh781 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh7711  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh171 ),
    .I3(\lm32_cpu/shifter/Sh161 ),
    .I4(\lm32_cpu/shifter/Sh25 ),
    .O(\lm32_cpu/shifter/Sh771 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh7611  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh161 ),
    .I3(\lm32_cpu/shifter/Sh1510 ),
    .I4(\lm32_cpu/shifter/Sh24 ),
    .O(\lm32_cpu/shifter/Sh761 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1611  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [14]),
    .I3(\lm32_cpu/operand_0_x [12]),
    .I4(\lm32_cpu/operand_0_x [19]),
    .I5(\lm32_cpu/operand_0_x [17]),
    .O(\lm32_cpu/shifter/Sh161 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh15101  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [15]),
    .I3(\lm32_cpu/operand_0_x [13]),
    .I4(\lm32_cpu/operand_0_x [18]),
    .I5(\lm32_cpu/operand_0_x [16]),
    .O(\lm32_cpu/shifter/Sh1510 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2611  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [4]),
    .I3(\lm32_cpu/operand_0_x [2]),
    .I4(\lm32_cpu/operand_0_x [29]),
    .I5(\lm32_cpu/operand_0_x [27]),
    .O(\lm32_cpu/shifter/Sh261_7013 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2511  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [5]),
    .I3(\lm32_cpu/operand_0_x [3]),
    .I4(\lm32_cpu/operand_0_x [28]),
    .I5(\lm32_cpu/operand_0_x [26]),
    .O(\lm32_cpu/shifter/Sh251_6990 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh2711  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/direction_x_5560 ),
    .I2(\lm32_cpu/operand_0_x [3]),
    .I3(\lm32_cpu/operand_0_x [28]),
    .I4(\lm32_cpu/shifter/right_shift_operand [30]),
    .O(\lm32_cpu/shifter/Sh271_6989 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2411  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [6]),
    .I3(\lm32_cpu/operand_0_x [4]),
    .I4(\lm32_cpu/operand_0_x [27]),
    .I5(\lm32_cpu/operand_0_x [25]),
    .O(\lm32_cpu/shifter/Sh241_7014 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2311  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [7]),
    .I3(\lm32_cpu/operand_0_x [5]),
    .I4(\lm32_cpu/operand_0_x [26]),
    .I5(\lm32_cpu/operand_0_x [24]),
    .O(\lm32_cpu/shifter/Sh231 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2211  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [8]),
    .I3(\lm32_cpu/operand_0_x [6]),
    .I4(\lm32_cpu/operand_0_x [25]),
    .I5(\lm32_cpu/operand_0_x [23]),
    .O(\lm32_cpu/shifter/Sh221 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2111  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [9]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .I4(\lm32_cpu/operand_0_x [24]),
    .I5(\lm32_cpu/operand_0_x [22]),
    .O(\lm32_cpu/shifter/Sh211 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2011  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [10]),
    .I3(\lm32_cpu/operand_0_x [8]),
    .I4(\lm32_cpu/operand_0_x [23]),
    .I5(\lm32_cpu/operand_0_x [21]),
    .O(\lm32_cpu/shifter/Sh201 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1911  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [11]),
    .I3(\lm32_cpu/operand_0_x [9]),
    .I4(\lm32_cpu/operand_0_x [22]),
    .I5(\lm32_cpu/operand_0_x [20]),
    .O(\lm32_cpu/shifter/Sh191 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1811  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [12]),
    .I3(\lm32_cpu/operand_0_x [10]),
    .I4(\lm32_cpu/operand_0_x [21]),
    .I5(\lm32_cpu/operand_0_x [19]),
    .O(\lm32_cpu/shifter/Sh181 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1711  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [13]),
    .I3(\lm32_cpu/operand_0_x [11]),
    .I4(\lm32_cpu/operand_0_x [20]),
    .I5(\lm32_cpu/operand_0_x [18]),
    .O(\lm32_cpu/shifter/Sh171 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh291  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(\lm32_cpu/shifter/Sh281_7012 ),
    .O(\lm32_cpu/shifter/Sh29 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1361  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh721 ),
    .I3(\lm32_cpu/shifter/Sh681 ),
    .I4(\lm32_cpu/shifter/Sh88 ),
    .O(\lm32_cpu/shifter/Sh136 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1351  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh711 ),
    .I3(\lm32_cpu/shifter/Sh671 ),
    .I4(\lm32_cpu/shifter/Sh87 ),
    .O(\lm32_cpu/shifter/Sh135 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1341  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh701 ),
    .I3(\lm32_cpu/shifter/Sh661 ),
    .I4(\lm32_cpu/shifter/Sh86 ),
    .O(\lm32_cpu/shifter/Sh134 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1331  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh691 ),
    .I3(\lm32_cpu/shifter/Sh651 ),
    .I4(\lm32_cpu/shifter/Sh85 ),
    .O(\lm32_cpu/shifter/Sh133 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh1321  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh681 ),
    .I3(\lm32_cpu/shifter/Sh641 ),
    .I4(\lm32_cpu/shifter/Sh84 ),
    .O(\lm32_cpu/shifter/Sh132 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh281  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh271_6989 ),
    .I2(\lm32_cpu/shifter/Sh281_7012 ),
    .O(\lm32_cpu/shifter/Sh28 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh271  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh261_7013 ),
    .I2(\lm32_cpu/shifter/Sh271_6989 ),
    .O(\lm32_cpu/shifter/Sh27 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh261  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh251_6990 ),
    .I2(\lm32_cpu/shifter/Sh261_7013 ),
    .O(\lm32_cpu/shifter/Sh26 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh251  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh241_7014 ),
    .I2(\lm32_cpu/shifter/Sh251_6990 ),
    .O(\lm32_cpu/shifter/Sh25 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh241  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh231 ),
    .I2(\lm32_cpu/shifter/Sh241_7014 ),
    .O(\lm32_cpu/shifter/Sh24 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/shifter/Mmux_fill_value11  (
    .I0(\lm32_cpu/condition_x [2]),
    .I1(\lm32_cpu/direction_x_5560 ),
    .I2(\lm32_cpu/operand_0_x [31]),
    .O(\lm32_cpu/shifter/Sh100 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_right_shift_operand241  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_0_x [30]),
    .I2(\lm32_cpu/operand_0_x [1]),
    .O(\lm32_cpu/shifter/right_shift_operand [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m210  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [10]),
    .I2(\lm32_cpu/shifter/right_shift_result [21]),
    .O(\lm32_cpu/shifter_result_m [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m33  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [11]),
    .I2(\lm32_cpu/shifter/right_shift_result [20]),
    .O(\lm32_cpu/shifter_result_m [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m41  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [12]),
    .I2(\lm32_cpu/shifter/right_shift_result [19]),
    .O(\lm32_cpu/shifter_result_m [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m51  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [13]),
    .I2(\lm32_cpu/shifter/right_shift_result [18]),
    .O(\lm32_cpu/shifter_result_m [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m61  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [14]),
    .I2(\lm32_cpu/shifter/right_shift_result [17]),
    .O(\lm32_cpu/shifter_result_m [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m71  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [15]),
    .I2(\lm32_cpu/shifter/right_shift_result [16]),
    .O(\lm32_cpu/shifter_result_m [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m81  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [16]),
    .I2(\lm32_cpu/shifter/right_shift_result [15]),
    .O(\lm32_cpu/shifter_result_m [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m91  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [17]),
    .I2(\lm32_cpu/shifter/right_shift_result [14]),
    .O(\lm32_cpu/shifter_result_m [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m101  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [18]),
    .I2(\lm32_cpu/shifter/right_shift_result [13]),
    .O(\lm32_cpu/shifter_result_m [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m111  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [19]),
    .I2(\lm32_cpu/shifter/right_shift_result [12]),
    .O(\lm32_cpu/shifter_result_m [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m121  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [1]),
    .I2(\lm32_cpu/shifter/right_shift_result [30]),
    .O(\lm32_cpu/shifter_result_m [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m131  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [20]),
    .I2(\lm32_cpu/shifter/right_shift_result [11]),
    .O(\lm32_cpu/shifter_result_m [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m141  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [21]),
    .I2(\lm32_cpu/shifter/right_shift_result [10]),
    .O(\lm32_cpu/shifter_result_m [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m151  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [22]),
    .I2(\lm32_cpu/shifter/right_shift_result [9]),
    .O(\lm32_cpu/shifter_result_m [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m161  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [23]),
    .I2(\lm32_cpu/shifter/right_shift_result [8]),
    .O(\lm32_cpu/shifter_result_m [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m171  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [24]),
    .I2(\lm32_cpu/shifter/right_shift_result [7]),
    .O(\lm32_cpu/shifter_result_m [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m181  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [25]),
    .I2(\lm32_cpu/shifter/right_shift_result [6]),
    .O(\lm32_cpu/shifter_result_m [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m191  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [26]),
    .I2(\lm32_cpu/shifter/right_shift_result [5]),
    .O(\lm32_cpu/shifter_result_m [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m201  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [27]),
    .I2(\lm32_cpu/shifter/right_shift_result [4]),
    .O(\lm32_cpu/shifter_result_m [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m211  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [28]),
    .I2(\lm32_cpu/shifter/right_shift_result [3]),
    .O(\lm32_cpu/shifter_result_m [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m221  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [29]),
    .I2(\lm32_cpu/shifter/right_shift_result [2]),
    .O(\lm32_cpu/shifter_result_m [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m231  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [2]),
    .I2(\lm32_cpu/shifter/right_shift_result [29]),
    .O(\lm32_cpu/shifter_result_m [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m241  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [30]),
    .I2(\lm32_cpu/shifter/right_shift_result [1]),
    .O(\lm32_cpu/shifter_result_m [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m251  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [31]),
    .I2(\lm32_cpu/shifter/right_shift_result [0]),
    .O(\lm32_cpu/shifter_result_m [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m261  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [3]),
    .I2(\lm32_cpu/shifter/right_shift_result [28]),
    .O(\lm32_cpu/shifter_result_m [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m271  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [4]),
    .I2(\lm32_cpu/shifter/right_shift_result [27]),
    .O(\lm32_cpu/shifter_result_m [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m281  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [5]),
    .I2(\lm32_cpu/shifter/right_shift_result [26]),
    .O(\lm32_cpu/shifter_result_m [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m291  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [6]),
    .I2(\lm32_cpu/shifter/right_shift_result [25]),
    .O(\lm32_cpu/shifter_result_m [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m301  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [7]),
    .I2(\lm32_cpu/shifter/right_shift_result [24]),
    .O(\lm32_cpu/shifter_result_m [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m311  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [8]),
    .I2(\lm32_cpu/shifter/right_shift_result [23]),
    .O(\lm32_cpu/shifter_result_m [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m321  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [9]),
    .I2(\lm32_cpu/shifter/right_shift_result [22]),
    .O(\lm32_cpu/shifter_result_m [9])
  );
  LUT6 #(
    .INIT ( 64'h8888888888888882 ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<4>11  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [3]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In11  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [5]),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux31111  (
    .I0(\lm32_cpu/mc_arithmetic/a [8]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [9])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux3011  (
    .I0(\lm32_cpu/mc_arithmetic/a [7]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [8])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2911  (
    .I0(\lm32_cpu/mc_arithmetic/a [6]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [7])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2811  (
    .I0(\lm32_cpu/mc_arithmetic/a [5]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [6])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2711  (
    .I0(\lm32_cpu/mc_arithmetic/a [4]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [5])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2611  (
    .I0(\lm32_cpu/mc_arithmetic/a [3]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [4])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2511  (
    .I0(\lm32_cpu/mc_arithmetic/a [2]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [3])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2411  (
    .I0(\lm32_cpu/mc_arithmetic/a [30]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [31])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2211  (
    .I0(\lm32_cpu/mc_arithmetic/a [1]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [2])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2311  (
    .I0(\lm32_cpu/mc_arithmetic/a [29]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [30])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux21111  (
    .I0(\lm32_cpu/mc_arithmetic/a [28]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [29])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2011  (
    .I0(\lm32_cpu/mc_arithmetic/a [27]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [28])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1911  (
    .I0(\lm32_cpu/mc_arithmetic/a [26]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [27])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1811  (
    .I0(\lm32_cpu/mc_arithmetic/a [25]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [26])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1711  (
    .I0(\lm32_cpu/mc_arithmetic/a [24]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [25])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1611  (
    .I0(\lm32_cpu/mc_arithmetic/a [23]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [24])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1411  (
    .I0(\lm32_cpu/mc_arithmetic/a [21]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [22])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1511  (
    .I0(\lm32_cpu/mc_arithmetic/a [22]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [23])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1311  (
    .I0(\lm32_cpu/mc_arithmetic/a [20]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [21])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1211  (
    .I0(\lm32_cpu/mc_arithmetic/a [19]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [20])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux11111  (
    .I0(\lm32_cpu/mc_arithmetic/a [0]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [1])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1011  (
    .I0(\lm32_cpu/mc_arithmetic/a [18]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [19])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux911  (
    .I0(\lm32_cpu/mc_arithmetic/a [17]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [18])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux811  (
    .I0(\lm32_cpu/mc_arithmetic/a [16]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [17])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux711  (
    .I0(\lm32_cpu/mc_arithmetic/a [15]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [16])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux5112  (
    .I0(\lm32_cpu/mc_arithmetic/a [13]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [14])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux6112  (
    .I0(\lm32_cpu/mc_arithmetic/a [14]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [15])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux4112  (
    .I0(\lm32_cpu/mc_arithmetic/a [12]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [13])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux3111  (
    .I0(\lm32_cpu/mc_arithmetic/a [11]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [12])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2111  (
    .I0(\lm32_cpu/mc_arithmetic/a [10]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [11])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1111  (
    .I0(\lm32_cpu/mc_arithmetic/a [9]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/d_result_0 [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [10])
  );
  LUT4 #(
    .INIT ( 16'h5754 ))
  \lm32_cpu/mc_arithmetic/mux1101  (
    .I0(\lm32_cpu/mc_arithmetic/t [32]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I3(\lm32_cpu/d_result_0 [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [0])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In21  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I2(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_7253 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \lm32_cpu/mc_arithmetic/_n0155_inv1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/mc_arithmetic/_n0155_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/mc_arithmetic/_n01561  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .O(\lm32_cpu/mc_stall_request_x )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [9]),
    .I2(\lm32_cpu/mc_arithmetic/a [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [8]),
    .I2(\lm32_cpu/mc_arithmetic/a [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux61111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [7]),
    .I2(\lm32_cpu/mc_arithmetic/a [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [6]),
    .I2(\lm32_cpu/mc_arithmetic/a [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [5]),
    .I2(\lm32_cpu/mc_arithmetic/a [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [4]),
    .I2(\lm32_cpu/mc_arithmetic/a [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [3]),
    .I2(\lm32_cpu/mc_arithmetic/a [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [31]),
    .I2(\lm32_cpu/mc_arithmetic/a [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [30]),
    .I2(\lm32_cpu/mc_arithmetic/a [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [2]),
    .I2(\lm32_cpu/mc_arithmetic/a [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [29]),
    .I2(\lm32_cpu/mc_arithmetic/a [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [28]),
    .I2(\lm32_cpu/mc_arithmetic/a [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux51111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [27]),
    .I2(\lm32_cpu/mc_arithmetic/a [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [26]),
    .I2(\lm32_cpu/mc_arithmetic/a [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [24]),
    .I2(\lm32_cpu/mc_arithmetic/a [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [23]),
    .I2(\lm32_cpu/mc_arithmetic/a [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [25]),
    .I2(\lm32_cpu/mc_arithmetic/a [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [22]),
    .I2(\lm32_cpu/mc_arithmetic/a [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [21]),
    .I2(\lm32_cpu/mc_arithmetic/a [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [20]),
    .I2(\lm32_cpu/mc_arithmetic/a [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [1]),
    .I2(\lm32_cpu/mc_arithmetic/a [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [19]),
    .I2(\lm32_cpu/mc_arithmetic/a [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux41111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [18]),
    .I2(\lm32_cpu/mc_arithmetic/a [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [17]),
    .I2(\lm32_cpu/mc_arithmetic/a [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [16]),
    .I2(\lm32_cpu/mc_arithmetic/a [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [15]),
    .I2(\lm32_cpu/mc_arithmetic/a [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [14]),
    .I2(\lm32_cpu/mc_arithmetic/a [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [13]),
    .I2(\lm32_cpu/mc_arithmetic/a [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [12]),
    .I2(\lm32_cpu/mc_arithmetic/a [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [11]),
    .I2(\lm32_cpu/mc_arithmetic/a [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [10]),
    .I2(\lm32_cpu/mc_arithmetic/a [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I1(\lm32_cpu/mc_arithmetic/p [0]),
    .I2(\lm32_cpu/mc_arithmetic/a [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [0])
  );
  LUT6 #(
    .INIT ( 64'h0404040400040400 ))
  \lm32_cpu/decoder/bi_conditional1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/bi_conditional )
  );
  LUT6 #(
    .INIT ( 64'hFFBEFFFFFFFFFFFF ))
  \lm32_cpu/decoder/Mmux_immediate1011  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/decoder/Mmux_immediate101 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7DFFFFFFFFFF ))
  \lm32_cpu/decoder/read_enable_01  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/read_enable_0_d )
  );
  LUT5 #(
    .INIT ( 32'h88880880 ))
  \lm32_cpu/decoder/cmp1  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/m_result_sel_compare_x_BRB1_8666 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB3_8664 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB2_8663 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB1_8662 ),
    .O(\lm32_cpu/m_result_sel_compare_x )
  );
  LUT6 #(
    .INIT ( 64'h0288020202020288 ))
  \lm32_cpu/decoder/branch1  (
    .I0(\lm32_cpu/branch_x_BRB0_8667 ),
    .I1(\lm32_cpu/branch_x_BRB1_8668 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB4_8665 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB1_8662 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB2_8663 ),
    .I5(\lm32_cpu/m_result_sel_shift_x_BRB3_8664 ),
    .O(\lm32_cpu/branch_x )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001000 ))
  \lm32_cpu/decoder/branch_reg1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/branch_reg_d )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001000 ))
  \lm32_cpu/decoder/Mmux_immediate1031  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/decoder/Mmux_immediate103 )
  );
  LUT6 #(
    .INIT ( 64'h5555555510015555 ))
  \lm32_cpu/decoder/Mmux_d_result_sel_121  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/d_result_sel_1_d [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \lm32_cpu/decoder/op_rcsr<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/x_result_sel_csr_d )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \lm32_cpu/decoder/op_wcsr<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/csr_write_enable_d )
  );
  LUT6 #(
    .INIT ( 64'h0000800000080000 ))
  \lm32_cpu/decoder/Mmux_x_result_sel_sext11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/x_result_sel_sext_d )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \lm32_cpu/decoder/scall1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/decoder/load1_7562 ),
    .O(\lm32_cpu/scall_d )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \lm32_cpu/decoder/op_bi<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/bi_unconditional )
  );
  LUT6 #(
    .INIT ( 64'hF6BBFFB9947B0039 ))
  \lm32_cpu/decoder/m_bypass_enable1  (
    .I0(\lm32_cpu/m_result_sel_shift_x_BRB2_8663 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB3_8664 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB1_8662 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB0_8661 ),
    .I4(\lm32_cpu/m_bypass_enable_x_BRB4_8669 ),
    .I5(\lm32_cpu/direction_x_5560 ),
    .O(\lm32_cpu/m_bypass_enable_x )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7DFFFF9FFEDB ))
  \lm32_cpu/decoder/read_enable_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/read_enable_1_d )
  );
  LUT6 #(
    .INIT ( 64'hFEFE78FEAE3CAFBF ))
  \lm32_cpu/decoder/Mmux_x_result_sel_add11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/x_result_sel_add_d )
  );
  LUT6 #(
    .INIT ( 64'h0935003104BA9098 ))
  \lm32_cpu/decoder/x_bypass_enable1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/x_bypass_enable_d )
  );
  LUT6 #(
    .INIT ( 64'h0000000110014400 ))
  \lm32_cpu/decoder/load1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/load_d )
  );
  LUT5 #(
    .INIT ( 32'h40000041 ))
  \lm32_cpu/decoder/shift1  (
    .I0(\lm32_cpu/m_result_sel_shift_x_BRB0_8661 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB1_8662 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB2_8663 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB3_8664 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB4_8665 ),
    .O(\lm32_cpu/m_result_sel_shift_x )
  );
  LUT6 #(
    .INIT ( 64'hAAAA2A2800AA2228 ))
  \lm32_cpu/decoder/adder_op1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/adder_op_d )
  );
  LUT6 #(
    .INIT ( 64'h8AAAAAAACFFEAAAA ))
  \lm32_cpu/decoder/Mmux_d_result_sel_111  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/d_result_sel_1_d [0])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/decoder/load311  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/decoder/load1_7562 )
  );
  LUT6 #(
    .INIT ( 64'hEFFDFFFBFFF54557 ))
  \lm32_cpu/decoder/write_enable1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/write_enable_d )
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(\lm32_cpu/write_idx_d [0])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx31  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .O(\lm32_cpu/write_idx_d [2])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx41  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .O(\lm32_cpu/write_idx_d [3])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx51  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/write_idx_d [4])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/decoder/op_mul<30>1  (
    .I0(\lm32_cpu/w_result_sel_mul_x_BRB0_8670 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB4_8665 ),
    .I2(\lm32_cpu/w_result_sel_mul_x_BRB2_8671 ),
    .O(\lm32_cpu/w_result_sel_mul_x )
  );
  LUT4 #(
    .INIT ( 16'hD580 ))
  \lm32_cpu/decoder/Mmux_write_idx22  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/write_idx_d [1])
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \lm32_cpu/decoder/Mmux_write_idx211  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/decoder/Mmux_write_idx21 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  xilinxasyncresetsynchronizerimpl11 (
    .I0(crg_por[2]),
    .I1(crg_por[3]),
    .I2(crg_por[10]),
    .I3(crg_por[6]),
    .I4(crg_por[8]),
    .I5(crg_por[9]),
    .O(xilinxasyncresetsynchronizerimpl11_7567)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  xilinxasyncresetsynchronizerimpl12 (
    .I0(crg_pll_lckd),
    .I1(crg_por[7]),
    .I2(crg_por[0]),
    .I3(crg_por[1]),
    .I4(crg_por[4]),
    .I5(crg_por[5]),
    .O(xilinxasyncresetsynchronizerimpl12_7568)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  xilinxasyncresetsynchronizerimpl13 (
    .I0(xilinxasyncresetsynchronizerimpl11_7567),
    .I1(xilinxasyncresetsynchronizerimpl12_7568),
    .O(xilinxasyncresetsynchronizerimpl1)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<7>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .O(N0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<7>  (
    .I0(basesoc_csrbankarray_interface7_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface6_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface5_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface1_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I5(N0),
    .O(basesoc_csrcon_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<3>1  (
    .I0(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface1_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface6_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[3]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I5(basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .O(\basesoc_csrcon_dat_r<3>1_7570 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \basesoc_csrcon_dat_r<3>2  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .I2(memadr_1[1]),
    .I3(memadr_1[0]),
    .I4(memadr_1[2]),
    .I5(basesoc_csrbankarray_sel_r_907),
    .O(\basesoc_csrcon_dat_r<3>2_7571 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<3>3  (
    .I0(\basesoc_csrcon_dat_r<3>1_7570 ),
    .I1(\basesoc_csrcon_dat_r<3>2_7571 ),
    .O(basesoc_csrcon_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n1247_inv_SW0 (
    .I0(crg_por[4]),
    .I1(crg_por[1]),
    .I2(crg_por[10]),
    .I3(crg_por[0]),
    .I4(crg_por[2]),
    .I5(crg_por[3]),
    .O(N234)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n1247_inv (
    .I0(crg_por[7]),
    .I1(crg_por[6]),
    .I2(crg_por[9]),
    .I3(crg_por[8]),
    .I4(crg_por[5]),
    .I5(N234),
    .O(n1247_inv_3073)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<6>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[6]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[6]),
    .O(N42)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \basesoc_csrcon_dat_r<6>  (
    .I0(basesoc_csrbankarray_sel_r_907),
    .I1(memadr_1[1]),
    .I2(memadr_1[0]),
    .I3(memadr_1[2]),
    .I4(N42),
    .I5(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .O(basesoc_csrcon_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<5>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[5]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[5]),
    .O(N61)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2A08 ))
  \basesoc_csrcon_dat_r<5>  (
    .I0(basesoc_csrbankarray_sel_r_907),
    .I1(memadr_1[1]),
    .I2(memadr_1[2]),
    .I3(memadr_1[0]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .I5(N61),
    .O(basesoc_csrcon_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<1>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>1_7575 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  \basesoc_csrcon_dat_r<1>2  (
    .I0(basesoc_csrbankarray_sel_r_907),
    .I1(memadr_1[0]),
    .I2(memadr_1[2]),
    .I3(memadr_1[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>2_7576 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<1>3  (
    .I0(\basesoc_csrcon_dat_r<1>1_7575 ),
    .I1(\basesoc_csrcon_dat_r<1>2_7576 ),
    .O(basesoc_csrcon_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer3_done<19>1  (
    .I0(waittimer3_count[1]),
    .I1(waittimer3_count[0]),
    .I2(waittimer3_count[2]),
    .I3(waittimer3_count[3]),
    .I4(waittimer3_count[4]),
    .I5(waittimer3_count[5]),
    .O(waittimer3_done_11[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer3_done<19>2  (
    .I0(waittimer3_count[7]),
    .I1(waittimer3_count[6]),
    .I2(waittimer3_count[8]),
    .I3(waittimer3_count[9]),
    .I4(waittimer3_count[10]),
    .I5(waittimer3_count[11]),
    .O(\waittimer3_done<19>1_7578 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer3_done<19>3  (
    .I0(waittimer3_count[13]),
    .I1(waittimer3_count[12]),
    .I2(waittimer3_count[14]),
    .I3(waittimer3_count[15]),
    .I4(waittimer3_count[16]),
    .I5(waittimer3_count[17]),
    .O(\waittimer3_done<19>2_7579 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer3_done<19>4  (
    .I0(\waittimer3_done<19>2_7579 ),
    .I1(waittimer3_done_11[19]),
    .I2(waittimer3_count[19]),
    .I3(waittimer3_count[18]),
    .I4(\waittimer3_done<19>1_7578 ),
    .O(waittimer3_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer2_done<19>1  (
    .I0(waittimer2_count[1]),
    .I1(waittimer2_count[0]),
    .I2(waittimer2_count[2]),
    .I3(waittimer2_count[3]),
    .I4(waittimer2_count[4]),
    .I5(waittimer2_count[5]),
    .O(waittimer2_done_12[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer2_done<19>2  (
    .I0(waittimer2_count[7]),
    .I1(waittimer2_count[6]),
    .I2(waittimer2_count[8]),
    .I3(waittimer2_count[9]),
    .I4(waittimer2_count[10]),
    .I5(waittimer2_count[11]),
    .O(\waittimer2_done<19>1_7581 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer2_done<19>3  (
    .I0(waittimer2_count[13]),
    .I1(waittimer2_count[12]),
    .I2(waittimer2_count[14]),
    .I3(waittimer2_count[15]),
    .I4(waittimer2_count[16]),
    .I5(waittimer2_count[17]),
    .O(\waittimer2_done<19>2_7582 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer2_done<19>4  (
    .I0(\waittimer2_done<19>2_7582 ),
    .I1(waittimer2_done_12[19]),
    .I2(waittimer2_count[19]),
    .I3(waittimer2_count[18]),
    .I4(\waittimer2_done<19>1_7581 ),
    .O(waittimer2_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer1_done<19>1  (
    .I0(waittimer1_count[1]),
    .I1(waittimer1_count[0]),
    .I2(waittimer1_count[2]),
    .I3(waittimer1_count[3]),
    .I4(waittimer1_count[4]),
    .I5(waittimer1_count[5]),
    .O(waittimer1_done_13[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer1_done<19>2  (
    .I0(waittimer1_count[7]),
    .I1(waittimer1_count[6]),
    .I2(waittimer1_count[8]),
    .I3(waittimer1_count[9]),
    .I4(waittimer1_count[10]),
    .I5(waittimer1_count[11]),
    .O(\waittimer1_done<19>1_7584 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer1_done<19>3  (
    .I0(waittimer1_count[13]),
    .I1(waittimer1_count[12]),
    .I2(waittimer1_count[14]),
    .I3(waittimer1_count[15]),
    .I4(waittimer1_count[16]),
    .I5(waittimer1_count[17]),
    .O(\waittimer1_done<19>2_7585 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer1_done<19>4  (
    .I0(\waittimer1_done<19>2_7585 ),
    .I1(waittimer1_done_13[19]),
    .I2(waittimer1_count[19]),
    .I3(waittimer1_count[18]),
    .I4(\waittimer1_done<19>1_7584 ),
    .O(waittimer1_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer0_done<19>1  (
    .I0(waittimer0_count[1]),
    .I1(waittimer0_count[0]),
    .I2(waittimer0_count[2]),
    .I3(waittimer0_count[3]),
    .I4(waittimer0_count[4]),
    .I5(waittimer0_count[5]),
    .O(waittimer0_done_14[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer0_done<19>2  (
    .I0(waittimer0_count[7]),
    .I1(waittimer0_count[6]),
    .I2(waittimer0_count[8]),
    .I3(waittimer0_count[9]),
    .I4(waittimer0_count[10]),
    .I5(waittimer0_count[11]),
    .O(\waittimer0_done<19>1_7587 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer0_done<19>3  (
    .I0(waittimer0_count[13]),
    .I1(waittimer0_count[12]),
    .I2(waittimer0_count[14]),
    .I3(waittimer0_count[15]),
    .I4(waittimer0_count[16]),
    .I5(waittimer0_count[17]),
    .O(\waittimer0_done<19>2_7588 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer0_done<19>4  (
    .I0(\waittimer0_done<19>2_7588 ),
    .I1(waittimer0_done_14[19]),
    .I2(waittimer0_count[19]),
    .I3(waittimer0_count[18]),
    .I4(\waittimer0_done<19>1_7587 ),
    .O(waittimer0_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer4_done<19>1  (
    .I0(waittimer4_count[1]),
    .I1(waittimer4_count[0]),
    .I2(waittimer4_count[2]),
    .I3(waittimer4_count[3]),
    .I4(waittimer4_count[4]),
    .I5(waittimer4_count[5]),
    .O(waittimer4_done_15[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer4_done<19>2  (
    .I0(waittimer4_count[7]),
    .I1(waittimer4_count[6]),
    .I2(waittimer4_count[8]),
    .I3(waittimer4_count[9]),
    .I4(waittimer4_count[10]),
    .I5(waittimer4_count[11]),
    .O(\waittimer4_done<19>1_7590 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer4_done<19>3  (
    .I0(waittimer4_count[13]),
    .I1(waittimer4_count[12]),
    .I2(waittimer4_count[14]),
    .I3(waittimer4_count[15]),
    .I4(waittimer4_count[16]),
    .I5(waittimer4_count[17]),
    .O(\waittimer4_done<19>2_7591 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer4_done<19>4  (
    .I0(\waittimer4_done<19>2_7591 ),
    .I1(waittimer4_done_15[19]),
    .I2(waittimer4_count[19]),
    .I3(waittimer4_count[18]),
    .I4(\waittimer4_done<19>1_7590 ),
    .O(waittimer4_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>1  (
    .I0(basesoc_timer0_value[13]),
    .I1(basesoc_timer0_value[12]),
    .I2(basesoc_timer0_value[14]),
    .I3(basesoc_timer0_value[15]),
    .I4(basesoc_timer0_value[16]),
    .I5(basesoc_timer0_value[17]),
    .O(basesoc_timer0_zero_trigger_INV_214_o_16[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>2  (
    .I0(basesoc_timer0_value[19]),
    .I1(basesoc_timer0_value[18]),
    .I2(basesoc_timer0_value[20]),
    .I3(basesoc_timer0_value[21]),
    .I4(basesoc_timer0_value[22]),
    .I5(basesoc_timer0_value[23]),
    .O(\basesoc_timer0_zero_trigger_INV_214_o<31>1_7593 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>3  (
    .I0(basesoc_timer0_value[1]),
    .I1(basesoc_timer0_value[0]),
    .I2(basesoc_timer0_value[2]),
    .I3(basesoc_timer0_value[3]),
    .I4(basesoc_timer0_value[4]),
    .I5(basesoc_timer0_value[5]),
    .O(\basesoc_timer0_zero_trigger_INV_214_o<31>2_7594 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>4  (
    .I0(basesoc_timer0_value[7]),
    .I1(basesoc_timer0_value[6]),
    .I2(basesoc_timer0_value[8]),
    .I3(basesoc_timer0_value[9]),
    .I4(basesoc_timer0_value[10]),
    .I5(basesoc_timer0_value[11]),
    .O(\basesoc_timer0_zero_trigger_INV_214_o<31>3_7595 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>5  (
    .I0(basesoc_timer0_value[25]),
    .I1(basesoc_timer0_value[24]),
    .I2(basesoc_timer0_value[26]),
    .I3(basesoc_timer0_value[27]),
    .I4(basesoc_timer0_value[28]),
    .I5(basesoc_timer0_value[29]),
    .O(\basesoc_timer0_zero_trigger_INV_214_o<31>4_7596 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>6  (
    .I0(basesoc_timer0_value[31]),
    .I1(basesoc_timer0_value[30]),
    .O(\basesoc_timer0_zero_trigger_INV_214_o<31>5_7597 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>7  (
    .I0(basesoc_timer0_zero_trigger_INV_214_o_16[31]),
    .I1(\basesoc_timer0_zero_trigger_INV_214_o<31>1_7593 ),
    .I2(\basesoc_timer0_zero_trigger_INV_214_o<31>2_7594 ),
    .I3(\basesoc_timer0_zero_trigger_INV_214_o<31>3_7595 ),
    .I4(\basesoc_timer0_zero_trigger_INV_214_o<31>4_7596 ),
    .I5(\basesoc_timer0_zero_trigger_INV_214_o<31>5_7597 ),
    .O(basesoc_timer0_zero_trigger_INV_214_o)
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT14  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT12 ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_16_1791),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT13_7599 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT15  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_value_status[8]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT14_7600 )
  );
  LUT6 #(
    .INIT ( 64'hD800AAAAD8000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT16  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_timer0_zero_pending_1648),
    .I2(basesoc_timer0_value_status[16]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_timer0_value_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT15_7601 )
  );
  LUT6 #(
    .INIT ( 64'h1555145405450444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT17  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_zero_trigger_INV_214_o),
    .I4(basesoc_timer0_en_storage_full_1601),
    .I5(basesoc_timer0_value_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT16_7602 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[15]),
    .I2(basesoc_timer0_value_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT82  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[31]),
    .I4(basesoc_timer0_value_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT81_7604 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT86  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_23_1784),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT85_7606 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT87  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT85_7606 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT84 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT81_7604 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[14]),
    .I2(basesoc_timer0_value_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT72  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[30]),
    .I4(basesoc_timer0_value_status[22]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT71_7608 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT76  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_22_1785),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT75_7610 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT77  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT75_7610 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT74 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT71_7608 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[13]),
    .I2(basesoc_timer0_value_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT62  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[29]),
    .I4(basesoc_timer0_value_status[21]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT61_7612 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT63  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[5]),
    .I4(basesoc_timer0_reload_storage_full_21_1818),
    .I5(basesoc_timer0_load_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT62_7613 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_13_1794),
    .I4(basesoc_timer0_reload_storage_full_13_1826),
    .I5(basesoc_timer0_reload_storage_full_29_1810),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT63_7614 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT66  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_21_1786),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT65_7616 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT67  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT65_7616 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT64_7615 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT61_7612 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[12]),
    .I2(basesoc_timer0_value_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT52  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[28]),
    .I4(basesoc_timer0_value_status[20]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT51_7618 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT53  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[4]),
    .I4(basesoc_timer0_reload_storage_full_20_1819),
    .I5(basesoc_timer0_load_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT52_7619 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_12_1795),
    .I4(basesoc_timer0_reload_storage_full_12_1827),
    .I5(basesoc_timer0_reload_storage_full_28_1811),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT53_7620 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT56  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_20_1787),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT55_7622 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT57  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT55_7622 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT54_7621 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT51_7618 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[11]),
    .I2(basesoc_timer0_value_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT42  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[27]),
    .I4(basesoc_timer0_value_status[19]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT41_7624 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT43  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[3]),
    .I4(basesoc_timer0_reload_storage_full_19_1820),
    .I5(basesoc_timer0_load_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT42_7625 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_11_1796),
    .I4(basesoc_timer0_reload_storage_full_11_1828),
    .I5(basesoc_timer0_reload_storage_full_27_1812),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT43_7626 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT46  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_19_1788),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT45_7628 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT47  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT45_7628 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT44_7627 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT41_7624 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[10]),
    .I2(basesoc_timer0_value_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT32  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[26]),
    .I4(basesoc_timer0_value_status[18]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT31_7630 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT33  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[2]),
    .I4(basesoc_timer0_reload_storage_full_18_1821),
    .I5(basesoc_timer0_load_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT32_7631 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT34  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_10_1797),
    .I4(basesoc_timer0_reload_storage_full_10_1829),
    .I5(basesoc_timer0_reload_storage_full_26_1813),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT33_7632 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT36  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_18_1789),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT35_7634 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT37  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT35_7634 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT34_7633 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT31_7630 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[9]),
    .I2(basesoc_timer0_value_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT22  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[25]),
    .I4(basesoc_timer0_value_status[17]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT21_7636 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT23  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[1]),
    .I4(basesoc_timer0_reload_storage_full_17_1822),
    .I5(basesoc_timer0_load_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT22_7637 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_9_1798),
    .I4(basesoc_timer0_reload_storage_full_9_1830),
    .I5(basesoc_timer0_reload_storage_full_25_1814),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT23_7638 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT26  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_17_1790),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT25_7640 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT27  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT25_7640 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT24_7639 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT21_7636 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT84  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[23]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT83_7642 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT85  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT82 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT83_7642 ),
    .I4(basesoc_ctrl_bus_errors[7]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT74  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[22]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT73_7644 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT75  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT72 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT73_7644 ),
    .I4(basesoc_ctrl_bus_errors[6]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_29_1549),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_13_1559),
    .I5(basesoc_ctrl_bus_errors[29]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT62  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_5_1628),
    .I3(basesoc_ctrl_storage_full_21_1620),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT61_7646 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT64  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[21]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT63_7648 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT65  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT62_7647 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT63_7648 ),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_28_1618),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_12_1624),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT52  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_4_1629),
    .I3(basesoc_ctrl_storage_full_20_1621),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT51_7650 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT54  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[20]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT53_7652 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT55  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT52_7651 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT53_7652 ),
    .I4(basesoc_ctrl_bus_errors[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_27_1550),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_11_1560),
    .I5(basesoc_ctrl_bus_errors[27]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT42  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_3_1630),
    .I3(basesoc_ctrl_storage_full_19_1555),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT41_7654 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT44  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[19]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT43_7656 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT45  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT42_7655 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT43_7656 ),
    .I4(basesoc_ctrl_bus_errors[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_26_1551),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_10_1625),
    .I5(basesoc_ctrl_bus_errors[26]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT32  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_2_1563),
    .I3(basesoc_ctrl_storage_full_18_1622),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT31_7658 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT34  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[18]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT33_7660 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT35  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT32_7659 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT33_7660 ),
    .I4(basesoc_ctrl_bus_errors[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_25_1619),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_9_1626),
    .I5(basesoc_ctrl_bus_errors[25]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT2 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_1_1564),
    .I3(basesoc_ctrl_storage_full_17_1556),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT21_7662 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT24  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[17]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT23_7664 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT25  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT22_7663 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT23_7664 ),
    .I4(basesoc_ctrl_bus_errors[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT14  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT13_7666 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT15  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT12 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT13_7666 ),
    .I4(basesoc_ctrl_bus_errors[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT702  (
    .I0(_n6803),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1721),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT702_7667 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT703  (
    .I0(basesoc_sdram_phaseinjector0_status[6]),
    .I1(_n6818),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT703_7668 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT704  (
    .I0(basesoc_sdram_bandwidth_nreads_status[22]),
    .I1(_n6863),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT704_7669 )
  );
  LUT6 #(
    .INIT ( 64'h0000AACF0000AAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT705  (
    .I0(basesoc_sdram_bandwidth_nreads_status[14]),
    .I1(basesoc_sdram_bandwidth_nreads_status[6]),
    .I2(_n6869),
    .I3(_n6866),
    .I4(_n6863),
    .I5(_n6881),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT705_7670 )
  );
  LUT6 #(
    .INIT ( 64'hAACFAACFAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT706  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[14]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[6]),
    .I2(_n6878),
    .I3(_n6875),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT704_7669 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT705_7670 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT706_7671 )
  );
  LUT6 #(
    .INIT ( 64'h0C0C0A0F0C0C0A00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT707  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(_n6818),
    .I3(_n6872),
    .I4(_n6791),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT706_7671 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT707_7672 )
  );
  LUT6 #(
    .INIT ( 64'hAACFAACFAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT708  (
    .I0(basesoc_sdram_phaseinjector0_status[22]),
    .I1(basesoc_sdram_phaseinjector0_status[14]),
    .I2(_n6815),
    .I3(_n6812),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT703_7668 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT707_7672 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT708_7673 )
  );
  LUT6 #(
    .INIT ( 64'h0000CACF0000CAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT709  (
    .I0(basesoc_sdram_phaseinjector0_status[30]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I2(_n6806),
    .I3(_n6809),
    .I4(_n6803),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT708_7673 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT709_7674 )
  );
  LUT6 #(
    .INIT ( 64'hACAFACAFACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7010  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1705),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1713),
    .I2(_n6797),
    .I3(_n6800),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT702_7667 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT709_7674 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7010_7675 )
  );
  LUT6 #(
    .INIT ( 64'h0A0C0A0F0A0C0A00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7012  (
    .I0(basesoc_sdram_phaseinjector1_status[6]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I2(_n6854),
    .I3(_n6857),
    .I4(_n6830),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7010_7675 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7011_7676 )
  );
  LUT6 #(
    .INIT ( 64'hAACF0000AAC00000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7015  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1745),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1753),
    .I2(_n6839),
    .I3(_n6836),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT701 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7013 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT522  (
    .I0(_n6830),
    .I1(_n6797),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1715),
    .I3(_n6800),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1707),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT521 )
  );
  LUT6 #(
    .INIT ( 64'hAACCAAF0AACCAAFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT524  (
    .I0(basesoc_sdram_phaseinjector0_status[20]),
    .I1(basesoc_sdram_phaseinjector0_status[12]),
    .I2(basesoc_sdram_phaseinjector0_status[4]),
    .I3(_n6812),
    .I4(_n6815),
    .I5(_n6818),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT523 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0F0CC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT525  (
    .I0(basesoc_sdram_bandwidth_nreads_status[20]),
    .I1(basesoc_sdram_bandwidth_nreads_status[4]),
    .I2(basesoc_sdram_bandwidth_nreads_status[12]),
    .I3(_n6869),
    .I4(_n6866),
    .I5(_n6863),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT524_7680 )
  );
  LUT6 #(
    .INIT ( 64'hEF4FE545FFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5211  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[28]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1763),
    .I5(_n68391_4453),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5210_7684 )
  );
  LUT6 #(
    .INIT ( 64'hAACFAAC0AAC0AAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5212  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1747),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1755),
    .I2(_n6839),
    .I3(_n6836),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5210_7684 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT529_7683 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5211_7685 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCA0AFCCCCA0A0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5213  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full_12_1589),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I2(_n6827),
    .I3(_n6833),
    .I4(_n6821),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5211_7685 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5212_7686 )
  );
  LUT6 #(
    .INIT ( 64'hAACCAA0FAACCAA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5214  (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_12_1576),
    .I2(_n6794),
    .I3(_n6782),
    .I4(_n6788),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5212_7686 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5213_7687 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5215  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(_n6779),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5213_7687 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT612  (
    .I0(_n6830),
    .I1(_n6797),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1714),
    .I3(_n6800),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1706),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT611 )
  );
  LUT6 #(
    .INIT ( 64'hAACCAAF0AACCAAFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT614  (
    .I0(basesoc_sdram_phaseinjector0_status[21]),
    .I1(basesoc_sdram_phaseinjector0_status[13]),
    .I2(basesoc_sdram_phaseinjector0_status[5]),
    .I3(_n6812),
    .I4(_n6815),
    .I5(_n6818),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT613 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0F0CC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT615  (
    .I0(basesoc_sdram_bandwidth_nreads_status[21]),
    .I1(basesoc_sdram_bandwidth_nreads_status[5]),
    .I2(basesoc_sdram_bandwidth_nreads_status[13]),
    .I3(_n6869),
    .I4(_n6866),
    .I5(_n6863),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT614_7690 )
  );
  LUT6 #(
    .INIT ( 64'hEF4FE545FFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6111  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[29]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1762),
    .I5(_n68391_4453),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6110_7694 )
  );
  LUT6 #(
    .INIT ( 64'hAACFAAC0AAC0AAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6112  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1746),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1754),
    .I2(_n6839),
    .I3(_n6836),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6110_7694 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT619_7693 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6111_7695 )
  );
  LUT6 #(
    .INIT ( 64'hAA030000AA000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6113  (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .I1(_n6827),
    .I2(_n6833),
    .I3(_n6821),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT312 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6111_7695 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6112_7696 )
  );
  LUT5 #(
    .INIT ( 32'h0C0C0800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6114  (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(_n6779),
    .I3(_n6782),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6112_7696 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFECFF0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4212  (
    .I0(basesoc_sdram_bandwidth_nreads_status[11]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4210 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT431 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT428_7701 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT132 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT142 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4211_7703 )
  );
  LUT4 #(
    .INIT ( 16'h8C80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4216  (
    .I0(basesoc_sdram_storage_full[3]),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(_n6779),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4214_7706 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT51  (
    .I0(_n6800),
    .I1(dna_status[4]),
    .I2(_n6818),
    .I3(_n6815),
    .I4(_n6797),
    .I5(dna_status[12]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT52  (
    .I0(_n6782),
    .I1(dna_status[52]),
    .I2(_n6791),
    .I3(dna_status[28]),
    .I4(_n6785),
    .I5(dna_status[44]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT51_7708 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT53  (
    .I0(_n6788),
    .I1(dna_status[36]),
    .I2(_n6794),
    .I3(dna_status[20]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT52_7709 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT54  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT211_4444 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT5 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT51_7708 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT52_7709 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFECFF0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3212  (
    .I0(basesoc_sdram_bandwidth_nreads_status[10]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3210 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT431 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT328_7714 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT132 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT142 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3211_7716 )
  );
  LUT4 #(
    .INIT ( 16'h8C80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3216  (
    .I0(basesoc_sdram_storage_full[2]),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(_n6779),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3214_7719 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAACFAACFAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2214  (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_9_1592),
    .I2(_n6827),
    .I3(_n6821),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT22 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2212_7727 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2213_7728 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2215  (
    .I0(basesoc_sdram_phaseinjector0_address_storage_full_9_1579),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I2(_n6794),
    .I3(_n6788),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2213_7728 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2214_7729 )
  );
  LUT6 #(
    .INIT ( 64'hA0C0A0F0A0C0A000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2216  (
    .I0(basesoc_sdram_storage_full[1]),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(_n6779),
    .I4(_n6782),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2214_7729 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT781  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1760),
    .I3(basesoc_sdram_phaseinjector1_status[31]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1752),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT78 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT782  (
    .I0(_n6830),
    .I1(_n6797),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1712),
    .I3(_n6800),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1704),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT781_7731 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT784  (
    .I0(_n6812),
    .I1(_n6815),
    .I2(basesoc_sdram_phaseinjector0_status[7]),
    .I3(_n6818),
    .I4(basesoc_sdram_phaseinjector0_status[15]),
    .I5(basesoc_sdram_phaseinjector0_status[23]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT783 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAF0CC ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT785  (
    .I0(basesoc_sdram_bandwidth_nreads_status[23]),
    .I1(basesoc_sdram_bandwidth_nreads_status[7]),
    .I2(basesoc_sdram_bandwidth_nreads_status[15]),
    .I3(_n6866),
    .I4(_n6863),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT784_7733 )
  );
  LUT6 #(
    .INIT ( 64'hFF8CFF80FFAFFFA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT786  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[7]),
    .I1(_n6869),
    .I2(_n6878),
    .I3(_n6875),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT784_7733 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT110 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT785_7734 )
  );
  LUT6 #(
    .INIT ( 64'hCCAF0000CCA00000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT788  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[23]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I2(_n6872),
    .I3(_n6791),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT786_7735 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT785_7734 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT787_7736 )
  );
  LUT4 #(
    .INIT ( 16'hB080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7812  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1744),
    .I1(_n6836),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT701 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7810 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hAACFAACFAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1114  (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_8_1593),
    .I2(_n6827),
    .I3(_n6821),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1112_7746 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1113_7747 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1115  (
    .I0(basesoc_sdram_phaseinjector0_address_storage_full_8_1580),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I2(_n6794),
    .I3(_n6788),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1113_7747 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1114_7748 )
  );
  LUT6 #(
    .INIT ( 64'hC0A0C0F0C0A0C000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1116  (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[0]),
    .I1(basesoc_sdram_storage_full[0]),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(_n6779),
    .I4(_n6782),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1114_7748 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(memdat_3[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_uart_rx_fifo_readable_1647),
    .I4(basesoc_uart_tx_pending_1644),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h7F775D552A220800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_uart_eventmanager_storage_full[0]),
    .I4(basesoc_uart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT21_7750 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_sdram_timer_done<9>_SW0  (
    .I0(basesoc_sdram_timer_count[3]),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(basesoc_sdram_timer_count[4]),
    .I3(basesoc_sdram_timer_count[9]),
    .I4(basesoc_sdram_timer_count[5]),
    .O(N810)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_sdram_timer_done<9>  (
    .I0(basesoc_sdram_timer_count[1]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[2]),
    .I3(basesoc_sdram_timer_count[7]),
    .I4(basesoc_sdram_timer_count[6]),
    .I5(N810),
    .O(basesoc_sdram_timer_done)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_545_o_SW0 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I2(\bankmachine2_state<2>_mmx_out1 ),
    .I3(\bankmachine3_state<2>_mmx_out1 ),
    .I4(\bankmachine1_state<2>_mmx_out1 ),
    .I5(\bankmachine0_state<2>_mmx_out1 ),
    .O(N106)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_we_AND_543_o_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I2(\bankmachine2_state<2>_mmx_out1 ),
    .I3(\bankmachine3_state<2>_mmx_out1 ),
    .I4(\bankmachine1_state<2>_mmx_out1 ),
    .I5(\bankmachine0_state<2>_mmx_out1 ),
    .O(N121)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_ras_AND_537_o_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I2(\bankmachine2_state<2>_mmx_out ),
    .I3(\bankmachine3_state<2>_mmx_out ),
    .I4(\bankmachine1_state<2>_mmx_out ),
    .I5(\bankmachine0_state<2>_mmx_out ),
    .O(N1410)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_539_o_SW0 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I2(\bankmachine2_state<2>_mmx_out ),
    .I3(\bankmachine3_state<2>_mmx_out ),
    .I4(\bankmachine1_state<2>_mmx_out ),
    .I5(\bankmachine0_state<2>_mmx_out ),
    .O(N1610)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I1(basesoc_sdram_cmd_valid_mmx_out2),
    .I2(_n4210),
    .I3(basesoc_sdram_cmd_valid_mmx_out4),
    .I4(_n4138),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o1_7756)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I1(basesoc_sdram_cmd_valid_mmx_out1),
    .I2(_n4145),
    .I3(basesoc_sdram_cmd_valid_mmx_out3),
    .I4(_n4129),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o2_7757)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I1(basesoc_sdram_cmd_valid_mmx_out2),
    .I2(_n4210),
    .I3(basesoc_sdram_cmd_valid_mmx_out4),
    .I4(_n4138),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o1_7758)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o2 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I1(basesoc_sdram_cmd_valid_mmx_out1),
    .I2(_n4145),
    .I3(basesoc_sdram_cmd_valid_mmx_out3),
    .I4(_n4129),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o2_7759)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5395_inv1 (
    .I0(basesoc_ctrl_bus_errors[15]),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(basesoc_ctrl_bus_errors[14]),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(basesoc_ctrl_bus_errors[12]),
    .I5(basesoc_ctrl_bus_errors[11]),
    .O(_n5395_inv1_7760)
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  _n5395_inv2 (
    .I0(basesoc_ctrl_bus_errors[0]),
    .I1(_n5395_inv1_7760),
    .I2(basesoc_ctrl_bus_errors[10]),
    .O(_n5395_inv2_7761)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5395_inv3 (
    .I0(basesoc_ctrl_bus_errors[26]),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(basesoc_ctrl_bus_errors[25]),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_bus_errors[23]),
    .I5(basesoc_ctrl_bus_errors[22]),
    .O(_n5395_inv3_7762)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5395_inv4 (
    .I0(basesoc_ctrl_bus_errors[20]),
    .I1(basesoc_ctrl_bus_errors[21]),
    .I2(basesoc_ctrl_bus_errors[1]),
    .I3(basesoc_ctrl_bus_errors[19]),
    .I4(basesoc_ctrl_bus_errors[18]),
    .I5(basesoc_ctrl_bus_errors[17]),
    .O(_n5395_inv4_7763)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5395_inv5 (
    .I0(basesoc_ctrl_bus_errors[8]),
    .I1(basesoc_ctrl_bus_errors[9]),
    .I2(basesoc_ctrl_bus_errors[7]),
    .I3(basesoc_ctrl_bus_errors[6]),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(basesoc_ctrl_bus_errors[4]),
    .O(_n5395_inv5_7764)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5395_inv6 (
    .I0(basesoc_ctrl_bus_errors[31]),
    .I1(basesoc_ctrl_bus_errors[3]),
    .I2(basesoc_ctrl_bus_errors[30]),
    .I3(basesoc_ctrl_bus_errors[2]),
    .I4(basesoc_ctrl_bus_errors[29]),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(_n5395_inv6_7765)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n5395_inv7 (
    .I0(basesoc_done),
    .I1(_n5395_inv3_7762),
    .I2(_n5395_inv4_7763),
    .I3(_n5395_inv5_7764),
    .I4(_n5395_inv6_7765),
    .I5(_n5395_inv2_7761),
    .O(_n5395_inv)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_shared_ack1_SW0 (
    .I0(cache_state_FSM_FFd2_3770),
    .I1(cache_state_FSM_FFd3_3769),
    .O(N201)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFFFEFE ))
  Mmux_basesoc_shared_ack1 (
    .I0(basesoc_sram_bus_ack_623),
    .I1(spiflash_bus_ack_1655),
    .I2(basesoc_bus_wishbone_ack_1037),
    .I3(N201),
    .I4(basesoc_done),
    .I5(\basesoc_tag_do_tag[20]_GND_1_o_equal_391_o ),
    .O(basesoc_shared_ack)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_17[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_7768 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_7769 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \basesoc_done<19>4  (
    .I0(\basesoc_done<19>2_7769 ),
    .I1(basesoc_done_17[19]),
    .I2(basesoc_count[19]),
    .I3(basesoc_count[18]),
    .I4(\basesoc_done<19>1_7768 ),
    .O(basesoc_done)
  );
  LUT5 #(
    .INIT ( 32'hFFFFF8FF ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we11_SW0 (
    .I0(\n0406<3>1 ),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I3(litedramwishbone2native_state_FSM_FFd3_2103),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .O(N2210)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_sdram_bankmachine3_req_lock),
    .I1(\n0321<3>1 ),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(rhs_array_muxed32[10]),
    .I4(N2210),
    .I5(rhs_array_muxed32[9]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_sdram_write_available_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(N241)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  basesoc_sdram_write_available (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine0_cmd_valid),
    .I2(N241),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(basesoc_sdram_write_available_4631)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_sdram_read_available_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine1_cmd_valid),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .O(N261)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  basesoc_sdram_read_available (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine0_cmd_valid),
    .I2(N261),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(basesoc_sdram_read_available_4632)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  _n5459_inv1_SW0 (
    .I0(dna_cnt[3]),
    .I1(dna_cnt[2]),
    .O(N2810)
  );
  LUT6 #(
    .INIT ( 64'h222AAAAAAAAAAAAA ))
  _n5459_inv1 (
    .I0(dna_cnt[0]),
    .I1(dna_cnt[6]),
    .I2(dna_cnt[1]),
    .I3(N2810),
    .I4(dna_cnt[5]),
    .I5(dna_cnt[4]),
    .O(_n5459_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Result<6>2_SW0  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[4]),
    .O(N301)
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Result<6>2  (
    .I0(dna_cnt[6]),
    .I1(dna_cnt[1]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[5]),
    .I4(dna_cnt[3]),
    .I5(N301),
    .O(\Result<6>2_3197 )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[3]),
    .I3(eventsourceprocess3_pending_1652),
    .I4(waittimer3_done),
    .I5(leds_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT82  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT8 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[2]),
    .I3(eventsourceprocess2_pending_1651),
    .I4(waittimer2_done),
    .I5(leds_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT62  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT6 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[1]),
    .I3(eventsourceprocess1_pending_1650),
    .I4(waittimer1_done),
    .I5(leds_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT42  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[0]),
    .I3(eventsourceprocess0_pending_1649),
    .I4(waittimer0_done),
    .I5(leds_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT22  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT2 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT101  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[4]),
    .I3(eventsourceprocess4_pending_1653),
    .I4(waittimer4_done),
    .I5(leds_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT10 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT102  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT10 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1309_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_uart_rx_pending_1645),
    .I3(memdat_3[1]),
    .I4(basesoc_uart_eventmanager_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT42  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_uart_rx_fifo_readable_1647),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT2_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_25_1846),
    .I2(basesoc_uart_phy_storage_full_9_1613),
    .O(N3410)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT2  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[1]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_17_1633),
    .I5(N3410),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT3_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_26_1845),
    .I2(basesoc_uart_phy_storage_full_10_1612),
    .O(N362)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT3  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[2]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_18_1632),
    .I5(N362),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT4_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_27_1844),
    .I2(basesoc_uart_phy_storage_full_11_1636),
    .O(N381)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT4  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[3]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_19_1631),
    .I5(N381),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT5_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_28_1843),
    .I2(basesoc_uart_phy_storage_full_12_1635),
    .O(N4010)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT5  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[4]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_20_1608),
    .I5(N4010),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT6_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_29_1842),
    .I2(basesoc_uart_phy_storage_full_13_1611),
    .O(N426)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT6  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[5]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_21_1607),
    .I5(N426),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT7_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_30_1841),
    .I2(basesoc_uart_phy_storage_full_14_1610),
    .O(N44)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT7  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[6]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_22_1606),
    .I5(N44),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT8_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_31_1840),
    .I2(basesoc_uart_phy_storage_full_15_1609),
    .O(N46)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT8  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[7]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_23_1605),
    .I5(N46),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_rhs_array_muxed01_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .O(N50)
  );
  LUT6 #(
    .INIT ( 64'h9810BA32DC54FE76 ))
  Mmux_rhs_array_muxed01 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I2(N50),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_4620 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .O(rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'h98BA1032DCFE5476 ))
  Mmux_rhs_array_muxed61 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I2(N52),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4640 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .O(rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'hF4F04400F0F00000 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1236),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4618),
    .I4(basesoc_sdram_bankmachine2_cmd_ready),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(N54)
  );
  LUT5 #(
    .INIT ( 32'hFFFFD5C0 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1365),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_332_o6),
    .I4(N54),
    .O(roundrobin0_grant_roundrobin3_grant_OR_335_o_2746)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT81  (
    .I0(_n6782),
    .I1(dna_status[55]),
    .I2(_n6791),
    .I3(dna_status[31]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT82  (
    .I0(_n6788),
    .I1(dna_status[39]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT811 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT8 ),
    .I4(_n6794),
    .I5(dna_status[23]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT81_7792 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT83  (
    .I0(_n6800),
    .I1(dna_status[7]),
    .I2(_n6860),
    .I3(_n6839),
    .I4(_n6797),
    .I5(dna_status[15]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT82_7793 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT84  (
    .I0(_n6857),
    .I1(_n6803),
    .I2(_n6785),
    .I3(dna_status[47]),
    .I4(_n6815),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT83_7794 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT85  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT81_7792 ),
    .I2(_n6818),
    .I3(_n6854),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT83_7794 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT82_7793 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT211_SW0  (
    .I0(_n6860),
    .I1(_n6857),
    .O(N56)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT211  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT611_4435 ),
    .I1(_n6812),
    .I2(_n6830),
    .I3(_n6854),
    .I4(_n6851),
    .I5(N56),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT211_4444 )
  );
  LUT6 #(
    .INIT ( 64'h0202020257020202 ))
  \cache_state_FSM_FFd3-In2  (
    .I0(cache_state_FSM_FFd3_3769),
    .I1(_n4071[21]),
    .I2(\basesoc_tag_do_tag[20]_GND_1_o_equal_391_o ),
    .I3(\cache_state_FSM_FFd3-In1 ),
    .I4(basesoc_slave_sel[3]),
    .I5(cache_state_FSM_FFd1_988),
    .O(\cache_state_FSM_FFd3-In2_7797 )
  );
  LUT5 #(
    .INIT ( 32'hBB3BAA08 ))
  \cache_state_FSM_FFd3-In3  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd2_3770),
    .I2(cache_state_FSM_FFd3_3769),
    .I3(cache_state_FSM_FFd1_988),
    .I4(\cache_state_FSM_FFd3-In2_7797 ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \multiplexer_state_FSM_FFd2-In1  (
    .I0(multiplexer_state_FSM_FFd2_2766),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_1657),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1659),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_1661),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_1663),
    .O(\multiplexer_state_FSM_FFd2-In1_7798 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(_n4218),
    .I1(bankmachine0_state_FSM_FFd1_971),
    .I2(bankmachine0_state_FSM_FFd3_974),
    .I3(_n4222),
    .I4(\multiplexer_state_FSM_FFd2-In1_7798 ),
    .I5(_n4464),
    .O(\multiplexer_state_FSM_FFd2-In2_7799 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  \multiplexer_state_FSM_FFd1-In1_SW0  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1663),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_1657),
    .I2(basesoc_sdram_bankmachine2_twtpcon_ready_1661),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1659),
    .I4(bankmachine0_state_FSM_FFd3_974),
    .O(N58)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In1  (
    .I0(_n4464),
    .I1(_n4218),
    .I2(_n4222),
    .I3(N58),
    .I4(bankmachine0_state_FSM_FFd2_972),
    .I5(bankmachine0_state_FSM_FFd1_971),
    .O(\multiplexer_state_FSM_FFd1-In1_4630 )
  );
  LUT5 #(
    .INIT ( 32'hA2222222 ))
  \bankmachine0_state_FSM_FFd2-In2  (
    .I0(\bankmachine0_state_FSM_FFd2-In1_7801 ),
    .I1(basesoc_sdram_bankmachine0_row_opened_1656),
    .I2(basesoc_sdram_bankmachine0_auto_precharge),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4(basesoc_sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd2-In2_7802 )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine0_state_FSM_FFd2-In3  (
    .I0(bankmachine0_state_FSM_FFd3_974),
    .I1(bankmachine0_state_FSM_FFd1_971),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_1657),
    .I4(\bankmachine0_state_FSM_FFd2-In2_7802 ),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hCF23CF20FF23FF20 ))
  \bankmachine0_state_FSM_FFd3-In  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1657),
    .I1(bankmachine0_state_FSM_FFd1_971),
    .I2(bankmachine0_state_FSM_FFd2_972),
    .I3(bankmachine0_state_FSM_FFd3_974),
    .I4(N60),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd3-In_3923 )
  );
  LUT5 #(
    .INIT ( 32'hA2222222 ))
  \bankmachine1_state_FSM_FFd2-In2  (
    .I0(\bankmachine1_state_FSM_FFd2-In1_7804 ),
    .I1(basesoc_sdram_bankmachine1_row_opened_1658),
    .I2(basesoc_sdram_bankmachine1_auto_precharge),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4(basesoc_sdram_bankmachine1_cmd_ready),
    .O(\bankmachine1_state_FSM_FFd2-In2_7805 )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine1_state_FSM_FFd2-In3  (
    .I0(bankmachine1_state_FSM_FFd3_977),
    .I1(bankmachine1_state_FSM_FFd1_975),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1659),
    .I4(\bankmachine1_state_FSM_FFd2-In2_7805 ),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAF45AF40FF45FF40 ))
  \bankmachine1_state_FSM_FFd3-In  (
    .I0(bankmachine1_state_FSM_FFd1_975),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_1659),
    .I2(bankmachine1_state_FSM_FFd2_976),
    .I3(bankmachine1_state_FSM_FFd3_977),
    .I4(N62),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(\bankmachine1_state_FSM_FFd3-In_3920 )
  );
  LUT5 #(
    .INIT ( 32'hA2222222 ))
  \bankmachine2_state_FSM_FFd2-In2  (
    .I0(\bankmachine2_state_FSM_FFd2-In1_7807 ),
    .I1(basesoc_sdram_bankmachine2_row_opened_1660),
    .I2(basesoc_sdram_bankmachine2_auto_precharge),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4(basesoc_sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd2-In2_7808 )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine2_state_FSM_FFd2-In3  (
    .I0(bankmachine2_state_FSM_FFd3_980),
    .I1(bankmachine2_state_FSM_FFd1_978),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_1661),
    .I4(\bankmachine2_state_FSM_FFd2-In2_7808 ),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAF45AF40FF45FF40 ))
  \bankmachine2_state_FSM_FFd3-In  (
    .I0(bankmachine2_state_FSM_FFd1_978),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_1661),
    .I2(bankmachine2_state_FSM_FFd2_979),
    .I3(bankmachine2_state_FSM_FFd3_980),
    .I4(N64),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd3-In_3926 )
  );
  LUT5 #(
    .INIT ( 32'hA2222222 ))
  \bankmachine3_state_FSM_FFd2-In2  (
    .I0(\bankmachine3_state_FSM_FFd2-In1_7810 ),
    .I1(basesoc_sdram_bankmachine3_row_opened_1662),
    .I2(basesoc_sdram_bankmachine3_auto_precharge),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(basesoc_sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd2-In2_7811 )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(bankmachine3_state_FSM_FFd3_983),
    .I1(bankmachine3_state_FSM_FFd1_981),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_1663),
    .I4(\bankmachine3_state_FSM_FFd2-In2_7811 ),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAF45AF40FF45FF40 ))
  \bankmachine3_state_FSM_FFd3-In  (
    .I0(bankmachine3_state_FSM_FFd1_981),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1663),
    .I2(bankmachine3_state_FSM_FFd2_982),
    .I3(bankmachine3_state_FSM_FFd3_983),
    .I4(N66),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd3-In_3929 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(basesoc_sdram_read_available_4632),
    .I1(basesoc_sdram_time0[4]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[2]),
    .I5(basesoc_sdram_time0[1]),
    .O(N68)
  );
  LUT6 #(
    .INIT ( 64'h4C4C4C4C4D4C4C4C ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd3_2765),
    .I1(multiplexer_state_FSM_FFd1_2767),
    .I2(multiplexer_state_FSM_FFd2_2766),
    .I3(\multiplexer_state_FSM_FFd1-In1_4630 ),
    .I4(basesoc_sdram_write_available_4631),
    .I5(N68),
    .O(\multiplexer_state_FSM_FFd1-In_2764 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r110 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N527),
    .I3(N591),
    .I4(N719),
    .I5(N655),
    .O(Mmux_basesoc_shared_dat_r1)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r111 (
    .I0(basesoc_bus_wishbone_dat_r[0]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[0]),
    .O(Mmux_basesoc_shared_dat_r11)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r112 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r1),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r11),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[0]),
    .O(basesoc_shared_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N528),
    .I3(N592),
    .I4(N720),
    .I5(N656),
    .O(Mmux_basesoc_shared_dat_r12)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r122 (
    .I0(basesoc_bus_wishbone_dat_r[1]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[1]),
    .O(Mmux_basesoc_shared_dat_r121_7817)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r123 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r12),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r121_7817),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[1]),
    .O(basesoc_shared_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r231 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N529),
    .I3(N593),
    .I4(N721),
    .I5(N657),
    .O(Mmux_basesoc_shared_dat_r23_7818)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r232 (
    .I0(basesoc_bus_wishbone_dat_r[2]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[2]),
    .O(Mmux_basesoc_shared_dat_r231_7819)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r233 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r23_7818),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r231_7819),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[2]),
    .O(basesoc_shared_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r261 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N530),
    .I3(N594),
    .I4(N722),
    .I5(N658),
    .O(Mmux_basesoc_shared_dat_r26_7820)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r262 (
    .I0(basesoc_bus_wishbone_dat_r[3]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[3]),
    .O(Mmux_basesoc_shared_dat_r261_7821)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r263 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r26_7820),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r261_7821),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[3]),
    .O(basesoc_shared_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r23 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N537),
    .I3(N601),
    .I4(N729),
    .I5(N665),
    .O(Mmux_basesoc_shared_dat_r2)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r26 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[10]),
    .O(Mmux_basesoc_shared_dat_r21)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r210 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r2),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r21),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[10]),
    .O(basesoc_shared_dat_r[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r33 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N538),
    .I3(N602),
    .I4(N730),
    .I5(N666),
    .O(Mmux_basesoc_shared_dat_r3)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r34 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[11]),
    .O(Mmux_basesoc_shared_dat_r31)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r35 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r3),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r31),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[11]),
    .O(basesoc_shared_dat_r[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r41 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N539),
    .I3(N603),
    .I4(N731),
    .I5(N667),
    .O(Mmux_basesoc_shared_dat_r4)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r42 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[12]),
    .O(Mmux_basesoc_shared_dat_r41_7827)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r43 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r4),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r41_7827),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[12]),
    .O(basesoc_shared_dat_r[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r51 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N540),
    .I3(N604),
    .I4(N732),
    .I5(N668),
    .O(Mmux_basesoc_shared_dat_r5)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r52 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[13]),
    .O(Mmux_basesoc_shared_dat_r51_7829)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r53 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r5),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r51_7829),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[13]),
    .O(basesoc_shared_dat_r[13])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r271 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N531),
    .I3(N595),
    .I4(N723),
    .I5(N659),
    .O(Mmux_basesoc_shared_dat_r27)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r272 (
    .I0(basesoc_bus_wishbone_dat_r[4]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[4]),
    .O(Mmux_basesoc_shared_dat_r271_7831)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r273 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r27),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r271_7831),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[4]),
    .O(basesoc_shared_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N546),
    .I3(N610),
    .I4(N738),
    .I5(N674),
    .O(Mmux_basesoc_shared_dat_r111_7832)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r114 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[19]),
    .O(Mmux_basesoc_shared_dat_r112_7833)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r115 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r111_7832),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r112_7833),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[19]),
    .O(basesoc_shared_dat_r[19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N547),
    .I3(N611),
    .I4(N739),
    .I5(N675),
    .O(Mmux_basesoc_shared_dat_r13)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r132 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[20]),
    .O(Mmux_basesoc_shared_dat_r131_7835)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r133 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r13),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r131_7835),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[20]),
    .O(basesoc_shared_dat_r[20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r141 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N548),
    .I3(N612),
    .I4(N740),
    .I5(N676),
    .O(Mmux_basesoc_shared_dat_r14)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r142 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[21]),
    .O(Mmux_basesoc_shared_dat_r141_7837)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r143 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r14),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r141_7837),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[21]),
    .O(basesoc_shared_dat_r[21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r151 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N549),
    .I3(N613),
    .I4(N741),
    .I5(N677),
    .O(Mmux_basesoc_shared_dat_r15)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r152 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[22]),
    .O(Mmux_basesoc_shared_dat_r151_7839)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r153 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r15),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r151_7839),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[22]),
    .O(basesoc_shared_dat_r[22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r61 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N541),
    .I3(N605),
    .I4(N733),
    .I5(N669),
    .O(Mmux_basesoc_shared_dat_r6)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r62 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[14]),
    .O(Mmux_basesoc_shared_dat_r61_7841)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r63 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r6),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r61_7841),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[14]),
    .O(basesoc_shared_dat_r[14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r161 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N550),
    .I3(N614),
    .I4(N742),
    .I5(N678),
    .O(Mmux_basesoc_shared_dat_r16)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r162 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[23]),
    .O(Mmux_basesoc_shared_dat_r161_7843)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r163 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r16),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r161_7843),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[23]),
    .O(basesoc_shared_dat_r[23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r171 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N551),
    .I3(N615),
    .I4(N743),
    .I5(N679),
    .O(Mmux_basesoc_shared_dat_r17)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r172 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[24]),
    .O(Mmux_basesoc_shared_dat_r171_7845)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r173 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r17),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r171_7845),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[24]),
    .O(basesoc_shared_dat_r[24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r181 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N552),
    .I3(N616),
    .I4(N744),
    .I5(N680),
    .O(Mmux_basesoc_shared_dat_r18)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r182 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[25]),
    .O(Mmux_basesoc_shared_dat_r181_7847)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r183 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r18),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r181_7847),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[25]),
    .O(basesoc_shared_dat_r[25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r191 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N553),
    .I3(N617),
    .I4(N745),
    .I5(N681),
    .O(Mmux_basesoc_shared_dat_r19)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r192 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[26]),
    .O(Mmux_basesoc_shared_dat_r191_7849)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r193 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r19),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r191_7849),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[26]),
    .O(basesoc_shared_dat_r[26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r201 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N554),
    .I3(N618),
    .I4(N746),
    .I5(N682),
    .O(Mmux_basesoc_shared_dat_r20)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r202 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[27]),
    .O(Mmux_basesoc_shared_dat_r201_7851)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r203 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r20),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r201_7851),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[27]),
    .O(basesoc_shared_dat_r[27])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r281 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N532),
    .I3(N596),
    .I4(N724),
    .I5(N660),
    .O(Mmux_basesoc_shared_dat_r28)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r282 (
    .I0(basesoc_bus_wishbone_dat_r[5]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[5]),
    .O(Mmux_basesoc_shared_dat_r281_7853)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r283 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r28),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r281_7853),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[5]),
    .O(basesoc_shared_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r211 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N555),
    .I3(N619),
    .I4(N747),
    .I5(N683),
    .O(Mmux_basesoc_shared_dat_r211_7854)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r212 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[28]),
    .O(Mmux_basesoc_shared_dat_r212_7855)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r213 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r211_7854),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r212_7855),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[28]),
    .O(basesoc_shared_dat_r[28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r221 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N556),
    .I3(N620),
    .I4(N748),
    .I5(N684),
    .O(Mmux_basesoc_shared_dat_r22)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r222 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[29]),
    .O(Mmux_basesoc_shared_dat_r221_7857)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r223 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r22),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r221_7857),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[29]),
    .O(basesoc_shared_dat_r[29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r241 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N557),
    .I3(N621),
    .I4(N749),
    .I5(N685),
    .O(Mmux_basesoc_shared_dat_r24)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r242 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[30]),
    .O(Mmux_basesoc_shared_dat_r241_7859)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r243 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r24),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r241_7859),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[30]),
    .O(basesoc_shared_dat_r[30])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r251 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N558),
    .I3(N622),
    .I4(N750),
    .I5(N686),
    .O(Mmux_basesoc_shared_dat_r25)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r252 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[31]),
    .O(Mmux_basesoc_shared_dat_r251_7861)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r253 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r25),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r251_7861),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[31]),
    .O(basesoc_shared_dat_r[31])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r71 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N542),
    .I3(N606),
    .I4(N734),
    .I5(N670),
    .O(Mmux_basesoc_shared_dat_r7)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r72 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[15]),
    .O(Mmux_basesoc_shared_dat_r71_7863)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r73 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r7),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r71_7863),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[15]),
    .O(basesoc_shared_dat_r[15])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r291 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N533),
    .I3(N597),
    .I4(N725),
    .I5(N661),
    .O(Mmux_basesoc_shared_dat_r29)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r292 (
    .I0(basesoc_bus_wishbone_dat_r[6]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[6]),
    .O(Mmux_basesoc_shared_dat_r291_7865)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r293 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r29),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r291_7865),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[6]),
    .O(basesoc_shared_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r301 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N534),
    .I3(N598),
    .I4(N726),
    .I5(N662),
    .O(Mmux_basesoc_shared_dat_r30)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r302 (
    .I0(basesoc_bus_wishbone_dat_r[7]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[7]),
    .O(Mmux_basesoc_shared_dat_r301_7867)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r303 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r30),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r301_7867),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[7]),
    .O(basesoc_shared_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r311 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N535),
    .I3(N599),
    .I4(N727),
    .I5(N663),
    .O(Mmux_basesoc_shared_dat_r311_7868)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r312 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[8]),
    .O(Mmux_basesoc_shared_dat_r312_7869)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r313 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r311_7868),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r312_7869),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[8]),
    .O(basesoc_shared_dat_r[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r321 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N536),
    .I3(N600),
    .I4(N728),
    .I5(N664),
    .O(Mmux_basesoc_shared_dat_r32)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r322 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[9]),
    .O(Mmux_basesoc_shared_dat_r321_7871)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r323 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r32),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r321_7871),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[9]),
    .O(basesoc_shared_dat_r[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r81 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N543),
    .I3(N607),
    .I4(N735),
    .I5(N671),
    .O(Mmux_basesoc_shared_dat_r8)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r82 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[16]),
    .O(Mmux_basesoc_shared_dat_r81_7873)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r83 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r8),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r81_7873),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[16]),
    .O(basesoc_shared_dat_r[16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r91 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N544),
    .I3(N608),
    .I4(N736),
    .I5(N672),
    .O(Mmux_basesoc_shared_dat_r9)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r92 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[17]),
    .O(Mmux_basesoc_shared_dat_r91_7875)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r93 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r9),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r91_7875),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[17]),
    .O(basesoc_shared_dat_r[17])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r101 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3764),
    .I2(N545),
    .I3(N609),
    .I4(N737),
    .I5(N673),
    .O(Mmux_basesoc_shared_dat_r10)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r102 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[18]),
    .O(Mmux_basesoc_shared_dat_r101_7877)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r103 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r10),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r101_7877),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[18]),
    .O(basesoc_shared_dat_r[18])
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1 (
    .I0(bankmachine3_state_FSM_FFd1_981),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(N70),
    .I4(bankmachine3_state_FSM_FFd2_982),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_1663),
    .O(\bankmachine3_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1 (
    .I0(bankmachine1_state_FSM_FFd1_975),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N72),
    .I4(bankmachine1_state_FSM_FFd2_976),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_1659),
    .O(\bankmachine1_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1 (
    .I0(bankmachine0_state_FSM_FFd1_971),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N7410),
    .I4(bankmachine0_state_FSM_FFd2_972),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_1657),
    .O(\bankmachine0_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1 (
    .I0(bankmachine2_state_FSM_FFd1_978),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(basesoc_sdram_bankmachine2_row_hit),
    .I3(N761),
    .I4(bankmachine2_state_FSM_FFd2_979),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_1661),
    .O(\bankmachine2_state<2>_mmx_out1 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1236),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4618),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o2_7882)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o2 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1322),
    .I1(basesoc_sdram_bankmachine2_row_opened_1660),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1321),
    .I3(_n4129),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o3_7883)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o3 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1279),
    .I1(basesoc_sdram_bankmachine1_row_opened_1658),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278),
    .I3(_n4210),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o4_7884)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBBBA3330 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o4 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1365),
    .I1(basesoc_sdram_cmd_valid),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_332_o3_7883),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_332_o4_7884),
    .I4(roundrobin0_grant_roundrobin3_grant_OR_332_o6),
    .I5(roundrobin0_grant_roundrobin3_grant_OR_332_o2_7882),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1144_OUT5_SW0  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .O(N781)
  );
  LUT6 #(
    .INIT ( 64'h1010101001101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1144_OUT5  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1133_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1139_o ),
    .I2(spiflash_counter[4]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[3]),
    .I5(N781),
    .O(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1144_OUT6_SW0  (
    .I0(spiflash_counter[4]),
    .I1(spiflash_counter[2]),
    .I2(spiflash_counter[0]),
    .O(N801)
  );
  LUT6 #(
    .INIT ( 64'h1010101001101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1144_OUT6  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1133_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1139_o ),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[3]),
    .I5(N801),
    .O(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h2AAA2AAAFFFF2AAA ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I1(basesoc_sdram_bankmachine0_cmd_valid),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_293_o1_4647),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_292_o1_4648),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4640 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_7887 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  ddrphy_rddata_en_SW0 (
    .I0(ddrphy_rddata_sr_2_BRB6_8679),
    .I1(ddrphy_rddata_sr_2_BRB7_8680),
    .O(N371)
  );
  LUT6 #(
    .INIT ( 64'hEEEEECCC22222000 ))
  ddrphy_rddata_en (
    .I0(ddrphy_rddata_sr_1_BRB0_8673),
    .I1(ddrphy_rddata_sr_1_BRB1_8674),
    .I2(ddrphy_rddata_sr_1_BRB2_8675),
    .I3(ddrphy_rddata_sr_1_BRB3_8676),
    .I4(ddrphy_rddata_sr_1_BRB4_8677),
    .I5(ddrphy_rddata_sr_1_BRB5_8678),
    .O(ddrphy_rddata_sr[1])
  );
  LUT6 #(
    .INIT ( 64'hEEEEECCC22222000 ))
  ddrphy_wrdata_en (
    .I0(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o),
    .I1(basesoc_sdram_storage_full[0]),
    .I2(_n6824),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(N841),
    .I5(new_master_wdata_ready_880),
    .O(ddrphy_wrdata_en_2384)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT711  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT312_4432 ),
    .I1(_n6812),
    .I2(_n6863),
    .I3(N861),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT711_4440 )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFFFFA8AA ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_7891 )
  );
  LUT6 #(
    .INIT ( 64'h5D8855805D8A558A ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_4620 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_7892 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In4  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_7892 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In4_7893 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAFAF2AAAAFAF7FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT1_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_storage_full[1]),
    .I2(spiflash_bitbang_en_storage_full_1600),
    .I3(spiflash_miso_IBUF_16),
    .I4(\basesoc_interface_adr[1] ),
    .I5(spiflash_bitbang_storage_full[0]),
    .O(N901)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<0>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>1_7895 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  \basesoc_csrcon_dat_r<0>2  (
    .I0(basesoc_csrbankarray_sel_r_907),
    .I1(memadr_1[2]),
    .I2(memadr_1[0]),
    .I3(memadr_1[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>2_7896 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<0>3  (
    .I0(\basesoc_csrcon_dat_r<0>1_7895 ),
    .I1(\basesoc_csrcon_dat_r<0>2_7896 ),
    .O(basesoc_csrcon_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<4>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[4]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[4]),
    .O(N921)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0440 ))
  \basesoc_csrcon_dat_r<4>  (
    .I0(memadr_1[0]),
    .I1(basesoc_csrbankarray_sel_r_907),
    .I2(memadr_1[1]),
    .I3(memadr_1[2]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .I5(N921),
    .O(basesoc_csrcon_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<2>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[2]),
    .O(\basesoc_csrcon_dat_r<2>1_7898 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  \basesoc_csrcon_dat_r<2>2  (
    .I0(basesoc_csrbankarray_sel_r_907),
    .I1(memadr_1[0]),
    .I2(memadr_1[1]),
    .I3(memadr_1[2]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[2]),
    .O(\basesoc_csrcon_dat_r<2>2_7899 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<2>3  (
    .I0(\basesoc_csrcon_dat_r<2>1_7898 ),
    .I1(\basesoc_csrcon_dat_r<2>2_7899 ),
    .O(basesoc_csrcon_dat_r[2])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT11  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(dna_status[16]),
    .I3(dna_status[0]),
    .I4(dna_status[8]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT12  (
    .I0(_n67911_4427),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT1 ),
    .I2(_n6854),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT181 ),
    .I4(_n6785),
    .I5(dna_status[40]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT11_7901 )
  );
  LUT5 #(
    .INIT ( 32'h02020200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT14  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[56]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT13_7903 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT15  (
    .I0(_n6782),
    .I1(dna_status[48]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT12_7902 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT13_7903 ),
    .I4(_n6791),
    .I5(dna_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT14_7904 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT16  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT14_7904 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT711_4440 ),
    .I3(_n6788),
    .I4(dna_status[32]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT11_7901 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT21  (
    .I0(_n6791),
    .I1(dna_status[25]),
    .I2(_n6806),
    .I3(_n6809),
    .I4(_n6782),
    .I5(dna_status[49]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT22  (
    .I0(_n6824),
    .I1(_n67911_4427),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT21_7906 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT23  (
    .I0(_n6785),
    .I1(dna_status[41]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT811 ),
    .I3(_n6788),
    .I4(dna_status[33]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT22_7907 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT24  (
    .I0(_n6797),
    .I1(dna_status[9]),
    .I2(_n6800),
    .I3(dna_status[1]),
    .I4(_n6794),
    .I5(dna_status[17]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT23_7908 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT25  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT211_4444 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT21_7906 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT22_7907 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT23_7908 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed8_INV_279_o (
    .I0(multiplexer_state_FSM_FFd2_2766),
    .I1(basesoc_sdram_cmd_valid),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(basesoc_sdram_cmd_payload_cas_846),
    .I4(N961),
    .I5(multiplexer_state_FSM_FFd1_2767),
    .O(array_muxed8_INV_279_o_2606)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  _n5482_inv_SW0 (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[0]),
    .O(N1001)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAEA ))
  _n5482_inv (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(refresher_state_FSM_FFd2_969),
    .I3(multiplexer_state_FSM_FFd3_2765),
    .I4(multiplexer_state_FSM_FFd1_2767),
    .I5(N1001),
    .O(_n5482_inv_2755)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88088000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(_n67911_4427),
    .I2(\basesoc_interface_adr[0] ),
    .I3(dna_status[6]),
    .I4(dna_status[14]),
    .I5(_n6875),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'h54504440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT72  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(_n67851_4439),
    .I3(_n67821_4428),
    .I4(dna_status[46]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT71_7912 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFEFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT73  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT71_7912 ),
    .I1(_n6827),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT7 ),
    .I3(_n6788),
    .I4(dna_status[38]),
    .I5(_n6872),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT72_7913 )
  );
  LUT5 #(
    .INIT ( 32'hAAA82220 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT74  (
    .I0(_n67911_4427),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(dna_status[30]),
    .I4(dna_status[22]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT73_7914 )
  );
  LUT6 #(
    .INIT ( 64'h5555555554545554 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT76  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(_n68391_4453),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT74_7915 ),
    .I3(_n68061_4438),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT73_7914 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT75_7916 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT77  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT711_4440 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT75_7916 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT72_7913 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h001F1F1F ))
  basesoc_port_cmd_ready3 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[9]),
    .I2(litedramwishbone2native_state_FSM_FFd3_2103),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(\n0321<3>1 ),
    .O(basesoc_port_cmd_ready3_7918)
  );
  LUT5 #(
    .INIT ( 32'hFFF2F2F2 ))
  basesoc_port_cmd_ready5 (
    .I0(basesoc_port_cmd_ready3_7918),
    .I1(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I3(basesoc_port_cmd_ready4_4609),
    .I4(basesoc_port_cmd_ready2_7917),
    .O(basesoc_port_cmd_ready)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(N1041)
  );
  LUT6 #(
    .INIT ( 64'h1010101010101000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_sdram_bankmachine3_req_lock),
    .I1(rhs_array_muxed32[9]),
    .I2(basesoc_port_cmd_ready4_4609),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I5(N1041),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT41  (
    .I0(_n6794),
    .I1(dna_status[19]),
    .I2(_n6797),
    .I3(dna_status[11]),
    .I4(_n6788),
    .I5(dna_status[35]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT42  (
    .I0(_n6782),
    .I1(dna_status[51]),
    .I2(_n6791),
    .I3(dna_status[27]),
    .I4(_n6785),
    .I5(dna_status[43]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT41_7921 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT44  (
    .I0(_n6866),
    .I1(_n6863),
    .I2(_n6824),
    .I3(_n6860),
    .I4(_n6803),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT42_7922 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT43_7923 )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT46  (
    .I0(_n6800),
    .I1(dna_status[3]),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT44_7924 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT45_7925 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT47  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT43_7923 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT45_7925 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT4 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT41_7921 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT312_SW0  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .O(N1061)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF800A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT312  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(_n67911_4427),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(N1061),
    .I5(_n6803),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT312_4432 )
  );
  LUT5 #(
    .INIT ( 32'h02020200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT31  (
    .I0(_n67821_4428),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[50]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT32  (
    .I0(_n6791),
    .I1(dna_status[26]),
    .I2(_n6818),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT3 ),
    .I4(_n6794),
    .I5(dna_status[18]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT31_7928 )
  );
  LUT6 #(
    .INIT ( 64'hAA08080808080808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT33  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(_n68061_4438),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(dna_status[2]),
    .I5(_n67911_4427),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT32_7929 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT34  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT33_7930 )
  );
  LUT6 #(
    .INIT ( 64'h7555200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT35  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT33_7930 ),
    .I4(_n67851_4439),
    .I5(dna_status[42]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT34_7931 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF54 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT37  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT35_7932 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT34_7931 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT311 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT32_7929 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT31_7928 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT36_7933 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT38  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT312_4432 ),
    .I2(_n6788),
    .I3(dna_status[34]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT36_7933 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT61  (
    .I0(_n6791),
    .I1(dna_status[29]),
    .I2(_n6872),
    .I3(_n6815),
    .I4(_n6782),
    .I5(dna_status[53]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT65  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT63 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT311 ),
    .I2(_n6785),
    .I3(dna_status[45]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT64_7936 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT66  (
    .I0(_n6800),
    .I1(dna_status[5]),
    .I2(_n6866),
    .I3(_n6827),
    .I4(_n6794),
    .I5(dna_status[21]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT65_7937 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT67  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT611_4435 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT64_7936 ),
    .I3(_n6788),
    .I4(dna_status[37]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT65_7937 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_x_result272_SW0  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_add_x_5578 ),
    .O(N108)
  );
  LUT6 #(
    .INIT ( 64'h2020202220202000 ))
  \lm32_cpu/Mmux_x_result272  (
    .I0(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I1(N108),
    .I2(\lm32_cpu/operand_0_x [15]),
    .I3(\lm32_cpu/condition_x [1]),
    .I4(\lm32_cpu/condition_x [0]),
    .I5(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result272_4663 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result932  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result931 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result933  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result932_7940 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result934  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [8]),
    .I4(\lm32_cpu/Mmux_x_result931 ),
    .I5(\lm32_cpu/Mmux_x_result932_7940 ),
    .O(\lm32_cpu/Mmux_x_result933_7941 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result961  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result96 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result962  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result961_7943 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result963  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [9]),
    .I4(\lm32_cpu/Mmux_x_result96 ),
    .I5(\lm32_cpu/Mmux_x_result961_7943 ),
    .O(\lm32_cpu/Mmux_x_result962_7944 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result964  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [9]),
    .I5(\lm32_cpu/cc [9]),
    .O(\lm32_cpu/Mmux_x_result963_7945 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result965  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/Mmux_x_result963_7945 ),
    .I2(\lm32_cpu/eba [9]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result962_7944 ),
    .I5(\lm32_cpu/adder_result_x[9] ),
    .O(\lm32_cpu/x_result [9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result91  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result9 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result92  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result91_7947 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result93  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [11]),
    .I4(\lm32_cpu/Mmux_x_result9 ),
    .I5(\lm32_cpu/Mmux_x_result91_7947 ),
    .O(\lm32_cpu/Mmux_x_result92_7948 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result94  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [11]),
    .I5(\lm32_cpu/cc [11]),
    .O(\lm32_cpu/Mmux_x_result94_7949 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result95  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/Mmux_x_result94_7949 ),
    .I2(\lm32_cpu/eba [11]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result92_7948 ),
    .I5(\lm32_cpu/adder_result_x[11] ),
    .O(\lm32_cpu/x_result [11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result61  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result6 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result62  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result61_7951 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result64  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [10]),
    .I4(\lm32_cpu/Mmux_x_result6 ),
    .I5(\lm32_cpu/Mmux_x_result61_7951 ),
    .O(\lm32_cpu/Mmux_x_result62_7952 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result65  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [10]),
    .I5(\lm32_cpu/cc [10]),
    .O(\lm32_cpu/Mmux_x_result63 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result67  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/Mmux_x_result63 ),
    .I2(\lm32_cpu/eba [10]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result62_7952 ),
    .I5(\lm32_cpu/adder_result_x[10] ),
    .O(\lm32_cpu/x_result [10])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result181  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [14]),
    .I5(\lm32_cpu/cc [14]),
    .O(\lm32_cpu/Mmux_x_result18 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result183  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result182_7956 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result184  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result183_7957 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result185  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [14]),
    .I4(\lm32_cpu/Mmux_x_result182_7956 ),
    .I5(\lm32_cpu/Mmux_x_result183_7957 ),
    .O(\lm32_cpu/Mmux_x_result184_7958 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result186  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [14]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [14]),
    .I4(\lm32_cpu/Mmux_x_result181_7955 ),
    .I5(\lm32_cpu/Mmux_x_result184_7958 ),
    .O(\lm32_cpu/x_result [14])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result151  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [13]),
    .I5(\lm32_cpu/cc [13]),
    .O(\lm32_cpu/Mmux_x_result15 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result153  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result152_7961 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result154  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result153_7962 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result155  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [13]),
    .I4(\lm32_cpu/Mmux_x_result152_7961 ),
    .I5(\lm32_cpu/Mmux_x_result153_7962 ),
    .O(\lm32_cpu/Mmux_x_result154_7963 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result156  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [13]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [13]),
    .I4(\lm32_cpu/Mmux_x_result151_7960 ),
    .I5(\lm32_cpu/Mmux_x_result154_7963 ),
    .O(\lm32_cpu/x_result [13])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result121  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [12]),
    .I5(\lm32_cpu/cc [12]),
    .O(\lm32_cpu/Mmux_x_result12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result123  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result122_7966 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result124  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result123_7967 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result125  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [12]),
    .I4(\lm32_cpu/Mmux_x_result122_7966 ),
    .I5(\lm32_cpu/Mmux_x_result123_7967 ),
    .O(\lm32_cpu/Mmux_x_result124_7968 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result126  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [12]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [12]),
    .I4(\lm32_cpu/Mmux_x_result121_7965 ),
    .I5(\lm32_cpu/Mmux_x_result124_7968 ),
    .O(\lm32_cpu/x_result [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_193  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_191_7970 ),
    .I2(\lm32_cpu/x_result [17]),
    .O(\lm32_cpu/bypass_data_1 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_183  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_181_7973 ),
    .I2(\lm32_cpu/x_result [16]),
    .O(\lm32_cpu/bypass_data_1 [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_173  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_171_7976 ),
    .I2(\lm32_cpu/x_result [15]),
    .O(\lm32_cpu/bypass_data_1 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_163  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_161_7979 ),
    .I2(\lm32_cpu/x_result [14]),
    .O(\lm32_cpu/bypass_data_1 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_153  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_151_7982 ),
    .I2(\lm32_cpu/x_result [13]),
    .O(\lm32_cpu/bypass_data_1 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_143  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_141_7985 ),
    .I2(\lm32_cpu/x_result [12]),
    .O(\lm32_cpu/bypass_data_1 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1323  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1321_7988 ),
    .I2(\lm32_cpu/x_result [9]),
    .O(\lm32_cpu/bypass_data_1 [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1313  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1311_7991 ),
    .I2(\lm32_cpu/x_result [8]),
    .O(\lm32_cpu/bypass_data_1 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_133  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_133_7994 ),
    .I2(\lm32_cpu/x_result [11]),
    .O(\lm32_cpu/bypass_data_1 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1303  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1301_7997 ),
    .I2(\lm32_cpu/x_result [7]),
    .O(\lm32_cpu/bypass_data_1 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1293  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1291_8000 ),
    .I2(\lm32_cpu/x_result [6]),
    .O(\lm32_cpu/bypass_data_1 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1283  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1281_8003 ),
    .I2(\lm32_cpu/x_result [5]),
    .O(\lm32_cpu/bypass_data_1 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1273  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1271_8006 ),
    .I2(\lm32_cpu/x_result [4]),
    .O(\lm32_cpu/bypass_data_1 [4])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1253  (
    .I0(\lm32_cpu/x_result [31]),
    .I1(\lm32_cpu/raw_x_1_5043 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1251_8009 ),
    .O(\lm32_cpu/bypass_data_1 [31])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1243  (
    .I0(\lm32_cpu/x_result [30]),
    .I1(\lm32_cpu/raw_x_1_5043 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1241_8012 ),
    .O(\lm32_cpu/bypass_data_1 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1263  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1261_8015 ),
    .I2(\lm32_cpu/x_result [3]),
    .O(\lm32_cpu/bypass_data_1 [3])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1223  (
    .I0(\lm32_cpu/x_result [29]),
    .I1(\lm32_cpu/raw_x_1_5043 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1221_8018 ),
    .O(\lm32_cpu/bypass_data_1 [29])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1213  (
    .I0(\lm32_cpu/x_result [28]),
    .I1(\lm32_cpu/raw_x_1_5043 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1211_8021 ),
    .O(\lm32_cpu/bypass_data_1 [28])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1203  (
    .I0(\lm32_cpu/x_result [27]),
    .I1(\lm32_cpu/raw_x_1_5043 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1201_8024 ),
    .O(\lm32_cpu/bypass_data_1 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_124  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_123 ),
    .I2(\lm32_cpu/x_result [10]),
    .O(\lm32_cpu/bypass_data_1 [10])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1193  (
    .I0(\lm32_cpu/x_result [26]),
    .I1(\lm32_cpu/raw_x_1_5043 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1191_8030 ),
    .O(\lm32_cpu/bypass_data_1 [26])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1183  (
    .I0(\lm32_cpu/x_result [25]),
    .I1(\lm32_cpu/raw_x_1_5043 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1181_8033 ),
    .O(\lm32_cpu/bypass_data_1 [25])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1173  (
    .I0(\lm32_cpu/x_result [24]),
    .I1(\lm32_cpu/raw_x_1_5043 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1171_8036 ),
    .O(\lm32_cpu/bypass_data_1 [24])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1163  (
    .I0(\lm32_cpu/x_result [23]),
    .I1(\lm32_cpu/raw_x_1_5043 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1161_8039 ),
    .O(\lm32_cpu/bypass_data_1 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1153  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1151_8042 ),
    .I2(\lm32_cpu/x_result [22]),
    .O(\lm32_cpu/bypass_data_1 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1143  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1141_8045 ),
    .I2(\lm32_cpu/x_result [21]),
    .O(\lm32_cpu/bypass_data_1 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1133  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1131_8048 ),
    .I2(\lm32_cpu/x_result [20]),
    .O(\lm32_cpu/bypass_data_1 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1233  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1232_8051 ),
    .I2(\lm32_cpu/x_result [2]),
    .O(\lm32_cpu/bypass_data_1 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1113  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1111_8054 ),
    .I2(\lm32_cpu/x_result [19]),
    .O(\lm32_cpu/bypass_data_1 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1123  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1121 ),
    .I2(\lm32_cpu/x_result [1]),
    .O(\lm32_cpu/bypass_data_1 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1103  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1101_8060 ),
    .I2(\lm32_cpu/x_result [18]),
    .O(\lm32_cpu/bypass_data_1 [18])
  );
  LUT6 #(
    .INIT ( 64'h7FBFDFEFF7FBFDFE ))
  \lm32_cpu/raw_x_1_SW0  (
    .I0(\lm32_cpu/write_idx_x [2]),
    .I1(\lm32_cpu/write_idx_x [1]),
    .I2(\lm32_cpu/write_idx_x [0]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(N112)
  );
  LUT6 #(
    .INIT ( 64'h0000842100000000 ))
  \lm32_cpu/raw_x_1  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I4(N112),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_1_5043 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \lm32_cpu/raw_x_0_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I1(\lm32_cpu/write_idx_x [0]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I3(\lm32_cpu/write_idx_x [1]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I5(\lm32_cpu/write_idx_x [2]),
    .O(N114)
  );
  LUT6 #(
    .INIT ( 64'h2002000000002002 ))
  \lm32_cpu/raw_x_0  (
    .I0(\lm32_cpu/write_enable_q_x ),
    .I1(N114),
    .I2(\lm32_cpu/write_idx_x [3]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I5(\lm32_cpu/write_idx_x [4]),
    .O(\lm32_cpu/raw_x_0_5044 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result751  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result75 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result752  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result75 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [31]),
    .O(\lm32_cpu/Mmux_x_result751_8065 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result753  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [31]),
    .I5(\lm32_cpu/cc [31]),
    .O(\lm32_cpu/Mmux_x_result752_8066 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result721  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result72 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result722  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result72 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [30]),
    .O(\lm32_cpu/Mmux_x_result721_8068 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result723  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [30]),
    .I5(\lm32_cpu/cc [30]),
    .O(\lm32_cpu/Mmux_x_result722_8069 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result724  (
    .I0(\lm32_cpu/eba [30]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result722_8069 ),
    .I3(\lm32_cpu/Mmux_x_result721_8068 ),
    .O(\lm32_cpu/Mmux_x_result723_8070 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result725  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [30]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [30]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result723_8070 ),
    .O(\lm32_cpu/x_result [30])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result661  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result66 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result662  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result66 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [29]),
    .O(\lm32_cpu/Mmux_x_result661_8072 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result663  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [29]),
    .I5(\lm32_cpu/cc [29]),
    .O(\lm32_cpu/Mmux_x_result662_8073 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result664  (
    .I0(\lm32_cpu/eba [29]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result662_8073 ),
    .I3(\lm32_cpu/Mmux_x_result661_8072 ),
    .O(\lm32_cpu/Mmux_x_result663_8074 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result665  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [29]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [29]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result663_8074 ),
    .O(\lm32_cpu/x_result [29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result631  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result631_8075 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result632  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result631_8075 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [28]),
    .O(\lm32_cpu/Mmux_x_result632_8076 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result633  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [28]),
    .I5(\lm32_cpu/cc [28]),
    .O(\lm32_cpu/Mmux_x_result633_8077 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result634  (
    .I0(\lm32_cpu/eba [28]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result633_8077 ),
    .I3(\lm32_cpu/Mmux_x_result632_8076 ),
    .O(\lm32_cpu/Mmux_x_result634_8078 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result635  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [28]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [28]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result634_8078 ),
    .O(\lm32_cpu/x_result [28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result571  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result57 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result572  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result57 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [26]),
    .O(\lm32_cpu/Mmux_x_result571_8080 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result573  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [26]),
    .I5(\lm32_cpu/cc [26]),
    .O(\lm32_cpu/Mmux_x_result572_8081 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result574  (
    .I0(\lm32_cpu/eba [26]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result572_8081 ),
    .I3(\lm32_cpu/Mmux_x_result571_8080 ),
    .O(\lm32_cpu/Mmux_x_result573_8082 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result575  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [26]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [26]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result573_8082 ),
    .O(\lm32_cpu/x_result [26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result541  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result54 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result542  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result54 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [25]),
    .O(\lm32_cpu/Mmux_x_result541_8084 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result543  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [25]),
    .I5(\lm32_cpu/cc [25]),
    .O(\lm32_cpu/Mmux_x_result542_8085 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result544  (
    .I0(\lm32_cpu/eba [25]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result542_8085 ),
    .I3(\lm32_cpu/Mmux_x_result541_8084 ),
    .O(\lm32_cpu/Mmux_x_result543_8086 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result545  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [25]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [25]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result543_8086 ),
    .O(\lm32_cpu/x_result [25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result511  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result51 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result512  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result51 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [24]),
    .O(\lm32_cpu/Mmux_x_result511_8088 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result513  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [24]),
    .I5(\lm32_cpu/cc [24]),
    .O(\lm32_cpu/Mmux_x_result512_8089 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result514  (
    .I0(\lm32_cpu/eba [24]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result512_8089 ),
    .I3(\lm32_cpu/Mmux_x_result511_8088 ),
    .O(\lm32_cpu/Mmux_x_result513_8090 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result515  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [24]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [24]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result513_8090 ),
    .O(\lm32_cpu/x_result [24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result481  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result48 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result482  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result48 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [23]),
    .O(\lm32_cpu/Mmux_x_result481_8092 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result483  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [23]),
    .I5(\lm32_cpu/cc [23]),
    .O(\lm32_cpu/Mmux_x_result482_8093 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result484  (
    .I0(\lm32_cpu/eba [23]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result482_8093 ),
    .I3(\lm32_cpu/Mmux_x_result481_8092 ),
    .O(\lm32_cpu/Mmux_x_result483_8094 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result485  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [23]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [23]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result483_8094 ),
    .O(\lm32_cpu/x_result [23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result451  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result45 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result452  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result45 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [22]),
    .O(\lm32_cpu/Mmux_x_result451_8096 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result453  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [22]),
    .I5(\lm32_cpu/cc [22]),
    .O(\lm32_cpu/Mmux_x_result452_8097 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result454  (
    .I0(\lm32_cpu/eba [22]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result452_8097 ),
    .I3(\lm32_cpu/Mmux_x_result451_8096 ),
    .O(\lm32_cpu/Mmux_x_result453_8098 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result455  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [22]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [22]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result453_8098 ),
    .O(\lm32_cpu/x_result [22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result421  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result42 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result422  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result42 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [21]),
    .O(\lm32_cpu/Mmux_x_result421_8100 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result423  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [21]),
    .I5(\lm32_cpu/cc [21]),
    .O(\lm32_cpu/Mmux_x_result422_8101 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result424  (
    .I0(\lm32_cpu/eba [21]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result422_8101 ),
    .I3(\lm32_cpu/Mmux_x_result421_8100 ),
    .O(\lm32_cpu/Mmux_x_result423_8102 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result425  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [21]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [21]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result423_8102 ),
    .O(\lm32_cpu/x_result [21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result391  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result39 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result392  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result39 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [20]),
    .O(\lm32_cpu/Mmux_x_result391_8104 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result393  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [20]),
    .I5(\lm32_cpu/cc [20]),
    .O(\lm32_cpu/Mmux_x_result392_8105 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result394  (
    .I0(\lm32_cpu/eba [20]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result392_8105 ),
    .I3(\lm32_cpu/Mmux_x_result391_8104 ),
    .O(\lm32_cpu/Mmux_x_result393_8106 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result395  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [20]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [20]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result393_8106 ),
    .O(\lm32_cpu/x_result [20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result331  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result33_8107 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result332  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result33_8107 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [19]),
    .O(\lm32_cpu/Mmux_x_result331_8108 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result333  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [19]),
    .I5(\lm32_cpu/cc [19]),
    .O(\lm32_cpu/Mmux_x_result332_8109 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result334  (
    .I0(\lm32_cpu/eba [19]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result332_8109 ),
    .I3(\lm32_cpu/Mmux_x_result331_8108 ),
    .O(\lm32_cpu/Mmux_x_result333_8110 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result335  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [19]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [19]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result333_8110 ),
    .O(\lm32_cpu/x_result [19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result301  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result30 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result302  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result30 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [18]),
    .O(\lm32_cpu/Mmux_x_result301_8112 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result303  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [18]),
    .I5(\lm32_cpu/cc [18]),
    .O(\lm32_cpu/Mmux_x_result302_8113 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result304  (
    .I0(\lm32_cpu/eba [18]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result302_8113 ),
    .I3(\lm32_cpu/Mmux_x_result301_8112 ),
    .O(\lm32_cpu/Mmux_x_result303_8114 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result305  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [18]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [18]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result303_8114 ),
    .O(\lm32_cpu/x_result [18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result241  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result24 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result242  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result24 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [16]),
    .O(\lm32_cpu/Mmux_x_result241_8116 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result243  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [16]),
    .I5(\lm32_cpu/cc [16]),
    .O(\lm32_cpu/Mmux_x_result242_8117 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result244  (
    .I0(\lm32_cpu/eba [16]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result242_8117 ),
    .I3(\lm32_cpu/Mmux_x_result241_8116 ),
    .O(\lm32_cpu/Mmux_x_result243_8118 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result245  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [16]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [16]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result243_8118 ),
    .O(\lm32_cpu/x_result [16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result211  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result21 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result212  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/Mmux_x_result21 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [15]),
    .O(\lm32_cpu/Mmux_x_result211_8120 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result213  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [15]),
    .I5(\lm32_cpu/cc [15]),
    .O(\lm32_cpu/Mmux_x_result212_8121 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result214  (
    .I0(\lm32_cpu/eba [15]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result212_8121 ),
    .I3(\lm32_cpu/Mmux_x_result211_8120 ),
    .O(\lm32_cpu/Mmux_x_result213_8122 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result215  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [15]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [15]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result213_8122 ),
    .O(\lm32_cpu/x_result [15])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_w_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I1(\lm32_cpu/write_idx_w [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I3(\lm32_cpu/write_idx_w [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I5(\lm32_cpu/write_idx_w [2]),
    .O(\lm32_cpu/raw_w_11_8123 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_w_12  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I1(\lm32_cpu/write_idx_w [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I3(\lm32_cpu/write_idx_w [3]),
    .I4(\lm32_cpu/valid_w_5775 ),
    .I5(\lm32_cpu/write_enable_w_5735 ),
    .O(\lm32_cpu/raw_w_12_8124 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_w_13  (
    .I0(\lm32_cpu/raw_w_11_8123 ),
    .I1(\lm32_cpu/raw_w_12_8124 ),
    .O(\lm32_cpu/raw_w_1 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_w_01  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I1(\lm32_cpu/write_idx_w [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I3(\lm32_cpu/write_idx_w [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I5(\lm32_cpu/write_idx_w [2]),
    .O(\lm32_cpu/raw_w_01_8125 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_w_02  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I1(\lm32_cpu/write_idx_w [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/write_idx_w [3]),
    .I4(\lm32_cpu/valid_w_5775 ),
    .I5(\lm32_cpu/write_enable_w_5735 ),
    .O(\lm32_cpu/raw_w_02_8126 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_w_03  (
    .I0(\lm32_cpu/raw_w_01_8125 ),
    .I1(\lm32_cpu/raw_w_02_8126 ),
    .O(\lm32_cpu/raw_w_0 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \lm32_cpu/raw_m_11  (
    .I0(\lm32_cpu/write_idx_m [2]),
    .I1(\lm32_cpu/write_idx_m [0]),
    .I2(\lm32_cpu/write_idx_m [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/raw_m_11_8127 )
  );
  LUT6 #(
    .INIT ( 64'h8000400020001000 ))
  \lm32_cpu/raw_m_12  (
    .I0(\lm32_cpu/write_idx_m [3]),
    .I1(\lm32_cpu/write_idx_m [4]),
    .I2(\lm32_cpu/write_enable_m_5469 ),
    .I3(\lm32_cpu/valid_m_5708 ),
    .I4(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/raw_m_12_8128 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \lm32_cpu/raw_m_01  (
    .I0(\lm32_cpu/write_idx_m [2]),
    .I1(\lm32_cpu/write_idx_m [0]),
    .I2(\lm32_cpu/write_idx_m [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [22]),
    .O(\lm32_cpu/raw_m_01_8129 )
  );
  LUT6 #(
    .INIT ( 64'h8000400020001000 ))
  \lm32_cpu/raw_m_02  (
    .I0(\lm32_cpu/write_idx_m [3]),
    .I1(\lm32_cpu/write_idx_m [4]),
    .I2(\lm32_cpu/write_enable_m_5469 ),
    .I3(\lm32_cpu/valid_m_5708 ),
    .I4(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/raw_m_02_8130 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_m_03  (
    .I0(\lm32_cpu/raw_m_02_8130 ),
    .I1(\lm32_cpu/raw_m_01_8129 ),
    .O(\lm32_cpu/raw_m_0 )
  );
  LUT6 #(
    .INIT ( 64'hB931A820A820A820 ))
  \lm32_cpu/Mmux_x_result601  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/cc [27]),
    .I3(\lm32_cpu/eba [27]),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/im [27]),
    .O(\lm32_cpu/Mmux_x_result60 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result602  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result601_8132 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result603  (
    .I0(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I1(\lm32_cpu/Mmux_x_result601_8132 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [27]),
    .O(\lm32_cpu/Mmux_x_result602_8133 )
  );
  LUT5 #(
    .INIT ( 32'hEAEAFBEA ))
  \lm32_cpu/Mmux_x_result604  (
    .I0(\lm32_cpu/Mmux_x_result262 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I2(\lm32_cpu/Mmux_x_result60 ),
    .I3(\lm32_cpu/Mmux_x_result602_8133 ),
    .I4(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .O(\lm32_cpu/Mmux_x_result603_8134 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result605  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [27]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [27]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result603_8134 ),
    .O(\lm32_cpu/x_result [27])
  );
  LUT6 #(
    .INIT ( 64'hB931A820A820A820 ))
  \lm32_cpu/Mmux_x_result271  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/cc [17]),
    .I3(\lm32_cpu/eba [17]),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/im [17]),
    .O(\lm32_cpu/Mmux_x_result27 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result273  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result271_8136 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result274  (
    .I0(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I1(\lm32_cpu/Mmux_x_result271_8136 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [17]),
    .O(\lm32_cpu/Mmux_x_result273_8137 )
  );
  LUT5 #(
    .INIT ( 32'hEAEAFBEA ))
  \lm32_cpu/Mmux_x_result275  (
    .I0(\lm32_cpu/Mmux_x_result262 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I2(\lm32_cpu/Mmux_x_result27 ),
    .I3(\lm32_cpu/Mmux_x_result273_8137 ),
    .I4(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .O(\lm32_cpu/Mmux_x_result274_8138 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result276  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [17]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [17]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(\lm32_cpu/Mmux_x_result274_8138 ),
    .O(\lm32_cpu/x_result [17])
  );
  LUT3 #(
    .INIT ( 8'hC8 ))
  \lm32_cpu/stall_m1  (
    .I0(\lm32_cpu/exception_m_1_8762 ),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_1_8757 ),
    .I2(\lm32_cpu/branch_m_5483 ),
    .O(\lm32_cpu/stall_m1_8139 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFBFFFFFF ))
  \lm32_cpu/stall_m2  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1_8761 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1_8760 ),
    .I2(\lm32_cpu/load_store_unit/stall_wb_load_5905 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I5(\lm32_cpu/stall_m1_8139 ),
    .O(\lm32_cpu/stall_m2_8140 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \lm32_cpu/stall_m3  (
    .I0(\lm32_cpu/load_m_5479 ),
    .I1(\lm32_cpu/load_x_5563 ),
    .I2(\lm32_cpu/store_m_5478 ),
    .O(\lm32_cpu/stall_m3_8141 )
  );
  LUT5 #(
    .INIT ( 32'hFFE0FFC0 ))
  \lm32_cpu/stall_m4  (
    .I0(\lm32_cpu/store_x_5562 ),
    .I1(\lm32_cpu/stall_m3_8141 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I3(\lm32_cpu/stall_m2_8140 ),
    .I4(\lm32_cpu/interrupt_exception ),
    .O(\lm32_cpu/stall_m )
  );
  LUT6 #(
    .INIT ( 64'h5444545510001011 ))
  \lm32_cpu/Mmux_d_result_02  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/m_result_sel_compare_m_mmx_out ),
    .I3(\lm32_cpu/raw_m_0 ),
    .I4(N116),
    .I5(\lm32_cpu/x_result [0]),
    .O(\lm32_cpu/d_result_0 [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \lm32_cpu/branch_taken_m_SW0  (
    .I0(\lm32_cpu/condition_met_m_5472 ),
    .I1(\lm32_cpu/branch_predict_taken_m_5481 ),
    .O(N118)
  );
  LUT6 #(
    .INIT ( 64'h00000000F8F8F0F8 ))
  \lm32_cpu/branch_taken_m  (
    .I0(\lm32_cpu/branch_m_5483 ),
    .I1(\lm32_cpu/valid_m_5708 ),
    .I2(\lm32_cpu/exception_m_5480 ),
    .I3(N118),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .I5(\lm32_cpu/stall_m41 ),
    .O(\lm32_cpu/branch_taken_m_5006 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result814  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [4]),
    .I4(\lm32_cpu/cc [4]),
    .O(\lm32_cpu/Mmux_x_result813_8145 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_x_result815  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I2(\lm32_cpu/Mmux_x_result813_8145 ),
    .I3(\lm32_cpu/Mmux_x_result812 ),
    .I4(\lm32_cpu/adder_result_x[4] ),
    .O(\lm32_cpu/x_result [4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result901  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/operand_1_x [7]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result90 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result902  (
    .I0(\lm32_cpu/operand_1_x [7]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5560 ),
    .O(\lm32_cpu/Mmux_x_result901_8147 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result903  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/Mmux_x_result901_8147 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I4(\lm32_cpu/Mmux_x_result90 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [7]),
    .O(\lm32_cpu/Mmux_x_result902_8148 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result904  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [7]),
    .I4(\lm32_cpu/cc [7]),
    .O(\lm32_cpu/Mmux_x_result903_8149 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result905  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I3(\lm32_cpu/Mmux_x_result903_8149 ),
    .I4(\lm32_cpu/Mmux_x_result902_8148 ),
    .I5(\lm32_cpu/adder_result_x[7] ),
    .O(\lm32_cpu/x_result [7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result871  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/operand_1_x [6]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result87 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result872  (
    .I0(\lm32_cpu/operand_1_x [6]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5560 ),
    .O(\lm32_cpu/Mmux_x_result871_8151 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result873  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/Mmux_x_result871_8151 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I4(\lm32_cpu/Mmux_x_result87 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [6]),
    .O(\lm32_cpu/Mmux_x_result872_8152 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result874  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [6]),
    .I4(\lm32_cpu/cc [6]),
    .O(\lm32_cpu/Mmux_x_result873_8153 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result875  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I3(\lm32_cpu/Mmux_x_result873_8153 ),
    .I4(\lm32_cpu/Mmux_x_result872_8152 ),
    .I5(\lm32_cpu/adder_result_x[6] ),
    .O(\lm32_cpu/x_result [6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result841  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/operand_1_x [5]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result84 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result842  (
    .I0(\lm32_cpu/operand_1_x [5]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5560 ),
    .O(\lm32_cpu/Mmux_x_result841_8155 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result843  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/Mmux_x_result841_8155 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I4(\lm32_cpu/Mmux_x_result84 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [5]),
    .O(\lm32_cpu/Mmux_x_result842_8156 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result844  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [5]),
    .I4(\lm32_cpu/cc [5]),
    .O(\lm32_cpu/Mmux_x_result843_8157 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result845  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I3(\lm32_cpu/Mmux_x_result843_8157 ),
    .I4(\lm32_cpu/Mmux_x_result842_8156 ),
    .I5(\lm32_cpu/adder_result_x[5] ),
    .O(\lm32_cpu/x_result [5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result781  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result78 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result782  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5560 ),
    .O(\lm32_cpu/Mmux_x_result781_8159 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result783  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/Mmux_x_result781_8159 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I4(\lm32_cpu/Mmux_x_result78 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [3]),
    .O(\lm32_cpu/Mmux_x_result782_8160 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result784  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [3]),
    .I4(\lm32_cpu/cc [3]),
    .O(\lm32_cpu/Mmux_x_result783_8161 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result785  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I3(\lm32_cpu/Mmux_x_result783_8161 ),
    .I4(\lm32_cpu/Mmux_x_result782_8160 ),
    .I5(\lm32_cpu/adder_result_x[3] ),
    .O(\lm32_cpu/x_result [3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result691  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result69 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result692  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5560 ),
    .O(\lm32_cpu/Mmux_x_result691_8163 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result693  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/Mmux_x_result691_8163 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I4(\lm32_cpu/Mmux_x_result69 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [2]),
    .O(\lm32_cpu/Mmux_x_result692_8164 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result694  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [2]),
    .I4(\lm32_cpu/cc [2]),
    .O(\lm32_cpu/Mmux_x_result693_8165 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result695  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I3(\lm32_cpu/Mmux_x_result693_8165 ),
    .I4(\lm32_cpu/Mmux_x_result692_8164 ),
    .I5(\lm32_cpu/adder_result_x[2] ),
    .O(\lm32_cpu/x_result [2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result361  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result36_8166 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result362  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5560 ),
    .O(\lm32_cpu/Mmux_x_result361_8167 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result363  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/Mmux_x_result361_8167 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I4(\lm32_cpu/Mmux_x_result36_8166 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [1]),
    .O(\lm32_cpu/Mmux_x_result362_8168 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result366  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I3(\lm32_cpu/Mmux_x_result364 ),
    .I4(\lm32_cpu/Mmux_x_result362_8168 ),
    .I5(\lm32_cpu/adder_result_x[1] ),
    .O(\lm32_cpu/x_result [1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result31  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result3 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result32  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5560 ),
    .O(\lm32_cpu/Mmux_x_result31_8171 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result33  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I2(\lm32_cpu/Mmux_x_result31_8171 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I4(\lm32_cpu/Mmux_x_result3 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [0]),
    .O(\lm32_cpu/Mmux_x_result32_8172 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result34  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/interrupt_unit/ie_6018 ),
    .I2(\lm32_cpu/interrupt_unit/im [0]),
    .O(\lm32_cpu/Mmux_x_result34_8173 )
  );
  LUT5 #(
    .INIT ( 32'h5E0E5404 ))
  \lm32_cpu/Mmux_x_result35  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/Mmux_x_result34_8173 ),
    .I2(\lm32_cpu/csr_x [1]),
    .I3(basesoc_uart_irq),
    .I4(\lm32_cpu/cc [0]),
    .O(\lm32_cpu/Mmux_x_result35_8174 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \lm32_cpu/Mmux_x_result36  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/Mmux_x_result262 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I3(\lm32_cpu/Mmux_x_result35_8174 ),
    .I4(\lm32_cpu/Mmux_x_result32_8172 ),
    .I5(\lm32_cpu/adder_result_x[0] ),
    .O(\lm32_cpu/x_result [0])
  );
  LUT6 #(
    .INIT ( 64'hFF54FF44FF50FF00 ))
  \lm32_cpu/stall_a2  (
    .I0(\lm32_cpu/x_bypass_enable_x_5574 ),
    .I1(\lm32_cpu/read_enable_1_d ),
    .I2(\lm32_cpu/read_enable_0_d ),
    .I3(\lm32_cpu/stall_a1_8175 ),
    .I4(\lm32_cpu/raw_x_01 ),
    .I5(\lm32_cpu/raw_x_11 ),
    .O(\lm32_cpu/stall_a2_8176 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \lm32_cpu/stall_a3  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_q_m ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/load_q_x ),
    .O(\lm32_cpu/stall_a3_8177 )
  );
  LUT6 #(
    .INIT ( 64'hFFF0FFF000008880 ))
  \lm32_cpu/stall_a4  (
    .I0(\lm32_cpu/store_x_5562 ),
    .I1(\lm32_cpu/valid_x_5709 ),
    .I2(\lm32_cpu/scall_d ),
    .I3(\lm32_cpu/eret_d ),
    .I4(\lm32_cpu/kill_x ),
    .I5(\lm32_cpu/stall_a3_8177 ),
    .O(\lm32_cpu/stall_a4_8178 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF8FFF8FFF8F8 ))
  \lm32_cpu/stall_a5  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/kill_d ),
    .I4(\lm32_cpu/stall_a4_8178 ),
    .I5(\lm32_cpu/stall_a2_8176 ),
    .O(\lm32_cpu/stall_a )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/m_result_sel_compare_m1_SW0  (
    .I0(\lm32_cpu/shifter/direction_m_7105 ),
    .I1(\lm32_cpu/shifter/right_shift_result [0]),
    .I2(\lm32_cpu/shifter/right_shift_result [31]),
    .O(N120)
  );
  LUT5 #(
    .INIT ( 32'hBFAE1504 ))
  \lm32_cpu/m_result_sel_compare_m1  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(N120),
    .I3(\lm32_cpu/operand_m [0]),
    .I4(\lm32_cpu/condition_met_m_5472 ),
    .O(\lm32_cpu/m_result_sel_compare_m_mmx_out )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result110  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [24]),
    .I2(\lm32_cpu/load_store_unit/data_w [8]),
    .O(\lm32_cpu/Mmux_w_result1 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result111  (
    .I0(\lm32_cpu/load_store_unit/data_w [0]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result1 ),
    .I5(\lm32_cpu/load_store_unit/data_w [16]),
    .O(\lm32_cpu/Mmux_w_result11 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result112  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [16]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [0]),
    .I5(\lm32_cpu/Mmux_w_result11 ),
    .O(\lm32_cpu/Mmux_w_result12 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result113  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I2(\lm32_cpu/multiplier/result [0]),
    .I3(\lm32_cpu/operand_w [0]),
    .I4(\lm32_cpu/Mmux_w_result12 ),
    .O(\lm32_cpu/w_result [0])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result2_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [10]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [26]),
    .O(N122)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result2  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6552 ),
    .I2(N122),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [10]),
    .I5(\lm32_cpu/operand_w [10]),
    .O(\lm32_cpu/w_result [10])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result3_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [11]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [27]),
    .O(N124)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result3  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6552 ),
    .I2(N124),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [11]),
    .I5(\lm32_cpu/operand_w [11]),
    .O(\lm32_cpu/w_result [11])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result4_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [12]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [28]),
    .O(N126)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result4  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6552 ),
    .I2(N126),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [12]),
    .I5(\lm32_cpu/operand_w [12]),
    .O(\lm32_cpu/w_result [12])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result5_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [13]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [29]),
    .O(N128)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result5  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6552 ),
    .I2(N128),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [13]),
    .I5(\lm32_cpu/operand_w [13]),
    .O(\lm32_cpu/w_result [13])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result6_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [14]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [30]),
    .O(N130)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result6  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6552 ),
    .I2(N130),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [14]),
    .I5(\lm32_cpu/operand_w [14]),
    .O(\lm32_cpu/w_result [14])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result7_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [15]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [31]),
    .O(N132)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result7  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6552 ),
    .I2(N132),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [15]),
    .I5(\lm32_cpu/operand_w [15]),
    .O(\lm32_cpu/w_result [15])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result81  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [16]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result8 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/Mmux_w_result82  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/sign_extend_w_6673 ),
    .O(\lm32_cpu/Mmux_w_result101_8192 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result84  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result8 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [16]),
    .I5(\lm32_cpu/operand_w [16]),
    .O(\lm32_cpu/w_result [16])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result91  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [17]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result9 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result94  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result9 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [17]),
    .I5(\lm32_cpu/operand_w [17]),
    .O(\lm32_cpu/w_result [17])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result101  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [18]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result10 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result104  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result10 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [18]),
    .I5(\lm32_cpu/operand_w [18]),
    .O(\lm32_cpu/w_result [18])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result114  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [19]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result111_8194 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result117  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result111_8194 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [19]),
    .I5(\lm32_cpu/operand_w [19]),
    .O(\lm32_cpu/w_result [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result121  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [25]),
    .I2(\lm32_cpu/load_store_unit/data_w [9]),
    .O(\lm32_cpu/Mmux_w_result121_8195 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result122  (
    .I0(\lm32_cpu/load_store_unit/data_w [1]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result121_8195 ),
    .I5(\lm32_cpu/load_store_unit/data_w [17]),
    .O(\lm32_cpu/Mmux_w_result122_8196 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result123  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [17]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [1]),
    .I5(\lm32_cpu/Mmux_w_result122_8196 ),
    .O(\lm32_cpu/Mmux_w_result123_8197 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result124  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I2(\lm32_cpu/multiplier/result [1]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/Mmux_w_result123_8197 ),
    .O(\lm32_cpu/w_result [1])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result131  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [20]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result13 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result134  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result13 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [20]),
    .I5(\lm32_cpu/operand_w [20]),
    .O(\lm32_cpu/w_result [20])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result141  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [21]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result14 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result144  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result14 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [21]),
    .I5(\lm32_cpu/operand_w [21]),
    .O(\lm32_cpu/w_result [21])
  );
  LUT5 #(
    .INIT ( 32'hFFFFBAAA ))
  \lm32_cpu/Mmux_w_result151  (
    .I0(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [22]),
    .I4(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/Mmux_w_result15 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result154  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/Mmux_w_result102 ),
    .I2(\lm32_cpu/Mmux_w_result15 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [22]),
    .I5(\lm32_cpu/operand_w [22]),
    .O(\lm32_cpu/w_result [22])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result16_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I1(\lm32_cpu/operand_w [23]),
    .I2(\lm32_cpu/multiplier/result [23]),
    .O(N134)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result16  (
    .I0(\lm32_cpu/load_store_unit/data_w [23]),
    .I1(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N134),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6551 ),
    .O(\lm32_cpu/w_result [23])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result17_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I1(\lm32_cpu/operand_w [24]),
    .I2(\lm32_cpu/multiplier/result [24]),
    .O(N136)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result17  (
    .I0(\lm32_cpu/load_store_unit/data_w [24]),
    .I1(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N136),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6551 ),
    .O(\lm32_cpu/w_result [24])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result18_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I1(\lm32_cpu/operand_w [25]),
    .I2(\lm32_cpu/multiplier/result [25]),
    .O(N1381)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result18  (
    .I0(\lm32_cpu/load_store_unit/data_w [25]),
    .I1(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1381),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6551 ),
    .O(\lm32_cpu/w_result [25])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result19_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I1(\lm32_cpu/operand_w [26]),
    .I2(\lm32_cpu/multiplier/result [26]),
    .O(N1401)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result19  (
    .I0(\lm32_cpu/load_store_unit/data_w [26]),
    .I1(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1401),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6551 ),
    .O(\lm32_cpu/w_result [26])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result20_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I1(\lm32_cpu/operand_w [27]),
    .I2(\lm32_cpu/multiplier/result [27]),
    .O(N1421)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result20  (
    .I0(\lm32_cpu/load_store_unit/data_w [27]),
    .I1(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1421),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6551 ),
    .O(\lm32_cpu/w_result [27])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result21_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I1(\lm32_cpu/operand_w [28]),
    .I2(\lm32_cpu/multiplier/result [28]),
    .O(N1441)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result21  (
    .I0(\lm32_cpu/load_store_unit/data_w [28]),
    .I1(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1441),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6551 ),
    .O(\lm32_cpu/w_result [28])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result22_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I1(\lm32_cpu/operand_w [29]),
    .I2(\lm32_cpu/multiplier/result [29]),
    .O(N1461)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result22  (
    .I0(\lm32_cpu/load_store_unit/data_w [29]),
    .I1(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1461),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6551 ),
    .O(\lm32_cpu/w_result [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result231  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [26]),
    .I2(\lm32_cpu/load_store_unit/data_w [10]),
    .O(\lm32_cpu/Mmux_w_result23 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result232  (
    .I0(\lm32_cpu/load_store_unit/data_w [2]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result23 ),
    .I5(\lm32_cpu/load_store_unit/data_w [18]),
    .O(\lm32_cpu/Mmux_w_result231_8209 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result233  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [18]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [2]),
    .I5(\lm32_cpu/Mmux_w_result231_8209 ),
    .O(\lm32_cpu/Mmux_w_result232_8210 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result234  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I2(\lm32_cpu/multiplier/result [2]),
    .I3(\lm32_cpu/operand_w [2]),
    .I4(\lm32_cpu/Mmux_w_result232_8210 ),
    .O(\lm32_cpu/w_result [2])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result24_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I1(\lm32_cpu/operand_w [30]),
    .I2(\lm32_cpu/multiplier/result [30]),
    .O(N1481)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result24  (
    .I0(\lm32_cpu/load_store_unit/data_w [30]),
    .I1(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1481),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6551 ),
    .O(\lm32_cpu/w_result [30])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result25_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I1(\lm32_cpu/operand_w [31]),
    .I2(\lm32_cpu/multiplier/result [31]),
    .O(N1501)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result25  (
    .I0(\lm32_cpu/load_store_unit/data_w [31]),
    .I1(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1501),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6551 ),
    .O(\lm32_cpu/w_result [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result261  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [27]),
    .I2(\lm32_cpu/load_store_unit/data_w [11]),
    .O(\lm32_cpu/Mmux_w_result26 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result262  (
    .I0(\lm32_cpu/load_store_unit/data_w [3]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result26 ),
    .I5(\lm32_cpu/load_store_unit/data_w [19]),
    .O(\lm32_cpu/Mmux_w_result261_8214 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result263  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [19]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [3]),
    .I5(\lm32_cpu/Mmux_w_result261_8214 ),
    .O(\lm32_cpu/Mmux_w_result262_8215 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result264  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I2(\lm32_cpu/multiplier/result [3]),
    .I3(\lm32_cpu/operand_w [3]),
    .I4(\lm32_cpu/Mmux_w_result262_8215 ),
    .O(\lm32_cpu/w_result [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result271  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [28]),
    .I2(\lm32_cpu/load_store_unit/data_w [12]),
    .O(\lm32_cpu/Mmux_w_result27 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result272  (
    .I0(\lm32_cpu/load_store_unit/data_w [4]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result27 ),
    .I5(\lm32_cpu/load_store_unit/data_w [20]),
    .O(\lm32_cpu/Mmux_w_result271_8217 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result273  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [20]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [4]),
    .I5(\lm32_cpu/Mmux_w_result271_8217 ),
    .O(\lm32_cpu/Mmux_w_result272_8218 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result274  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I2(\lm32_cpu/multiplier/result [4]),
    .I3(\lm32_cpu/operand_w [4]),
    .I4(\lm32_cpu/Mmux_w_result272_8218 ),
    .O(\lm32_cpu/w_result [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result281  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [29]),
    .I2(\lm32_cpu/load_store_unit/data_w [13]),
    .O(\lm32_cpu/Mmux_w_result28 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result282  (
    .I0(\lm32_cpu/load_store_unit/data_w [5]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result28 ),
    .I5(\lm32_cpu/load_store_unit/data_w [21]),
    .O(\lm32_cpu/Mmux_w_result281_8220 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result283  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [21]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [5]),
    .I5(\lm32_cpu/Mmux_w_result281_8220 ),
    .O(\lm32_cpu/Mmux_w_result282_8221 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result284  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I2(\lm32_cpu/multiplier/result [5]),
    .I3(\lm32_cpu/operand_w [5]),
    .I4(\lm32_cpu/Mmux_w_result282_8221 ),
    .O(\lm32_cpu/w_result [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result291  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [30]),
    .I2(\lm32_cpu/load_store_unit/data_w [14]),
    .O(\lm32_cpu/Mmux_w_result29 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result292  (
    .I0(\lm32_cpu/load_store_unit/data_w [6]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result29 ),
    .I5(\lm32_cpu/load_store_unit/data_w [22]),
    .O(\lm32_cpu/Mmux_w_result291_8223 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result293  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [22]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [6]),
    .I5(\lm32_cpu/Mmux_w_result291_8223 ),
    .O(\lm32_cpu/Mmux_w_result292_8224 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result294  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I2(\lm32_cpu/multiplier/result [6]),
    .I3(\lm32_cpu/operand_w [6]),
    .I4(\lm32_cpu/Mmux_w_result292_8224 ),
    .O(\lm32_cpu/w_result [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result301  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [31]),
    .I2(\lm32_cpu/load_store_unit/data_w [15]),
    .O(\lm32_cpu/Mmux_w_result30 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result302  (
    .I0(\lm32_cpu/load_store_unit/data_w [7]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result30 ),
    .I5(\lm32_cpu/load_store_unit/data_w [23]),
    .O(\lm32_cpu/Mmux_w_result301_8226 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result303  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [23]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [7]),
    .I5(\lm32_cpu/Mmux_w_result301_8226 ),
    .O(\lm32_cpu/Mmux_w_result302_8227 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/Mmux_w_result304  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I2(\lm32_cpu/multiplier/result [7]),
    .I3(\lm32_cpu/operand_w [7]),
    .I4(\lm32_cpu/Mmux_w_result302_8227 ),
    .O(\lm32_cpu/w_result [7])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result31_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [8]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [24]),
    .O(N1521)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result31  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6552 ),
    .I2(N1521),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [8]),
    .I5(\lm32_cpu/operand_w [8]),
    .O(\lm32_cpu/w_result [8])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result32_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [9]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [25]),
    .O(N1541)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result32  (
    .I0(\lm32_cpu/w_result_sel_load_w_5742 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6552 ),
    .I2(N1541),
    .I3(\lm32_cpu/w_result_sel_mul_w_5741 ),
    .I4(\lm32_cpu/multiplier/result [9]),
    .I5(\lm32_cpu/operand_w [9]),
    .O(\lm32_cpu/w_result [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_112  (
    .I0(\lm32_cpu/raw_x_1_5043 ),
    .I1(\lm32_cpu/Mmux_bypass_data_11 ),
    .I2(\lm32_cpu/x_result [0]),
    .O(\lm32_cpu/bypass_data_1 [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \lm32_cpu/iflush_SW0  (
    .I0(\lm32_cpu/valid_d_5710 ),
    .I1(\lm32_cpu/stall_a5_8726 ),
    .O(N1561)
  );
  LUT6 #(
    .INIT ( 64'h0000000000004000 ))
  \lm32_cpu/iflush  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I3(\lm32_cpu/csr_write_enable_d ),
    .I4(\lm32_cpu/kill_d ),
    .I5(N1561),
    .O(\lm32_cpu/iflush_5297 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT101  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [20]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [20]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<18> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT10 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT102  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [20]),
    .I3(\lm32_cpu/instruction_unit/pc_f [20]),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/branch_target_m [20]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT101_8233 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103  (
    .I0(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT101_8233 ),
    .I2(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT10 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux1011  (
    .I0(\lm32_cpu/branch_target_m [2]),
    .I1(\lm32_cpu/instruction_unit/pc_f [2]),
    .I2(\lm32_cpu/branch_target_d [2]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux101 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/mux1012  (
    .I0(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [2]),
    .O(\lm32_cpu/instruction_unit/mux1012_8235 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  \lm32_cpu/instruction_unit/mux1013  (
    .I0(\lm32_cpu/instruction_unit/restart_address [2]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<0> ),
    .I2(\lm32_cpu/instruction_unit/mux1012_8235 ),
    .I3(\lm32_cpu/instruction_unit/mux1015 ),
    .I4(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I5(\lm32_cpu/instruction_unit/mux101 ),
    .O(\lm32_cpu/instruction_unit/pc_a [2])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux101101  (
    .I0(\lm32_cpu/branch_target_m [5]),
    .I1(\lm32_cpu/instruction_unit/pc_f [5]),
    .I2(\lm32_cpu/branch_target_d [5]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10110 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/mux101102  (
    .I0(\lm32_cpu/instruction_unit/pc_x [5]),
    .I1(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .O(\lm32_cpu/instruction_unit/mux101101_8237 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  \lm32_cpu/instruction_unit/mux101103  (
    .I0(\lm32_cpu/instruction_unit/restart_address [5]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<3> ),
    .I2(\lm32_cpu/instruction_unit/mux101101_8237 ),
    .I3(\lm32_cpu/instruction_unit/mux1015 ),
    .I4(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I5(\lm32_cpu/instruction_unit/mux10110 ),
    .O(\lm32_cpu/instruction_unit/pc_a [5])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux101121  (
    .I0(\lm32_cpu/branch_target_m [6]),
    .I1(\lm32_cpu/instruction_unit/pc_f [6]),
    .I2(\lm32_cpu/branch_target_d [6]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10112 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/mux101122  (
    .I0(\lm32_cpu/instruction_unit/pc_x [6]),
    .I1(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .O(\lm32_cpu/instruction_unit/mux101121_8239 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  \lm32_cpu/instruction_unit/mux101123  (
    .I0(\lm32_cpu/instruction_unit/restart_address [6]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<4> ),
    .I2(\lm32_cpu/instruction_unit/mux101121_8239 ),
    .I3(\lm32_cpu/instruction_unit/mux1015 ),
    .I4(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I5(\lm32_cpu/instruction_unit/mux10112 ),
    .O(\lm32_cpu/instruction_unit/pc_a [6])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux101141  (
    .I0(\lm32_cpu/branch_target_m [7]),
    .I1(\lm32_cpu/instruction_unit/pc_f [7]),
    .I2(\lm32_cpu/branch_target_d [7]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10114 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/mux101142  (
    .I0(\lm32_cpu/instruction_unit/pc_x [7]),
    .I1(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .O(\lm32_cpu/instruction_unit/mux101141_8241 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  \lm32_cpu/instruction_unit/mux101143  (
    .I0(\lm32_cpu/instruction_unit/restart_address [7]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<5> ),
    .I2(\lm32_cpu/instruction_unit/mux101141_8241 ),
    .I3(\lm32_cpu/instruction_unit/mux1015 ),
    .I4(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I5(\lm32_cpu/instruction_unit/mux10114 ),
    .O(\lm32_cpu/instruction_unit/pc_a [7])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux101161  (
    .I0(\lm32_cpu/branch_target_m [8]),
    .I1(\lm32_cpu/instruction_unit/pc_f [8]),
    .I2(\lm32_cpu/branch_target_d [8]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10116 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/mux101162  (
    .I0(\lm32_cpu/instruction_unit/pc_x [8]),
    .I1(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .O(\lm32_cpu/instruction_unit/mux101161_8243 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  \lm32_cpu/instruction_unit/mux101163  (
    .I0(\lm32_cpu/instruction_unit/restart_address [8]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<6> ),
    .I2(\lm32_cpu/instruction_unit/mux101161_8243 ),
    .I3(\lm32_cpu/instruction_unit/mux1015 ),
    .I4(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I5(\lm32_cpu/instruction_unit/mux10116 ),
    .O(\lm32_cpu/instruction_unit/pc_a [8])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux101181  (
    .I0(\lm32_cpu/branch_target_m [9]),
    .I1(\lm32_cpu/instruction_unit/pc_f [9]),
    .I2(\lm32_cpu/branch_target_d [9]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10118 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/mux101182  (
    .I0(\lm32_cpu/instruction_unit/pc_x [9]),
    .I1(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .O(\lm32_cpu/instruction_unit/mux101181_8245 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  \lm32_cpu/instruction_unit/mux101183  (
    .I0(\lm32_cpu/instruction_unit/restart_address [9]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<7> ),
    .I2(\lm32_cpu/instruction_unit/mux101181_8245 ),
    .I3(\lm32_cpu/instruction_unit/mux1015 ),
    .I4(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I5(\lm32_cpu/instruction_unit/mux10118 ),
    .O(\lm32_cpu/instruction_unit/pc_a [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT211  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [30]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [30]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<28> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT21_8246 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT212  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [30]),
    .I3(\lm32_cpu/instruction_unit/pc_f [30]),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/branch_target_m [30]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT211_8247 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT213  (
    .I0(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT211_8247 ),
    .I2(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT21_8246 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT221  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [31]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [31]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<29> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT22_8248 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT222  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [31]),
    .I3(\lm32_cpu/instruction_unit/pc_f [31]),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/branch_target_m [31]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT221_8249 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT223  (
    .I0(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT221_8249 ),
    .I2(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT22_8248 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux10161  (
    .I0(\lm32_cpu/branch_target_m [3]),
    .I1(\lm32_cpu/instruction_unit/pc_f [3]),
    .I2(\lm32_cpu/branch_target_d [3]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux1016 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/mux10162  (
    .I0(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I1(\lm32_cpu/instruction_unit/pc_x [3]),
    .O(\lm32_cpu/instruction_unit/mux10161_8251 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  \lm32_cpu/instruction_unit/mux10163  (
    .I0(\lm32_cpu/instruction_unit/restart_address [3]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<1> ),
    .I2(\lm32_cpu/instruction_unit/mux10161_8251 ),
    .I3(\lm32_cpu/instruction_unit/mux1015 ),
    .I4(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I5(\lm32_cpu/instruction_unit/mux1016 ),
    .O(\lm32_cpu/instruction_unit/pc_a [3])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux10181  (
    .I0(\lm32_cpu/branch_target_m [4]),
    .I1(\lm32_cpu/instruction_unit/pc_f [4]),
    .I2(\lm32_cpu/branch_target_d [4]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux1018 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/mux10182  (
    .I0(\lm32_cpu/instruction_unit/pc_x [4]),
    .I1(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .O(\lm32_cpu/instruction_unit/mux10181_8253 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  \lm32_cpu/instruction_unit/mux10183  (
    .I0(\lm32_cpu/instruction_unit/restart_address [4]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<2> ),
    .I2(\lm32_cpu/instruction_unit/mux10181_8253 ),
    .I3(\lm32_cpu/instruction_unit/mux1015 ),
    .I4(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I5(\lm32_cpu/instruction_unit/mux1018 ),
    .O(\lm32_cpu/instruction_unit/pc_a [4])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux3111  (
    .I0(\lm32_cpu/branch_target_m [10]),
    .I1(\lm32_cpu/instruction_unit/pc_f [10]),
    .I2(\lm32_cpu/branch_target_d [10]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux311 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/mux3112  (
    .I0(\lm32_cpu/instruction_unit/pc_x [10]),
    .I1(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .O(\lm32_cpu/instruction_unit/mux3111_8255 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  \lm32_cpu/instruction_unit/mux3113  (
    .I0(\lm32_cpu/instruction_unit/restart_address [10]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<8> ),
    .I2(\lm32_cpu/instruction_unit/mux3111_8255 ),
    .I3(\lm32_cpu/instruction_unit/mux1015 ),
    .I4(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I5(\lm32_cpu/instruction_unit/mux311 ),
    .O(\lm32_cpu/instruction_unit/pc_a [10])
  );
  LUT6 #(
    .INIT ( 64'hFAEEAAAAF0CC0000 ))
  \lm32_cpu/instruction_unit/mux3311  (
    .I0(\lm32_cpu/branch_target_m [11]),
    .I1(\lm32_cpu/instruction_unit/pc_f [11]),
    .I2(\lm32_cpu/branch_target_d [11]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux331 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/mux3312  (
    .I0(\lm32_cpu/instruction_unit/pc_x [11]),
    .I1(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .O(\lm32_cpu/instruction_unit/mux3311_8257 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  \lm32_cpu/instruction_unit/mux3313  (
    .I0(\lm32_cpu/instruction_unit/restart_address [11]),
    .I1(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<9> ),
    .I2(\lm32_cpu/instruction_unit/mux3311_8257 ),
    .I3(\lm32_cpu/instruction_unit/mux1015 ),
    .I4(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I5(\lm32_cpu/instruction_unit/mux331 ),
    .O(\lm32_cpu/instruction_unit/pc_a [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT21  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [12]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [12]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<10> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT23  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT23_8259 ),
    .I2(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I3(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT2 ),
    .I4(\lm32_cpu/branch_target_m [12]),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT31  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [13]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [13]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<11> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT33  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT31_8261 ),
    .I2(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I3(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT3 ),
    .I4(\lm32_cpu/branch_target_m [13]),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT41  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [14]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [14]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<12> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT43  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT41_8263 ),
    .I2(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I3(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT4 ),
    .I4(\lm32_cpu/branch_target_m [14]),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT51  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [15]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [15]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<13> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT53  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT51_8265 ),
    .I2(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I3(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT5 ),
    .I4(\lm32_cpu/branch_target_m [15]),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT61  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [16]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [16]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<14> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT63  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT61_8267 ),
    .I2(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I3(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT6 ),
    .I4(\lm32_cpu/branch_target_m [16]),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT71  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [17]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [17]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<15> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT73  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT71_8269 ),
    .I2(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I3(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT7 ),
    .I4(\lm32_cpu/branch_target_m [17]),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT81  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [18]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [18]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<16> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT83  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT81_8271 ),
    .I2(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I3(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT8 ),
    .I4(\lm32_cpu/branch_target_m [18]),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT91  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [19]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [19]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<17> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT9 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT92  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [19]),
    .I3(\lm32_cpu/instruction_unit/pc_f [19]),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/branch_target_m [19]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT91_8273 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT93  (
    .I0(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT91_8273 ),
    .I2(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT9 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT111  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [21]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [21]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<19> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT112  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [21]),
    .I3(\lm32_cpu/instruction_unit/pc_f [21]),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/branch_target_m [21]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT111_8275 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT113  (
    .I0(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT111_8275 ),
    .I2(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT11 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT131  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [22]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [22]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<20> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT13 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT132  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [22]),
    .I3(\lm32_cpu/instruction_unit/pc_f [22]),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/branch_target_m [22]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT131_8277 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT133  (
    .I0(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT131_8277 ),
    .I2(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT13 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT141  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [23]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [23]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<21> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT14 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT142  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [23]),
    .I3(\lm32_cpu/instruction_unit/pc_f [23]),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/branch_target_m [23]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT141_8279 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT143  (
    .I0(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT141_8279 ),
    .I2(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT14 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT151  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [24]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [24]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<22> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT15 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT152  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [24]),
    .I3(\lm32_cpu/instruction_unit/pc_f [24]),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/branch_target_m [24]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT151_8281 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT153  (
    .I0(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT151_8281 ),
    .I2(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT15 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT161  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [25]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [25]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<23> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT16 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT162  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [25]),
    .I3(\lm32_cpu/instruction_unit/pc_f [25]),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/branch_target_m [25]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT161_8283 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT163  (
    .I0(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT161_8283 ),
    .I2(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT16 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT171  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [26]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [26]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<24> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT17 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT172  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [26]),
    .I3(\lm32_cpu/instruction_unit/pc_f [26]),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/branch_target_m [26]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT171_8285 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT173  (
    .I0(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT171_8285 ),
    .I2(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT17 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT181  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [27]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [27]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<25> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT18 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT182  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [27]),
    .I3(\lm32_cpu/instruction_unit/pc_f [27]),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/branch_target_m [27]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT181_8287 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT183  (
    .I0(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT181_8287 ),
    .I2(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT18 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT191  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [28]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [28]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<26> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT19 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT192  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [28]),
    .I3(\lm32_cpu/instruction_unit/pc_f [28]),
    .I4(\lm32_cpu/instruction_unit/mux1017 ),
    .I5(\lm32_cpu/branch_target_m [28]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT191_8289 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT193  (
    .I0(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT191_8289 ),
    .I2(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT19 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT201  (
    .I0(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT103_6052 ),
    .I1(\lm32_cpu/instruction_unit/restart_address [29]),
    .I2(\lm32_cpu/instruction_unit/mux1013_6053 ),
    .I3(\lm32_cpu/instruction_unit/pc_x [29]),
    .I4(\lm32_cpu/instruction_unit/mux1015 ),
    .I5(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<27> ),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT20 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT203  (
    .I0(\lm32_cpu/instruction_unit/mux1011_6056 ),
    .I1(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT201_8291 ),
    .I2(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I3(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT20 ),
    .I4(\lm32_cpu/branch_target_m [29]),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_SW0  (
    .I0(\lm32_cpu/instruction_unit/icache_refill_ready_6285 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .O(N1581)
  );
  LUT6 #(
    .INIT ( 64'h2A1A2A1A2A1AAA9A ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_offset [3]),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I3(N1581),
    .I4(\lm32_cpu/instruction_unit/icache/miss ),
    .I5(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_6454 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o<7>_SW0  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .O(N1601)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o<7>  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .I3(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .I4(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .I5(N1601),
    .O(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/load_data_w<1>1_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_6673 ),
    .O(N1621)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8000 ))
  \lm32_cpu/load_store_unit/load_data_w<1>1  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(N1621),
    .I4(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I5(\lm32_cpu/load_store_unit/load_data_w<17>2_6552 ),
    .O(\lm32_cpu/load_store_unit/load_data_w<1>1_6551 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/load_data_w<17>2_SW0  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_6673 ),
    .O(N1641)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF8F0 ))
  \lm32_cpu/load_store_unit/load_data_w<17>2  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(N1641),
    .I2(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I3(\lm32_cpu/load_store_unit/load_data_w<25>31 ),
    .I4(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I5(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/load_store_unit/load_data_w<17>2_6552 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_SW0  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(N1681)
  );
  LUT6 #(
    .INIT ( 64'hFF8AAA8AAA8AAA8A ))
  \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5907 ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I4(\lm32_cpu/load_store_unit/dcache_refill_ready_6708 ),
    .I5(N1681),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_6893 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11  (
    .I0(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .I3(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .I4(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .I5(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_8297 )
  );
  LUT6 #(
    .INIT ( 64'hAEAEAEAEAEAEBFAE ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I2(\lm32_cpu/dflush_m_5471 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_8297 ),
    .I4(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .I5(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_8298 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/shifter/Sh30_SW0  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_0_x [31]),
    .I2(\lm32_cpu/operand_0_x [0]),
    .O(N170)
  );
  LUT5 #(
    .INIT ( 32'hBFAE1504 ))
  \lm32_cpu/shifter/Sh30  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(N170),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh30_7066 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1281  (
    .I0(\lm32_cpu/direction_x_5560 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [31]),
    .I3(\lm32_cpu/operand_0_x [29]),
    .I4(\lm32_cpu/operand_0_x [2]),
    .I5(\lm32_cpu/operand_0_x [0]),
    .O(\lm32_cpu/shifter/Sh1281_8300 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1282  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh110 ),
    .I3(\lm32_cpu/shifter/Sh810 ),
    .I4(\lm32_cpu/shifter/Sh710 ),
    .I5(\lm32_cpu/shifter/Sh1281_8300 ),
    .O(\lm32_cpu/shifter/Sh1282_8301 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1283  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh641 ),
    .I3(\lm32_cpu/shifter/Sh801 ),
    .I4(\lm32_cpu/shifter/Sh761 ),
    .I5(\lm32_cpu/shifter/Sh1282_8301 ),
    .O(\lm32_cpu/shifter/Sh128 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh142  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh781 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N174),
    .I5(\lm32_cpu/shifter/Sh741 ),
    .O(\lm32_cpu/shifter/Sh142_7044 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh141  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh771 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N176),
    .I5(\lm32_cpu/shifter/Sh731 ),
    .O(\lm32_cpu/shifter/Sh141_7045 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh140  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh761 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N178),
    .I5(\lm32_cpu/shifter/Sh721 ),
    .O(\lm32_cpu/shifter/Sh140_7046 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh139_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh31 ),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N180)
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh139  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh751 ),
    .I3(\lm32_cpu/shifter/Sh711 ),
    .I4(N180),
    .O(\lm32_cpu/shifter/Sh139_7047 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh138_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh30_7066 ),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N182)
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh138  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh741 ),
    .I3(\lm32_cpu/shifter/Sh701 ),
    .I4(N182),
    .O(\lm32_cpu/shifter/Sh138_7048 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \lm32_cpu/shifter/Sh129_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh810 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh102 ),
    .I4(\lm32_cpu/shifter/Sh111 ),
    .I5(\lm32_cpu/shifter/Sh110 ),
    .O(N184)
  );
  LUT6 #(
    .INIT ( 64'hF858A808FD5DAD0D ))
  \lm32_cpu/shifter/Sh129  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh771 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh811 ),
    .I4(\lm32_cpu/shifter/Sh651 ),
    .I5(N184),
    .O(\lm32_cpu/shifter/Sh129_7057 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh137_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh29 ),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N186)
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh137  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/shifter/Sh731 ),
    .I3(\lm32_cpu/shifter/Sh691 ),
    .I4(N186),
    .O(\lm32_cpu/shifter/Sh137_7049 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \lm32_cpu/shifter/Sh131_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh101 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh112 ),
    .I4(\lm32_cpu/shifter/Sh32 ),
    .I5(\lm32_cpu/shifter/Sh210 ),
    .O(N188)
  );
  LUT6 #(
    .INIT ( 64'hF858A808FD5DAD0D ))
  \lm32_cpu/shifter/Sh131  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh671 ),
    .I2(\lm32_cpu/operand_1_x [4]),
    .I3(\lm32_cpu/shifter/Sh831 ),
    .I4(\lm32_cpu/shifter/Sh791 ),
    .I5(N188),
    .O(\lm32_cpu/shifter/Sh131_7055 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \lm32_cpu/shifter/Sh130_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh102 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh101 ),
    .I4(\lm32_cpu/shifter/Sh210 ),
    .I5(\lm32_cpu/shifter/Sh111 ),
    .O(N190)
  );
  LUT6 #(
    .INIT ( 64'hF858A808FD5DAD0D ))
  \lm32_cpu/shifter/Sh130  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh781 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh821 ),
    .I4(\lm32_cpu/shifter/Sh661 ),
    .I5(N190),
    .O(\lm32_cpu/shifter/Sh130_7056 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<5>1_SW0  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .O(N192)
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8FFFFFFFFFF ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<5>1  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [5]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I2(N192),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles5 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012311  (
    .I0(\lm32_cpu/mc_arithmetic/b [25]),
    .I1(\lm32_cpu/mc_arithmetic/b [26]),
    .I2(\lm32_cpu/mc_arithmetic/b [24]),
    .I3(\lm32_cpu/mc_arithmetic/b [23]),
    .I4(\lm32_cpu/mc_arithmetic/b [22]),
    .I5(\lm32_cpu/mc_arithmetic/b [21]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n01231 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012312  (
    .I0(\lm32_cpu/mc_arithmetic/b [1]),
    .I1(\lm32_cpu/mc_arithmetic/b [20]),
    .I2(\lm32_cpu/mc_arithmetic/b [19]),
    .I3(\lm32_cpu/mc_arithmetic/b [18]),
    .I4(\lm32_cpu/mc_arithmetic/b [17]),
    .I5(\lm32_cpu/mc_arithmetic/b [16]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n012311_8313 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012313  (
    .I0(\lm32_cpu/mc_arithmetic/b [14]),
    .I1(\lm32_cpu/mc_arithmetic/b [15]),
    .I2(\lm32_cpu/mc_arithmetic/b [13]),
    .I3(\lm32_cpu/mc_arithmetic/b [12]),
    .I4(\lm32_cpu/mc_arithmetic/b [11]),
    .I5(\lm32_cpu/mc_arithmetic/b [10]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n012312_8314 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012314  (
    .I0(\lm32_cpu/mc_arithmetic/Mmux__n01231 ),
    .I1(\lm32_cpu/mc_arithmetic/Mmux__n012311_8313 ),
    .I2(\lm32_cpu/mc_arithmetic/Mmux__n012312_8314 ),
    .I3(\lm32_cpu/mc_arithmetic/b [0]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n012313_8315 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012315  (
    .I0(\lm32_cpu/mc_arithmetic/b [7]),
    .I1(\lm32_cpu/mc_arithmetic/b [8]),
    .I2(\lm32_cpu/mc_arithmetic/b [6]),
    .I3(\lm32_cpu/mc_arithmetic/b [5]),
    .I4(\lm32_cpu/mc_arithmetic/b [4]),
    .I5(\lm32_cpu/mc_arithmetic/b [3]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n012314_8316 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012316  (
    .I0(\lm32_cpu/mc_arithmetic/b [30]),
    .I1(\lm32_cpu/mc_arithmetic/b [31]),
    .I2(\lm32_cpu/mc_arithmetic/b [2]),
    .I3(\lm32_cpu/mc_arithmetic/b [29]),
    .I4(\lm32_cpu/mc_arithmetic/b [28]),
    .I5(\lm32_cpu/mc_arithmetic/b [27]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n012315_8317 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/valid_d_5710 ),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFFFFFFFFFF ))
  \lm32_cpu/decoder/eret_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(N196)
  );
  LUT6 #(
    .INIT ( 64'h0000000000800000 ))
  \lm32_cpu/decoder/eret  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I5(N196),
    .O(\lm32_cpu/eret_d )
  );
  LUT5 #(
    .INIT ( 32'hDED6FEF7 ))
  \lm32_cpu/decoder/Mmux_immediate102_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(N200)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/decoder/Mmux_immediate102  (
    .I0(\lm32_cpu/decoder/Mmux_immediate101 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(N200),
    .O(\lm32_cpu/decoder/Mmux_immediate102_7564 )
  );
  BUFG   base50_clk_BUFG (
    .O(base50_clk_BUFG_31),
    .I(base50_clk)
  );
  IBUF   serial_rx_IBUF (
    .I(serial_rx),
    .O(serial_rx_IBUF_0)
  );
  IBUF   user_btn5_IBUF (
    .I(user_btn5),
    .O(user_btn5_IBUF_2)
  );
  IBUF   user_sw0_IBUF (
    .I(user_sw0),
    .O(user_sw0_IBUF_3)
  );
  IBUF   user_sw1_IBUF (
    .I(user_sw1),
    .O(user_sw1_IBUF_4)
  );
  IBUF   user_sw2_IBUF (
    .I(user_sw2),
    .O(user_sw2_IBUF_5)
  );
  IBUF   user_sw3_IBUF (
    .I(user_sw3),
    .O(user_sw3_IBUF_6)
  );
  IBUF   user_sw4_IBUF (
    .I(user_sw4),
    .O(user_sw4_IBUF_7)
  );
  IBUF   user_sw5_IBUF (
    .I(user_sw5),
    .O(user_sw5_IBUF_8)
  );
  IBUF   user_sw6_IBUF (
    .I(user_sw6),
    .O(user_sw6_IBUF_9)
  );
  IBUF   user_sw7_IBUF (
    .I(user_sw7),
    .O(user_sw7_IBUF_10)
  );
  IBUF   user_btn0_IBUF (
    .I(user_btn0),
    .O(user_btn0_IBUF_11)
  );
  IBUF   user_btn1_IBUF (
    .I(user_btn1),
    .O(user_btn1_IBUF_12)
  );
  IBUF   user_btn2_IBUF (
    .I(user_btn2),
    .O(user_btn2_IBUF_13)
  );
  IBUF   user_btn3_IBUF (
    .I(user_btn3),
    .O(user_btn3_IBUF_14)
  );
  IBUF   user_btn4_IBUF (
    .I(user_btn4),
    .O(user_btn4_IBUF_15)
  );
  IBUF   spiflash_miso_IBUF (
    .I(spiflash_miso),
    .O(spiflash_miso_IBUF_16)
  );
  OBUF   ddram_a_12_OBUF (
    .I(ddram_a_12_335),
    .O(ddram_a[12])
  );
  OBUF   ddram_a_11_OBUF (
    .I(ddram_a_11_336),
    .O(ddram_a[11])
  );
  OBUF   ddram_a_10_OBUF (
    .I(ddram_a_10_337),
    .O(ddram_a[10])
  );
  OBUF   ddram_a_9_OBUF (
    .I(ddram_a_9_338),
    .O(ddram_a[9])
  );
  OBUF   ddram_a_8_OBUF (
    .I(ddram_a_8_339),
    .O(ddram_a[8])
  );
  OBUF   ddram_a_7_OBUF (
    .I(ddram_a_7_340),
    .O(ddram_a[7])
  );
  OBUF   ddram_a_6_OBUF (
    .I(ddram_a_6_341),
    .O(ddram_a[6])
  );
  OBUF   ddram_a_5_OBUF (
    .I(ddram_a_5_342),
    .O(ddram_a[5])
  );
  OBUF   ddram_a_4_OBUF (
    .I(ddram_a_4_343),
    .O(ddram_a[4])
  );
  OBUF   ddram_a_3_OBUF (
    .I(ddram_a_3_344),
    .O(ddram_a[3])
  );
  OBUF   ddram_a_2_OBUF (
    .I(ddram_a_2_345),
    .O(ddram_a[2])
  );
  OBUF   ddram_a_1_OBUF (
    .I(ddram_a_1_346),
    .O(ddram_a[1])
  );
  OBUF   ddram_a_0_OBUF (
    .I(ddram_a_0_347),
    .O(ddram_a[0])
  );
  OBUF   ddram_ba_1_OBUF (
    .I(ddram_ba_1_348),
    .O(ddram_ba[1])
  );
  OBUF   ddram_ba_0_OBUF (
    .I(ddram_ba_0_349),
    .O(ddram_ba[0])
  );
  OBUF   ddram_dm_1_OBUF (
    .I(ddram_dm_1_OBUF_234),
    .O(ddram_dm[1])
  );
  OBUF   ddram_dm_0_OBUF (
    .I(ddram_dm_0_OBUF_233),
    .O(ddram_dm[0])
  );
  OBUF   serial_tx_OBUF (
    .I(serial_tx_OBUF_1643),
    .O(serial_tx)
  );
  OBUF   ddram_clock_p_OBUF (
    .I(ddram_clock_p_OBUF_358),
    .O(ddram_clock_p)
  );
  OBUF   ddram_clock_n_OBUF (
    .I(ddram_clock_n_OBUF_360),
    .O(ddram_clock_n)
  );
  OBUF   user_led0_OBUF (
    .I(leds_storage_full[0]),
    .O(user_led0)
  );
  OBUF   user_led1_OBUF (
    .I(leds_storage_full[1]),
    .O(user_led1)
  );
  OBUF   user_led2_OBUF (
    .I(leds_storage_full[2]),
    .O(user_led2)
  );
  OBUF   user_led3_OBUF (
    .I(leds_storage_full[3]),
    .O(user_led3)
  );
  OBUF   user_led4_OBUF (
    .I(leds_storage_full[4]),
    .O(user_led4)
  );
  OBUF   user_led5_OBUF (
    .I(leds_storage_full[5]),
    .O(user_led5)
  );
  OBUF   user_led6_OBUF (
    .I(leds_storage_full[6]),
    .O(user_led6)
  );
  OBUF   user_led7_OBUF (
    .I(leds_storage_full[7]),
    .O(user_led7)
  );
  OBUF   spiflash_cs_n_OBUF (
    .I(spiflash_cs_n_OBUF_2115),
    .O(spiflash_cs_n)
  );
  OBUF   spiflash_clk_OBUF (
    .I(spiflash_clk_OBUF_2110),
    .O(spiflash_clk)
  );
  OBUF   spiflash_mosi_OBUF (
    .I(spiflash_mosi_OBUF_2116),
    .O(spiflash_mosi)
  );
  OBUF   ddram_cke_OBUF (
    .I(ddram_cke_OBUF_350),
    .O(ddram_cke)
  );
  OBUF   ddram_ras_n_OBUF (
    .I(ddram_ras_n_OBUF_351),
    .O(ddram_ras_n)
  );
  OBUF   ddram_cas_n_OBUF (
    .I(ddram_cas_n_OBUF_352),
    .O(ddram_cas_n)
  );
  OBUF   ddram_we_n_OBUF (
    .I(ddram_we_n_OBUF_353),
    .O(ddram_we_n)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_busy (
    .C(sys_clk),
    .D(basesoc_uart_phy_rx_busy_glue_set_8373),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_busy_192)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_ras_glue_set_8374),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_ras_957)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_busy (
    .C(sys_clk),
    .D(basesoc_uart_phy_tx_busy_glue_set_8375),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_busy_1642)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_pending (
    .C(sys_clk),
    .D(basesoc_uart_rx_pending_glue_set_8376),
    .R(sys_rst),
    .Q(basesoc_uart_rx_pending_1645)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_pending (
    .C(sys_clk),
    .D(basesoc_uart_tx_pending_glue_set_8377),
    .R(sys_rst),
    .Q(basesoc_uart_tx_pending_1644)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_zero_pending (
    .C(sys_clk),
    .D(basesoc_timer0_zero_pending_glue_set_8378),
    .R(sys_rst),
    .Q(basesoc_timer0_zero_pending_1648)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_readable (
    .C(sys_clk),
    .D(basesoc_uart_rx_fifo_readable_glue_set_8379),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_readable_1647)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess2_pending (
    .C(sys_clk),
    .D(eventsourceprocess2_pending_glue_set_8380),
    .R(sys_rst),
    .Q(eventsourceprocess2_pending_1651)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess0_pending (
    .C(sys_clk),
    .D(eventsourceprocess0_pending_glue_set_8381),
    .R(sys_rst),
    .Q(eventsourceprocess0_pending_1649)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess1_pending (
    .C(sys_clk),
    .D(eventsourceprocess1_pending_glue_set_8382),
    .R(sys_rst),
    .Q(eventsourceprocess1_pending_1650)
  );
  FDS #(
    .INIT ( 1'b1 ))
  spiflash_cs_n1 (
    .C(sys_clk),
    .D(spiflash_cs_n1_glue_rst_8383),
    .S(sys_rst),
    .Q(spiflash_cs_n1_1654)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess3_pending (
    .C(sys_clk),
    .D(eventsourceprocess3_pending_glue_set_8384),
    .R(sys_rst),
    .Q(eventsourceprocess3_pending_1652)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess4_pending (
    .C(sys_clk),
    .D(eventsourceprocess4_pending_glue_set_8385),
    .R(sys_rst),
    .Q(eventsourceprocess4_pending_1653)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bus_ack (
    .C(sys_clk),
    .D(spiflash_bus_ack_glue_set_8386),
    .R(sys_rst),
    .Q(spiflash_bus_ack_1655)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_glue_set_8387),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row_opened_1656)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8388),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_ready_1657)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_glue_set_8389),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row_opened_1658)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8390),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_ready_1661)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8391),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_ready_1659)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_glue_set_8392),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row_opened_1660)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_glue_rst_8393),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_ready_1672)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_glue_set_8394),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row_opened_1662)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8395),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_ready_1663)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_8396),
    .R(sys_rst),
    .Q(basesoc_grant_1673)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_readable (
    .C(sys_clk),
    .D(basesoc_uart_tx_fifo_readable_glue_set_8397),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_readable_1646)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  ddrphy_record0_cke_glue_set (
    .I0(ddrphy_record0_cke_BRB0_8654),
    .I1(ddrphy_record0_cke_BRB1_8655),
    .O(ddrphy_record0_cke)
  );
  FDS   serial_tx_6564 (
    .C(sys_clk),
    .D(serial_tx_glue_rst_8398),
    .S(sys_rst),
    .Q(serial_tx_OBUF_1643)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_count_0_glue_set_8399),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_count_1_glue_set_8400),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_0_glue_set_8401),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_1_glue_set_8402),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_2_glue_set_8403),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_3_glue_set_8404),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_4 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_4_glue_set_8405),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_0_glue_set_8406),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_1_glue_set_8407),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_2_glue_set_8408),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_3_glue_set_8409),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[3])
  );
  FDR   \lm32_cpu/write_enable_m  (
    .C(sys_clk),
    .D(\lm32_cpu/write_enable_m_glue_set_8410 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/write_enable_m_5469 )
  );
  FDR   \lm32_cpu/instruction_unit/i_cyc_o  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_8411 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_cyc_o_457 )
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_3_glue_set_8412 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [3])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_2_glue_set_8413 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [2])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_1_glue_set_8414 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [1])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_0_glue_set_8415 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [0])
  );
  FDR   \lm32_cpu/load_store_unit/d_cyc_o  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_cyc_o_glue_set_8417 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_cyc_o_458 )
  );
  FDR   \lm32_cpu/load_store_unit/stall_wb_load  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/stall_wb_load_glue_set_8419 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/stall_wb_load_5905 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/stall_wb_load_glue_ce  (
    .I0(\lm32_cpu/load_store_unit/_n0361_inv ),
    .I1(\lm32_cpu/load_store_unit/stall_wb_load_5905 ),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(\lm32_cpu/load_store_unit/stall_wb_load_glue_ce_8418 )
  );
  FDR   \lm32_cpu/load_store_unit/d_we_o  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_we_o_glue_set_8420 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/d_we_o_459 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<0>_rt  (
    .I0(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1104_OUT<0> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_cy<0>_rt_8421 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<1>_rt  (
    .I0(spiflash_clk1_rstpot_8540),
    .O(\Madd_n3901_cy<1>_rt_8422 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<2>_rt  (
    .I0(\n3901<2>_FRB_2734 ),
    .O(\Madd_n3901_cy<2>_rt_8423 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<3>_rt  (
    .I0(\n3901<3>_FRB_2733 ),
    .O(\Madd_n3901_cy<3>_rt_8424 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<4>_rt  (
    .I0(\n3901<4>_FRB_2732 ),
    .O(\Madd_n3901_cy<4>_rt_8425 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<5>_rt  (
    .I0(\n3901<5>_FRB_2731 ),
    .O(\Madd_n3901_cy<5>_rt_8426 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<6>_rt  (
    .I0(\n3901<6>_FRB_2730 ),
    .O(\Madd_n3901_cy<6>_rt_8427 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<7>_rt  (
    .I0(\n3901<7>_FRB_2729 ),
    .O(\Madd_n3901_cy<7>_rt_8428 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<8>_rt  (
    .I0(\n3901<8>_FRB_2728 ),
    .O(\Madd_n3901_cy<8>_rt_8429 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<9>_rt  (
    .I0(\n3901<9>_FRB_2727 ),
    .O(\Madd_n3901_cy<9>_rt_8430 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<10>_rt  (
    .I0(\n3901<10>_FRB_2726 ),
    .O(\Madd_n3901_cy<10>_rt_8431 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<11>_rt  (
    .I0(\n3901<11>_FRB_2725 ),
    .O(\Madd_n3901_cy<11>_rt_8432 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<12>_rt  (
    .I0(\n3901<12>_FRB_2724 ),
    .O(\Madd_n3901_cy<12>_rt_8433 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<13>_rt  (
    .I0(\n3901<13>_FRB_2723 ),
    .O(\Madd_n3901_cy<13>_rt_8434 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<14>_rt  (
    .I0(\n3901<14>_FRB_2722 ),
    .O(\Madd_n3901_cy<14>_rt_8435 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<15>_rt  (
    .I0(\n3901<15>_FRB_2721 ),
    .O(\Madd_n3901_cy<15>_rt_8436 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<16>_rt  (
    .I0(\n3901<16>_FRB_2720 ),
    .O(\Madd_n3901_cy<16>_rt_8437 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<17>_rt  (
    .I0(\n3901<17>_FRB_2719 ),
    .O(\Madd_n3901_cy<17>_rt_8438 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<18>_rt  (
    .I0(\n3901<18>_FRB_2718 ),
    .O(\Madd_n3901_cy<18>_rt_8439 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<19>_rt  (
    .I0(\n3901<19>_FRB_2717 ),
    .O(\Madd_n3901_cy<19>_rt_8440 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<20>_rt  (
    .I0(\n3901<20>_FRB_2716 ),
    .O(\Madd_n3901_cy<20>_rt_8441 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<21>_rt  (
    .I0(\n3901<21>_FRB_2715 ),
    .O(\Madd_n3901_cy<21>_rt_8442 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<22>_rt  (
    .I0(\n3901<22>_FRB_2714 ),
    .O(\Madd_n3901_cy<22>_rt_8443 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3901_cy<23>_rt  (
    .I0(\n3901<23>_FRB_2713 ),
    .O(\Madd_n3901_cy<23>_rt_8444 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_crg_por_cy<0>_rt  (
    .I0(crg_por[0]),
    .O(\Mcount_crg_por_cy<0>_rt_8445 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt  (
    .I0(basesoc_ctrl_bus_errors[1]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8446 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt  (
    .I0(basesoc_ctrl_bus_errors[2]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8447 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt  (
    .I0(basesoc_ctrl_bus_errors[3]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8448 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt  (
    .I0(basesoc_ctrl_bus_errors[4]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8449 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt  (
    .I0(basesoc_ctrl_bus_errors[5]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8450 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt  (
    .I0(basesoc_ctrl_bus_errors[6]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8451 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt  (
    .I0(basesoc_ctrl_bus_errors[7]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8452 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt  (
    .I0(basesoc_ctrl_bus_errors[8]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8453 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt  (
    .I0(basesoc_ctrl_bus_errors[9]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8454 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt  (
    .I0(basesoc_ctrl_bus_errors[10]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8455 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt  (
    .I0(basesoc_ctrl_bus_errors[11]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8456 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt  (
    .I0(basesoc_ctrl_bus_errors[12]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8457 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt  (
    .I0(basesoc_ctrl_bus_errors[13]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8458 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt  (
    .I0(basesoc_ctrl_bus_errors[14]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8459 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt  (
    .I0(basesoc_ctrl_bus_errors[15]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8460 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt  (
    .I0(basesoc_ctrl_bus_errors[16]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8461 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt  (
    .I0(basesoc_ctrl_bus_errors[17]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8462 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt  (
    .I0(basesoc_ctrl_bus_errors[18]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8463 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt  (
    .I0(basesoc_ctrl_bus_errors[19]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8464 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt  (
    .I0(basesoc_ctrl_bus_errors[20]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8465 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt  (
    .I0(basesoc_ctrl_bus_errors[21]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8466 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt  (
    .I0(basesoc_ctrl_bus_errors[22]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8467 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt  (
    .I0(basesoc_ctrl_bus_errors[23]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8468 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt  (
    .I0(basesoc_ctrl_bus_errors[24]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8469 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt  (
    .I0(basesoc_ctrl_bus_errors[25]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8470 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt  (
    .I0(basesoc_ctrl_bus_errors[26]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8471 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt  (
    .I0(basesoc_ctrl_bus_errors[27]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8472 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt  (
    .I0(basesoc_ctrl_bus_errors[28]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8473 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt  (
    .I0(basesoc_ctrl_bus_errors[29]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8474 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt  (
    .I0(basesoc_ctrl_bus_errors[30]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8475 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<30>_rt  (
    .I0(\lm32_cpu/Result<30>_FRB_4908 ),
    .O(\lm32_cpu/Mcount_cc_cy<30>_rt_8476 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<29>_rt  (
    .I0(\lm32_cpu/Result<29>_FRB_4909 ),
    .O(\lm32_cpu/Mcount_cc_cy<29>_rt_8477 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<28>_rt  (
    .I0(\lm32_cpu/Result<28>_FRB_4910 ),
    .O(\lm32_cpu/Mcount_cc_cy<28>_rt_8478 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<27>_rt  (
    .I0(\lm32_cpu/Result<27>_FRB_4911 ),
    .O(\lm32_cpu/Mcount_cc_cy<27>_rt_8479 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<26>_rt  (
    .I0(\lm32_cpu/Result<26>_FRB_4912 ),
    .O(\lm32_cpu/Mcount_cc_cy<26>_rt_8480 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<25>_rt  (
    .I0(\lm32_cpu/Result<25>_FRB_4913 ),
    .O(\lm32_cpu/Mcount_cc_cy<25>_rt_8481 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<24>_rt  (
    .I0(\lm32_cpu/Result<24>_FRB_4914 ),
    .O(\lm32_cpu/Mcount_cc_cy<24>_rt_8482 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<23>_rt  (
    .I0(\lm32_cpu/Result<23>_FRB_4915 ),
    .O(\lm32_cpu/Mcount_cc_cy<23>_rt_8483 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<22>_rt  (
    .I0(\lm32_cpu/Result<22>_FRB_4916 ),
    .O(\lm32_cpu/Mcount_cc_cy<22>_rt_8484 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<21>_rt  (
    .I0(\lm32_cpu/Result<21>_FRB_4917 ),
    .O(\lm32_cpu/Mcount_cc_cy<21>_rt_8485 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<20>_rt  (
    .I0(\lm32_cpu/Result<20>_FRB_4918 ),
    .O(\lm32_cpu/Mcount_cc_cy<20>_rt_8486 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<19>_rt  (
    .I0(\lm32_cpu/Result<19>_FRB_4919 ),
    .O(\lm32_cpu/Mcount_cc_cy<19>_rt_8487 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<18>_rt  (
    .I0(\lm32_cpu/Result<18>_FRB_4920 ),
    .O(\lm32_cpu/Mcount_cc_cy<18>_rt_8488 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<17>_rt  (
    .I0(\lm32_cpu/Result<17>_FRB_4921 ),
    .O(\lm32_cpu/Mcount_cc_cy<17>_rt_8489 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<16>_rt  (
    .I0(\lm32_cpu/Result<16>_FRB_4922 ),
    .O(\lm32_cpu/Mcount_cc_cy<16>_rt_8490 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<15>_rt  (
    .I0(\lm32_cpu/Result<15>_FRB_4923 ),
    .O(\lm32_cpu/Mcount_cc_cy<15>_rt_8491 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<14>_rt  (
    .I0(\lm32_cpu/Result<14>_FRB_4924 ),
    .O(\lm32_cpu/Mcount_cc_cy<14>_rt_8492 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<13>_rt  (
    .I0(\lm32_cpu/Result<13>_FRB_4925 ),
    .O(\lm32_cpu/Mcount_cc_cy<13>_rt_8493 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<12>_rt  (
    .I0(\lm32_cpu/Result<12>_FRB_4926 ),
    .O(\lm32_cpu/Mcount_cc_cy<12>_rt_8494 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<11>_rt  (
    .I0(\lm32_cpu/Result<11>_FRB_4927 ),
    .O(\lm32_cpu/Mcount_cc_cy<11>_rt_8495 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<10>_rt  (
    .I0(\lm32_cpu/Result<10>_FRB_4928 ),
    .O(\lm32_cpu/Mcount_cc_cy<10>_rt_8496 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<9>_rt  (
    .I0(\lm32_cpu/Result<9>_FRB_4929 ),
    .O(\lm32_cpu/Mcount_cc_cy<9>_rt_8497 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<8>_rt  (
    .I0(\lm32_cpu/Result<8>_FRB_4930 ),
    .O(\lm32_cpu/Mcount_cc_cy<8>_rt_8498 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<7>_rt  (
    .I0(\lm32_cpu/Result<7>_FRB_4931 ),
    .O(\lm32_cpu/Mcount_cc_cy<7>_rt_8499 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<6>_rt  (
    .I0(\lm32_cpu/Result<6>_FRB_4932 ),
    .O(\lm32_cpu/Mcount_cc_cy<6>_rt_8500 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<5>_rt  (
    .I0(\lm32_cpu/Result<5>_FRB_4933 ),
    .O(\lm32_cpu/Mcount_cc_cy<5>_rt_8501 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<4>_rt  (
    .I0(\lm32_cpu/Result<4>_FRB_4934 ),
    .O(\lm32_cpu/Mcount_cc_cy<4>_rt_8502 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<3>_rt  (
    .I0(\lm32_cpu/Result<3>_FRB_4935 ),
    .O(\lm32_cpu/Mcount_cc_cy<3>_rt_8503 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<2>_rt  (
    .I0(\lm32_cpu/Result<2>_FRB_4936 ),
    .O(\lm32_cpu/Mcount_cc_cy<2>_rt_8504 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<1>_rt  (
    .I0(\lm32_cpu/Result<1>_FRB_4937 ),
    .O(\lm32_cpu/Mcount_cc_cy<1>_rt_8505 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [30]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_8506 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [29]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_8507 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_8508 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [27]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_8509 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [26]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_8510 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_8511 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [24]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_8512 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [23]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_8513 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_8514 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [21]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_8515 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [20]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_8516 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_8517 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [18]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_8518 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [17]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_8519 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_8520 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [15]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_8521 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [14]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_8522 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_8523 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [12]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_8524 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [11]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_8525 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [10]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_8526 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [9]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_8527 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [8]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_8528 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [7]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_8529 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [6]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_8530 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [5]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_8531 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [4]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_8532 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [3]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_8533 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_8534 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt  (
    .I0(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_8535 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt  (
    .I0(basesoc_ctrl_bus_errors[31]),
    .O(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_8536 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_xor<31>_rt  (
    .I0(\lm32_cpu/Result<31>_FRB_4907 ),
    .O(\lm32_cpu/Mcount_cc_xor<31>_rt_8537 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt_8538 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_miso1 (
    .C(sys_clk),
    .D(spiflash_miso1_rstpot_8539),
    .R(sys_rst),
    .Q(spiflash_miso1_28)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_clk1 (
    .C(sys_clk),
    .D(spiflash_clk1_rstpot_8540),
    .R(sys_rst),
    .Q(spiflash_clk1_1153)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_ack (
    .C(sys_clk),
    .D(basesoc_bus_wishbone_ack_rstpot_8541),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_ack_1037)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  spiflash_bitbang_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank4_bitbang_en0_re),
    .I1(spiflash_bitbang_en_storage_full_1600),
    .I2(basesoc_interface_dat_w[0]),
    .O(spiflash_bitbang_en_storage_full_rstpot_8542)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_en_storage_full (
    .C(sys_clk),
    .D(spiflash_bitbang_en_storage_full_rstpot_8542),
    .R(sys_rst),
    .Q(spiflash_bitbang_en_storage_full_1600)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_en_storage_full (
    .C(sys_clk),
    .D(basesoc_timer0_en_storage_full_rstpot_8543),
    .R(sys_rst),
    .Q(basesoc_timer0_en_storage_full_1601)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_eventmanager_storage_full (
    .C(sys_clk),
    .D(basesoc_timer0_eventmanager_storage_full_rstpot_8544),
    .R(sys_rst),
    .Q(basesoc_timer0_eventmanager_storage_full_1602)
  );
  FDR   \lm32_cpu/valid_m  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_m_rstpot_8545 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/valid_m_5708 )
  );
  FDR   \lm32_cpu/valid_d  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_d_rstpot_8546 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/valid_d_5710 )
  );
  FDR   \lm32_cpu/valid_x  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_x_rstpot_8547 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/valid_x_5709 )
  );
  FDR   \lm32_cpu/interrupt_unit/ie  (
    .C(sys_clk),
    .D(\lm32_cpu/interrupt_unit/ie_rstpot_8548 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/ie_6018 )
  );
  FDR   \lm32_cpu/interrupt_unit/eie  (
    .C(sys_clk),
    .D(\lm32_cpu/interrupt_unit/eie_rstpot_8549 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/interrupt_unit/eie_6019 )
  );
  FDR   \lm32_cpu/load_store_unit/wb_load_complete  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_load_complete_rstpot_8550 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/wb_load_complete_6672 )
  );
  FDR   \lm32_cpu/valid_f  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_f_rstpot_8551 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/valid_f_5470 )
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sram_bus_ack (
    .C(sys_clk),
    .D(basesoc_sram_bus_ack_rstpot_8552),
    .Q(basesoc_sram_bus_ack_623)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_8553),
    .Q(basesoc_interface_we_968)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_phase_sel (
    .C(sdram_half_clk),
    .D(ddrphy_phase_sel_rstpot_8554),
    .Q(ddrphy_phase_sel_356)
  );
  FD   \lm32_cpu/dflush_m  (
    .C(sys_clk),
    .D(\lm32_cpu/dflush_m_rstpot1_8555 ),
    .Q(\lm32_cpu/dflush_m_5471 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \n3901<0>_FRB  (
    .C(sys_clk),
    .D(N2181),
    .S(sys_rst),
    .Q(\n3901<0>_FRB_2735 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<2>_FRB  (
    .C(sys_clk),
    .D(N2191),
    .R(sys_rst),
    .Q(\n3901<2>_FRB_2734 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<3>_FRB  (
    .C(sys_clk),
    .D(N2201),
    .R(sys_rst),
    .Q(\n3901<3>_FRB_2733 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<4>_FRB  (
    .C(sys_clk),
    .D(N2211),
    .R(sys_rst),
    .Q(\n3901<4>_FRB_2732 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<5>_FRB  (
    .C(sys_clk),
    .D(N2221),
    .R(sys_rst),
    .Q(\n3901<5>_FRB_2731 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<6>_FRB  (
    .C(sys_clk),
    .D(N2231),
    .R(sys_rst),
    .Q(\n3901<6>_FRB_2730 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<7>_FRB  (
    .C(sys_clk),
    .D(N2241),
    .R(sys_rst),
    .Q(\n3901<7>_FRB_2729 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<8>_FRB  (
    .C(sys_clk),
    .D(N2251),
    .R(sys_rst),
    .Q(\n3901<8>_FRB_2728 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<9>_FRB  (
    .C(sys_clk),
    .D(N2261),
    .R(sys_rst),
    .Q(\n3901<9>_FRB_2727 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<10>_FRB  (
    .C(sys_clk),
    .D(N2271),
    .R(sys_rst),
    .Q(\n3901<10>_FRB_2726 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<11>_FRB  (
    .C(sys_clk),
    .D(N2281),
    .R(sys_rst),
    .Q(\n3901<11>_FRB_2725 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<12>_FRB  (
    .C(sys_clk),
    .D(N2291),
    .R(sys_rst),
    .Q(\n3901<12>_FRB_2724 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<13>_FRB  (
    .C(sys_clk),
    .D(N2301),
    .R(sys_rst),
    .Q(\n3901<13>_FRB_2723 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<14>_FRB  (
    .C(sys_clk),
    .D(N2311),
    .R(sys_rst),
    .Q(\n3901<14>_FRB_2722 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<15>_FRB  (
    .C(sys_clk),
    .D(N2321),
    .R(sys_rst),
    .Q(\n3901<15>_FRB_2721 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<16>_FRB  (
    .C(sys_clk),
    .D(N2331),
    .R(sys_rst),
    .Q(\n3901<16>_FRB_2720 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<17>_FRB  (
    .C(sys_clk),
    .D(N2341),
    .R(sys_rst),
    .Q(\n3901<17>_FRB_2719 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<18>_FRB  (
    .C(sys_clk),
    .D(N235),
    .R(sys_rst),
    .Q(\n3901<18>_FRB_2718 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<19>_FRB  (
    .C(sys_clk),
    .D(N236),
    .R(sys_rst),
    .Q(\n3901<19>_FRB_2717 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<20>_FRB  (
    .C(sys_clk),
    .D(N237),
    .R(sys_rst),
    .Q(\n3901<20>_FRB_2716 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<21>_FRB  (
    .C(sys_clk),
    .D(N238),
    .R(sys_rst),
    .Q(\n3901<21>_FRB_2715 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<22>_FRB  (
    .C(sys_clk),
    .D(N239),
    .R(sys_rst),
    .Q(\n3901<22>_FRB_2714 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \n3901<23>_FRB  (
    .C(sys_clk),
    .D(N240),
    .R(sys_rst),
    .Q(\n3901<23>_FRB_2713 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \Madd_n3901_cy<23>_FRB  (
    .C(sys_clk),
    .D(N2411),
    .R(sys_rst),
    .Q(\Madd_n3901_cy<23>_FRB_4234 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<0>_FRB  (
    .C(sys_clk),
    .D(N242),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<0>_FRB_2021 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<1>_FRB  (
    .C(sys_clk),
    .D(N243),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<1>_FRB_2020 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<2>_FRB  (
    .C(sys_clk),
    .D(N244),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<2>_FRB_2019 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<3>_FRB  (
    .C(sys_clk),
    .D(N245),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<3>_FRB_2018 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<4>_FRB  (
    .C(sys_clk),
    .D(N246),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<4>_FRB_2017 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<5>_FRB  (
    .C(sys_clk),
    .D(N247),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<5>_FRB_2016 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<6>_FRB  (
    .C(sys_clk),
    .D(N248),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<6>_FRB_2015 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<7>_FRB  (
    .C(sys_clk),
    .D(N249),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<7>_FRB_2014 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<8>_FRB  (
    .C(sys_clk),
    .D(N250),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<8>_FRB_2013 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<9>_FRB  (
    .C(sys_clk),
    .D(N251),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<9>_FRB_2012 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<10>_FRB  (
    .C(sys_clk),
    .D(N252),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<10>_FRB_2011 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<11>_FRB  (
    .C(sys_clk),
    .D(N253),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<11>_FRB_2010 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<12>_FRB  (
    .C(sys_clk),
    .D(N254),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<12>_FRB_2009 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<13>_FRB  (
    .C(sys_clk),
    .D(N255),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<13>_FRB_2008 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<14>_FRB  (
    .C(sys_clk),
    .D(N256),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<14>_FRB_2007 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<15>_FRB  (
    .C(sys_clk),
    .D(N257),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<15>_FRB_2006 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<16>_FRB  (
    .C(sys_clk),
    .D(N258),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<16>_FRB_2005 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<17>_FRB  (
    .C(sys_clk),
    .D(N259),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<17>_FRB_2004 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<18>_FRB  (
    .C(sys_clk),
    .D(N260),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<18>_FRB_2003 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<19>_FRB  (
    .C(sys_clk),
    .D(N2611),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<19>_FRB_2002 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<20>_FRB  (
    .C(sys_clk),
    .D(N262),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<20>_FRB_2001 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<21>_FRB  (
    .C(sys_clk),
    .D(N263),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<21>_FRB_2000 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<22>_FRB  (
    .C(sys_clk),
    .D(N264),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<22>_FRB_1999 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<23>_FRB  (
    .C(sys_clk),
    .D(N265),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<23>_FRB_1998 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<24>_FRB  (
    .C(sys_clk),
    .D(N2661),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<24>_FRB_1997 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<25>_FRB  (
    .C(sys_clk),
    .D(N2671),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<25>_FRB_1996 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<26>_FRB  (
    .C(sys_clk),
    .D(N2681),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<26>_FRB_1995 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<27>_FRB  (
    .C(sys_clk),
    .D(N2691),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<27>_FRB_1994 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<28>_FRB  (
    .C(sys_clk),
    .D(N2701),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<28>_FRB_1993 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<29>_FRB  (
    .C(sys_clk),
    .D(N2711),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<29>_FRB_1992 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<30>_FRB  (
    .C(sys_clk),
    .D(N2721),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<30>_FRB_1991 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<31>_FRB  (
    .C(sys_clk),
    .D(N2741),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<31>_FRB_1990 )
  );
  FDS   \lm32_cpu/Result<0>_FRB  (
    .C(sys_clk),
    .D(N2751),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<0>_FRB_4938 )
  );
  FDR   \lm32_cpu/Result<1>_FRB  (
    .C(sys_clk),
    .D(N2761),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<1>_FRB_4937 )
  );
  FDR   \lm32_cpu/Result<2>_FRB  (
    .C(sys_clk),
    .D(N2771),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<2>_FRB_4936 )
  );
  FDR   \lm32_cpu/Result<3>_FRB  (
    .C(sys_clk),
    .D(N2781),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<3>_FRB_4935 )
  );
  FDR   \lm32_cpu/Result<4>_FRB  (
    .C(sys_clk),
    .D(N2791),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<4>_FRB_4934 )
  );
  FDR   \lm32_cpu/Result<5>_FRB  (
    .C(sys_clk),
    .D(N2801),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<5>_FRB_4933 )
  );
  FDR   \lm32_cpu/Result<6>_FRB  (
    .C(sys_clk),
    .D(N2811),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<6>_FRB_4932 )
  );
  FDR   \lm32_cpu/Result<7>_FRB  (
    .C(sys_clk),
    .D(N2821),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<7>_FRB_4931 )
  );
  FDR   \lm32_cpu/Result<8>_FRB  (
    .C(sys_clk),
    .D(N2831),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<8>_FRB_4930 )
  );
  FDR   \lm32_cpu/Result<9>_FRB  (
    .C(sys_clk),
    .D(N2841),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<9>_FRB_4929 )
  );
  FDR   \lm32_cpu/Result<10>_FRB  (
    .C(sys_clk),
    .D(N2851),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<10>_FRB_4928 )
  );
  FDR   \lm32_cpu/Result<11>_FRB  (
    .C(sys_clk),
    .D(N2861),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<11>_FRB_4927 )
  );
  FDR   \lm32_cpu/Result<12>_FRB  (
    .C(sys_clk),
    .D(N2871),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<12>_FRB_4926 )
  );
  FDR   \lm32_cpu/Result<13>_FRB  (
    .C(sys_clk),
    .D(N2881),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<13>_FRB_4925 )
  );
  FDR   \lm32_cpu/Result<14>_FRB  (
    .C(sys_clk),
    .D(N2891),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<14>_FRB_4924 )
  );
  FDR   \lm32_cpu/Result<15>_FRB  (
    .C(sys_clk),
    .D(N2901),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<15>_FRB_4923 )
  );
  FDR   \lm32_cpu/Result<16>_FRB  (
    .C(sys_clk),
    .D(N2911),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<16>_FRB_4922 )
  );
  FDR   \lm32_cpu/Result<17>_FRB  (
    .C(sys_clk),
    .D(N2921),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<17>_FRB_4921 )
  );
  FDR   \lm32_cpu/Result<18>_FRB  (
    .C(sys_clk),
    .D(N2931),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<18>_FRB_4920 )
  );
  FDR   \lm32_cpu/Result<19>_FRB  (
    .C(sys_clk),
    .D(N2941),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<19>_FRB_4919 )
  );
  FDR   \lm32_cpu/Result<20>_FRB  (
    .C(sys_clk),
    .D(N2951),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<20>_FRB_4918 )
  );
  FDR   \lm32_cpu/Result<21>_FRB  (
    .C(sys_clk),
    .D(N2961),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<21>_FRB_4917 )
  );
  FDR   \lm32_cpu/Result<22>_FRB  (
    .C(sys_clk),
    .D(N2971),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<22>_FRB_4916 )
  );
  FDR   \lm32_cpu/Result<23>_FRB  (
    .C(sys_clk),
    .D(N298),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<23>_FRB_4915 )
  );
  FDR   \lm32_cpu/Result<24>_FRB  (
    .C(sys_clk),
    .D(N299),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<24>_FRB_4914 )
  );
  FDR   \lm32_cpu/Result<25>_FRB  (
    .C(sys_clk),
    .D(N300),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<25>_FRB_4913 )
  );
  FDR   \lm32_cpu/Result<26>_FRB  (
    .C(sys_clk),
    .D(N3011),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<26>_FRB_4912 )
  );
  FDR   \lm32_cpu/Result<27>_FRB  (
    .C(sys_clk),
    .D(N302),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<27>_FRB_4911 )
  );
  FDR   \lm32_cpu/Result<28>_FRB  (
    .C(sys_clk),
    .D(N303),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<28>_FRB_4910 )
  );
  FDR   \lm32_cpu/Result<29>_FRB  (
    .C(sys_clk),
    .D(N304),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<29>_FRB_4909 )
  );
  FDR   \lm32_cpu/Result<30>_FRB  (
    .C(sys_clk),
    .D(N305),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<30>_FRB_4908 )
  );
  FDR   \lm32_cpu/Result<31>_FRB  (
    .C(sys_clk),
    .D(N307),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/Result<31>_FRB_4907 )
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_ras_n_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_ras_n),
    .Q(ddrphy_record0_ras_n_BRB0_8646)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(_n5351),
    .Q(ddrphy_record0_ras_n_BRB1_8647)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cas_n_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_cas_n),
    .Q(ddrphy_record0_cas_n_BRB0_8648)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_ras_n_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_ras_n),
    .Q(ddrphy_record1_ras_n_BRB0_8649)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(_n5360),
    .Q(ddrphy_record1_ras_n_BRB1_8650)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_we_n_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_we_n),
    .Q(ddrphy_record0_we_n_BRB0_8651)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_cas_n_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_cas_n),
    .Q(ddrphy_record1_cas_n_BRB0_8652)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_we_n_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_we_n),
    .Q(ddrphy_record1_we_n_BRB0_8653)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cke_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[1]),
    .Q(ddrphy_record0_cke_BRB0_8654)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cke_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(ddrphy_record0_cke_BRB1_8655)
  );
  FDSE   \lm32_cpu/w_result_sel_mul_m_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x ),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/w_result_sel_mul_m_BRB0_8656 )
  );
  FDE   \lm32_cpu/w_result_sel_mul_m_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/w_result_sel_mul_x ),
    .Q(\lm32_cpu/w_result_sel_mul_m_BRB1_8657 )
  );
  FDE   \lm32_cpu/w_result_sel_load_m_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_x_5563 ),
    .Q(\lm32_cpu/w_result_sel_load_m_BRB1_8658 )
  );
  FDRE   \lm32_cpu/branch_predict_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bi_unconditional ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_predict_x_BRB0_8659 )
  );
  FDRE   \lm32_cpu/branch_predict_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bi_conditional ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_predict_x_BRB1_8660 )
  );
  FDSE   \lm32_cpu/m_result_sel_shift_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB0_8661 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB1_8662 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [28]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB2_8663 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [27]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB3_8664 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [29]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB4_8665 )
  );
  FDE   \lm32_cpu/m_result_sel_compare_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .Q(\lm32_cpu/m_result_sel_compare_x_BRB1_8666 )
  );
  FDRE   \lm32_cpu/branch_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/branch_x_BRB0_8667 )
  );
  FDE   \lm32_cpu/branch_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [31]),
    .Q(\lm32_cpu/branch_x_BRB1_8668 )
  );
  FDRE   \lm32_cpu/m_bypass_enable_x_BRB4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [31]),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/m_bypass_enable_x_BRB4_8669 )
  );
  FDSE   \lm32_cpu/w_result_sel_mul_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .S(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/w_result_sel_mul_x_BRB0_8670 )
  );
  FDE   \lm32_cpu/w_result_sel_mul_x_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/decoder/load1_7562 ),
    .Q(\lm32_cpu/w_result_sel_mul_x_BRB2_8671 )
  );
  FD   ddrphy_rddata_sr_1_BRB4 (
    .C(sys_clk),
    .D(N371),
    .Q(ddrphy_rddata_sr_1_BRB4_8677)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_8 (
    .C(sys_clk),
    .D(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_9 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl0_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(por_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_4 (
    .C(base50_clk_BUFG_31),
    .D(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PRE(xilinxasyncresetsynchronizerimpl2),
    .Q(xilinxasyncresetsynchronizerimpl2_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_2 (
    .C(sys_clk),
    .D(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_3 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl1_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys_rst)
  );
  LUT6 #(
    .INIT ( 64'hE0EEEEEEEEEEEEEE ))
  basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1657),
    .I1(_n5829_inv),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8388)
  );
  LUT6 #(
    .INIT ( 64'hE0EEEEEEEEEEEEEE ))
  basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1661),
    .I1(_n5837_inv),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8390)
  );
  LUT6 #(
    .INIT ( 64'hE0EEEEEEEEEEEEEE ))
  basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1659),
    .I1(_n5833_inv),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8391)
  );
  LUT6 #(
    .INIT ( 64'hE0EEEEEEEEEEEEEE ))
  basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1663),
    .I1(_n5841_inv),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8395)
  );
  LUT6 #(
    .INIT ( 64'h0A000A000000CCCC ))
  \lm32_cpu/valid_x_rstpot  (
    .I0(\lm32_cpu/valid_x_5709 ),
    .I1(\lm32_cpu/valid_d_5710 ),
    .I2(\lm32_cpu/kill_x ),
    .I3(\lm32_cpu/stall_x ),
    .I4(\lm32_cpu/kill_d ),
    .I5(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/valid_x_rstpot_8547 )
  );
  LUT6 #(
    .INIT ( 64'hDD88DDD8FFAAFFFA ))
  \lm32_cpu/load_store_unit/d_cyc_o_glue_ce  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_687_o ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_690_o ),
    .I4(\lm32_cpu/stall_m ),
    .I5(basesoc_lm32_dbus_ack),
    .O(\lm32_cpu/load_store_unit/d_cyc_o_glue_ce_8416 )
  );
  LUT6 #(
    .INIT ( 64'h5151510040404000 ))
  \lm32_cpu/dflush_m_rstpot1  (
    .I0(sys_rst_basesoc_lm32_reset_OR_508_o),
    .I1(\lm32_cpu/instruction_unit/stall_m_inv ),
    .I2(\lm32_cpu/csr_x[2]_PWR_11_o_equal_186_o ),
    .I3(\lm32_cpu/csr_write_enable_k_q_x ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/dflush_m_5471 ),
    .O(\lm32_cpu/dflush_m_rstpot1_8555 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/write_enable_m_glue_set  (
    .I0(\lm32_cpu/instruction_unit/stall_m_inv ),
    .I1(\lm32_cpu/write_enable_x_5572 ),
    .I2(\lm32_cpu/write_enable_m_5469 ),
    .I3(\lm32_cpu/exception_x ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/write_enable_m_glue_set_8410 )
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  spiflash_cs_n1_glue_rst (
    .I0(spiflash_cs_n1_1654),
    .I1(sys_rst),
    .I2(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I3(\spiflash_counter[8]_PWR_1_o_equal_1136_o ),
    .O(spiflash_cs_n1_glue_rst_8383)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_timer0_zero_pending_glue_set (
    .I0(basesoc_timer0_zero_trigger_INV_214_o),
    .I1(basesoc_timer0_zero_old_trigger_752),
    .I2(basesoc_timer0_zero_clear_2313),
    .I3(basesoc_timer0_zero_pending_1648),
    .O(basesoc_timer0_zero_pending_glue_set_8378)
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  spiflash_bus_ack_glue_set (
    .I0(\spiflash_counter[8]_PWR_1_o_equal_1137_o ),
    .I1(spiflash_bus_ack_1655),
    .I2(\spiflash_counter[8]_PWR_1_o_equal_1136_o ),
    .O(spiflash_bus_ack_glue_set_8386)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_uart_rx_pending_glue_set (
    .I0(basesoc_uart_rx_old_trigger_719),
    .I1(basesoc_uart_rx_fifo_readable_1647),
    .I2(basesoc_uart_rx_clear),
    .I3(basesoc_uart_rx_pending_1645),
    .O(basesoc_uart_rx_pending_glue_set_8376)
  );
  LUT4 #(
    .INIT ( 16'h44F4 ))
  basesoc_uart_tx_pending_glue_set (
    .I0(basesoc_uart_tx_clear),
    .I1(basesoc_uart_tx_pending_1644),
    .I2(basesoc_uart_tx_old_trigger_718),
    .I3(basesoc_uart_tx_trigger),
    .O(basesoc_uart_tx_pending_glue_set_8377)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess2_pending_glue_set (
    .I0(waittimer2_done),
    .I1(eventsourceprocess2_old_trigger_755),
    .I2(eventsourceprocess2_clear),
    .I3(eventsourceprocess2_pending_1651),
    .O(eventsourceprocess2_pending_glue_set_8380)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess0_pending_glue_set (
    .I0(waittimer0_done),
    .I1(eventsourceprocess0_old_trigger_753),
    .I2(eventsourceprocess0_clear),
    .I3(eventsourceprocess0_pending_1649),
    .O(eventsourceprocess0_pending_glue_set_8381)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess1_pending_glue_set (
    .I0(waittimer1_done),
    .I1(eventsourceprocess1_old_trigger_754),
    .I2(eventsourceprocess1_clear),
    .I3(eventsourceprocess1_pending_1650),
    .O(eventsourceprocess1_pending_glue_set_8382)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess3_pending_glue_set (
    .I0(waittimer3_done),
    .I1(eventsourceprocess3_old_trigger_756),
    .I2(eventsourceprocess3_clear),
    .I3(eventsourceprocess3_pending_1652),
    .O(eventsourceprocess3_pending_glue_set_8384)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess4_pending_glue_set (
    .I0(waittimer4_done),
    .I1(eventsourceprocess4_old_trigger_757),
    .I2(eventsourceprocess4_clear),
    .I3(eventsourceprocess4_pending_1653),
    .O(eventsourceprocess4_pending_glue_set_8385)
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  ddrphy_phase_sel_rstpot (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_phase_sys_791),
    .I2(ddrphy_phase_half_304),
    .O(ddrphy_phase_sel_rstpot_8554)
  );
  LUT5 #(
    .INIT ( 32'hFDFDFDA8 ))
  Mmux_array_muxed411 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record1_ras_n_BRB1_8650),
    .I2(ddrphy_record1_cas_n_BRB0_8652),
    .I3(ddrphy_record0_ras_n_BRB1_8647),
    .I4(ddrphy_record0_cas_n_BRB0_8648),
    .O(array_muxed4)
  );
  LUT5 #(
    .INIT ( 32'hFDFDFDA8 ))
  Mmux_array_muxed311 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record1_ras_n_BRB0_8649),
    .I2(ddrphy_record1_ras_n_BRB1_8650),
    .I3(ddrphy_record0_ras_n_BRB0_8646),
    .I4(ddrphy_record0_ras_n_BRB1_8647),
    .O(array_muxed3)
  );
  LUT5 #(
    .INIT ( 32'hFDFDFDA8 ))
  Mmux_array_muxed511 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record1_ras_n_BRB1_8650),
    .I2(ddrphy_record1_we_n_BRB0_8653),
    .I3(ddrphy_record0_ras_n_BRB1_8647),
    .I4(ddrphy_record0_we_n_BRB0_8651),
    .O(array_muxed5)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \lm32_cpu/valid_d_rstpot_SW0  (
    .I0(\lm32_cpu/valid_f_5470 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/kill_f ),
    .O(N383)
  );
  LUT6 #(
    .INIT ( 64'h00AA00AA00000303 ))
  \lm32_cpu/valid_d_rstpot  (
    .I0(\lm32_cpu/valid_d_5710 ),
    .I1(\lm32_cpu/icache_refill_request ),
    .I2(\lm32_cpu/branch_taken_m_5006 ),
    .I3(\lm32_cpu/kill_d ),
    .I4(N383),
    .I5(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/valid_d_rstpot_8546 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_3_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_3_glue_set_8412 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_2_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_2_glue_set_8413 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_1_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_1_glue_set_8414 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_0_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_0_glue_set_8415 )
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  basesoc_uart_rx_fifo_readable_glue_set (
    .I0(basesoc_uart_rx_clear),
    .I1(basesoc_uart_rx_fifo_readable_1647),
    .I2(n0075),
    .O(basesoc_uart_rx_fifo_readable_glue_set_8379)
  );
  LUT4 #(
    .INIT ( 16'h2272 ))
  basesoc_uart_phy_tx_busy_glue_set (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_356_o11),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .I3(basesoc_uart_phy_sink_ready_650),
    .O(basesoc_uart_phy_tx_busy_glue_set_8375)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEFEFFFEFEF ))
  basesoc_sdram_time1_2_glue_set (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(basesoc_sdram_max_time1_inv),
    .I4(basesoc_sdram_time1[2]),
    .I5(\Result<2>23 ),
    .O(basesoc_sdram_time1_2_glue_set_8408)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEFEFFFEFEF ))
  basesoc_sdram_time1_3_glue_set (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(multiplexer_state_FSM_FFd3_2765),
    .I3(basesoc_sdram_max_time1_inv),
    .I4(basesoc_sdram_time1[3]),
    .I5(\Result<3>15 ),
    .O(basesoc_sdram_time1_3_glue_set_8409)
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  basesoc_uart_tx_fifo_readable_glue_set (
    .I0(basesoc_uart_phy_sink_ready_650),
    .I1(basesoc_uart_tx_fifo_readable_1646),
    .I2(n0055),
    .O(basesoc_uart_tx_fifo_readable_glue_set_8397)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFEFFFEFE ))
  basesoc_sdram_time0_2_glue_set (
    .I0(multiplexer_state_FSM_FFd2_2766),
    .I1(multiplexer_state_FSM_FFd3_2765),
    .I2(multiplexer_state_FSM_FFd1_2767),
    .I3(basesoc_sdram_max_time0_inv),
    .I4(basesoc_sdram_time0[2]),
    .I5(\Result<2>22 ),
    .O(basesoc_sdram_time0_2_glue_set_8403)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFEFFFEFE ))
  basesoc_sdram_time0_3_glue_set (
    .I0(multiplexer_state_FSM_FFd2_2766),
    .I1(multiplexer_state_FSM_FFd3_2765),
    .I2(multiplexer_state_FSM_FFd1_2767),
    .I3(basesoc_sdram_max_time0_inv),
    .I4(basesoc_sdram_time0[3]),
    .I5(\Result<3>14 ),
    .O(basesoc_sdram_time0_3_glue_set_8404)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFEFFFEFE ))
  basesoc_sdram_time0_4_glue_set (
    .I0(multiplexer_state_FSM_FFd2_2766),
    .I1(multiplexer_state_FSM_FFd3_2765),
    .I2(multiplexer_state_FSM_FFd1_2767),
    .I3(basesoc_sdram_max_time0_inv),
    .I4(basesoc_sdram_time0[4]),
    .I5(\Result<4>5 ),
    .O(basesoc_sdram_time0_4_glue_set_8405)
  );
  LUT6 #(
    .INIT ( 64'h0000040004000000 ))
  \lm32_cpu/decoder/Mmux_x_result_sel_mc_arith1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/x_result_sel_mc_arith_d )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_interface_we_rstpot (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_we_o_459 ),
    .I2(basesoc_counter[1]),
    .I3(sys_rst),
    .I4(basesoc_counter[0]),
    .O(basesoc_interface_we_rstpot_8553)
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/interrupt_unit/eie_rstpot  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/interrupt_unit/eie_6019 ),
    .I2(\lm32_cpu/eret_k_q_x ),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I5(\lm32_cpu/interrupt_unit/eie_ie_MUX_1605_o ),
    .O(\lm32_cpu/interrupt_unit/eie_rstpot_8549 )
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<4>11  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_wrport_we),
    .I2(Mcount_basesoc_uart_tx_fifo_level0_lut[3]),
    .I3(basesoc_uart_tx_fifo_level0[3]),
    .I4(Mcount_basesoc_uart_tx_fifo_level0_cy[2]),
    .O(\Result<4>2 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAEAAAA ))
  \lm32_cpu/load_store_unit/stall_wb_load_glue_set  (
    .I0(\lm32_cpu/load_store_unit/stall_wb_load_glue_ce_8418 ),
    .I1(\lm32_cpu/adder_result_x[31] ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I4(\lm32_cpu/load_q_x ),
    .I5(\lm32_cpu/exception_m_5480 ),
    .O(\lm32_cpu/load_store_unit/stall_wb_load_glue_set_8419 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  Mmux_basesoc_sdram_master_p1_cas_n11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .I2(new_master_wdata_ready_880),
    .O(basesoc_sdram_master_p1_cas_n)
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<16>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [18]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [16])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<17>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [19]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<18>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [20]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [18])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<19>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [21]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [19])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<20>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [22]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [20])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<21>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [23]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [21]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [21])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<22>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [24]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [22]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [22])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<23>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [25]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [23]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [23])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<24>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [24])
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAA2AAAAA ))
  basesoc_timer0_en_storage_full_rstpot (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(basesoc_timer0_en_storage_full_rstpot_8543)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_timer0_eventmanager_storage_full_rstpot (
    .I0(basesoc_timer0_eventmanager_storage_full_1602),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT121 ),
    .I3(basesoc_interface_dat_w[0]),
    .O(basesoc_timer0_eventmanager_storage_full_rstpot_8544)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  spiflash_clk1_rstpot (
    .I0(basesoc_sdram_bandwidth_period_758),
    .I1(spiflash_clk1_1153),
    .O(spiflash_clk1_rstpot_8540)
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  spiflash_miso1_rstpot (
    .I0(spiflash_miso1_28),
    .I1(spiflash_clk1_1153),
    .I2(basesoc_sdram_bandwidth_period_758),
    .I3(spiflash_miso_IBUF_16),
    .O(spiflash_miso1_rstpot_8539)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFCFAAAAFFC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT528_SW0  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[20]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[4]),
    .I2(_n6878),
    .I3(_n6875),
    .I4(_n6872),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT524_7680 ),
    .O(N385)
  );
  LUT5 #(
    .INIT ( 32'h8ACF80C0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT528  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[12]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I2(_n6791),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT131 ),
    .I4(N385),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT527 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFCFAAAAFFC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT618_SW0  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[21]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[5]),
    .I2(_n6878),
    .I3(_n6875),
    .I4(_n6872),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT614_7690 ),
    .O(N387)
  );
  LUT5 #(
    .INIT ( 32'h8ACF80C0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT618  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[13]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I2(_n6791),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT131 ),
    .I4(N387),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT617 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT64_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .O(N389)
  );
  LUT6 #(
    .INIT ( 64'h1000009410000084 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT64  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(N389),
    .I5(dna_status[13]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT63 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFECFF ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In23_SW0  (
    .I0(\lm32_cpu/valid_d_5710 ),
    .I1(\lm32_cpu/instruction_unit/icache/way_match ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache_read_enable_f ),
    .I4(\lm32_cpu/stall_a ),
    .I5(\lm32_cpu/iflush_5297 ),
    .O(N391)
  );
  LUT6 #(
    .INIT ( 64'hFFDCDCDC77545454 ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In23  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ),
    .I4(\lm32_cpu/instruction_unit/icache_refill_ready_6285 ),
    .I5(N391),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \lm32_cpu/exception_x_stall_x_AND_1797_o1  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/exception_x ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/valid_x_5709 ),
    .O(\lm32_cpu/exception_x_stall_x_AND_1797_o )
  );
  LUT5 #(
    .INIT ( 32'hAF232323 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .I2(\n0321<3>1 ),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4618),
    .I4(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h45FF ))
  array_muxed10_INV_281_o_SW1 (
    .I0(refresher_state_FSM_FFd2_969),
    .I1(basesoc_sdram_generator_done_848),
    .I2(refresher_state_FSM_FFd1_970),
    .I3(basesoc_sdram_cmd_payload_we_847),
    .O(N3971)
  );
  LUT6 #(
    .INIT ( 64'hFFF2FFA2FFF7FFA7 ))
  array_muxed10_INV_281_o (
    .I0(multiplexer_state_FSM_FFd3_2765),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_we_AND_543_o_4528),
    .I2(multiplexer_state_FSM_FFd2_2766),
    .I3(multiplexer_state_FSM_FFd1_2767),
    .I4(N3971),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_545_o_4527),
    .O(array_muxed10_INV_281_o_2608)
  );
  LUT4 #(
    .INIT ( 16'h45FF ))
  array_muxed9_INV_280_o_SW1 (
    .I0(refresher_state_FSM_FFd2_969),
    .I1(basesoc_sdram_generator_done_848),
    .I2(refresher_state_FSM_FFd1_970),
    .I3(basesoc_sdram_cmd_payload_ras_957),
    .O(N3991)
  );
  LUT6 #(
    .INIT ( 64'hFFF2FFA2FFF7FFA7 ))
  array_muxed9_INV_280_o (
    .I0(multiplexer_state_FSM_FFd3_2765),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_ras_AND_537_o_4529),
    .I2(multiplexer_state_FSM_FFd2_2766),
    .I3(multiplexer_state_FSM_FFd1_2767),
    .I4(N3991),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_539_o_4534),
    .O(array_muxed9_INV_280_o_2607)
  );
  LUT4 #(
    .INIT ( 16'h222F ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4640 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .O(N4011)
  );
  LUT6 #(
    .INIT ( 64'hAAA2AAA2AAA2FFFF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_SW0  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_4620 ),
    .I1(basesoc_sdram_bankmachine3_cmd_valid),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .O(N4031)
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0181  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0141 ),
    .I3(\lm32_cpu/x_result [23]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [23]),
    .O(\lm32_cpu/d_result_0 [23])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0191  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0151 ),
    .I3(\lm32_cpu/x_result [24]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [24]),
    .O(\lm32_cpu/d_result_0 [24])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0201  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0161 ),
    .I3(\lm32_cpu/x_result [25]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/d_result_0 [25])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0211  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0171 ),
    .I3(\lm32_cpu/x_result [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [26]),
    .O(\lm32_cpu/d_result_0 [26])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0221  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0181 ),
    .I3(\lm32_cpu/x_result [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [27]),
    .O(\lm32_cpu/d_result_0 [27])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0231  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0191 ),
    .I3(\lm32_cpu/x_result [28]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/d_result_0 [28])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0241  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0201 ),
    .I3(\lm32_cpu/x_result [29]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [29]),
    .O(\lm32_cpu/d_result_0 [29])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0261  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0212 ),
    .I3(\lm32_cpu/x_result [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [30]),
    .O(\lm32_cpu/d_result_0 [30])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0271  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0221 ),
    .I3(\lm32_cpu/x_result [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/d_result_0 [31])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_035  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0281 ),
    .I3(\lm32_cpu/x_result [10]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [10]),
    .O(\lm32_cpu/d_result_0 [10])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_041  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0291 ),
    .I3(\lm32_cpu/x_result [11]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [11]),
    .O(\lm32_cpu/d_result_0 [11])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_051  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_021 ),
    .I3(\lm32_cpu/x_result [12]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [12]),
    .O(\lm32_cpu/d_result_0 [12])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_061  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_031 ),
    .I3(\lm32_cpu/x_result [13]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/d_result_0 [13])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_071  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_041 ),
    .I3(\lm32_cpu/x_result [14]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [14]),
    .O(\lm32_cpu/d_result_0 [14])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_081  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_051 ),
    .I3(\lm32_cpu/x_result [15]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [15]),
    .O(\lm32_cpu/d_result_0 [15])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_091  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_061 ),
    .I3(\lm32_cpu/x_result [16]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/d_result_0 [16])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0101  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_071 ),
    .I3(\lm32_cpu/x_result [17]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [17]),
    .O(\lm32_cpu/d_result_0 [17])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0111  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_081 ),
    .I3(\lm32_cpu/x_result [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [18]),
    .O(\lm32_cpu/d_result_0 [18])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0121  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_091 ),
    .I3(\lm32_cpu/x_result [19]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/d_result_0 [19])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0151  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0101 ),
    .I3(\lm32_cpu/x_result [20]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [20]),
    .O(\lm32_cpu/d_result_0 [20])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0161  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_01112_8046 ),
    .I3(\lm32_cpu/x_result [21]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [21]),
    .O(\lm32_cpu/d_result_0 [21])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0171  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0131 ),
    .I3(\lm32_cpu/x_result [22]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/d_result_0 [22])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0251  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0110 ),
    .I3(\lm32_cpu/x_result [2]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [2]),
    .O(\lm32_cpu/d_result_0 [2])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0281  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0111 ),
    .I3(\lm32_cpu/x_result [3]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [3]),
    .O(\lm32_cpu/d_result_0 [3])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0291  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0121 ),
    .I3(\lm32_cpu/x_result [4]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [4]),
    .O(\lm32_cpu/d_result_0 [4])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0301  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0231 ),
    .I3(\lm32_cpu/x_result [5]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [5]),
    .O(\lm32_cpu/d_result_0 [5])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0311  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0241 ),
    .I3(\lm32_cpu/x_result [6]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [6]),
    .O(\lm32_cpu/d_result_0 [6])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0321  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0251 ),
    .I3(\lm32_cpu/x_result [7]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [7]),
    .O(\lm32_cpu/d_result_0 [7])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0331  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0261 ),
    .I3(\lm32_cpu/x_result [8]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [8]),
    .O(\lm32_cpu/d_result_0 [8])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0341  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5044 ),
    .I2(\lm32_cpu/raw_x_0271 ),
    .I3(\lm32_cpu/x_result [9]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [9]),
    .O(\lm32_cpu/d_result_0 [9])
  );
  LUT5 #(
    .INIT ( 32'h12480000 ))
  Mmux_rhs_array_muxed61_SW0 (
    .I0(basesoc_sdram_choose_req_want_reads_inv),
    .I1(basesoc_sdram_choose_req_want_writes_inv),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(N52)
  );
  LUT5 #(
    .INIT ( 32'hF99FFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(basesoc_sdram_choose_req_want_writes_inv),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_req_want_reads_inv),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_7888 )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \lm32_cpu/modulus_q_d_SW1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I4(\lm32_cpu/valid_d_5710 ),
    .O(N4051)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \lm32_cpu/modulus_q_d  (
    .I0(\lm32_cpu/branch_taken_m_5006 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/icache_refill_request ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(N4051),
    .O(\lm32_cpu/modulus_q_d_5080 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>13 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>13 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>21_3257 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>15 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>16 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>21 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>15 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>16 )
  );
  LUT6 #(
    .INIT ( 64'h2222002022222222 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012318  (
    .I0(\lm32_cpu/mc_arithmetic/Mmux__n012313_8315 ),
    .I1(N4071),
    .I2(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .O(\lm32_cpu/mc_arithmetic/_n0123 )
  );
  LUT6 #(
    .INIT ( 64'h00EF00FF00FF00FF ))
  \_n5351<0>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(basesoc_interface_we_968),
    .I3(basesoc_sdram_storage_full[0]),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .I5(_n67851_4439),
    .O(_n5351)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4211_SW0  (
    .I0(basesoc_sdram_bandwidth_nreads_status[3]),
    .I1(_n6869),
    .O(N4091)
  );
  LUT6 #(
    .INIT ( 64'hAACCAA00AACCAA0F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4211  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[3]),
    .I1(basesoc_sdram_bandwidth_nreads_status[19]),
    .I2(_n6866),
    .I3(_n6878),
    .I4(_n6863),
    .I5(N4091),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4210 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3211_SW0  (
    .I0(basesoc_sdram_bandwidth_nreads_status[2]),
    .I1(_n6869),
    .O(N4111)
  );
  LUT6 #(
    .INIT ( 64'hAACCAA00AACCAA0F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3211  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[2]),
    .I1(basesoc_sdram_bandwidth_nreads_status[18]),
    .I2(_n6866),
    .I3(_n6878),
    .I4(_n6863),
    .I5(N4111),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3210 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT422_SW0  (
    .I0(_n6821),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .O(N4131)
  );
  LUT6 #(
    .INIT ( 64'hEAEAEAFB40404051 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT422  (
    .I0(_n6782),
    .I1(_n6788),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_11_1577),
    .I3(_n6794),
    .I4(N4131),
    .I5(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT421 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT322_SW0  (
    .I0(_n6821),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .O(N4151)
  );
  LUT6 #(
    .INIT ( 64'hEAEAEAFB40404051 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT322  (
    .I0(_n6782),
    .I1(_n6788),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_10_1578),
    .I3(_n6794),
    .I4(N4151),
    .I5(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT321 )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(_n68391_4453),
    .I4(basesoc_interface_we_968),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\basesoc_interface_adr[4] ),
    .I3(_n67851_4439),
    .I4(basesoc_interface_we_968),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re1 (
    .I0(_n68391_4453),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_interface_we_968),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(_n68391_4453),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_interface_we_968),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re1 (
    .I0(basesoc_interface_we_968),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT121 ),
    .I3(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re)
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<2>11  (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_level0[2]),
    .I2(basesoc_uart_tx_fifo_level0[0]),
    .I3(basesoc_uart_tx_fifo_level0[1]),
    .O(\Result<2>5 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_level0[0]),
    .I2(basesoc_uart_tx_fifo_level0[1]),
    .O(\Result<1>5 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT222  (
    .I0(_n68391_4453),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1766),
    .I4(basesoc_sdram_phaseinjector1_status[25]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT221_7721 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT112  (
    .I0(_n68391_4453),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1767),
    .I4(basesoc_sdram_phaseinjector1_status[24]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT111_7740 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT424  (
    .I0(_n68391_4453),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1764),
    .I4(basesoc_sdram_phaseinjector1_status[27]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT423 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT324  (
    .I0(_n68391_4453),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1765),
    .I4(basesoc_sdram_phaseinjector1_status[26]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT323 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_port_cmd_ready2_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(N4171)
  );
  LUT6 #(
    .INIT ( 64'h0000000470707074 ))
  basesoc_port_cmd_ready2 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(\n0574<3>1 ),
    .I2(rhs_array_muxed32[9]),
    .I3(N4171),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364),
    .I5(basesoc_sdram_bankmachine2_req_lock),
    .O(basesoc_port_cmd_ready2_7917)
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  basesoc_timer0_zero_clear_SW1 (
    .I0(basesoc_interface_dat_w[0]),
    .I1(\basesoc_interface_adr[4] ),
    .I2(basesoc_interface_we_968),
    .O(N4191)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_timer0_zero_clear (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(N4191),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_csrbankarray_csrbank5_sel),
    .O(basesoc_timer0_zero_clear_2313)
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_level0[0]),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .O(\Result<1>7 )
  );
  LUT6 #(
    .INIT ( 64'h0000080000280800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT711_SW0  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(N861)
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n5413_inv1 (
    .I0(basesoc_uart_phy_tx_busy_1642),
    .I1(basesoc_uart_phy_sink_ready_650),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .I3(basesoc_uart_phy_uart_clk_txen_683),
    .O(_n5413_inv)
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \basesoc_csrbankarray_csrbank3_sel<13>1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .O(basesoc_csrbankarray_csrbank3_sel)
  );
  LUT4 #(
    .INIT ( 16'h1333 ))
  \_n5360<0>1  (
    .I0(basesoc_interface_we_968),
    .I1(basesoc_sdram_storage_full[0]),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(_n6824),
    .O(_n5360)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1236),
    .I1(basesoc_sdram_bankmachine0_row_opened_1656),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .I3(_n4145),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h50DCAF23DCDC2323 ))
  _n5493_inv1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .I2(\n0321<3>1 ),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4618),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(_n5493_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000000020000 ))
  \_n6881<5>1  (
    .I0(basesoc_interface_adr_1_2_8773),
    .I1(basesoc_interface_adr_2_2_8774),
    .I2(basesoc_interface_adr_0_2_8772),
    .I3(basesoc_interface_adr_3_2_8775),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n6881)
  );
  LUT6 #(
    .INIT ( 64'h0000400000000000 ))
  \_n6866<5>1  (
    .I0(basesoc_interface_adr_5_1_8771),
    .I1(basesoc_interface_adr_4_1_8770),
    .I2(basesoc_interface_adr_3_1_8769),
    .I3(basesoc_interface_adr_2_1_8768),
    .I4(basesoc_interface_adr_1_1_8767),
    .I5(basesoc_interface_adr_0_1_8766),
    .O(_n6866)
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/load_q_x1  (
    .I0(\lm32_cpu/load_x_5563 ),
    .I1(\lm32_cpu/valid_x_5709 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I4(\lm32_cpu/stall_m41 ),
    .O(\lm32_cpu/load_q_x )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \lm32_cpu/branch_m_exception_m_OR_475_o1  (
    .I0(\lm32_cpu/branch_m_5483 ),
    .I1(\lm32_cpu/valid_m_5708 ),
    .I2(\lm32_cpu/condition_met_m_5472 ),
    .I3(\lm32_cpu/branch_predict_taken_m_5481 ),
    .I4(\lm32_cpu/branch_predict_m_5482 ),
    .I5(\lm32_cpu/exception_m_5480 ),
    .O(\lm32_cpu/branch_m_exception_m_OR_475_o )
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \_n6872<5>1  (
    .I0(basesoc_interface_adr_5_2_8777),
    .I1(basesoc_interface_adr_4_2_8776),
    .I2(basesoc_interface_adr_3_2_8775),
    .I3(basesoc_interface_adr_2_2_8774),
    .I4(basesoc_interface_adr_1_2_8773),
    .I5(basesoc_interface_adr_0_2_8772),
    .O(_n6872)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \_n6875<5>1  (
    .I0(basesoc_interface_adr_5_2_8777),
    .I1(basesoc_interface_adr_4_2_8776),
    .I2(basesoc_interface_adr_3_2_8775),
    .I3(basesoc_interface_adr_2_2_8774),
    .I4(basesoc_interface_adr_1_2_8773),
    .I5(basesoc_interface_adr_0_2_8772),
    .O(_n6875)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  _n67911 (
    .I0(basesoc_interface_adr_5_2_8777),
    .I1(basesoc_interface_adr_4_2_8776),
    .I2(basesoc_interface_adr_3_2_8775),
    .I3(basesoc_interface_adr_2_2_8774),
    .I4(basesoc_interface_adr_1_2_8773),
    .I5(basesoc_interface_adr_0_2_8772),
    .O(_n6791)
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \_n6878<5>1  (
    .I0(basesoc_interface_adr_5_2_8777),
    .I1(basesoc_interface_adr_4_2_8776),
    .I2(basesoc_interface_adr_3_2_8775),
    .I3(basesoc_interface_adr_2_2_8774),
    .I4(basesoc_interface_adr_1_2_8773),
    .I5(basesoc_interface_adr_0_2_8772),
    .O(_n6878)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \lm32_cpu/instruction_unit/_n0213_inv1  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_shared_ack),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .O(\lm32_cpu/instruction_unit/_n0213_inv )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0CCAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT227  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[9]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[17]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .I3(_n6872),
    .I4(_n6875),
    .I5(_n6791),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT226_7724 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0CCAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT117  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[8]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[16]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .I3(_n6872),
    .I4(_n6875),
    .I5(_n6791),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT116_7743 )
  );
  LUT6 #(
    .INIT ( 64'h2020202020207520 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd1-In1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/kill_x ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .I3(\lm32_cpu/modulus_q_d_5080 ),
    .I4(\lm32_cpu/stall_a ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h0000100000000000 ))
  \_n6818<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6818)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  _n68241 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6824)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o12 (
    .I0(cache_state_FSM_FFd2_3770),
    .I1(cache_state_FSM_FFd3_3769),
    .I2(rhs_array_muxed37),
    .I3(\cache_state_FSM_FFd3-In1 ),
    .I4(basesoc_slave_sel[3]),
    .I5(\basesoc_tag_do_tag[20]_GND_1_o_equal_391_o ),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o)
  );
  LUT6 #(
    .INIT ( 64'h0700070007000707 ))
  \lm32_cpu/instruction_unit/stall_d_inv1  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/kill_d ),
    .I4(\lm32_cpu/stall_a4_8178 ),
    .I5(\lm32_cpu/stall_a2_8176 ),
    .O(\lm32_cpu/instruction_unit/icache/enable )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0CCAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT429  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[11]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[19]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(_n6872),
    .I4(_n6875),
    .I5(_n6791),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT428_7701 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0CCAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT329  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[10]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[18]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .I3(_n6872),
    .I4(_n6875),
    .I5(_n6791),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT328_7714 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCF0F0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT225  (
    .I0(basesoc_sdram_phaseinjector0_status[25]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1726),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(_n6809),
    .I4(_n6806),
    .I5(_n6803),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT224 )
  );
  LUT6 #(
    .INIT ( 64'hAAF0AACCAAF0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT226  (
    .I0(basesoc_sdram_phaseinjector0_status[17]),
    .I1(basesoc_sdram_phaseinjector0_status[1]),
    .I2(basesoc_sdram_phaseinjector0_status[9]),
    .I3(_n6812),
    .I4(_n6815),
    .I5(_n6818),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT225_7723 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCF0F0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT115  (
    .I0(basesoc_sdram_phaseinjector0_status[24]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1727),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(_n6809),
    .I4(_n6806),
    .I5(_n6803),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT114 )
  );
  LUT6 #(
    .INIT ( 64'hAAF0AACCAAF0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT116  (
    .I0(basesoc_sdram_phaseinjector0_status[16]),
    .I1(basesoc_sdram_phaseinjector0_status[0]),
    .I2(basesoc_sdram_phaseinjector0_status[8]),
    .I3(_n6812),
    .I4(_n6815),
    .I5(_n6818),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT115_7742 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  _n68031 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6803)
  );
  LUT6 #(
    .INIT ( 64'h0000001000000000 ))
  _n68061 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6806)
  );
  LUT6 #(
    .INIT ( 64'h0010000000000000 ))
  \_n6812<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6812)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  _n68001 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6800)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n68301 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6830)
  );
  LUT6 #(
    .INIT ( 64'h0000000001000000 ))
  _n67971 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6797)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \lm32_cpu/load_store_unit/_n0410<0>1  (
    .I0(\lm32_cpu/load_store_unit/data_w [31]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_6673 ),
    .I2(\lm32_cpu/operand_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/operand_w [1]),
    .I5(\lm32_cpu/load_store_unit/size_w [1]),
    .O(\lm32_cpu/load_store_unit/_n0410 [0])
  );
  LUT6 #(
    .INIT ( 64'h0000000000200000 ))
  \lm32_cpu/instruction_unit/mux10131  (
    .I0(\lm32_cpu/branch_m_5483 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5907 ),
    .I2(\lm32_cpu/valid_m_5708 ),
    .I3(\lm32_cpu/exception_m_5480 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .I5(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/instruction_unit/mux1013_6053 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o1  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(basesoc_grant_1673),
    .I2(basesoc_shared_ack),
    .O(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1165_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/load_store_unit/_n0310_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1673),
    .O(\lm32_cpu/load_store_unit/_n0310_inv )
  );
  LUT4 #(
    .INIT ( 16'h8A20 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT231  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(basesoc_grant_1673),
    .I2(basesoc_shared_ack),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h82888888 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT261  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \lm32_cpu/load_store_unit/Mmux_GND_9_o_GND_9_o_MUX_1249_o11  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1673),
    .I3(\lm32_cpu/load_store_unit/dcache/refilling_5906 ),
    .O(\lm32_cpu/load_store_unit/GND_9_o_GND_9_o_MUX_1249_o )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCF0F0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT427  (
    .I0(basesoc_sdram_phaseinjector0_status[27]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1724),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(_n6809),
    .I4(_n6806),
    .I5(_n6803),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT426 )
  );
  LUT6 #(
    .INIT ( 64'hAAF0AACCAAF0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT428  (
    .I0(basesoc_sdram_phaseinjector0_status[19]),
    .I1(basesoc_sdram_phaseinjector0_status[3]),
    .I2(basesoc_sdram_phaseinjector0_status[11]),
    .I3(_n6812),
    .I4(_n6815),
    .I5(_n6818),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT427_7700 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCF0F0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT327  (
    .I0(basesoc_sdram_phaseinjector0_status[26]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1725),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(_n6809),
    .I4(_n6806),
    .I5(_n6803),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT326 )
  );
  LUT6 #(
    .INIT ( 64'hAAF0AACCAAF0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT328  (
    .I0(basesoc_sdram_phaseinjector0_status[18]),
    .I1(basesoc_sdram_phaseinjector0_status[2]),
    .I2(basesoc_sdram_phaseinjector0_status[10]),
    .I3(_n6812),
    .I4(_n6815),
    .I5(_n6818),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT327_7713 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \_n6851<5>1  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n6851)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \_n6854<5>1  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6854)
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/csr_write_enable_k_q_x1  (
    .I0(\lm32_cpu/csr_write_enable_x_5551 ),
    .I1(\lm32_cpu/valid_x_5709 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .O(\lm32_cpu/csr_write_enable_k_q_x )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT141  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [23]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0141 ),
    .I4(\lm32_cpu/branch_target_d [23]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT151  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [24]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0151 ),
    .I4(\lm32_cpu/branch_target_d [24]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT161  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [25]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0161 ),
    .I4(\lm32_cpu/branch_target_d [25]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT171  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [26]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0171 ),
    .I4(\lm32_cpu/branch_target_d [26]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT181  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [27]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0181 ),
    .I4(\lm32_cpu/branch_target_d [27]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT191  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [28]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0191 ),
    .I4(\lm32_cpu/branch_target_d [28]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT201  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [29]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0201 ),
    .I4(\lm32_cpu/branch_target_d [29]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT211  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [30]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0212 ),
    .I4(\lm32_cpu/branch_target_d [30]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT221  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [31]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0221 ),
    .I4(\lm32_cpu/branch_target_d [31]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT787  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[15]),
    .I1(_n6872),
    .I2(_n6791),
    .I3(_n6875),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT786_7735 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \lm32_cpu/load_store_unit/dcache/_n0149_inv1  (
    .I0(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I1(\lm32_cpu/load_q_m ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I3(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .O(\lm32_cpu/load_store_unit/dcache/_n0149_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In13  (
    .I0(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .I2(\lm32_cpu/load_q_m ),
    .I3(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_8298 ),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT221  (
    .I0(_n6833),
    .I1(_n6836),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1750),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1758),
    .I4(_n6839),
    .I5(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT22 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT111  (
    .I0(_n6833),
    .I1(_n6836),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1751),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1759),
    .I4(_n6839),
    .I5(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT11 )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFFDFFFDFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1821  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT182 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n68361 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6836)
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/eret_k_q_x1  (
    .I0(\lm32_cpu/eret_x_5552 ),
    .I1(\lm32_cpu/valid_x_5709 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .O(\lm32_cpu/eret_k_q_x )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT110  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [2]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0110 ),
    .I4(\lm32_cpu/branch_target_d [2]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT210  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [12]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_021 ),
    .I4(\lm32_cpu/branch_target_d [12]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT31  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [13]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_031 ),
    .I4(\lm32_cpu/branch_target_d [13]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT41  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [14]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_041 ),
    .I4(\lm32_cpu/branch_target_d [14]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT51  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [15]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_051 ),
    .I4(\lm32_cpu/branch_target_d [15]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT61  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [16]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_061 ),
    .I4(\lm32_cpu/branch_target_d [16]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT71  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [17]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_071 ),
    .I4(\lm32_cpu/branch_target_d [17]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT81  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [18]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_081 ),
    .I4(\lm32_cpu/branch_target_d [18]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT91  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [19]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_091 ),
    .I4(\lm32_cpu/branch_target_d [19]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT101  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [20]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0101 ),
    .I4(\lm32_cpu/branch_target_d [20]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT111  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [21]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_01112_8046 ),
    .I4(\lm32_cpu/branch_target_d [21]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT121  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [3]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0111 ),
    .I4(\lm32_cpu/branch_target_d [3]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT131  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [22]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0131 ),
    .I4(\lm32_cpu/branch_target_d [22]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT231  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [4]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0121 ),
    .I4(\lm32_cpu/branch_target_d [4]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT241  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [5]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0231 ),
    .I4(\lm32_cpu/branch_target_d [5]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT251  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [6]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0241 ),
    .I4(\lm32_cpu/branch_target_d [6]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT261  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [7]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0251 ),
    .I4(\lm32_cpu/branch_target_d [7]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT271  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [8]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0261 ),
    .I4(\lm32_cpu/branch_target_d [8]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT281  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [9]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0271 ),
    .I4(\lm32_cpu/branch_target_d [9]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT291  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [10]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0281 ),
    .I4(\lm32_cpu/branch_target_d [10]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT301  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [11]),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/raw_x_0291 ),
    .I4(\lm32_cpu/branch_target_d [11]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h0080008000000080 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1365),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364),
    .I2(basesoc_sdram_bankmachine3_row_opened_1662),
    .I3(refresher_state_FSM_FFd2_969),
    .I4(refresher_state_FSM_FFd1_970),
    .I5(basesoc_sdram_generator_done_848),
    .O(N70)
  );
  LUT6 #(
    .INIT ( 64'h0080008000000080 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1279),
    .I2(basesoc_sdram_bankmachine1_row_opened_1658),
    .I3(refresher_state_FSM_FFd2_969),
    .I4(refresher_state_FSM_FFd1_970),
    .I5(basesoc_sdram_generator_done_848),
    .O(N72)
  );
  LUT6 #(
    .INIT ( 64'h0080008000000080 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .I1(basesoc_sdram_bankmachine0_row_opened_1656),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1236),
    .I3(refresher_state_FSM_FFd2_969),
    .I4(refresher_state_FSM_FFd1_970),
    .I5(basesoc_sdram_generator_done_848),
    .O(N7410)
  );
  LUT6 #(
    .INIT ( 64'h0080008000000080 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine2_row_opened_1660),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1322),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1321),
    .I3(refresher_state_FSM_FFd2_969),
    .I4(refresher_state_FSM_FFd1_970),
    .I5(basesoc_sdram_generator_done_848),
    .O(N761)
  );
  LUT4 #(
    .INIT ( 16'h5510 ))
  \lm32_cpu/load_store_unit/_n0343_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/stall_m2_8140 ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_690_o ),
    .O(\lm32_cpu/load_store_unit/_n0343_inv )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1481  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh801 ),
    .I5(\lm32_cpu/shifter/Sh24 ),
    .O(\lm32_cpu/shifter/Sh148 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3111  (
    .I0(_n6821),
    .I1(_n6782),
    .I2(_n6788),
    .I3(_n6794),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT311 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n67881 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6788)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n67941 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n6794)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  _n67821 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n6782)
  );
  LUT5 #(
    .INIT ( 32'h01115555 ))
  \lm32_cpu/stall_m_inv1  (
    .I0(\lm32_cpu/stall_m2_8140 ),
    .I1(\lm32_cpu/stall_m3_8141 ),
    .I2(\lm32_cpu/interrupt_exception ),
    .I3(\lm32_cpu/store_x_5562 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(\lm32_cpu/instruction_unit/stall_m_inv )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_191  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [17]),
    .I4(\lm32_cpu/shifter/right_shift_result [14]),
    .I5(\lm32_cpu/operand_m [17]),
    .O(\lm32_cpu/Mmux_bypass_data_19 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_181  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [16]),
    .I4(\lm32_cpu/shifter/right_shift_result [15]),
    .I5(\lm32_cpu/operand_m [16]),
    .O(\lm32_cpu/Mmux_bypass_data_18 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_171  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [15]),
    .I4(\lm32_cpu/shifter/right_shift_result [16]),
    .I5(\lm32_cpu/operand_m [15]),
    .O(\lm32_cpu/Mmux_bypass_data_17 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_161  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [14]),
    .I4(\lm32_cpu/shifter/right_shift_result [17]),
    .I5(\lm32_cpu/operand_m [14]),
    .O(\lm32_cpu/Mmux_bypass_data_16 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_151  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [13]),
    .I4(\lm32_cpu/shifter/right_shift_result [18]),
    .I5(\lm32_cpu/operand_m [13]),
    .O(\lm32_cpu/Mmux_bypass_data_15 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [12]),
    .I4(\lm32_cpu/shifter/right_shift_result [19]),
    .I5(\lm32_cpu/operand_m [12]),
    .O(\lm32_cpu/Mmux_bypass_data_14 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1321  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [9]),
    .I4(\lm32_cpu/shifter/right_shift_result [22]),
    .I5(\lm32_cpu/operand_m [9]),
    .O(\lm32_cpu/Mmux_bypass_data_132_7987 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1311  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [8]),
    .I4(\lm32_cpu/shifter/right_shift_result [23]),
    .I5(\lm32_cpu/operand_m [8]),
    .O(\lm32_cpu/Mmux_bypass_data_131_7990 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_131  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [11]),
    .I4(\lm32_cpu/shifter/right_shift_result [20]),
    .I5(\lm32_cpu/operand_m [11]),
    .O(\lm32_cpu/Mmux_bypass_data_13 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1301  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [7]),
    .I4(\lm32_cpu/shifter/right_shift_result [24]),
    .I5(\lm32_cpu/operand_m [7]),
    .O(\lm32_cpu/Mmux_bypass_data_130 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1291  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [6]),
    .I4(\lm32_cpu/shifter/right_shift_result [25]),
    .I5(\lm32_cpu/operand_m [6]),
    .O(\lm32_cpu/Mmux_bypass_data_129 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1281  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [5]),
    .I4(\lm32_cpu/shifter/right_shift_result [26]),
    .I5(\lm32_cpu/operand_m [5]),
    .O(\lm32_cpu/Mmux_bypass_data_128 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1271  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [4]),
    .I4(\lm32_cpu/shifter/right_shift_result [27]),
    .I5(\lm32_cpu/operand_m [4]),
    .O(\lm32_cpu/Mmux_bypass_data_127 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1251  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [31]),
    .I4(\lm32_cpu/shifter/right_shift_result [0]),
    .I5(\lm32_cpu/operand_m [31]),
    .O(\lm32_cpu/Mmux_bypass_data_125 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1241  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [30]),
    .I4(\lm32_cpu/shifter/right_shift_result [1]),
    .I5(\lm32_cpu/operand_m [30]),
    .O(\lm32_cpu/Mmux_bypass_data_124_8011 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1261  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [3]),
    .I4(\lm32_cpu/shifter/right_shift_result [28]),
    .I5(\lm32_cpu/operand_m [3]),
    .O(\lm32_cpu/Mmux_bypass_data_126 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1221  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [29]),
    .I4(\lm32_cpu/shifter/right_shift_result [2]),
    .I5(\lm32_cpu/operand_m [29]),
    .O(\lm32_cpu/Mmux_bypass_data_122_8017 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1211  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [28]),
    .I4(\lm32_cpu/shifter/right_shift_result [3]),
    .I5(\lm32_cpu/operand_m [28]),
    .O(\lm32_cpu/Mmux_bypass_data_121_8020 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1201  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [27]),
    .I4(\lm32_cpu/shifter/right_shift_result [4]),
    .I5(\lm32_cpu/operand_m [27]),
    .O(\lm32_cpu/Mmux_bypass_data_120 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_121  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [10]),
    .I4(\lm32_cpu/shifter/right_shift_result [21]),
    .I5(\lm32_cpu/operand_m [10]),
    .O(\lm32_cpu/Mmux_bypass_data_12 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1191  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [26]),
    .I4(\lm32_cpu/shifter/right_shift_result [5]),
    .I5(\lm32_cpu/operand_m [26]),
    .O(\lm32_cpu/Mmux_bypass_data_119 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1181  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [25]),
    .I4(\lm32_cpu/shifter/right_shift_result [6]),
    .I5(\lm32_cpu/operand_m [25]),
    .O(\lm32_cpu/Mmux_bypass_data_118 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1171  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [24]),
    .I4(\lm32_cpu/shifter/right_shift_result [7]),
    .I5(\lm32_cpu/operand_m [24]),
    .O(\lm32_cpu/Mmux_bypass_data_117 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1161  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [23]),
    .I4(\lm32_cpu/shifter/right_shift_result [8]),
    .I5(\lm32_cpu/operand_m [23]),
    .O(\lm32_cpu/Mmux_bypass_data_116 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1151  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [22]),
    .I4(\lm32_cpu/shifter/right_shift_result [9]),
    .I5(\lm32_cpu/operand_m [22]),
    .O(\lm32_cpu/Mmux_bypass_data_115 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [21]),
    .I4(\lm32_cpu/shifter/right_shift_result [10]),
    .I5(\lm32_cpu/operand_m [21]),
    .O(\lm32_cpu/Mmux_bypass_data_114 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1131  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [20]),
    .I4(\lm32_cpu/shifter/right_shift_result [11]),
    .I5(\lm32_cpu/operand_m [20]),
    .O(\lm32_cpu/Mmux_bypass_data_113 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1231  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [2]),
    .I4(\lm32_cpu/shifter/right_shift_result [29]),
    .I5(\lm32_cpu/operand_m [2]),
    .O(\lm32_cpu/Mmux_bypass_data_1231_8050 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1111  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [19]),
    .I4(\lm32_cpu/shifter/right_shift_result [12]),
    .I5(\lm32_cpu/operand_m [19]),
    .O(\lm32_cpu/Mmux_bypass_data_111_8053 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1101  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [18]),
    .I4(\lm32_cpu/shifter/right_shift_result [13]),
    .I5(\lm32_cpu/operand_m [18]),
    .O(\lm32_cpu/Mmux_bypass_data_110 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<1>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[1]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<1>_FRB_2020 ),
    .I4(basesoc_timer0_load_storage_full[1]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<1>_3937 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<2>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[2]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<2>_FRB_2019 ),
    .I4(basesoc_timer0_load_storage_full[2]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<2>_3939 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<3>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[3]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<3>_FRB_2018 ),
    .I4(basesoc_timer0_load_storage_full[3]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<3>_3941 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<4>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[4]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<4>_FRB_2017 ),
    .I4(basesoc_timer0_load_storage_full[4]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<4>_3943 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<5>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[5]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<5>_FRB_2016 ),
    .I4(basesoc_timer0_load_storage_full[5]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<5>_3945 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<6>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[6]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<6>_FRB_2015 ),
    .I4(basesoc_timer0_load_storage_full[6]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<6>_3947 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<7>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full[7]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<7>_FRB_2014 ),
    .I4(basesoc_timer0_load_storage_full[7]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<7>_3949 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<8>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_8_1831),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<8>_FRB_2013 ),
    .I4(basesoc_timer0_load_storage_full_8_1799),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<8>_3951 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<9>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_9_1830),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<9>_FRB_2012 ),
    .I4(basesoc_timer0_load_storage_full_9_1798),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<9>_3953 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<10>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_10_1829),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<10>_FRB_2011 ),
    .I4(basesoc_timer0_load_storage_full_10_1797),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<10>_3955 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<11>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_11_1828),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<11>_FRB_2010 ),
    .I4(basesoc_timer0_load_storage_full_11_1796),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<11>_3957 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<12>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_12_1827),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<12>_FRB_2009 ),
    .I4(basesoc_timer0_load_storage_full_12_1795),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<12>_3959 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<13>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_13_1826),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<13>_FRB_2008 ),
    .I4(basesoc_timer0_load_storage_full_13_1794),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<13>_3961 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_d_result_0141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I2(\lm32_cpu/shifter/direction_m_7105 ),
    .I3(\lm32_cpu/shifter/right_shift_result [1]),
    .I4(\lm32_cpu/shifter/right_shift_result [30]),
    .I5(\lm32_cpu/operand_m [1]),
    .O(\lm32_cpu/Mmux_bypass_data_112_8057 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<14>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_14_1825),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<14>_FRB_2007 ),
    .I4(basesoc_timer0_load_storage_full_14_1793),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<14>_3963 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<15>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_15_1824),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<15>_FRB_2006 ),
    .I4(basesoc_timer0_load_storage_full_15_1792),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<15>_3965 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<16>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_16_1823),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<16>_FRB_2005 ),
    .I4(basesoc_timer0_load_storage_full_16_1791),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<16>_3967 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<17>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_17_1822),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<17>_FRB_2004 ),
    .I4(basesoc_timer0_load_storage_full_17_1790),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<17>_3969 )
  );
  LUT6 #(
    .INIT ( 64'h1F0F100011011000 ))
  \lm32_cpu/shifter/Sh311  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/direction_x_5560 ),
    .I3(\lm32_cpu/operand_0_x [0]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/shifter/Sh31 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1511  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh831 ),
    .I5(\lm32_cpu/shifter/Sh27 ),
    .O(\lm32_cpu/shifter/Sh151 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1501  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh821 ),
    .I5(\lm32_cpu/shifter/Sh26 ),
    .O(\lm32_cpu/shifter/Sh150 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1491  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh811 ),
    .I5(\lm32_cpu/shifter/Sh25 ),
    .O(\lm32_cpu/shifter/Sh149 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \basesoc_csrbankarray_csrbank1_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank1_sel)
  );
  LUT6 #(
    .INIT ( 64'h01115555ABBBFFFF ))
  ddrphy_drive_dq_n01 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(N841),
    .I2(_n6824),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o),
    .I5(new_master_wdata_ready_880),
    .O(ddrphy_drive_dq_n0)
  );
  LUT5 #(
    .INIT ( 32'h55955555 ))
  \Mcount_basesoc_uart_tx_fifo_level0_lut<3>1  (
    .I0(basesoc_uart_tx_fifo_level0[3]),
    .I1(basesoc_interface_we_968),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_uart_tx_trigger),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(Mcount_basesoc_uart_tx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  _n68601 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n6860)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_690_o1  (
    .I0(\lm32_cpu/load_m_5479 ),
    .I1(\lm32_cpu/valid_m_5708 ),
    .I2(\lm32_cpu/exception_m_5480 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I4(\lm32_cpu/load_store_unit/wb_load_complete_6672 ),
    .I5(\lm32_cpu/load_store_unit/wb_select_m_6633 ),
    .O(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_690_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  ddrphy_wrdata_en_SW0 (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I1(\basesoc_interface_adr[4] ),
    .I2(_n67851_4439),
    .I3(\basesoc_interface_adr[5] ),
    .O(N841)
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \lm32_cpu/shifter/Sh140_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/shifter/Sh281_7012 ),
    .I3(\lm32_cpu/shifter/Sh271_6989 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N178)
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<18>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_18_1821),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<18>_FRB_2003 ),
    .I4(basesoc_timer0_load_storage_full_18_1789),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<18>_3971 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<19>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_19_1820),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<19>_FRB_2002 ),
    .I4(basesoc_timer0_load_storage_full_19_1788),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<19>_3973 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<20>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_20_1819),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<20>_FRB_2001 ),
    .I4(basesoc_timer0_load_storage_full_20_1787),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<20>_3975 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<21>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_21_1818),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<21>_FRB_2000 ),
    .I4(basesoc_timer0_load_storage_full_21_1786),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<21>_3977 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<22>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_22_1817),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<22>_FRB_1999 ),
    .I4(basesoc_timer0_load_storage_full_22_1785),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<22>_3979 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<23>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_23_1816),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<23>_FRB_1998 ),
    .I4(basesoc_timer0_load_storage_full_23_1784),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<23>_3981 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<24>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_24_1815),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<24>_FRB_1997 ),
    .I4(basesoc_timer0_load_storage_full_24_1783),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<24>_3983 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<25>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_25_1814),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<25>_FRB_1996 ),
    .I4(basesoc_timer0_load_storage_full_25_1782),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<25>_3985 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<26>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_26_1813),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<26>_FRB_1995 ),
    .I4(basesoc_timer0_load_storage_full_26_1781),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<26>_3987 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<27>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_27_1812),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<27>_FRB_1994 ),
    .I4(basesoc_timer0_load_storage_full_27_1780),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<27>_3989 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<25>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [27]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [25])
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<28>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_28_1811),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<28>_FRB_1993 ),
    .I4(basesoc_timer0_load_storage_full_28_1779),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<28>_3991 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<26>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [26])
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<29>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_29_1810),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<29>_FRB_1992 ),
    .I4(basesoc_timer0_load_storage_full_29_1778),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<29>_3993 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<27>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [27])
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<30>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_30_1809),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<30>_FRB_1991 ),
    .I4(basesoc_timer0_load_storage_full_30_1777),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<30>_3995 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<28>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [28])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/load_store_unit/dcache_select_x1  (
    .I0(\lm32_cpu/adder_op_x_n_5561 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .O(\lm32_cpu/load_store_unit/dcache_select_x )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  litedramwishbone2native_state_basesoc_write_from_slave1 (
    .I0(cache_state_FSM_FFd1_988),
    .I1(litedramwishbone2native_state_FSM_FFd1_2102),
    .I2(new_master_wdata_ready_880),
    .I3(litedramwishbone2native_state_FSM_FFd2_2101),
    .I4(new_master_rdata_valid5_885),
    .O(basesoc_write_from_slave)
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEFE ))
  \lm32_cpu/load_store_unit/_n0299_inv1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/stall_m2_8140 ),
    .I4(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_690_o ),
    .O(\lm32_cpu/load_store_unit/_n0299_inv )
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n5453_inv1 (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_readable_1647),
    .I2(basesoc_uart_rx_clear),
    .I3(n0075),
    .O(_n5453_inv)
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  basesoc_uart_rx_fifo_do_read1 (
    .I0(n0075),
    .I1(basesoc_uart_rx_fifo_readable_1647),
    .I2(basesoc_uart_rx_clear),
    .O(basesoc_uart_rx_fifo_do_read)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bandwidth_update_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_968),
    .I2(_n6860),
    .O(basesoc_sdram_bandwidth_update_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_968),
    .I2(_n6791),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_968),
    .I2(_n6797),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_968),
    .I2(_n6800),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_968),
    .I2(_n6830),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_968),
    .I2(_n6794),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_968),
    .I2(_n6806),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_968),
    .I2(_n6821),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_968),
    .I2(_n6803),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_968),
    .I2(_n6788),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_968),
    .I2(_n6782),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_968),
    .I2(_n6836),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_control0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_968),
    .I2(_n6779),
    .O(basesoc_csrbankarray_csrbank3_dfii_control0_re)
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<31>  (
    .I0(basesoc_timer0_en_storage_full_1601),
    .I1(basesoc_timer0_reload_storage_full_31_1808),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT<31>_FRB_1990 ),
    .I4(basesoc_timer0_load_storage_full_31_1776),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1103_OUT_lut<31>_3996 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<29>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [29])
  );
  LUT5 #(
    .INIT ( 32'h1C041000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT45  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT44_7924 )
  );
  LUT6 #(
    .INIT ( 64'h0202020202000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT36  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(dna_status[10]),
    .I5(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT35_7932 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEFFFE01001110 ))
  \lm32_cpu/shifter/Sh142_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(N170),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(N174)
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh141_SW0  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/operand_1_x [3]),
    .I4(\lm32_cpu/shifter/Sh281_7012 ),
    .I5(\lm32_cpu/shifter/right_shift_operand [30]),
    .O(N176)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_max_time1_inv1 (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1_inv)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_356_o111 (
    .I0(basesoc_uart_phy_tx_bitcount[1]),
    .I1(basesoc_uart_phy_tx_busy_1642),
    .I2(basesoc_uart_phy_tx_bitcount[2]),
    .I3(basesoc_uart_phy_tx_bitcount[3]),
    .I4(basesoc_uart_phy_uart_clk_txen_683),
    .I5(basesoc_uart_phy_tx_bitcount[0]),
    .O(Mmux_GND_1_o_GND_1_o_MUX_356_o11)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  _n67791 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n6779)
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT110  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [9]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT24  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [19]),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT31  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [20]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT41  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [21]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT51  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [22]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT61  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [23]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT71  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [24]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT81  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [25]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT91  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [26]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT101  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [27]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT111  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [28]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT121  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [10]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT131  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [29]),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT141  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [30]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT151  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [31]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT161  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [11]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT171  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [12]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT181  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [13]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT191  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [14]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT201  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [15]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT211  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [16]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT221  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [17]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \lm32_cpu/Mmux_eba[31]_GND_3_o_mux_194_OUT231  (
    .I0(sys_rst),
    .I1(\lm32_cpu/operand_1_x [18]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/eba[31]_GND_3_o_mux_194_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine0_state_FSM_FFd2-In1  (
    .I0(bankmachine0_state_FSM_FFd2_972),
    .I1(bankmachine0_state_FSM_FFd3_974),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .I3(refresher_state_FSM_FFd2_969),
    .I4(refresher_state_FSM_FFd1_970),
    .I5(basesoc_sdram_generator_done_848),
    .O(\bankmachine0_state_FSM_FFd2-In1_7801 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine1_state_FSM_FFd2-In1  (
    .I0(bankmachine1_state_FSM_FFd2_976),
    .I1(bankmachine1_state_FSM_FFd3_977),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278),
    .I3(refresher_state_FSM_FFd2_969),
    .I4(refresher_state_FSM_FFd1_970),
    .I5(basesoc_sdram_generator_done_848),
    .O(\bankmachine1_state_FSM_FFd2-In1_7804 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine2_state_FSM_FFd2-In1  (
    .I0(bankmachine2_state_FSM_FFd2_979),
    .I1(bankmachine2_state_FSM_FFd3_980),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1321),
    .I3(refresher_state_FSM_FFd2_969),
    .I4(refresher_state_FSM_FFd1_970),
    .I5(basesoc_sdram_generator_done_848),
    .O(\bankmachine2_state_FSM_FFd2-In1_7807 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine3_state_FSM_FFd2-In1  (
    .I0(bankmachine3_state_FSM_FFd2_982),
    .I1(bankmachine3_state_FSM_FFd3_983),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364),
    .I3(refresher_state_FSM_FFd2_969),
    .I4(refresher_state_FSM_FFd1_970),
    .I5(basesoc_sdram_generator_done_848),
    .O(\bankmachine3_state_FSM_FFd2-In1_7810 )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT13  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT12_7902 )
  );
  LUT6 #(
    .INIT ( 64'h0100010001000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT75  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(dna_status[54]),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT74_7915 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT43  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT42_7922 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_basesoc_sdram_timer_count_lut<2>  (
    .I0(basesoc_sdram_timer_count[2]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[1]),
    .I3(basesoc_sdram_timer_count[7]),
    .I4(basesoc_sdram_timer_count[6]),
    .I5(N810),
    .O(Mcount_basesoc_sdram_timer_count_lut[2])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_672_o1  (
    .I0(\lm32_cpu/store_m_5478 ),
    .I1(\lm32_cpu/valid_m_5708 ),
    .I2(\lm32_cpu/exception_m_5480 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I4(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .O(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_672_o )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  basesoc_uart_tx_fifo_do_read1 (
    .I0(n0055),
    .I1(basesoc_uart_tx_fifo_readable_1646),
    .I2(basesoc_uart_phy_sink_ready_650),
    .O(basesoc_uart_tx_fifo_do_read)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5862_inv1 (
    .I0(user_btn3_IBUF_14),
    .I1(\waittimer3_done<19>2_7579 ),
    .I2(waittimer3_done_11[19]),
    .I3(waittimer3_count[19]),
    .I4(waittimer3_count[18]),
    .I5(\waittimer3_done<19>1_7578 ),
    .O(_n5862_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5859_inv1 (
    .I0(user_btn2_IBUF_13),
    .I1(\waittimer2_done<19>2_7582 ),
    .I2(waittimer2_done_12[19]),
    .I3(waittimer2_count[19]),
    .I4(waittimer2_count[18]),
    .I5(\waittimer2_done<19>1_7581 ),
    .O(_n5859_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5856_inv1 (
    .I0(user_btn1_IBUF_12),
    .I1(\waittimer1_done<19>2_7585 ),
    .I2(waittimer1_done_13[19]),
    .I3(waittimer1_count[19]),
    .I4(waittimer1_count[18]),
    .I5(\waittimer1_done<19>1_7584 ),
    .O(_n5856_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5853_inv1 (
    .I0(user_btn0_IBUF_11),
    .I1(\waittimer0_done<19>2_7588 ),
    .I2(waittimer0_done_14[19]),
    .I3(waittimer0_count[19]),
    .I4(waittimer0_count[18]),
    .I5(\waittimer0_done<19>1_7587 ),
    .O(_n5853_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5865_inv1 (
    .I0(user_btn4_IBUF_15),
    .I1(\waittimer4_done<19>2_7591 ),
    .I2(waittimer4_done_15[19]),
    .I3(waittimer4_count[19]),
    .I4(waittimer4_count[18]),
    .I5(\waittimer4_done<19>1_7590 ),
    .O(_n5865_inv)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  basesoc_csrbankarray_csrbank5_load1_re1 (
    .I0(_n67851_4439),
    .I1(basesoc_interface_we_968),
    .I2(basesoc_csrbankarray_csrbank5_sel),
    .I3(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank5_load1_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank5_load0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_csrbankarray_csrbank5_sel),
    .I3(basesoc_interface_we_968),
    .I4(_n67821_4428),
    .O(basesoc_csrbankarray_csrbank5_load0_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank5_reload2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_csrbankarray_csrbank5_sel),
    .I3(basesoc_interface_we_968),
    .I4(_n67911_4427),
    .O(basesoc_csrbankarray_csrbank5_reload2_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_timer0_update_value_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(basesoc_interface_we_968),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT211 ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_csrbankarray_csrbank5_sel),
    .O(basesoc_timer0_update_value_re)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_csrbankarray_csrbank5_load3_re1 (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(basesoc_interface_we_968),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .O(basesoc_csrbankarray_csrbank5_load3_re)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_csrbankarray_csrbank5_reload3_re1 (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(basesoc_interface_we_968),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(_n67911_4427),
    .O(basesoc_csrbankarray_csrbank5_reload3_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank5_reload0_re1 (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(basesoc_interface_we_968),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(_n67911_4427),
    .O(basesoc_csrbankarray_csrbank5_reload0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word3_re1 (
    .I0(\basesoc_csrbankarray_csrbank1_sel<13>1_4457 ),
    .I1(basesoc_interface_we_968),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank7_tuning_word3_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word2_re1 (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_interface_we_968),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1_4457 ),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank7_tuning_word2_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word1_re1 (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_we_968),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1_4457 ),
    .I5(\basesoc_interface_adr[1] ),
    .O(basesoc_csrbankarray_csrbank7_tuning_word1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word0_re1 (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1_4457 ),
    .I5(basesoc_interface_we_968),
    .O(basesoc_csrbankarray_csrbank7_tuning_word0_re)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_csrbankarray_csrbank5_load2_re1 (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(basesoc_interface_we_968),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(_n67821_4428),
    .O(basesoc_csrbankarray_csrbank5_load2_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank5_reload1_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_csrbankarray_csrbank5_sel),
    .I2(basesoc_interface_we_968),
    .I3(\basesoc_interface_adr[1] ),
    .I4(_n67911_4427),
    .O(basesoc_csrbankarray_csrbank5_reload1_re)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  _n5401_inv11 (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .I2(rhs_array_muxed32[26]),
    .I3(rhs_array_muxed32[27]),
    .I4(rhs_array_muxed32[28]),
    .I5(\cache_state_FSM_FFd3-In1 ),
    .O(_n5401_inv)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  Mmux_basesoc_data_port_dat_w10121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(cache_state_FSM_FFd1_988),
    .I2(litedramwishbone2native_state_FSM_FFd2_2101),
    .I3(new_master_rdata_valid5_885),
    .O(Mmux_basesoc_data_port_dat_w1012)
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  eventsourceprocess3_trigger1 (
    .I0(\waittimer3_done<19>2_7579 ),
    .I1(waittimer3_done_11[19]),
    .I2(waittimer3_count[19]),
    .I3(waittimer3_count[18]),
    .I4(\waittimer3_done<19>1_7578 ),
    .O(eventsourceprocess3_trigger)
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  eventsourceprocess2_trigger1 (
    .I0(\waittimer2_done<19>2_7582 ),
    .I1(waittimer2_done_12[19]),
    .I2(waittimer2_count[19]),
    .I3(waittimer2_count[18]),
    .I4(\waittimer2_done<19>1_7581 ),
    .O(eventsourceprocess2_trigger)
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  eventsourceprocess1_trigger1 (
    .I0(\waittimer1_done<19>2_7585 ),
    .I1(waittimer1_done_13[19]),
    .I2(waittimer1_count[19]),
    .I3(waittimer1_count[18]),
    .I4(\waittimer1_done<19>1_7584 ),
    .O(eventsourceprocess1_trigger)
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  eventsourceprocess0_trigger1 (
    .I0(\waittimer0_done<19>2_7588 ),
    .I1(waittimer0_done_14[19]),
    .I2(waittimer0_count[19]),
    .I3(waittimer0_count[18]),
    .I4(\waittimer0_done<19>1_7587 ),
    .O(eventsourceprocess0_trigger)
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  eventsourceprocess4_trigger1 (
    .I0(\waittimer4_done<19>2_7591 ),
    .I1(waittimer4_done_15[19]),
    .I2(waittimer4_count[19]),
    .I3(waittimer4_count[18]),
    .I4(\waittimer4_done<19>1_7590 ),
    .O(eventsourceprocess4_trigger)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  basesoc_timer0_zero_trigger1 (
    .I0(basesoc_timer0_zero_trigger_INV_214_o_16[31]),
    .I1(\basesoc_timer0_zero_trigger_INV_214_o<31>1_7593 ),
    .I2(\basesoc_timer0_zero_trigger_INV_214_o<31>2_7594 ),
    .I3(\basesoc_timer0_zero_trigger_INV_214_o<31>3_7595 ),
    .I4(\basesoc_timer0_zero_trigger_INV_214_o<31>4_7596 ),
    .I5(\basesoc_timer0_zero_trigger_INV_214_o<31>5_7597 ),
    .O(basesoc_timer0_zero_trigger)
  );
  LUT6 #(
    .INIT ( 64'h4544555401001110 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT11  (
    .I0(\lm32_cpu/exception_m_5480 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5488 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5487 ),
    .I3(\lm32_cpu/operand_m [0]),
    .I4(N120),
    .I5(\lm32_cpu/condition_met_m_5472 ),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \lm32_cpu/interrupt_unit/Mmux_eie_ie_MUX_1605_o11  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/exception_w_5734 ),
    .I2(\lm32_cpu/valid_w_5775 ),
    .I3(\lm32_cpu/interrupt_unit/ie_6018 ),
    .O(\lm32_cpu/interrupt_unit/eie_ie_MUX_1605_o )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \lm32_cpu/instruction_unit/_n0206_inv1  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I2(\lm32_cpu/instruction_unit/icache_refill_ready_6285 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .O(\lm32_cpu/instruction_unit/_n0206_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  \lm32_cpu/instruction_unit/_n0203_inv1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refilling_5906 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_5907 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .O(\lm32_cpu/instruction_unit/_n0203_inv )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<0>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(basesoc_grant_1673),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(\basesoc_port_cmd_payload_addr[0] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<1>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(basesoc_grant_1673),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(\basesoc_port_cmd_payload_addr[1] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<2>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(basesoc_grant_1673),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(\basesoc_port_cmd_payload_addr[2] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<3>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(basesoc_grant_1673),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(\basesoc_port_cmd_payload_addr[3] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<4>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(basesoc_grant_1673),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(\basesoc_port_cmd_payload_addr[4] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<5>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(basesoc_grant_1673),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(\basesoc_port_cmd_payload_addr[5] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<6>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(basesoc_grant_1673),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(\basesoc_port_cmd_payload_addr[6] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<7>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(basesoc_grant_1673),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(\basesoc_port_cmd_payload_addr[7] )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT11  (
    .I0(spiflash_sr[0]),
    .I1(spiflash_clk1_1153),
    .I2(basesoc_sdram_bandwidth_period_758),
    .I3(spiflash_miso1_28),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT21  (
    .I0(spiflash_sr[1]),
    .I1(spiflash_clk1_1153),
    .I2(basesoc_sdram_bandwidth_period_758),
    .I3(spiflash_sr[0]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT31  (
    .I0(spiflash_sr[2]),
    .I1(spiflash_clk1_1153),
    .I2(basesoc_sdram_bandwidth_period_758),
    .I3(spiflash_sr[1]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT41  (
    .I0(spiflash_sr[3]),
    .I1(spiflash_clk1_1153),
    .I2(basesoc_sdram_bandwidth_period_758),
    .I3(spiflash_sr[2]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT51  (
    .I0(spiflash_sr[4]),
    .I1(spiflash_clk1_1153),
    .I2(basesoc_sdram_bandwidth_period_758),
    .I3(spiflash_sr[3]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT61  (
    .I0(spiflash_sr[5]),
    .I1(spiflash_clk1_1153),
    .I2(basesoc_sdram_bandwidth_period_758),
    .I3(spiflash_sr[4]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT71  (
    .I0(spiflash_sr[6]),
    .I1(spiflash_clk1_1153),
    .I2(basesoc_sdram_bandwidth_period_758),
    .I3(spiflash_sr[5]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT81  (
    .I0(spiflash_sr[7]),
    .I1(spiflash_clk1_1153),
    .I2(basesoc_sdram_bandwidth_period_758),
    .I3(spiflash_sr[6]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1130_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h5545 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<0>11  (
    .I0(basesoc_uart_phy_tx_bitcount[0]),
    .I1(basesoc_uart_phy_sink_ready_650),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .I3(basesoc_uart_phy_tx_busy_1642),
    .O(Mcount_basesoc_uart_phy_tx_bitcount)
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT11  (
    .I0(basesoc_uart_phy_tx_reg[1]),
    .I1(basesoc_uart_phy_tx_busy_1642),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .I3(basesoc_uart_phy_sink_ready_650),
    .I4(memdat_1[0]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT21  (
    .I0(basesoc_uart_phy_tx_reg[2]),
    .I1(basesoc_uart_phy_tx_busy_1642),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .I3(basesoc_uart_phy_sink_ready_650),
    .I4(memdat_1[1]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT31  (
    .I0(basesoc_uart_phy_tx_reg[3]),
    .I1(basesoc_uart_phy_tx_busy_1642),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .I3(basesoc_uart_phy_sink_ready_650),
    .I4(memdat_1[2]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT41  (
    .I0(basesoc_uart_phy_tx_reg[4]),
    .I1(basesoc_uart_phy_tx_busy_1642),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .I3(basesoc_uart_phy_sink_ready_650),
    .I4(memdat_1[3]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT51  (
    .I0(basesoc_uart_phy_tx_reg[5]),
    .I1(basesoc_uart_phy_tx_busy_1642),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .I3(basesoc_uart_phy_sink_ready_650),
    .I4(memdat_1[4]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT61  (
    .I0(basesoc_uart_phy_tx_reg[6]),
    .I1(basesoc_uart_phy_tx_busy_1642),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .I3(basesoc_uart_phy_sink_ready_650),
    .I4(memdat_1[5]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT71  (
    .I0(basesoc_uart_phy_tx_reg[7]),
    .I1(basesoc_uart_phy_tx_busy_1642),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .I3(basesoc_uart_phy_sink_ready_650),
    .I4(memdat_1[6]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT81  (
    .I0(memdat_1[7]),
    .I1(basesoc_uart_phy_sink_ready_650),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .I3(basesoc_uart_phy_tx_busy_1642),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1062_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h00EFEF00 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<1>11  (
    .I0(basesoc_uart_phy_sink_ready_650),
    .I1(basesoc_uart_phy_tx_busy_1642),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .I3(basesoc_uart_phy_tx_bitcount[0]),
    .I4(basesoc_uart_phy_tx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'h00EFEF00EF00EF00 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<2>11  (
    .I0(basesoc_uart_phy_sink_ready_650),
    .I1(basesoc_uart_phy_tx_busy_1642),
    .I2(basesoc_uart_tx_fifo_readable_1646),
    .I3(basesoc_uart_phy_tx_bitcount[2]),
    .I4(basesoc_uart_phy_tx_bitcount[0]),
    .I5(basesoc_uart_phy_tx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount2)
  );
  LUT6 #(
    .INIT ( 64'h5555D5D7FF55DDD7 ))
  \lm32_cpu/adder_op_d_INV_366_o1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/adder_op_d_INV_366_o )
  );
  LUT6 #(
    .INIT ( 64'hE0E0E0E0E0E0E00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<3>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [2]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles3 )
  );
  LUT5 #(
    .INIT ( 32'hE0E0E00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<2>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [1]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles2 )
  );
  LUT4 #(
    .INIT ( 16'hE00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<1>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles1 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<0>11  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  basesoc_bus_wishbone_ack_rstpot (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .I2(basesoc_bus_wishbone_ack_1037),
    .O(basesoc_bus_wishbone_ack_rstpot_8541)
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result935_SW0  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [8]),
    .I5(\lm32_cpu/cc [8]),
    .O(N4211)
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result935  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [8]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [8]),
    .I4(N4211),
    .I5(\lm32_cpu/Mmux_x_result933_7941 ),
    .O(\lm32_cpu/x_result [8])
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result755_SW0  (
    .I0(\lm32_cpu/Mmux_x_result113 ),
    .I1(\lm32_cpu/eba [31]),
    .I2(\lm32_cpu/Mmux_x_result752_8066 ),
    .I3(\lm32_cpu/Mmux_x_result751_8065 ),
    .O(N4231)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result755  (
    .I0(\lm32_cpu/x_result_sel_add_x_5578 ),
    .I1(\lm32_cpu/adder_op_x_n_5561 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .I4(\lm32_cpu/Mmux_x_result272_4663 ),
    .I5(N4231),
    .O(\lm32_cpu/x_result [31])
  );
  LUT6 #(
    .INIT ( 64'hFF5FF55544044000 ))
  \lm32_cpu/load_store_unit/byte_enable_x<4>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_5561 ),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [0])
  );
  LUT6 #(
    .INIT ( 64'h555FF5FF00044044 ))
  \lm32_cpu/load_store_unit/byte_enable_x<2>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_5561 ),
    .I3(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [2])
  );
  LUT6 #(
    .INIT ( 64'hFF5FF55511011000 ))
  \lm32_cpu/load_store_unit/byte_enable_x<3>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_5561 ),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [1])
  );
  LUT6 #(
    .INIT ( 64'h555FF5FF00011011 ))
  \lm32_cpu/load_store_unit/byte_enable_x<1>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_5561 ),
    .I3(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [3])
  );
  LUT5 #(
    .INIT ( 32'hFEEE0444 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT22  (
    .I0(\lm32_cpu/bi_unconditional ),
    .I1(\lm32_cpu/instruction_unit/pc_f [12]),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/branch_target_d [12]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT23_8259 )
  );
  LUT5 #(
    .INIT ( 32'hFEEE0444 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT32  (
    .I0(\lm32_cpu/bi_unconditional ),
    .I1(\lm32_cpu/instruction_unit/pc_f [13]),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/branch_target_d [13]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT31_8261 )
  );
  LUT5 #(
    .INIT ( 32'hFEEE0444 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT42  (
    .I0(\lm32_cpu/bi_unconditional ),
    .I1(\lm32_cpu/instruction_unit/pc_f [14]),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/branch_target_d [14]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT41_8263 )
  );
  LUT5 #(
    .INIT ( 32'hFEEE0444 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT52  (
    .I0(\lm32_cpu/bi_unconditional ),
    .I1(\lm32_cpu/instruction_unit/pc_f [15]),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/branch_target_d [15]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT51_8265 )
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1_8764),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_139_o1 (
    .I0(multiplexer_state_FSM_FFd2_2766),
    .I1(multiplexer_state_FSM_FFd1_2767),
    .I2(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_139_o)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n5509_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1_8763),
    .O(_n5509_inv)
  );
  LUT6 #(
    .INIT ( 64'hEAAA0000C0000000 ))
  \lm32_cpu/interrupt_unit/interrupt_exception1  (
    .I0(\lm32_cpu/interrupt_unit/im [0]),
    .I1(\lm32_cpu/interrupt_unit/im [1]),
    .I2(basesoc_timer0_eventmanager_storage_full_1602),
    .I3(basesoc_timer0_zero_pending_1648),
    .I4(\lm32_cpu/interrupt_unit/ie_6018 ),
    .I5(basesoc_uart_irq),
    .O(\lm32_cpu/interrupt_exception )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid41 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364),
    .I1(basesoc_sdram_bankmachine3_row_opened_1662),
    .I2(basesoc_sdram_generator_done_848),
    .I3(refresher_state_FSM_FFd1_970),
    .I4(refresher_state_FSM_FFd2_969),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid31 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1321),
    .I1(basesoc_sdram_bankmachine2_row_opened_1660),
    .I2(basesoc_sdram_generator_done_848),
    .I3(refresher_state_FSM_FFd1_970),
    .I4(refresher_state_FSM_FFd2_969),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278),
    .I1(basesoc_sdram_bankmachine1_row_opened_1658),
    .I2(basesoc_sdram_generator_done_848),
    .I3(refresher_state_FSM_FFd1_970),
    .I4(refresher_state_FSM_FFd2_969),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .I1(basesoc_sdram_bankmachine0_row_opened_1656),
    .I2(basesoc_sdram_generator_done_848),
    .I3(refresher_state_FSM_FFd1_970),
    .I4(refresher_state_FSM_FFd2_969),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out1)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_137_o1 (
    .I0(multiplexer_state_FSM_FFd2_2766),
    .I1(multiplexer_state_FSM_FFd1_2767),
    .I2(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_137_o)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_545_o (
    .I0(multiplexer_state_FSM_FFd2_2766),
    .I1(multiplexer_state_FSM_FFd1_2767),
    .I2(N106),
    .I3(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_545_o_4527)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_539_o (
    .I0(multiplexer_state_FSM_FFd2_2766),
    .I1(multiplexer_state_FSM_FFd1_2767),
    .I2(N1610),
    .I3(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_539_o_4534)
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  \lm32_cpu/load_store_unit/d_cyc_o_glue_set  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_glue_ce_8416 ),
    .O(\lm32_cpu/load_store_unit/d_cyc_o_glue_set_8417 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_we_AND_543_o (
    .I0(multiplexer_state_FSM_FFd2_2766),
    .I1(multiplexer_state_FSM_FFd1_2767),
    .I2(N121),
    .I3(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_we_AND_543_o_4528)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_ras_AND_537_o (
    .I0(multiplexer_state_FSM_FFd2_2766),
    .I1(multiplexer_state_FSM_FFd1_2767),
    .I2(N1410),
    .I3(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_ras_AND_537_o_4529)
  );
  LUT6 #(
    .INIT ( 64'h1010011010010101 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<6>  (
    .I0(_n4071[19]),
    .I1(_n4071[20]),
    .I2(_n4071[18]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o_lut<6>_4415 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF220FFFFF0000 ))
  \Mmux_basesoc_data_port_we<4>11  (
    .I0(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I3(basesoc_grant_1673),
    .I4(basesoc_write_from_slave),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA0CCFFFF0000 ))
  \Mmux_basesoc_data_port_we<0>11  (
    .I0(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I3(basesoc_grant_1673),
    .I4(basesoc_write_from_slave),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFF220FFFFF0000 ))
  \Mmux_basesoc_data_port_we<5>11  (
    .I0(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I3(basesoc_grant_1673),
    .I4(basesoc_write_from_slave),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA0CCFFFF0000 ))
  \Mmux_basesoc_data_port_we<1>11  (
    .I0(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I3(basesoc_grant_1673),
    .I4(basesoc_write_from_slave),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFF220FFFFF0000 ))
  \Mmux_basesoc_data_port_we<6>11  (
    .I0(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I3(basesoc_grant_1673),
    .I4(basesoc_write_from_slave),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA0CCFFFF0000 ))
  \Mmux_basesoc_data_port_we<2>11  (
    .I0(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I3(basesoc_grant_1673),
    .I4(basesoc_write_from_slave),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFF220FFFFF0000 ))
  \Mmux_basesoc_data_port_we<7>11  (
    .I0(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I3(basesoc_grant_1673),
    .I4(basesoc_write_from_slave),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA0CCFFFF0000 ))
  \Mmux_basesoc_data_port_we<3>11  (
    .I0(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I3(basesoc_grant_1673),
    .I4(basesoc_write_from_slave),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[3])
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl40 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[0]),
    .O(write_ctrl40_3784)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl41 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[1]),
    .O(write_ctrl41_3785)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl42 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[2]),
    .O(write_ctrl42_3786)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl43 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[3]),
    .O(write_ctrl43_3787)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl44 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[4]),
    .O(write_ctrl44_3788)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl45 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[5]),
    .O(write_ctrl45_3789)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl46 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[6]),
    .O(write_ctrl46_3790)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl47 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[7]),
    .O(write_ctrl47_3791)
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAAFFFFFFFF ))
  \lm32_cpu/instruction_unit/_n0200_inv1  (
    .I0(sys_rst),
    .I1(\basesoc_interface_adr[3] ),
    .I2(basesoc_interface_we_968),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/instruction_unit/_n0200_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAFFEAEA ))
  \lm32_cpu/kill_f1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/valid_d_5710 ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I5(\lm32_cpu/branch_taken_m_5006 ),
    .O(\lm32_cpu/kill_f )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0222  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [31]),
    .I4(\lm32_cpu/reg_data_0 [31]),
    .I5(\lm32_cpu/Mmux_bypass_data_125 ),
    .O(\lm32_cpu/raw_x_0221 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0214  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [30]),
    .I4(\lm32_cpu/reg_data_0 [30]),
    .I5(\lm32_cpu/Mmux_bypass_data_124_8011 ),
    .O(\lm32_cpu/raw_x_0212 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0202  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [29]),
    .I4(\lm32_cpu/reg_data_0 [29]),
    .I5(\lm32_cpu/Mmux_bypass_data_122_8017 ),
    .O(\lm32_cpu/raw_x_0201 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0192  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [28]),
    .I4(\lm32_cpu/reg_data_0 [28]),
    .I5(\lm32_cpu/Mmux_bypass_data_121_8020 ),
    .O(\lm32_cpu/raw_x_0191 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0182  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [27]),
    .I4(\lm32_cpu/reg_data_0 [27]),
    .I5(\lm32_cpu/Mmux_bypass_data_120 ),
    .O(\lm32_cpu/raw_x_0181 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0172  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [26]),
    .I4(\lm32_cpu/reg_data_0 [26]),
    .I5(\lm32_cpu/Mmux_bypass_data_119 ),
    .O(\lm32_cpu/raw_x_0171 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0162  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [25]),
    .I4(\lm32_cpu/reg_data_0 [25]),
    .I5(\lm32_cpu/Mmux_bypass_data_118 ),
    .O(\lm32_cpu/raw_x_0161 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0152  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [24]),
    .I4(\lm32_cpu/reg_data_0 [24]),
    .I5(\lm32_cpu/Mmux_bypass_data_117 ),
    .O(\lm32_cpu/raw_x_0151 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0142  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [23]),
    .I4(\lm32_cpu/reg_data_0 [23]),
    .I5(\lm32_cpu/Mmux_bypass_data_116 ),
    .O(\lm32_cpu/raw_x_0141 )
  );
  LUT6 #(
    .INIT ( 64'h5450505044000000 ))
  \lm32_cpu/stall_a1  (
    .I0(\lm32_cpu/m_bypass_enable_m_5484 ),
    .I1(\lm32_cpu/read_enable_1_d ),
    .I2(\lm32_cpu/read_enable_0_d ),
    .I3(\lm32_cpu/raw_m_12_8128 ),
    .I4(\lm32_cpu/raw_m_11_8127 ),
    .I5(\lm32_cpu/raw_m_0 ),
    .O(\lm32_cpu/stall_a1_8175 )
  );
  LUT6 #(
    .INIT ( 64'h00FF00F700000000 ))
  \lm32_cpu/instruction_unit/mux10171  (
    .I0(\lm32_cpu/branch_predict_m_5482 ),
    .I1(\lm32_cpu/branch_predict_taken_m_5481 ),
    .I2(\lm32_cpu/condition_met_m_5472 ),
    .I3(\lm32_cpu/load_store_unit/dcache/restart_request_5907 ),
    .I4(\lm32_cpu/exception_m_5480 ),
    .I5(\lm32_cpu/branch_taken_m_5006 ),
    .O(\lm32_cpu/instruction_unit/mux1017 )
  );
  LUT6 #(
    .INIT ( 64'h0000000044444000 ))
  \lm32_cpu/instruction_unit/mux10111  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5907 ),
    .I1(\lm32_cpu/valid_d_5710 ),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/bi_conditional ),
    .I4(\lm32_cpu/bi_unconditional ),
    .I5(\lm32_cpu/branch_taken_m_5006 ),
    .O(\lm32_cpu/instruction_unit/mux1011_6056 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1252  (
    .I0(\lm32_cpu/reg_data_1 [31]),
    .I1(\lm32_cpu/Mmux_bypass_data_125 ),
    .I2(\lm32_cpu/raw_m_12_8128 ),
    .I3(\lm32_cpu/raw_m_11_8127 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [31]),
    .O(\lm32_cpu/Mmux_bypass_data_1251_8009 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1242  (
    .I0(\lm32_cpu/reg_data_1 [30]),
    .I1(\lm32_cpu/Mmux_bypass_data_124_8011 ),
    .I2(\lm32_cpu/raw_m_12_8128 ),
    .I3(\lm32_cpu/raw_m_11_8127 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [30]),
    .O(\lm32_cpu/Mmux_bypass_data_1241_8012 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1222  (
    .I0(\lm32_cpu/reg_data_1 [29]),
    .I1(\lm32_cpu/Mmux_bypass_data_122_8017 ),
    .I2(\lm32_cpu/raw_m_12_8128 ),
    .I3(\lm32_cpu/raw_m_11_8127 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [29]),
    .O(\lm32_cpu/Mmux_bypass_data_1221_8018 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1212  (
    .I0(\lm32_cpu/reg_data_1 [28]),
    .I1(\lm32_cpu/Mmux_bypass_data_121_8020 ),
    .I2(\lm32_cpu/raw_m_12_8128 ),
    .I3(\lm32_cpu/raw_m_11_8127 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [28]),
    .O(\lm32_cpu/Mmux_bypass_data_1211_8021 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1202  (
    .I0(\lm32_cpu/reg_data_1 [27]),
    .I1(\lm32_cpu/Mmux_bypass_data_120 ),
    .I2(\lm32_cpu/raw_m_12_8128 ),
    .I3(\lm32_cpu/raw_m_11_8127 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [27]),
    .O(\lm32_cpu/Mmux_bypass_data_1201_8024 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1192  (
    .I0(\lm32_cpu/reg_data_1 [26]),
    .I1(\lm32_cpu/Mmux_bypass_data_119 ),
    .I2(\lm32_cpu/raw_m_12_8128 ),
    .I3(\lm32_cpu/raw_m_11_8127 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [26]),
    .O(\lm32_cpu/Mmux_bypass_data_1191_8030 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1182  (
    .I0(\lm32_cpu/reg_data_1 [25]),
    .I1(\lm32_cpu/Mmux_bypass_data_118 ),
    .I2(\lm32_cpu/raw_m_12_8128 ),
    .I3(\lm32_cpu/raw_m_11_8127 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [25]),
    .O(\lm32_cpu/Mmux_bypass_data_1181_8033 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1172  (
    .I0(\lm32_cpu/reg_data_1 [24]),
    .I1(\lm32_cpu/Mmux_bypass_data_117 ),
    .I2(\lm32_cpu/raw_m_12_8128 ),
    .I3(\lm32_cpu/raw_m_11_8127 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [24]),
    .O(\lm32_cpu/Mmux_bypass_data_1171_8036 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1162  (
    .I0(\lm32_cpu/reg_data_1 [23]),
    .I1(\lm32_cpu/Mmux_bypass_data_116 ),
    .I2(\lm32_cpu/raw_m_12_8128 ),
    .I3(\lm32_cpu/raw_m_11_8127 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [23]),
    .O(\lm32_cpu/Mmux_bypass_data_1161_8039 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \lm32_cpu/interrupt_unit/_n0092_inv11  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_write_enable_k_q_x ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/kill_x ),
    .O(\lm32_cpu/interrupt_unit/_n0092_inv1 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT110  (
    .I0(\lm32_cpu/instruction_unit/pc_a [2]),
    .I1(sys_rst),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT241  (
    .I0(\lm32_cpu/instruction_unit/pc_a [5]),
    .I1(sys_rst),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT251  (
    .I0(\lm32_cpu/instruction_unit/pc_a [6]),
    .I1(sys_rst),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT261  (
    .I0(\lm32_cpu/instruction_unit/pc_a [7]),
    .I1(sys_rst),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT271  (
    .I0(\lm32_cpu/instruction_unit/pc_a [8]),
    .I1(sys_rst),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT281  (
    .I0(\lm32_cpu/instruction_unit/pc_a [9]),
    .I1(sys_rst),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT121  (
    .I0(\lm32_cpu/instruction_unit/pc_a [3]),
    .I1(sys_rst),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT231  (
    .I0(\lm32_cpu/instruction_unit/pc_a [4]),
    .I1(sys_rst),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT291  (
    .I0(\lm32_cpu/instruction_unit/pc_a [10]),
    .I1(sys_rst),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT301  (
    .I0(\lm32_cpu/instruction_unit/pc_a [11]),
    .I1(sys_rst),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_968),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_mux_36_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_072  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [17]),
    .I4(\lm32_cpu/reg_data_0 [17]),
    .I5(\lm32_cpu/Mmux_bypass_data_19 ),
    .O(\lm32_cpu/raw_x_071 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_062  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [16]),
    .I4(\lm32_cpu/reg_data_0 [16]),
    .I5(\lm32_cpu/Mmux_bypass_data_18 ),
    .O(\lm32_cpu/raw_x_061 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_052  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [15]),
    .I4(\lm32_cpu/reg_data_0 [15]),
    .I5(\lm32_cpu/Mmux_bypass_data_17 ),
    .O(\lm32_cpu/raw_x_051 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_042  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [14]),
    .I4(\lm32_cpu/reg_data_0 [14]),
    .I5(\lm32_cpu/Mmux_bypass_data_16 ),
    .O(\lm32_cpu/raw_x_041 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_032  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [13]),
    .I4(\lm32_cpu/reg_data_0 [13]),
    .I5(\lm32_cpu/Mmux_bypass_data_15 ),
    .O(\lm32_cpu/raw_x_031 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0211  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [12]),
    .I4(\lm32_cpu/reg_data_0 [12]),
    .I5(\lm32_cpu/Mmux_bypass_data_14 ),
    .O(\lm32_cpu/raw_x_021 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0272  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [9]),
    .I4(\lm32_cpu/reg_data_0 [9]),
    .I5(\lm32_cpu/Mmux_bypass_data_132_7987 ),
    .O(\lm32_cpu/raw_x_0271 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0262  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [8]),
    .I4(\lm32_cpu/reg_data_0 [8]),
    .I5(\lm32_cpu/Mmux_bypass_data_131_7990 ),
    .O(\lm32_cpu/raw_x_0261 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0292  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [11]),
    .I4(\lm32_cpu/reg_data_0 [11]),
    .I5(\lm32_cpu/Mmux_bypass_data_13 ),
    .O(\lm32_cpu/raw_x_0291 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0252  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [7]),
    .I4(\lm32_cpu/reg_data_0 [7]),
    .I5(\lm32_cpu/Mmux_bypass_data_130 ),
    .O(\lm32_cpu/raw_x_0251 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0242  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [6]),
    .I4(\lm32_cpu/reg_data_0 [6]),
    .I5(\lm32_cpu/Mmux_bypass_data_129 ),
    .O(\lm32_cpu/raw_x_0241 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0232  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [5]),
    .I4(\lm32_cpu/reg_data_0 [5]),
    .I5(\lm32_cpu/Mmux_bypass_data_128 ),
    .O(\lm32_cpu/raw_x_0231 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0122  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [4]),
    .I4(\lm32_cpu/reg_data_0 [4]),
    .I5(\lm32_cpu/Mmux_bypass_data_127 ),
    .O(\lm32_cpu/raw_x_0121 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0113  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [3]),
    .I4(\lm32_cpu/reg_data_0 [3]),
    .I5(\lm32_cpu/Mmux_bypass_data_126 ),
    .O(\lm32_cpu/raw_x_0111 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0282  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [10]),
    .I4(\lm32_cpu/reg_data_0 [10]),
    .I5(\lm32_cpu/Mmux_bypass_data_12 ),
    .O(\lm32_cpu/raw_x_0281 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0132  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [22]),
    .I4(\lm32_cpu/reg_data_0 [22]),
    .I5(\lm32_cpu/Mmux_bypass_data_115 ),
    .O(\lm32_cpu/raw_x_0131 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_01112  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [21]),
    .I4(\lm32_cpu/reg_data_0 [21]),
    .I5(\lm32_cpu/Mmux_bypass_data_114 ),
    .O(\lm32_cpu/raw_x_01112_8046 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_0102  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [20]),
    .I4(\lm32_cpu/reg_data_0 [20]),
    .I5(\lm32_cpu/Mmux_bypass_data_113 ),
    .O(\lm32_cpu/raw_x_0101 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_012  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [2]),
    .I4(\lm32_cpu/reg_data_0 [2]),
    .I5(\lm32_cpu/Mmux_bypass_data_1231_8050 ),
    .O(\lm32_cpu/raw_x_0110 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_092  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [19]),
    .I4(\lm32_cpu/reg_data_0 [19]),
    .I5(\lm32_cpu/Mmux_bypass_data_111_8053 ),
    .O(\lm32_cpu/raw_x_091 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/raw_x_082  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [18]),
    .I4(\lm32_cpu/reg_data_0 [18]),
    .I5(\lm32_cpu/Mmux_bypass_data_110 ),
    .O(\lm32_cpu/raw_x_081 )
  );
  LUT6 #(
    .INIT ( 64'h8080800080000080 ))
  Mmux_basesoc_sdram_bankmachine3_auto_precharge11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364),
    .I2
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_239_o )
,
    .I3(bankmachine3_state_FSM_FFd3_983),
    .I4(bankmachine3_state_FSM_FFd2_982),
    .I5(bankmachine3_state_FSM_FFd1_981),
    .O(basesoc_sdram_bankmachine3_auto_precharge)
  );
  LUT6 #(
    .INIT ( 64'h8080800080000080 ))
  Mmux_basesoc_sdram_bankmachine1_auto_precharge11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278),
    .I2
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_155_o )
,
    .I3(bankmachine1_state_FSM_FFd3_977),
    .I4(bankmachine1_state_FSM_FFd2_976),
    .I5(bankmachine1_state_FSM_FFd1_975),
    .O(basesoc_sdram_bankmachine1_auto_precharge)
  );
  LUT6 #(
    .INIT ( 64'h8080800080000080 ))
  Mmux_basesoc_sdram_bankmachine2_auto_precharge11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1321),
    .I2
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_197_o )
,
    .I3(bankmachine2_state_FSM_FFd3_980),
    .I4(bankmachine2_state_FSM_FFd2_979),
    .I5(bankmachine2_state_FSM_FFd1_978),
    .O(basesoc_sdram_bankmachine2_auto_precharge)
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  Mmux_basesoc_sdram_bankmachine0_auto_precharge11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .I1
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_113_o )
,
    .I2(basesoc_sdram_bankmachine0_row_close),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(\n0321<3>1 ),
    .O(basesoc_sdram_bankmachine0_auto_precharge)
  );
  LUT5 #(
    .INIT ( 32'h00202020 ))
  \lm32_cpu/interrupt_unit/_n0082_inv1  (
    .I0(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I1(\lm32_cpu/eret_k_q_x ),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/exception_w_5734 ),
    .I4(\lm32_cpu/valid_w_5775 ),
    .O(\lm32_cpu/interrupt_unit/_n0082_inv )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_182  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [16]),
    .I4(\lm32_cpu/reg_data_1 [16]),
    .I5(\lm32_cpu/Mmux_bypass_data_18 ),
    .O(\lm32_cpu/Mmux_bypass_data_181_7973 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_172  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [15]),
    .I4(\lm32_cpu/reg_data_1 [15]),
    .I5(\lm32_cpu/Mmux_bypass_data_17 ),
    .O(\lm32_cpu/Mmux_bypass_data_171_7976 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_162  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [14]),
    .I4(\lm32_cpu/reg_data_1 [14]),
    .I5(\lm32_cpu/Mmux_bypass_data_16 ),
    .O(\lm32_cpu/Mmux_bypass_data_161_7979 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_152  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [13]),
    .I4(\lm32_cpu/reg_data_1 [13]),
    .I5(\lm32_cpu/Mmux_bypass_data_15 ),
    .O(\lm32_cpu/Mmux_bypass_data_151_7982 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_142  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [12]),
    .I4(\lm32_cpu/reg_data_1 [12]),
    .I5(\lm32_cpu/Mmux_bypass_data_14 ),
    .O(\lm32_cpu/Mmux_bypass_data_141_7985 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1322  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [9]),
    .I4(\lm32_cpu/reg_data_1 [9]),
    .I5(\lm32_cpu/Mmux_bypass_data_132_7987 ),
    .O(\lm32_cpu/Mmux_bypass_data_1321_7988 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1312  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [8]),
    .I4(\lm32_cpu/reg_data_1 [8]),
    .I5(\lm32_cpu/Mmux_bypass_data_131_7990 ),
    .O(\lm32_cpu/Mmux_bypass_data_1311_7991 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_132  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [11]),
    .I4(\lm32_cpu/reg_data_1 [11]),
    .I5(\lm32_cpu/Mmux_bypass_data_13 ),
    .O(\lm32_cpu/Mmux_bypass_data_133_7994 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1302  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [7]),
    .I4(\lm32_cpu/reg_data_1 [7]),
    .I5(\lm32_cpu/Mmux_bypass_data_130 ),
    .O(\lm32_cpu/Mmux_bypass_data_1301_7997 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1292  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [6]),
    .I4(\lm32_cpu/reg_data_1 [6]),
    .I5(\lm32_cpu/Mmux_bypass_data_129 ),
    .O(\lm32_cpu/Mmux_bypass_data_1291_8000 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1282  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [5]),
    .I4(\lm32_cpu/reg_data_1 [5]),
    .I5(\lm32_cpu/Mmux_bypass_data_128 ),
    .O(\lm32_cpu/Mmux_bypass_data_1281_8003 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1272  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [4]),
    .I4(\lm32_cpu/reg_data_1 [4]),
    .I5(\lm32_cpu/Mmux_bypass_data_127 ),
    .O(\lm32_cpu/Mmux_bypass_data_1271_8006 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1262  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [3]),
    .I4(\lm32_cpu/reg_data_1 [3]),
    .I5(\lm32_cpu/Mmux_bypass_data_126 ),
    .O(\lm32_cpu/Mmux_bypass_data_1261_8015 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_122  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [10]),
    .I4(\lm32_cpu/reg_data_1 [10]),
    .I5(\lm32_cpu/Mmux_bypass_data_12 ),
    .O(\lm32_cpu/Mmux_bypass_data_123 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1232  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [2]),
    .I4(\lm32_cpu/reg_data_1 [2]),
    .I5(\lm32_cpu/Mmux_bypass_data_1231_8050 ),
    .O(\lm32_cpu/Mmux_bypass_data_1232_8051 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1122  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [1]),
    .I4(\lm32_cpu/reg_data_1 [1]),
    .I5(\lm32_cpu/Mmux_bypass_data_112_8057 ),
    .O(\lm32_cpu/Mmux_bypass_data_1121 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_111  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [0]),
    .I4(\lm32_cpu/reg_data_1 [0]),
    .I5(\lm32_cpu/m_result_sel_compare_m_mmx_out ),
    .O(\lm32_cpu/Mmux_bypass_data_11 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_192  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [17]),
    .I4(\lm32_cpu/reg_data_1 [17]),
    .I5(\lm32_cpu/Mmux_bypass_data_19 ),
    .O(\lm32_cpu/Mmux_bypass_data_191_7970 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1152  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [22]),
    .I4(\lm32_cpu/reg_data_1 [22]),
    .I5(\lm32_cpu/Mmux_bypass_data_115 ),
    .O(\lm32_cpu/Mmux_bypass_data_1151_8042 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1142  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [21]),
    .I4(\lm32_cpu/reg_data_1 [21]),
    .I5(\lm32_cpu/Mmux_bypass_data_114 ),
    .O(\lm32_cpu/Mmux_bypass_data_1141_8045 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1132  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [20]),
    .I4(\lm32_cpu/reg_data_1 [20]),
    .I5(\lm32_cpu/Mmux_bypass_data_113 ),
    .O(\lm32_cpu/Mmux_bypass_data_1131_8048 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1112  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [19]),
    .I4(\lm32_cpu/reg_data_1 [19]),
    .I5(\lm32_cpu/Mmux_bypass_data_111_8053 ),
    .O(\lm32_cpu/Mmux_bypass_data_1111_8054 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_bypass_data_1102  (
    .I0(\lm32_cpu/raw_m_11_8127 ),
    .I1(\lm32_cpu/raw_m_12_8128 ),
    .I2(\lm32_cpu/raw_w_1 ),
    .I3(\lm32_cpu/w_result [18]),
    .I4(\lm32_cpu/reg_data_1 [18]),
    .I5(\lm32_cpu/Mmux_bypass_data_110 ),
    .O(\lm32_cpu/Mmux_bypass_data_1101_8060 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8082 ))
  \lm32_cpu/Mmux_w_result83  (
    .I0(\lm32_cpu/Mmux_w_result101_8192 ),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/operand_w [0]),
    .I4(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I5(\lm32_cpu/load_store_unit/_n0408 [0]),
    .O(\lm32_cpu/Mmux_w_result102 )
  );
  LUT6 #(
    .INIT ( 64'hAEAAA6AA51555955 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready4_4609),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(rhs_array_muxed32[9]),
    .I4(\n0574<3>1 ),
    .I5(Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>13 )
  );
  LUT5 #(
    .INIT ( 32'h10111111 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3021  (
    .I0(_n6836),
    .I1(_n6839),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(_n67851_4439),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT302 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF88877077000 ))
  \lm32_cpu/Mmux_d_result_0142  (
    .I0(\lm32_cpu/raw_m_01_8129 ),
    .I1(\lm32_cpu/raw_m_02_8130 ),
    .I2(\lm32_cpu/raw_w_0 ),
    .I3(\lm32_cpu/w_result [1]),
    .I4(\lm32_cpu/reg_data_0 [1]),
    .I5(\lm32_cpu/Mmux_bypass_data_112_8057 ),
    .O(\lm32_cpu/Mmux_d_result_0141_8056 )
  );
  LUT5 #(
    .INIT ( 32'hDDD00D00 ))
  \lm32_cpu/Mmux_d_result_0143  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I2(\lm32_cpu/raw_x_0_5044 ),
    .I3(\lm32_cpu/Mmux_d_result_0141_8056 ),
    .I4(\lm32_cpu/x_result [1]),
    .O(\lm32_cpu/d_result_0 [1])
  );
  LUT4 #(
    .INIT ( 16'h15D5 ))
  \lm32_cpu/Mmux_d_result_02_SW0  (
    .I0(\lm32_cpu/reg_data_0 [0]),
    .I1(\lm32_cpu/raw_w_02_8126 ),
    .I2(\lm32_cpu/raw_w_01_8125 ),
    .I3(\lm32_cpu/w_result [0]),
    .O(N116)
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  basesoc_tag_port_we1 (
    .I0(cache_state_FSM_FFd3_3769),
    .I1(cache_state_FSM_FFd2_3770),
    .I2(\basesoc_tag_do_tag[20]_GND_1_o_equal_391_o ),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_we_o_459 ),
    .O(basesoc_tag_port_we)
  );
  LUT6 #(
    .INIT ( 64'h1000100000001000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7011  (
    .I0(_n6833),
    .I1(_n6779),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT311 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT121 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT701 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result182  (
    .I0(\lm32_cpu/Mmux_x_result18 ),
    .I1(\lm32_cpu/eba [14]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/csr_x [2]),
    .I5(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .O(\lm32_cpu/Mmux_x_result181_7955 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result152  (
    .I0(\lm32_cpu/Mmux_x_result15 ),
    .I1(\lm32_cpu/eba [13]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/csr_x [2]),
    .I5(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .O(\lm32_cpu/Mmux_x_result151_7960 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result122  (
    .I0(\lm32_cpu/Mmux_x_result12 ),
    .I1(\lm32_cpu/eba [12]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/csr_x [2]),
    .I5(\lm32_cpu/x_result_sel_csr_x_5581 ),
    .O(\lm32_cpu/Mmux_x_result121_7965 )
  );
  LUT5 #(
    .INIT ( 32'h44E44444 ))
  \lm32_cpu/shifter/Sh1521  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh88 ),
    .I2(\lm32_cpu/condition_x [2]),
    .I3(\lm32_cpu/direction_x_5560 ),
    .I4(\lm32_cpu/operand_0_x [31]),
    .O(\lm32_cpu/shifter/Sh152 )
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \spiflash_bus_cyc_spiflash_counter[8]_AND_607_o11  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1133_o ),
    .I1(basesoc_slave_sel[2]),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1128_o ),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .O(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o )
  );
  LUT5 #(
    .INIT ( 32'hFEEE0444 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT202  (
    .I0(\lm32_cpu/bi_unconditional ),
    .I1(\lm32_cpu/instruction_unit/pc_f [29]),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/branch_target_d [29]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT201_8291 )
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine0_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_848),
    .I1(refresher_state_FSM_FFd1_970),
    .I2(refresher_state_FSM_FFd2_969),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_bankmachine0_row_opened_1656),
    .O(N60)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine1_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_848),
    .I1(refresher_state_FSM_FFd1_970),
    .I2(refresher_state_FSM_FFd2_969),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_bankmachine1_row_opened_1658),
    .O(N62)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine2_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_848),
    .I1(refresher_state_FSM_FFd1_970),
    .I2(refresher_state_FSM_FFd2_969),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1321),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_bankmachine2_row_opened_1660),
    .O(N64)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine3_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_848),
    .I1(refresher_state_FSM_FFd1_970),
    .I2(refresher_state_FSM_FFd2_969),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_bankmachine3_row_opened_1662),
    .O(N66)
  );
  LUT5 #(
    .INIT ( 32'hFEEE0444 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT82  (
    .I0(\lm32_cpu/bi_unconditional ),
    .I1(\lm32_cpu/instruction_unit/pc_f [18]),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/branch_target_d [18]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT81_8271 )
  );
  LUT5 #(
    .INIT ( 32'hFEEE0444 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT72  (
    .I0(\lm32_cpu/bi_unconditional ),
    .I1(\lm32_cpu/instruction_unit/pc_f [17]),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/branch_target_d [17]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT71_8269 )
  );
  LUT5 #(
    .INIT ( 32'hFEEE0444 ))
  \lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT62  (
    .I0(\lm32_cpu/bi_unconditional ),
    .I1(\lm32_cpu/instruction_unit/pc_f [16]),
    .I2(\lm32_cpu/bi_conditional ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/branch_target_d [16]),
    .O(\lm32_cpu/instruction_unit/Mmux_pc_f[31]_GND_4_o_mux_36_OUT61_8267 )
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129110  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [0]),
    .I4(\lm32_cpu/mc_arithmetic/a [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [0])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129210  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [10]),
    .I4(\lm32_cpu/mc_arithmetic/p [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [10])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012933  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [11]),
    .I4(\lm32_cpu/mc_arithmetic/p [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [11])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012941  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [12]),
    .I4(\lm32_cpu/mc_arithmetic/p [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [12])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012951  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [13]),
    .I4(\lm32_cpu/mc_arithmetic/p [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [13])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012961  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [14]),
    .I4(\lm32_cpu/mc_arithmetic/p [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [14])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012971  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [15]),
    .I4(\lm32_cpu/mc_arithmetic/p [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [15])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012981  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [16]),
    .I4(\lm32_cpu/mc_arithmetic/p [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [16])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012991  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [17]),
    .I4(\lm32_cpu/mc_arithmetic/p [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [17])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129101  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [18]),
    .I4(\lm32_cpu/mc_arithmetic/p [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [18])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [19]),
    .I4(\lm32_cpu/mc_arithmetic/p [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [19])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129121  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [1]),
    .I4(\lm32_cpu/mc_arithmetic/p [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [1])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129131  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [20]),
    .I4(\lm32_cpu/mc_arithmetic/p [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [20])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129151  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [22]),
    .I4(\lm32_cpu/mc_arithmetic/p [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [22])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129141  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [21]),
    .I4(\lm32_cpu/mc_arithmetic/p [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [21])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129161  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [23]),
    .I4(\lm32_cpu/mc_arithmetic/p [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [23])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129171  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [24]),
    .I4(\lm32_cpu/mc_arithmetic/p [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [24])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129181  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [25]),
    .I4(\lm32_cpu/mc_arithmetic/p [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [25])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129191  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [26]),
    .I4(\lm32_cpu/mc_arithmetic/p [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [26])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129201  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [27]),
    .I4(\lm32_cpu/mc_arithmetic/p [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [27])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [28]),
    .I4(\lm32_cpu/mc_arithmetic/p [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [28])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129221  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [29]),
    .I4(\lm32_cpu/mc_arithmetic/p [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [29])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129241  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [30]),
    .I4(\lm32_cpu/mc_arithmetic/p [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [30])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129231  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [2]),
    .I4(\lm32_cpu/mc_arithmetic/p [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [2])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129251  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [31]),
    .I4(\lm32_cpu/mc_arithmetic/p [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [31])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129261  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [3]),
    .I4(\lm32_cpu/mc_arithmetic/p [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [3])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129271  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [4]),
    .I4(\lm32_cpu/mc_arithmetic/p [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [4])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129281  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [5]),
    .I4(\lm32_cpu/mc_arithmetic/p [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [5])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129291  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [6]),
    .I4(\lm32_cpu/mc_arithmetic/p [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [6])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129301  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [7]),
    .I4(\lm32_cpu/mc_arithmetic/p [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [7])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [8]),
    .I4(\lm32_cpu/mc_arithmetic/p [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [8])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129321  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [9]),
    .I4(\lm32_cpu/mc_arithmetic/p [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [9])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data110  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [0]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [0]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [0]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [0])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data210  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [10]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [10]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [10]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [10])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data33  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [11]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [11]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [11]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [11])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [12]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [12]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [12]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [12])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [13]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [13]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [13]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [13])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [14]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [14]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [14]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [14])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [15]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [15]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [15]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [15])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [16]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [16]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [16]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [16])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data91  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [17]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [17]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [17]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [17])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data101  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [18]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [18]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [18]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [18])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data111  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [19]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [19]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [19]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [19])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data121  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [1]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [1]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [1]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [1])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data131  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [20]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [20]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [20]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [20])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data141  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [21]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [21]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [21]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [21])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data151  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [22]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [22]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [22]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [22])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data161  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [23]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [23]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [23]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [23])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data171  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [24]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [24]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [24]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [24])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data181  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [25]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [25]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [25]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [25])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data191  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [26]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [26]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [26]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [26])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data201  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [27]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [27]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [27]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [27])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data211  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [28]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [28]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [28]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [28])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data221  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [29]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [29]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [29]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [29])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data231  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [2]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [2]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [2]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [2])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data241  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [30]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [30]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [30]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [30])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data251  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [31]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [31]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [31]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [31])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data261  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [3]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [3]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [3]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [3])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data271  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [4]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [4]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [4]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [4])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data281  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [5]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [5]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [5]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [5])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data291  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [6]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [6]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [6]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [6])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data301  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [7]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [7]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [7]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [7])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data311  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [8]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [8]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [8]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [8])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data321  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6924 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [9]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6634 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [9]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [9]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [9])
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n5446_inv1 (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_readable_1646),
    .I2(basesoc_uart_phy_sink_ready_650),
    .I3(n0055),
    .O(_n5446_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank1_scratch3_re1 (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_interface_we_968),
    .O(basesoc_csrbankarray_csrbank1_scratch3_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank1_scratch1_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(basesoc_interface_we_968),
    .O(basesoc_csrbankarray_csrbank1_scratch1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank1_scratch2_re1 (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_interface_we_968),
    .O(basesoc_csrbankarray_csrbank1_scratch2_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFF8000FFFFFFFF ))
  _n5473_inv11 (
    .I0(basesoc_sdram_bandwidth_period_758),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_slave_sel[2]),
    .I3(spiflash_clk1_1153),
    .I4(\spiflash_counter[8]_PWR_1_o_equal_1139_o ),
    .I5(\spiflash_counter[8]_GND_1_o_equal_1133_o ),
    .O(_n5473_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w911 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[23]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[55])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4111 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[23]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[23])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w811 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[24]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[56])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4011 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[24]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[24])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w711 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[25]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[57])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3911 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[25]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[25])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w651 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[26]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[58])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3811 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[26]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[26])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5101 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[27]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[59])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3711 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[27]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[27])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4101 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[28]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[60])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3611 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[28]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[28])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w6411 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[0]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3211 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[0]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[32])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w6311 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[1]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3111 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[1]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[33])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w6211 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[2]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3011 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[2]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[34])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3511 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[29]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[29])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3101 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[29]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[61])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w6111 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[3]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2911 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[3]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[35])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w6011 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[4]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2811 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[4]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[36])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5911 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[5]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2711 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[5]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[37])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5811 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[6]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2611 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[6]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[38])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5711 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[7]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2511 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[7]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[39])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5611 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[8]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2411 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[8]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[40])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5511 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[9]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2311 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[9]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[41])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5411 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[10]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2211 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[10]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[42])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5311 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[11]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[11])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2111 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[11]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[43])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5211 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[12]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[12])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2011 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[12]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[44])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3411 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[30]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[30])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2101 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[30]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[62])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5111 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[13]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[13])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1911 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[13]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[45])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5011 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[14]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[14])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1811 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[14]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[46])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4911 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[15]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[15])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1711 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[15]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[47])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4811 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[16]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[16])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1611 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[16]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[48])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4711 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[17]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[17])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1511 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[17]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[49])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4611 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[18]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[18])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1411 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[18]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[50])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4511 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[19]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[19])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1311 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[19]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[51])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4411 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[20]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[20])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1211 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[20]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[52])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4311 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[21]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[21])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1111 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[21]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[53])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4211 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[22]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[22])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1011 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[22]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[54])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3311 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record0_rddata[31]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[31])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1101 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_988),
    .I4(ddrphy_record1_rddata[31]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[63])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT65  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_29_1778),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT62_7613 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT63_7614 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT64_7615 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT55  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_28_1779),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT52_7619 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT53_7620 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT54_7621 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT45  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_27_1780),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT42_7625 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT43_7626 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT44_7627 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT35  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_26_1781),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT32_7631 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT33_7632 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT34_7633 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT25  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_25_1782),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT22_7637 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT23_7638 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT24_7639 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT63  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT61_7646 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT62_7647 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT53  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[12]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT51_7650 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT52_7651 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT43  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[11]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT41_7654 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT42_7655 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT33  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[10]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT31_7658 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT32_7659 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT23  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[9]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT21_7662 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT22_7663 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1261  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[9]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[8]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_519_o )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1110  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[8]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[7]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_520_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o124  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[10]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[9]),
    .I5(rhs_array_muxed32[0]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_518_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o151  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[22]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[21]),
    .I5(rhs_array_muxed32[12]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_506_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o161  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[23]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[22]),
    .I5(rhs_array_muxed32[13]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_505_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1131  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[11]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[10]),
    .I5(rhs_array_muxed32[1]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_517_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1161  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[12]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[11]),
    .I5(rhs_array_muxed32[2]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_516_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1171  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[13]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[12]),
    .I5(rhs_array_muxed32[3]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_515_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1181  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[14]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[13]),
    .I5(rhs_array_muxed32[4]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_514_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1191  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[15]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[14]),
    .I5(rhs_array_muxed32[5]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_513_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1201  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[16]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[15]),
    .I5(rhs_array_muxed32[6]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_512_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1211  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[17]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[16]),
    .I5(rhs_array_muxed32[7]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_511_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1221  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[18]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[17]),
    .I5(rhs_array_muxed32[8]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_510_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o131  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[20]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[19]),
    .I5(rhs_array_muxed32[10]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_508_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o141  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[21]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[20]),
    .I5(rhs_array_muxed32[11]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_507_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1231  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1134_o ),
    .I1(spiflash_sr[19]),
    .I2(spiflash_clk1_1153),
    .I3(basesoc_sdram_bandwidth_period_758),
    .I4(spiflash_sr[18]),
    .I5(rhs_array_muxed32[9]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_509_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT23  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT21_7750 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  basesoc_csrbankarray_csrbank0_leds_out0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank0_sel),
    .I4(basesoc_interface_we_968),
    .O(basesoc_csrbankarray_csrbank0_leds_out0_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888088 ))
  _n5410_inv1 (
    .I0(basesoc_uart_phy_uart_clk_txen_683),
    .I1(basesoc_uart_phy_tx_busy_1642),
    .I2(basesoc_uart_phy_tx_bitcount[2]),
    .I3(basesoc_uart_phy_tx_bitcount[3]),
    .I4(basesoc_uart_phy_tx_bitcount[1]),
    .I5(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_590_o),
    .O(_n5410_inv)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<0>  (
    .I0(waittimer1_count[0]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<0>  (
    .I0(waittimer0_count[0]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<0>  (
    .I0(waittimer4_count[0]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<0>  (
    .I0(waittimer2_count[0]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<0>  (
    .I0(waittimer3_count[0]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<1>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[1]),
    .O(Mcount_waittimer1_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<1>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[1]),
    .O(Mcount_waittimer0_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<1>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[1]),
    .O(Mcount_waittimer4_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<1>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[1]),
    .O(Mcount_waittimer2_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<1>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[1]),
    .O(Mcount_waittimer3_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<2>  (
    .I0(waittimer1_count[2]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<2>  (
    .I0(waittimer0_count[2]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<2>  (
    .I0(waittimer4_count[2]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<2>  (
    .I0(waittimer2_count[2]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<2>  (
    .I0(waittimer3_count[2]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<3>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[3]),
    .O(Mcount_waittimer1_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<3>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[3]),
    .O(Mcount_waittimer0_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<3>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[3]),
    .O(Mcount_waittimer4_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<3>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[3]),
    .O(Mcount_waittimer2_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<3>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[3]),
    .O(Mcount_waittimer3_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<4>  (
    .I0(waittimer1_count[4]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<4>  (
    .I0(waittimer0_count[4]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<4>  (
    .I0(waittimer4_count[4]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<4>  (
    .I0(waittimer2_count[4]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<4>  (
    .I0(waittimer3_count[4]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<5>  (
    .I0(waittimer1_count[5]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<5>  (
    .I0(waittimer0_count[5]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<5>  (
    .I0(waittimer4_count[5]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<5>  (
    .I0(waittimer2_count[5]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<5>  (
    .I0(waittimer3_count[5]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[5])
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT91  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[6]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT81  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[5]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[4]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT61  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[3]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT51  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[2]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT101  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[7]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1329_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(N901),
    .I5(\basesoc_interface_adr[12] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1324_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<6>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[6]),
    .O(Mcount_waittimer1_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<6>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[6]),
    .O(Mcount_waittimer0_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<6>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[6]),
    .O(Mcount_waittimer4_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<6>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[6]),
    .O(Mcount_waittimer2_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<6>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[6]),
    .O(Mcount_waittimer3_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<7>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[7]),
    .O(Mcount_waittimer1_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<7>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[7]),
    .O(Mcount_waittimer0_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<7>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[7]),
    .O(Mcount_waittimer4_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<7>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[7]),
    .O(Mcount_waittimer2_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<7>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[7]),
    .O(Mcount_waittimer3_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<8>  (
    .I0(waittimer1_count[8]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<8>  (
    .I0(waittimer0_count[8]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<8>  (
    .I0(waittimer4_count[8]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<8>  (
    .I0(waittimer2_count[8]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<8>  (
    .I0(waittimer3_count[8]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<9>  (
    .I0(waittimer1_count[9]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<9>  (
    .I0(waittimer0_count[9]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<9>  (
    .I0(waittimer4_count[9]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<9>  (
    .I0(waittimer2_count[9]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<9>  (
    .I0(waittimer3_count[9]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<10>  (
    .I0(waittimer1_count[10]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<10>  (
    .I0(waittimer0_count[10]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<10>  (
    .I0(waittimer4_count[10]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<10>  (
    .I0(waittimer2_count[10]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<10>  (
    .I0(waittimer3_count[10]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<11>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[11]),
    .O(Mcount_waittimer1_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<11>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[11]),
    .O(Mcount_waittimer0_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<11>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[11]),
    .O(Mcount_waittimer4_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<11>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[11]),
    .O(Mcount_waittimer2_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<11>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[11]),
    .O(Mcount_waittimer3_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<12>  (
    .I0(waittimer1_count[12]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<12>  (
    .I0(waittimer0_count[12]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<12>  (
    .I0(waittimer4_count[12]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<12>  (
    .I0(waittimer2_count[12]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<12>  (
    .I0(waittimer3_count[12]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<13>  (
    .I0(waittimer1_count[13]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<13>  (
    .I0(waittimer0_count[13]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<13>  (
    .I0(waittimer4_count[13]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<13>  (
    .I0(waittimer2_count[13]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<13>  (
    .I0(waittimer3_count[13]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<14>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[14]),
    .O(Mcount_waittimer1_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<14>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[14]),
    .O(Mcount_waittimer0_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<14>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[14]),
    .O(Mcount_waittimer4_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<14>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[14]),
    .O(Mcount_waittimer2_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<14>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[14]),
    .O(Mcount_waittimer3_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<15>  (
    .I0(waittimer1_count[15]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<15>  (
    .I0(waittimer0_count[15]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<15>  (
    .I0(waittimer4_count[15]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<15>  (
    .I0(waittimer2_count[15]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<15>  (
    .I0(waittimer3_count[15]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<16>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[16]),
    .O(Mcount_waittimer1_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<16>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[16]),
    .O(Mcount_waittimer0_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<16>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[16]),
    .O(Mcount_waittimer4_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<16>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[16]),
    .O(Mcount_waittimer2_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<16>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[16]),
    .O(Mcount_waittimer3_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<17>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[17]),
    .O(Mcount_waittimer1_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<17>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[17]),
    .O(Mcount_waittimer0_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<17>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[17]),
    .O(Mcount_waittimer4_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<17>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[17]),
    .O(Mcount_waittimer2_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<17>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[17]),
    .O(Mcount_waittimer3_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<18>  (
    .I0(waittimer1_count[18]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<18>  (
    .I0(waittimer0_count[18]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<18>  (
    .I0(waittimer4_count[18]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<18>  (
    .I0(waittimer2_count[18]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<18>  (
    .I0(waittimer3_count[18]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<19>  (
    .I0(waittimer1_count[19]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<19>  (
    .I0(waittimer0_count[19]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<19>  (
    .I0(waittimer4_count[19]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<19>  (
    .I0(waittimer2_count[19]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<19>  (
    .I0(waittimer3_count[19]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[19])
  );
  LUT5 #(
    .INIT ( 32'hAAFFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7013_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[22]),
    .I1(basesoc_sdram_phaseinjector1_status[14]),
    .I2(_n6854),
    .I3(_n6851),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7011_7676 ),
    .O(N4251)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_choose_cmd_ce),
    .O(N427)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF0F88888808 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_4620 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I5(N427),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In4_7893 )
  );
  LUT4 #(
    .INIT ( 16'hB888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5210_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[4]),
    .I1(_n6857),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT521 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT528_7682 ),
    .O(N429)
  );
  LUT6 #(
    .INIT ( 64'hAFAFCFFFAFAFCF0F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT5210  (
    .I0(basesoc_sdram_phaseinjector1_status[20]),
    .I1(basesoc_sdram_phaseinjector1_status[12]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT182 ),
    .I3(_n6854),
    .I4(_n6851),
    .I5(N429),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT529_7683 )
  );
  LUT4 #(
    .INIT ( 16'hB888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6110_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[5]),
    .I1(_n6857),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT611 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT618_7692 ),
    .O(N431)
  );
  LUT6 #(
    .INIT ( 64'hAFAFCFFFAFAFCF0F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT6110  (
    .I0(basesoc_sdram_phaseinjector1_status[21]),
    .I1(basesoc_sdram_phaseinjector1_status[13]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT182 ),
    .I3(_n6854),
    .I4(_n6851),
    .I5(N431),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT619_7693 )
  );
  LUT6 #(
    .INIT ( 64'hACAFACA0ACA0ACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7811_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[15]),
    .I1(basesoc_sdram_phaseinjector1_status[7]),
    .I2(_n6854),
    .I3(_n6857),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT781_7731 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT788_7737 ),
    .O(N433)
  );
  LUT5 #(
    .INIT ( 32'hCACFCAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7811  (
    .I0(basesoc_sdram_phaseinjector1_status[23]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT78 ),
    .I2(_n68391_4453),
    .I3(_n6851),
    .I4(N433),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7810 )
  );
  LUT5 #(
    .INIT ( 32'hBB888B88 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT529_SW0  (
    .I0(basesoc_sdram_phaseinjector0_status[28]),
    .I1(_n6809),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT142 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT523 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT527 ),
    .O(N435)
  );
  LUT6 #(
    .INIT ( 64'hAACFFFFFAAC0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT529  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1723),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I2(_n6806),
    .I3(_n6803),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT162 ),
    .I5(N435),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT528_7682 )
  );
  LUT5 #(
    .INIT ( 32'hBB888B88 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT619_SW0  (
    .I0(basesoc_sdram_phaseinjector0_status[29]),
    .I1(_n6809),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT142 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT613 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT617 ),
    .O(N437)
  );
  LUT6 #(
    .INIT ( 64'hAACFFFFFAAC0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT619  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1722),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I2(_n6806),
    .I3(_n6803),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT162 ),
    .I5(N437),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT618_7692 )
  );
  LUT5 #(
    .INIT ( 32'hB8B888B8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT789_SW0  (
    .I0(basesoc_sdram_phaseinjector0_status[31]),
    .I1(_n6809),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT783 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT142 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT787_7736 ),
    .O(N439)
  );
  LUT6 #(
    .INIT ( 64'hAACFFFFFAAC0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT789  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1720),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I2(_n6806),
    .I3(_n6803),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT162 ),
    .I5(N439),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT788_7737 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT611_SW1  (
    .I0(_n6875),
    .I1(_n6878),
    .I2(_n6881),
    .O(N441)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT611  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(_n68391_4453),
    .I3(_n67911_4427),
    .I4(\basesoc_interface_adr[5] ),
    .I5(N441),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT611_4435 )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  basesoc_port_cmd_ready4_SW1 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2103),
    .I1(\n0406<3>1 ),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278),
    .I4(rhs_array_muxed32[10]),
    .O(N443)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  basesoc_port_cmd_ready4 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1235),
    .I5(N443),
    .O(basesoc_port_cmd_ready4_4609)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7014_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1761),
    .I2(basesoc_sdram_phaseinjector1_status[30]),
    .O(N445)
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7014  (
    .I0(_n68391_4453),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(N445),
    .I5(N4251),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT7013 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0F0CC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2211_SW0  (
    .I0(basesoc_sdram_bandwidth_nreads_status[17]),
    .I1(basesoc_sdram_bandwidth_nreads_status[1]),
    .I2(basesoc_sdram_bandwidth_nreads_status[9]),
    .I3(_n6869),
    .I4(_n6866),
    .I5(_n6863),
    .O(N447)
  );
  LUT6 #(
    .INIT ( 64'hFFB8FF0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2211  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[1]),
    .I1(_n6878),
    .I2(N447),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT226_7724 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT132 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT142 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2210 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0F0CC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1111_SW0  (
    .I0(basesoc_sdram_bandwidth_nreads_status[16]),
    .I1(basesoc_sdram_bandwidth_nreads_status[0]),
    .I2(basesoc_sdram_bandwidth_nreads_status[8]),
    .I3(_n6869),
    .I4(_n6866),
    .I5(_n6863),
    .O(N449)
  );
  LUT6 #(
    .INIT ( 64'hFFB8FF0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1111  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[0]),
    .I1(_n6878),
    .I2(N449),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT116_7743 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT132 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT142 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1110 )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_uart_tx_fifo_level0_cy<2>12  (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_level0[1]),
    .I2(basesoc_uart_tx_fifo_level0[0]),
    .I3(basesoc_uart_tx_fifo_level0[2]),
    .O(Mcount_basesoc_uart_tx_fifo_level0_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8AAA8AAACFFF8AAA ))
  basesoc_sdram_twtrcon_ready_glue_rst (
    .I0(basesoc_sdram_twtrcon_ready_1672),
    .I1(sys_rst),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_139_o),
    .I3(rhs_array_muxed10),
    .I4(basesoc_sdram_twtrcon_count[0]),
    .I5(basesoc_sdram_twtrcon_count[1]),
    .O(basesoc_sdram_twtrcon_ready_glue_rst_8393)
  );
  LUT5 #(
    .INIT ( 32'hFFFF888A ))
  \lm32_cpu/load_store_unit/d_we_o_glue_set  (
    .I0(\lm32_cpu/load_store_unit/d_we_o_459 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_690_o ),
    .I4(\lm32_cpu/load_store_unit/_n0269 ),
    .O(\lm32_cpu/load_store_unit/d_we_o_glue_set_8420 )
  );
  LUT6 #(
    .INIT ( 64'h0000000404100000 ))
  \lm32_cpu/decoder/store  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/store_d )
  );
  LUT3 #(
    .INIT ( 8'h8E ))
  basesoc_grant_glue_set (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .O(basesoc_grant_glue_set_8396)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine1_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine1_row_opened_1658),
    .I1(bankmachine1_state_FSM_FFd1_975),
    .I2(bankmachine1_state_FSM_FFd3_977),
    .I3(bankmachine1_state_FSM_FFd2_976),
    .O(basesoc_sdram_bankmachine1_row_opened_glue_set_8389)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine2_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine2_row_opened_1660),
    .I1(bankmachine2_state_FSM_FFd1_978),
    .I2(bankmachine2_state_FSM_FFd3_980),
    .I3(bankmachine2_state_FSM_FFd2_979),
    .O(basesoc_sdram_bankmachine2_row_opened_glue_set_8392)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine3_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine3_row_opened_1662),
    .I1(bankmachine3_state_FSM_FFd1_981),
    .I2(bankmachine3_state_FSM_FFd3_983),
    .I3(bankmachine3_state_FSM_FFd2_982),
    .O(basesoc_sdram_bankmachine3_row_opened_glue_set_8394)
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<4>11  (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_level0[4]),
    .I2(basesoc_uart_rx_fifo_level0[3]),
    .I3(Mcount_basesoc_uart_rx_fifo_level0_cy[2]),
    .O(\Result<4>3 )
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  basesoc_uart_phy_rx_busy_glue_set (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(basesoc_uart_phy_rx_bitcount[0]),
    .I3(xilinxmultiregimpl0_regs1_29),
    .I4(GND_1_o_GND_1_o_MUX_367_o1),
    .I5(basesoc_uart_phy_rx_r_135),
    .O(basesoc_uart_phy_rx_busy_glue_set_8373)
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFB ))
  basesoc_sdram_time1_0_glue_set (
    .I0(multiplexer_state_FSM_FFd2_2766),
    .I1(multiplexer_state_FSM_FFd3_2765),
    .I2(basesoc_sdram_max_time1_inv),
    .I3(basesoc_sdram_time1[0]),
    .I4(multiplexer_state_FSM_FFd1_2767),
    .O(basesoc_sdram_time1_0_glue_set_8406)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFA6FFFF ))
  basesoc_sdram_time1_1_glue_set (
    .I0(basesoc_sdram_time1[1]),
    .I1(basesoc_sdram_max_time1_inv),
    .I2(basesoc_sdram_time1[0]),
    .I3(multiplexer_state_FSM_FFd1_2767),
    .I4(multiplexer_state_FSM_FFd3_2765),
    .I5(multiplexer_state_FSM_FFd2_2766),
    .O(basesoc_sdram_time1_1_glue_set_8407)
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFE ))
  basesoc_sdram_time0_0_glue_set (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(basesoc_sdram_max_time0_inv),
    .I3(basesoc_sdram_time0[0]),
    .I4(multiplexer_state_FSM_FFd3_2765),
    .O(basesoc_sdram_time0_0_glue_set_8401)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA6 ))
  basesoc_sdram_time0_1_glue_set (
    .I0(basesoc_sdram_time0[1]),
    .I1(basesoc_sdram_max_time0_inv),
    .I2(basesoc_sdram_time0[0]),
    .I3(multiplexer_state_FSM_FFd2_2766),
    .I4(multiplexer_state_FSM_FFd3_2765),
    .I5(multiplexer_state_FSM_FFd1_2767),
    .O(basesoc_sdram_time0_1_glue_set_8402)
  );
  LUT6 #(
    .INIT ( 64'hDDDDD0000DDD0000 ))
  serial_tx_glue_rst (
    .I0(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_590_o),
    .I1(sys_rst),
    .I2(basesoc_uart_phy_uart_clk_txen_683),
    .I3(basesoc_uart_phy_tx_busy_1642),
    .I4(serial_tx_OBUF_1643),
    .I5(\basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_348_o ),
    .O(serial_tx_glue_rst_8398)
  );
  LUT4 #(
    .INIT ( 16'hFFAB ))
  \lm32_cpu/valid_f_rstpot_SW1  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5907 ),
    .I1(\lm32_cpu/instruction_unit/icache/refilling_5909 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refilling_5906 ),
    .I3(\lm32_cpu/instruction_unit/icache/restart_request_5911 ),
    .O(N451)
  );
  LUT6 #(
    .INIT ( 64'h1010FF1010100010 ))
  \lm32_cpu/valid_f_rstpot  (
    .I0(\lm32_cpu/icache_refill_request ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(N451),
    .I3(\lm32_cpu/stall_a ),
    .I4(\lm32_cpu/kill_f ),
    .I5(\lm32_cpu/valid_f_5470 ),
    .O(\lm32_cpu/valid_f_rstpot_8551 )
  );
  LUT4 #(
    .INIT ( 16'h3500 ))
  write_ctrl32 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[0]),
    .O(write_ctrl32_3776)
  );
  LUT4 #(
    .INIT ( 16'h3500 ))
  write_ctrl33 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[1]),
    .O(write_ctrl33_3777)
  );
  LUT4 #(
    .INIT ( 16'h3500 ))
  write_ctrl34 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[2]),
    .O(write_ctrl34_3778)
  );
  LUT4 #(
    .INIT ( 16'h3500 ))
  write_ctrl35 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[3]),
    .O(write_ctrl35_3779)
  );
  LUT4 #(
    .INIT ( 16'h3500 ))
  write_ctrl36 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[4]),
    .O(write_ctrl36_3780)
  );
  LUT4 #(
    .INIT ( 16'h3500 ))
  write_ctrl37 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[5]),
    .O(write_ctrl37_3781)
  );
  LUT4 #(
    .INIT ( 16'h3500 ))
  write_ctrl38 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[6]),
    .O(write_ctrl38_3782)
  );
  LUT4 #(
    .INIT ( 16'h3500 ))
  write_ctrl39 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I2(basesoc_grant_1673),
    .I3(basesoc_data_port_we[7]),
    .O(write_ctrl39_3783)
  );
  LUT4 #(
    .INIT ( 16'h5556 ))
  basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_292_o1 (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd3_2765),
    .I2(multiplexer_state_FSM_FFd2_2766),
    .I3(multiplexer_state_FSM_FFd1_2767),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_292_o1_4648)
  );
  LUT6 #(
    .INIT ( 64'hAAAA6AAA55559555 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<3>11  (
    .I0(basesoc_uart_tx_fifo_level0[3]),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I3(basesoc_interface_we_968),
    .I4(basesoc_uart_tx_trigger),
    .I5(Mcount_basesoc_uart_tx_fifo_level0_cy[2]),
    .O(\Result<3>5 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o1 (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(basesoc_interface_we_968),
    .O(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF45FFEF ))
  array_muxed17_INV_284_o1 (
    .I0(multiplexer_state_FSM_FFd3_2765),
    .I1(N121),
    .I2(rhs_array_muxed0),
    .I3(multiplexer_state_FSM_FFd2_2766),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_545_o_4527),
    .I5(multiplexer_state_FSM_FFd1_2767),
    .O(array_muxed17_INV_284_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF45FFEF ))
  array_muxed16_INV_283_o1 (
    .I0(multiplexer_state_FSM_FFd3_2765),
    .I1(N1410),
    .I2(rhs_array_muxed0),
    .I3(multiplexer_state_FSM_FFd2_2766),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_539_o_4534),
    .I5(multiplexer_state_FSM_FFd1_2767),
    .O(array_muxed16_INV_283_o)
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \lm32_cpu/stall_x1  (
    .I0(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/stall_x )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  _n67851 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n6785)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine3_req_lock1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364),
    .O(basesoc_sdram_bankmachine3_req_lock)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1811  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT181 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n68331 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(_n6833)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n68391 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n6839)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT1211  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT121 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o1 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[10] ),
    .I5(basesoc_interface_we_968),
    .O(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \lm32_cpu/decoder/call1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/d_result_sel_0_d )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_csrbank7_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank7_sel)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000008 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o11 (
    .I0(basesoc_sdram_bankmachine0_row_hit),
    .I1(basesoc_sdram_bankmachine0_row_opened_1656),
    .I2(basesoc_sdram_cmd_valid),
    .I3(bankmachine0_state_FSM_FFd2_972),
    .I4(bankmachine0_state_FSM_FFd3_974),
    .I5(bankmachine0_state_FSM_FFd1_971),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4618)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_8765),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1_8763),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h5559 ))
  basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_293_o1 (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I1(multiplexer_state_FSM_FFd3_2765),
    .I2(multiplexer_state_FSM_FFd2_2766),
    .I3(multiplexer_state_FSM_FFd1_2767),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_293_o1_4647)
  );
  LUT3 #(
    .INIT ( 8'h1F ))
  basesoc_sdram_choose_req_ce1 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_ce)
  );
  LUT4 #(
    .INIT ( 16'hFFF4 ))
  \lm32_cpu/kill_d1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/branch_taken_m_5006 ),
    .O(\lm32_cpu/kill_d )
  );
  LUT3 #(
    .INIT ( 8'h1F ))
  basesoc_sdram_choose_cmd_ce1 (
    .I0(multiplexer_state_FSM_FFd1_2767),
    .I1(multiplexer_state_FSM_FFd2_2766),
    .I2(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_ce)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o11 (
    .I0(cache_state_FSM_FFd2_3770),
    .I1(basesoc_grant_1673),
    .I2(\lm32_cpu/load_store_unit/d_we_o_459 ),
    .I3(cache_state_FSM_FFd3_3769),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_391_o ),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o1)
  );
  LUT4 #(
    .INIT ( 16'hF1FB ))
  basesoc_wait_inv11 (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_shared_ack),
    .I3(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(basesoc_wait_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_uart_tx_fifo_wrport_we1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_uart_tx_trigger),
    .I5(basesoc_interface_we_968),
    .O(basesoc_uart_tx_fifo_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_sdram_cmd_payload_ras_glue_set (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[3]),
    .I2(basesoc_sdram_generator_counter[0]),
    .O(basesoc_sdram_cmd_payload_ras_glue_set_8374)
  );
  LUT6 #(
    .INIT ( 64'h6AA96AB96AA96AA9 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<2>11  (
    .I0(basesoc_uart_rx_fifo_level0[2]),
    .I1(basesoc_uart_rx_fifo_level0[1]),
    .I2(basesoc_uart_phy_source_valid_684),
    .I3(basesoc_uart_rx_fifo_level0[0]),
    .I4(basesoc_uart_rx_fifo_level0[3]),
    .I5(basesoc_uart_rx_fifo_level0[4]),
    .O(\Result<2>7 )
  );
  LUT6 #(
    .INIT ( 64'h4445444400010000 ))
  \lm32_cpu/valid_m_rstpot  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/stall_m ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I3(\lm32_cpu/stall_x ),
    .I4(\lm32_cpu/valid_x_5709 ),
    .I5(\lm32_cpu/valid_m_5708 ),
    .O(\lm32_cpu/valid_m_rstpot_8545 )
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine0_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine0_row_opened_1656),
    .I1(bankmachine0_state_FSM_FFd1_971),
    .I2(bankmachine0_state_FSM_FFd3_974),
    .I3(bankmachine0_state_FSM_FFd2_972),
    .O(basesoc_sdram_bankmachine0_row_opened_glue_set_8387)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<0>1  (
    .I0(basesoc_grant_1673),
    .I1(basesoc_slave_sel[0]),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I4(\lm32_cpu/load_store_unit/d_we_o_459 ),
    .O(basesoc_sram_we[0])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<1>1  (
    .I0(basesoc_grant_1673),
    .I1(basesoc_slave_sel[0]),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I4(\lm32_cpu/load_store_unit/d_we_o_459 ),
    .O(basesoc_sram_we[1])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<2>1  (
    .I0(basesoc_grant_1673),
    .I1(basesoc_slave_sel[0]),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I4(\lm32_cpu/load_store_unit/d_we_o_459 ),
    .O(basesoc_sram_we[2])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<3>1  (
    .I0(basesoc_grant_1673),
    .I1(basesoc_slave_sel[0]),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I4(\lm32_cpu/load_store_unit/d_we_o_459 ),
    .O(basesoc_sram_we[3])
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<0>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[4] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<1>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[5] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<2>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[6] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<3>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[7] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<4>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[8] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<5>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[9] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<6>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[10] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<7>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[11] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[2] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[3] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \lm32_cpu/load_store_unit/_n02691  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I1(\lm32_cpu/valid_m_5708 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/stall_m2_8140 ),
    .I4(\lm32_cpu/exception_m_5480 ),
    .I5(\lm32_cpu/store_m_5478 ),
    .O(\lm32_cpu/load_store_unit/_n0269 )
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  \basesoc_slave_sel<0><28>1  (
    .I0(rhs_array_muxed32[26]),
    .I1(basesoc_grant_1673),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .O(basesoc_slave_sel[0])
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  \basesoc_slave_sel<3><28>1  (
    .I0(rhs_array_muxed32[28]),
    .I1(basesoc_grant_1673),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(basesoc_slave_sel[3])
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  \basesoc_slave_sel<2><28>1  (
    .I0(rhs_array_muxed32[27]),
    .I1(basesoc_grant_1673),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(basesoc_slave_sel[2])
  );
  LUT5 #(
    .INIT ( 32'h22272222 ))
  \lm32_cpu/instruction_unit/i_cyc_o_glue_set  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I1(\lm32_cpu/instruction_unit/_n0213_inv ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache_refill_ready_6285 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .O(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_8411 )
  );
  LUT6 #(
    .INIT ( 64'h08888888A8888888 ))
  \lm32_cpu/load_store_unit/wb_load_complete_rstpot  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/wb_load_complete_6672 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I5(\lm32_cpu/load_store_unit/d_we_o_459 ),
    .O(\lm32_cpu/load_store_unit/wb_load_complete_rstpot_8550 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  basesoc_sram_bus_ack_rstpot (
    .I0(basesoc_slave_sel[0]),
    .I1(basesoc_sram_bus_ack_623),
    .I2(sys_rst),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I5(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(basesoc_sram_bus_ack_rstpot_8552)
  );
  LUT6 #(
    .INIT ( 64'hAAAA8880BBBF9995 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd1_2767),
    .I3(multiplexer_state_FSM_FFd2_2766),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_7887 ),
    .I5(N4011),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8880BBBF9995 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_984),
    .I1(rhs_array_muxed0),
    .I2(multiplexer_state_FSM_FFd1_2767),
    .I3(multiplexer_state_FSM_FFd2_2766),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_7891 ),
    .I5(N4031),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFBF ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_count[0]),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[0])
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFBF ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_count[1]),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[1])
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFBF ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_count[2]),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[2])
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFBF ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_count[3]),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[3])
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFBF ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_count[4]),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[4])
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFBF ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_count[5]),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(basesoc_count[6]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1673),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[6])
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFBF ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_count[7]),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[7])
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFBF ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_count[8]),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(basesoc_count[9]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1673),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[9])
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFBF ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_count[10]),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[10])
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFBF ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_count[11]),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[11])
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFBF ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_count[12]),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[12])
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFBF ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_count[13]),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(basesoc_count[14]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1673),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[14])
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFBF ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(basesoc_grant_1673),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I2(basesoc_count[15]),
    .I3(basesoc_shared_ack),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[15])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(basesoc_count[16]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1673),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[16])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(basesoc_count[17]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1673),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[17])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(basesoc_count[18]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1673),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[18])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(basesoc_count[19]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1673),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_457 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(Mcount_basesoc_count_lut[19])
  );
  LUT5 #(
    .INIT ( 32'hFF57FFFF ))
  \lm32_cpu/mc_arithmetic/Mmux__n012318_SW0  (
    .I0(\lm32_cpu/mc_arithmetic/Mmux__n012314_8316 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I3(\lm32_cpu/mc_arithmetic/b [9]),
    .I4(\lm32_cpu/mc_arithmetic/Mmux__n012315_8317 ),
    .O(N4071)
  );
  LUT6 #(
    .INIT ( 64'h0000000202000202 ))
  write_ctrl (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl_3475)
  );
  LUT6 #(
    .INIT ( 64'h0000000202000202 ))
  write_ctrl1 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl1_3476)
  );
  LUT6 #(
    .INIT ( 64'h0000000202000202 ))
  write_ctrl2 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl2_3477)
  );
  LUT6 #(
    .INIT ( 64'h0000000202000202 ))
  write_ctrl3 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl3_3478)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl4 (
    .I0(rhs_array_muxed32[9]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl4_3479)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl5 (
    .I0(rhs_array_muxed32[9]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl5_3480)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl6 (
    .I0(rhs_array_muxed32[9]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl6_3481)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl7 (
    .I0(rhs_array_muxed32[9]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl7_3482)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl8 (
    .I0(rhs_array_muxed32[10]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl8_3483)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl9 (
    .I0(rhs_array_muxed32[10]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl9_3484)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl10 (
    .I0(rhs_array_muxed32[10]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl10_3485)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl11 (
    .I0(rhs_array_muxed32[10]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl11_3486)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl12 (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed32[11]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl12_3487)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl13 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed32[11]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl13_3488)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl14 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed32[11]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl14_3489)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl15 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed32[11]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl15_3490)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl16 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl16_3491)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl17 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl17_3492)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl18 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl18_3493)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl19 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl19_3494)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl20 (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl20_3495)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl21 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl21_3496)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl22 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl22_3497)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl23 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl23_3498)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl24 (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed32[9]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl24_3499)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl25 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed32[9]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl25_3500)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl26 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed32[9]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl26_3501)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl27 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed32[9]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl27_3502)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl28 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[11]),
    .I2(basesoc_sram_we[0]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl28_3503)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl29 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[11]),
    .I2(basesoc_sram_we[1]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl29_3504)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl30 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[11]),
    .I2(basesoc_sram_we[2]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl30_3505)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl31 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[11]),
    .I2(basesoc_sram_we[3]),
    .I3(basesoc_grant_1673),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl31_3506)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4215_SW0  (
    .I0(_n6833),
    .I1(_n6836),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1748),
    .I3(_n6839),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1756),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4213_7705 ),
    .O(N453)
  );
  LUT6 #(
    .INIT ( 64'hFFFFEF00FFFF2000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4215  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full_11_1590),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT121 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT311 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT421 ),
    .I5(N453),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4214_7706 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3215_SW0  (
    .I0(_n6833),
    .I1(_n6836),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1749),
    .I3(_n6839),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1757),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3213_7718 ),
    .O(N455)
  );
  LUT6 #(
    .INIT ( 64'hFFFFEF00FFFF2000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3215  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full_10_1591),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT121 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT311 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT321 ),
    .I5(N455),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3214_7719 )
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2213_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[9]),
    .I1(basesoc_sdram_phaseinjector1_status[1]),
    .I2(_n6854),
    .I3(_n6857),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2211_7726 ),
    .O(N457)
  );
  LUT6 #(
    .INIT ( 64'hFF8C0000FF800000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2213  (
    .I0(basesoc_sdram_phaseinjector1_status[17]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT182 ),
    .I2(_n6851),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT221_7721 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT302 ),
    .I5(N457),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2212_7727 )
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1113_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[8]),
    .I1(basesoc_sdram_phaseinjector1_status[0]),
    .I2(_n6854),
    .I3(_n6857),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1111_7745 ),
    .O(N4591)
  );
  LUT6 #(
    .INIT ( 64'hFF8C0000FF800000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1113  (
    .I0(basesoc_sdram_phaseinjector1_status[16]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT182 ),
    .I2(_n6851),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT111_7740 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT302 ),
    .I5(N4591),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1112_7746 )
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4214_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[11]),
    .I1(basesoc_sdram_phaseinjector1_status[3]),
    .I2(_n6854),
    .I3(_n6857),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4212_7704 ),
    .O(N4611)
  );
  LUT6 #(
    .INIT ( 64'hFF8C0000FF800000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4214  (
    .I0(basesoc_sdram_phaseinjector1_status[19]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT182 ),
    .I2(_n6851),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT423 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT302 ),
    .I5(N4611),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4213_7705 )
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3214_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[10]),
    .I1(basesoc_sdram_phaseinjector1_status[2]),
    .I2(_n6854),
    .I3(_n6857),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3212_7717 ),
    .O(N4631)
  );
  LUT6 #(
    .INIT ( 64'hFF8C0000FF800000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3214  (
    .I0(basesoc_sdram_phaseinjector1_status[18]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT182 ),
    .I2(_n6851),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT323 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT302 ),
    .I5(N4631),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3213_7718 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBB8B8BBBBB888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2212_SW0  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1718),
    .I1(_n6800),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT152 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT225_7723 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT224 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2210 ),
    .O(N4651)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2212  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1710),
    .I2(_n6830),
    .I3(_n6797),
    .I4(N4651),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT2211_7726 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBB8B8BBBBB888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1112_SW0  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1719),
    .I1(_n6800),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT152 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT115_7742 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT114 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1110 ),
    .O(N4671)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1112  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1711),
    .I2(_n6830),
    .I3(_n6797),
    .I4(N4671),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT1111_7745 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBB8B8BBBBB888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4213_SW0  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1716),
    .I1(_n6800),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT152 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT427_7700 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT426 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4211_7703 ),
    .O(N4691)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4213  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1708),
    .I2(_n6830),
    .I3(_n6797),
    .I4(N4691),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT4212_7704 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBB8B8BBBBB888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3213_SW0  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1717),
    .I1(_n6800),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT152 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT327_7713 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT326 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3211_7716 ),
    .O(N4711)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3213  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1709),
    .I2(_n6830),
    .I3(_n6797),
    .I4(N4711),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1317_OUT3212_7717 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>10 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>12 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>11 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  _n68271 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n6827)
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_uart_rx_fifo_level0_cy<2>12  (
    .I0(basesoc_uart_phy_source_valid_684),
    .I1(basesoc_uart_rx_fifo_level0[1]),
    .I2(basesoc_uart_rx_fifo_level0[2]),
    .I3(basesoc_uart_rx_fifo_level0[0]),
    .O(Mcount_basesoc_uart_rx_fifo_level0_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h0200000202000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT8111  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1315_OUT811 )
  );
  LUT6 #(
    .INIT ( 64'h0080008022A20080 ))
  \basesoc_slave_sel<1><28>1  (
    .I0(rhs_array_muxed32[28]),
    .I1(basesoc_grant_1673),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .O(basesoc_slave_sel[1])
  );
  LUT5 #(
    .INIT ( 32'hFFA9A9A9 ))
  basesoc_sdram_twtrcon_count_1_glue_set (
    .I0(basesoc_sdram_twtrcon_count[1]),
    .I1(basesoc_sdram_twtrcon_count[0]),
    .I2(basesoc_sdram_twtrcon_ready_1672),
    .I3(rhs_array_muxed10),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_139_o),
    .O(basesoc_sdram_twtrcon_count_1_glue_set_8400)
  );
  LUT5 #(
    .INIT ( 32'h54545455 ))
  \lm32_cpu/stall_x_inv331  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .O(\lm32_cpu/instruction_unit/stall_x_inv )
  );
  LUT6 #(
    .INIT ( 64'h999999F999999999 ))
  basesoc_sdram_twtrcon_count_0_glue_set (
    .I0(basesoc_sdram_twtrcon_ready_1672),
    .I1(basesoc_sdram_twtrcon_count[0]),
    .I2(rhs_array_muxed6),
    .I3(multiplexer_state_FSM_FFd2_2766),
    .I4(multiplexer_state_FSM_FFd1_2767),
    .I5(rhs_array_muxed10),
    .O(basesoc_sdram_twtrcon_count_0_glue_set_8399)
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAD6AAAAAA9 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<3>11  (
    .I0(basesoc_uart_rx_fifo_level0[3]),
    .I1(basesoc_uart_phy_source_valid_684),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .I3(basesoc_uart_rx_fifo_level0[2]),
    .I4(basesoc_uart_rx_fifo_level0[0]),
    .I5(basesoc_uart_rx_fifo_level0[4]),
    .O(\Result<3>7 )
  );
  LUT6 #(
    .INIT ( 64'h0000824100000000 ))
  \lm32_cpu/raw_x_0_1  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I4(N114),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_01 )
  );
  LUT5 #(
    .INIT ( 32'hFFE0FFC0 ))
  \lm32_cpu/stall_m4_1  (
    .I0(\lm32_cpu/store_x_5562 ),
    .I1(\lm32_cpu/stall_m3_8141 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I3(\lm32_cpu/stall_m2_8140 ),
    .I4(\lm32_cpu/interrupt_exception ),
    .O(\lm32_cpu/stall_m4_8725 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF8FFF8FFF8F8 ))
  \lm32_cpu/stall_a5_1  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/kill_d ),
    .I4(\lm32_cpu/stall_a4_8178 ),
    .I5(\lm32_cpu/stall_a2_8176 ),
    .O(\lm32_cpu/stall_a5_8726 )
  );
  FDR   \lm32_cpu/instruction_unit/i_cyc_o_1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_8411 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/i_cyc_o_1_8757 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_2_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [2]),
    .I1(\lm32_cpu/instruction_unit/pc_f [2]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_2_dpot_8727 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_3_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [3]),
    .I1(\lm32_cpu/instruction_unit/pc_f [3]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_3_dpot_8728 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_4_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [4]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_4_dpot_8729 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_5_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [5]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_5_dpot_8730 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_6_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [6]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_6_dpot_8731 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_7_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [7]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_7_dpot_8732 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_8_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [8]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_8_dpot_8733 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_9_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [9]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_9_dpot_8734 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_10_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [10]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_10_dpot_8735 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_11_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [11]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_11_dpot_8736 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_12_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I1(\lm32_cpu/instruction_unit/pc_f [12]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_12_dpot_8737 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_13_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I1(\lm32_cpu/instruction_unit/pc_f [13]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_13_dpot_8738 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_14_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I1(\lm32_cpu/instruction_unit/pc_f [14]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_14_dpot_8739 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_15_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I1(\lm32_cpu/instruction_unit/pc_f [15]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_15_dpot_8740 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_16_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I1(\lm32_cpu/instruction_unit/pc_f [16]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_16_dpot_8741 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_17_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I1(\lm32_cpu/instruction_unit/pc_f [17]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_17_dpot_8742 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_18_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I1(\lm32_cpu/instruction_unit/pc_f [18]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_18_dpot_8743 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_19_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I1(\lm32_cpu/instruction_unit/pc_f [19]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_19_dpot_8744 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_20_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I1(\lm32_cpu/instruction_unit/pc_f [20]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_20_dpot_8745 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_21_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I1(\lm32_cpu/instruction_unit/pc_f [21]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_21_dpot_8746 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_22_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I1(\lm32_cpu/instruction_unit/pc_f [22]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_22_dpot_8747 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_23_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I1(\lm32_cpu/instruction_unit/pc_f [23]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_23_dpot_8748 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_24_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I1(\lm32_cpu/instruction_unit/pc_f [24]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_24_dpot_8749 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_25_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I1(\lm32_cpu/instruction_unit/pc_f [25]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_25_dpot_8750 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_26_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I1(\lm32_cpu/instruction_unit/pc_f [26]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_26_dpot_8751 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_27_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I1(\lm32_cpu/instruction_unit/pc_f [27]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_27_dpot_8752 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_28_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I1(\lm32_cpu/instruction_unit/pc_f [28]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_28_dpot_8753 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_29_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I1(\lm32_cpu/instruction_unit/pc_f [29]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_29_dpot_8754 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_30_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I1(\lm32_cpu/instruction_unit/pc_f [30]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_30_dpot_8755 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_31_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I1(\lm32_cpu/instruction_unit/pc_f [31]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6441 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5297 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_31_dpot_8756 )
  );
  LUT5 #(
    .INIT ( 32'hFFE0FFC0 ))
  \lm32_cpu/stall_m4_2  (
    .I0(\lm32_cpu/store_x_5562 ),
    .I1(\lm32_cpu/stall_m3_8141 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .I3(\lm32_cpu/stall_m2_8140 ),
    .I4(\lm32_cpu/interrupt_exception ),
    .O(\lm32_cpu/stall_m41 )
  );
  LUT6 #(
    .INIT ( 64'h0000842100000000 ))
  \lm32_cpu/raw_x_1_1  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I4(N112),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_11 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1_8760 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1_8761 )
  );
  FDRE   \lm32_cpu/exception_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x_stall_x_AND_1797_o ),
    .R(sys_rst_basesoc_lm32_reset_OR_508_o),
    .Q(\lm32_cpu/exception_m_1_8762 )
  );
  LUT6 #(
    .INIT ( 64'h3333B33333333333 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1_1 (
    .I0(basesoc_sdram_bankmachine1_row_opened_1658),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1278),
    .I2(_n4210),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4(basesoc_sdram_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1_8763)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1_1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1321),
    .I1(basesoc_sdram_bankmachine2_row_hit),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_row_opened_1660),
    .I4(_n4129),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1_8764)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1364),
    .I1(basesoc_sdram_bankmachine3_row_opened_1662),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(_n4138),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_8765)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[0]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_0_1_8766)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[1]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_1_8767)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_1_8768)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_3_1_8769)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[4]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_4_1_8770)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[5]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_1_8771)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[0]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_0_2_8772)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[1]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_2_8773)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_2_8774)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_3_2_8775)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[4]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_4_2_8776)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[5]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_2_8777)
  );
  LUT6 #(
    .INIT ( 64'h8FCCAFCF8080AA8F ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In4_G  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_7888 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_986),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4640 ),
    .O(N4741)
  );
  MUXF7   \lm32_cpu/Mmux_condition_met_x13  (
    .I0(N4751),
    .I1(N4761),
    .S(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/condition_met_x )
  );
  LUT6 #(
    .INIT ( 64'h7B0B7B7B0B0B0B7B ))
  \lm32_cpu/Mmux_condition_met_x13_F  (
    .I0(\lm32_cpu/cmp_zero ),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [2]),
    .I3(\lm32_cpu/adder_op_x_n_5561 ),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [32]),
    .I5(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [31]),
    .O(N4751)
  );
  LUT6 #(
    .INIT ( 64'h2A2A7B2A7B2A7B7B ))
  \lm32_cpu/Mmux_condition_met_x13_G  (
    .I0(\lm32_cpu/condition_x [2]),
    .I1(\lm32_cpu/cmp_zero ),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/operand_1_x [31]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/adder_result_x[31] ),
    .O(N4761)
  );
  MUXF7   \lm32_cpu/interrupt_unit/ie_rstpot  (
    .I0(N4771),
    .I1(N4781),
    .S(\lm32_cpu/eret_k_q_x ),
    .O(\lm32_cpu/interrupt_unit/ie_rstpot_8548 )
  );
  LUT5 #(
    .INIT ( 32'h44544404 ))
  \lm32_cpu/interrupt_unit/ie_rstpot_F  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/interrupt_unit/ie_6018 ),
    .I2(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/operand_1_x [0]),
    .O(N4771)
  );
  LUT6 #(
    .INIT ( 64'h5151555140400040 ))
  \lm32_cpu/interrupt_unit/ie_rstpot_G  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/stall_x ),
    .I2(\lm32_cpu/interrupt_unit/ie_6018 ),
    .I3(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/eie_6019 ),
    .O(N4781)
  );
  MUXF7   array_muxed8_INV_279_o_SW0 (
    .I0(N4791),
    .I1(N4801),
    .S(multiplexer_state_FSM_FFd3_2765),
    .O(N961)
  );
  LUT5 #(
    .INIT ( 32'h5D7FFFFF ))
  array_muxed8_INV_279_o_SW0_F (
    .I0(rhs_array_muxed6),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o1_7758),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o2_7759),
    .I4(basesoc_sdram_choose_cmd_cmd_ready),
    .O(N4791)
  );
  LUT5 #(
    .INIT ( 32'h5D7FFFFF ))
  array_muxed8_INV_279_o_SW0_G (
    .I0(rhs_array_muxed0),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_985),
    .I2(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o1_7756),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o2_7757),
    .I4(basesoc_sdram_choose_cmd_cmd_ready),
    .O(N4801)
  );
  MUXF7   \lm32_cpu/Mmux_x_result813  (
    .I0(N4811),
    .I1(N4821),
    .S(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/Mmux_x_result812 )
  );
  LUT6 #(
    .INIT ( 64'hAAFDAAF8AA0DAA08 ))
  \lm32_cpu/Mmux_x_result813_F  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I4(\lm32_cpu/condition_x [0]),
    .I5(\lm32_cpu/mc_arithmetic/result_x [4]),
    .O(N4811)
  );
  LUT6 #(
    .INIT ( 64'hAAFDAAF8AA0DAA08 ))
  \lm32_cpu/Mmux_x_result813_G  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/direction_x_5560 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5580 ),
    .I3(\lm32_cpu/x_result_sel_sext_x_5579 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/mc_arithmetic/result_x [4]),
    .O(N4821)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT13  (
    .I0(N4831),
    .I1(N4841),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT13_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full[0]),
    .I3(basesoc_timer0_load_storage_full_24_1783),
    .I4(basesoc_timer0_load_storage_full_8_1799),
    .O(N4831)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT13_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_reload_storage_full_16_1823),
    .I3(basesoc_timer0_reload_storage_full[0]),
    .I4(basesoc_timer0_reload_storage_full_8_1831),
    .I5(basesoc_timer0_reload_storage_full_24_1815),
    .O(N4841)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT85  (
    .I0(N4851),
    .I1(N4861),
    .S(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT84 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT85_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_reload_storage_full_23_1816),
    .I3(basesoc_timer0_load_storage_full_31_1776),
    .I4(basesoc_timer0_reload_storage_full_31_1808),
    .O(N4851)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT85_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full[7]),
    .I3(basesoc_timer0_reload_storage_full[7]),
    .I4(basesoc_timer0_reload_storage_full_15_1824),
    .I5(basesoc_timer0_load_storage_full_15_1792),
    .O(N4861)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT83  (
    .I0(N4871),
    .I1(N4881),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT82 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT83_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_23_1553),
    .I3(basesoc_ctrl_storage_full_15_1558),
    .I4(basesoc_ctrl_storage_full_31_1547),
    .O(N4871)
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT83_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_bus_errors[15]),
    .I3(basesoc_ctrl_storage_full_7_1562),
    .I4(basesoc_ctrl_bus_errors[31]),
    .O(N4881)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT13  (
    .I0(N4891),
    .I1(N490),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT13_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_16_1557),
    .I3(basesoc_ctrl_storage_full_8_1561),
    .I4(basesoc_ctrl_storage_full_24_1552),
    .O(N4891)
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT13_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_bus_errors[8]),
    .I3(basesoc_ctrl_storage_full_0_1565),
    .I4(basesoc_ctrl_bus_errors[24]),
    .O(N490)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT19  (
    .I0(N491),
    .I1(N492),
    .S(\basesoc_interface_adr[4] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT19_F  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT14_7600 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT16_7602 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT15_7601 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT13_7599 ),
    .O(N491)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT19_G  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT121 ),
    .I1(basesoc_timer0_eventmanager_storage_full_1602),
    .I2(basesoc_csrbankarray_csrbank5_sel),
    .I3(\basesoc_interface_adr[3] ),
    .O(N492)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT1  (
    .I0(N493),
    .I1(N494),
    .S(\basesoc_interface_adr[0] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT1_F  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_csrbankarray_csrbank1_sel<13>1_4457 ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_8_1637),
    .I5(basesoc_uart_phy_storage_full_24_1847),
    .O(N493)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1332_OUT1_G  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_csrbankarray_csrbank1_sel<13>1_4457 ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full[0]),
    .I5(basesoc_uart_phy_storage_full_16_1634),
    .O(N494)
  );
  MUXF7   \lm32_cpu/load_store_unit/mux32125  (
    .I0(N495),
    .I1(N496),
    .S(\lm32_cpu/load_store_unit/d_cyc_o_458 ),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/load_store_unit/mux32125_F  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I1(\lm32_cpu/operand_m [3]),
    .O(N495)
  );
  LUT5 #(
    .INIT ( 32'hEAAAAAAA ))
  \lm32_cpu/load_store_unit/mux32125_G  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_1673),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I4(\lm32_cpu/load_store_unit/dcache/refilling_5906 ),
    .O(N496)
  );
  MUXF7   \lm32_cpu/Mmux_x_result365  (
    .I0(N497),
    .I1(N498),
    .S(\lm32_cpu/csr_x [2]),
    .O(\lm32_cpu/Mmux_x_result364 )
  );
  LUT6 #(
    .INIT ( 64'hFBEA514051405140 ))
  \lm32_cpu/Mmux_x_result365_F  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/interrupt_unit/im [1]),
    .I3(\lm32_cpu/interrupt_unit/eie_6019 ),
    .I4(basesoc_timer0_zero_pending_1648),
    .I5(basesoc_timer0_eventmanager_storage_full_1602),
    .O(N497)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_x_result365_G  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/cc [1]),
    .O(N498)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT75  (
    .I0(N499),
    .I1(N500),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT74 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT75_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full[6]),
    .I3(basesoc_timer0_load_storage_full_30_1777),
    .I4(basesoc_timer0_load_storage_full_14_1793),
    .O(N499)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1327_OUT75_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_reload_storage_full_22_1817),
    .I3(basesoc_timer0_reload_storage_full[6]),
    .I4(basesoc_timer0_reload_storage_full_14_1825),
    .I5(basesoc_timer0_reload_storage_full_30_1809),
    .O(N500)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT73  (
    .I0(N501),
    .I1(N502),
    .S(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT72 )
  );
  LUT4 #(
    .INIT ( 16'hF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT73_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_storage_full_22_1554),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_storage_full_6_1627),
    .O(N501)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1313_OUT73_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_14_1623),
    .I3(basesoc_ctrl_bus_errors[14]),
    .I4(basesoc_ctrl_bus_errors[30]),
    .I5(basesoc_ctrl_storage_full_30_1548),
    .O(N502)
  );
  MUXF7   \multiplexer_state_FSM_FFd2-In6  (
    .I0(N503),
    .I1(N504),
    .S(multiplexer_state_FSM_FFd2_2766),
    .O(\multiplexer_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAA8088 ))
  \multiplexer_state_FSM_FFd2-In6_F  (
    .I0(multiplexer_state_FSM_FFd3_2765),
    .I1(basesoc_sdram_read_available_4632),
    .I2(basesoc_sdram_max_time1),
    .I3(basesoc_sdram_write_available_4631),
    .I4(multiplexer_state_FSM_FFd1_2767),
    .I5(\multiplexer_state_FSM_FFd2-In2_7799 ),
    .O(N503)
  );
  LUT6 #(
    .INIT ( 64'h5F5F5F5F51555B5F ))
  \multiplexer_state_FSM_FFd2-In6_G  (
    .I0(multiplexer_state_FSM_FFd3_2765),
    .I1(basesoc_sdram_generator_done_848),
    .I2(multiplexer_state_FSM_FFd1_2767),
    .I3(refresher_state_FSM_FFd1_970),
    .I4(basesoc_sdram_twtrcon_ready_1672),
    .I5(\multiplexer_state_FSM_FFd2-In2_7799 ),
    .O(N504)
  );
  MUXF7   \lm32_cpu/shifter/Sh143  (
    .I0(N505),
    .I1(N506),
    .S(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/shifter/Sh143_7043 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh143_F  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh751 ),
    .I2(\lm32_cpu/shifter/Sh791 ),
    .O(N505)
  );
  LUT6 #(
    .INIT ( 64'h202020FF20202000 ))
  \lm32_cpu/shifter/Sh143_G  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/direction_x_5560 ),
    .I2(\lm32_cpu/condition_x [2]),
    .I3(\lm32_cpu/operand_1_x [2]),
    .I4(\lm32_cpu/operand_1_x [3]),
    .I5(\lm32_cpu/shifter/Sh31 ),
    .O(N506)
  );
  MUXF7   \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3  (
    .I0(N507),
    .I1(N508),
    .S(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7426 ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3_F  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7427 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 ),
    .I2(\lm32_cpu/stall_a ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I4(\lm32_cpu/kill_d ),
    .I5(\lm32_cpu/modulus_q_d_5080 ),
    .O(N507)
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3_G  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5908 ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_475_o ),
    .I3(\lm32_cpu/stall_m ),
    .O(N508)
  );
  INV   \Madd_n3901_lut<0>_INV_0  (
    .I(\n3901<0>_FRB_2735 ),
    .O(Madd_n3901_lut[0])
  );
  INV   \Mcount_crg_por_lut<1>_INV_0  (
    .I(crg_por[1]),
    .O(Mcount_crg_por_lut[1])
  );
  INV   \Mcount_crg_por_lut<2>_INV_0  (
    .I(crg_por[2]),
    .O(Mcount_crg_por_lut[2])
  );
  INV   \Mcount_crg_por_lut<3>_INV_0  (
    .I(crg_por[3]),
    .O(Mcount_crg_por_lut[3])
  );
  INV   \Mcount_crg_por_lut<4>_INV_0  (
    .I(crg_por[4]),
    .O(Mcount_crg_por_lut[4])
  );
  INV   \Mcount_crg_por_lut<5>_INV_0  (
    .I(crg_por[5]),
    .O(Mcount_crg_por_lut[5])
  );
  INV   \Mcount_crg_por_lut<6>_INV_0  (
    .I(crg_por[6]),
    .O(Mcount_crg_por_lut[6])
  );
  INV   \Mcount_crg_por_lut<7>_INV_0  (
    .I(crg_por[7]),
    .O(Mcount_crg_por_lut[7])
  );
  INV   \Mcount_crg_por_lut<8>_INV_0  (
    .I(crg_por[8]),
    .O(Mcount_crg_por_lut[8])
  );
  INV   \Mcount_crg_por_lut<9>_INV_0  (
    .I(crg_por[9]),
    .O(Mcount_crg_por_lut[9])
  );
  INV   \Mcount_crg_por_lut<10>_INV_0  (
    .I(crg_por[10]),
    .O(Mcount_crg_por_lut[10])
  );
  INV   \Mcount_basesoc_ctrl_bus_errors_lut<0>_INV_0  (
    .I(basesoc_ctrl_bus_errors[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_lut[0])
  );
  INV   \lm32_cpu/Mcount_cc_lut<0>_INV_0  (
    .I(\lm32_cpu/Result<0>_FRB_4938 ),
    .O(\lm32_cpu/Mcount_cc_lut [0])
  );
  INV   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0>_INV_0  (
    .I(\lm32_cpu/instruction_unit/pc_f [2]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> )
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<7>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [7])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<6>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<5>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<4>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<3>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<2>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<1>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<7>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [7])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<6>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<5>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<4>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<3>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<2>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<1>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1])
  );
  INV   xilinxasyncresetsynchronizerimpl01_INV_0 (
    .I(user_btn5_IBUF_2),
    .O(xilinxasyncresetsynchronizerimpl0)
  );
  INV   \switches<0>1_INV_0  (
    .I(user_sw0_IBUF_3),
    .O(switches[0])
  );
  INV   \switches<1>1_INV_0  (
    .I(user_sw1_IBUF_4),
    .O(switches[1])
  );
  INV   \switches<2>1_INV_0  (
    .I(user_sw2_IBUF_5),
    .O(switches[2])
  );
  INV   \switches<3>1_INV_0  (
    .I(user_sw3_IBUF_6),
    .O(switches[3])
  );
  INV   \switches<4>1_INV_0  (
    .I(user_sw4_IBUF_7),
    .O(switches[4])
  );
  INV   \switches<5>1_INV_0  (
    .I(user_sw5_IBUF_8),
    .O(switches[5])
  );
  INV   \switches<6>1_INV_0  (
    .I(user_sw6_IBUF_9),
    .O(switches[6])
  );
  INV   \switches<7>1_INV_0  (
    .I(user_sw7_IBUF_10),
    .O(switches[7])
  );
  INV   ddrphy_sdram_half_clk_n1_INV_0 (
    .I(sdram_half_clk),
    .O(ddrphy_sdram_half_clk_n)
  );
  INV   crg_clk_sdram_half_shifted_INV_367_o1_INV_0 (
    .I(crg_clk_sdram_half_shifted),
    .O(crg_clk_sdram_half_shifted_INV_367_o)
  );
  INV   basesoc_uart_rx_trigger1_INV_0 (
    .I(basesoc_uart_rx_fifo_readable_1647),
    .O(basesoc_uart_rx_trigger)
  );
  INV   ddrphy_dqs_t_d11_INV_0 (
    .I(ddrphy_r_dfi_wrdata_en[1]),
    .O(ddrphy_dqs_t_d1)
  );
  INV   user_btn1_inv1_INV_0 (
    .I(user_btn1_IBUF_12),
    .O(user_btn1_inv)
  );
  INV   user_btn0_inv1_INV_0 (
    .I(user_btn0_IBUF_11),
    .O(user_btn0_inv)
  );
  INV   user_btn4_inv1_INV_0 (
    .I(user_btn4_IBUF_15),
    .O(user_btn4_inv)
  );
  INV   user_btn2_inv1_INV_0 (
    .I(user_btn2_IBUF_13),
    .O(user_btn2_inv)
  );
  INV   user_btn3_inv1_INV_0 (
    .I(user_btn3_IBUF_14),
    .O(user_btn3_inv)
  );
  INV   \ddrphy_bitslip_cnt[3]_GND_1_o_equal_1146_o_inv1_INV_0  (
    .I(basesoc_sdram_cmd_payload_a[10]),
    .O(\ddrphy_bitslip_cnt[3]_GND_1_o_equal_1146_o_inv )
  );
  INV   \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv1_INV_0  (
    .I(basesoc_sdram_bandwidth_counter_23_1695),
    .O(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv )
  );
  INV   \Mcount_ddrphy_phase_half_xor<0>11_INV_0  (
    .I(ddrphy_phase_half_304),
    .O(Result)
  );
  INV   \Mcount_basesoc_uart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_produce[0]),
    .O(\Result<0>3 )
  );
  INV   \Mcount_basesoc_uart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_produce[0]),
    .O(\Result<0>2 )
  );
  INV   \Mcount_basesoc_uart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_consume[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_basesoc_uart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_consume[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_dna_cnt_xor<0>11_INV_0  (
    .I(dna_cnt[0]),
    .O(\Result<0>8 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>9 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>14 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>19 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>18 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>20 )
  );
  INV   \Mmux_spiflash_counter[8]_GND_1_o_mux_1144_OUT11_INV_0  (
    .I(spiflash_counter[0]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1144_OUT<0> )
  );
  INV   Mcount_basesoc_counter1_INV_0 (
    .I(basesoc_counter[0]),
    .O(Mcount_basesoc_counter)
  );
  INV   \lm32_cpu/instruction_unit/icache/_n01211_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6440 ),
    .O(\lm32_cpu/instruction_unit/icache/_n0121 )
  );
  INV   \lm32_cpu/load_store_unit/dcache/state_state[2]_GND_10_o_equal_49_o1_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6878 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>13 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>16 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>21 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>15 )
  );
  INV   \Mcount_basesoc_uart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_level0[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<0>_INV_0  (
    .I(basesoc_sdram_timer_count[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[0])
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<1>_INV_0  (
    .I(basesoc_sdram_timer_count[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[1])
  );
  INV   \Mcount_basesoc_uart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_level0[0]),
    .O(\Result<0>7 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In41  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_987),
    .I2(N4741),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In )
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl3_3478, write_ctrl2_3477, write_ctrl1_3476, write_ctrl_3475}),
    .DOA({N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, N21, N20, N19, N18, N17, N16, N15, N14, 
N13, N12, N11, N10}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem1_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl7_3482, write_ctrl6_3481, write_ctrl5_3480, write_ctrl4_3479}),
    .DOA({N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, N88, N87, N86, N85, N84, N83, N82, N81, N80, N79
, N78, N77, N76, N75, N74}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem2_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem2_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl11_3486, write_ctrl10_3485, write_ctrl9_3484, write_ctrl8_3483}),
    .DOA({N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, N154, N153, N152, N151, N150, N149, N148, N147, 
N146, N145, N144, N143, N142, N141, N140, N139, N138}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem3_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem3_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl15_3490, write_ctrl14_3489, write_ctrl13_3488, write_ctrl12_3487}),
    .DOA({N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, N218, N217, N216, N215, N214, N213, N212, N211, 
N210, N209, N208, N207, N206, N205, N204, N203, N202}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem4_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem4_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl27_3502, write_ctrl26_3501, write_ctrl25_3500, write_ctrl24_3499}),
    .DOA({N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, N410, N409, N408, N407, N406, N405, N404, N403, 
N402, N401, N400, N399, N398, N397, N396, N395, N394}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem7_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem7_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl19_3494, write_ctrl18_3493, write_ctrl17_3492, write_ctrl16_3491}),
    .DOA({N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, N282, N281, N280, N279, N278, N277, N276, N275, 
N274, N273, N272, N271, N270, N269, N268, N267, N266}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem5_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem5_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl23_3498, write_ctrl22_3497, write_ctrl21_3496, write_ctrl20_3495}),
    .DOA({N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, N346, N345, N344, N343, N342, N341, N340, N339, 
N338, N337, N336, N335, N334, N333, N332, N331, N330}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem6_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem6_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl31_3506, write_ctrl30_3505, write_ctrl29_3504, write_ctrl28_3503}),
    .DOA({N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, N474, N473, N472, N471, N470, N469, N468, N467, 
N466, N465, N464, N463, N462, N461, N460, N459, N458}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem8_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem8_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED , rhs_array_muxed32[28], rhs_array_muxed32[27]}),
    .WEA({basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED , _n4071[15], _n4071[14], _n4071[13], _n4071[12], _n4071[11], _n4071[10], _n4071[9], _n4071[8], _n4071[7], 
_n4071[6], _n4071[5], _n4071[4], _n4071[3], _n4071[2], _n4071[1], _n4071[0]}),
    .ADDRA({rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], 
rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_tag_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED , _n4071[17], _n4071[16]}),
    .DIPB({\NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED , rhs_array_muxed32[26], rhs_array_muxed32[25], rhs_array_muxed32[24], rhs_array_muxed32[23], 
rhs_array_muxed32[22], rhs_array_muxed32[21], rhs_array_muxed32[20], rhs_array_muxed32[19], rhs_array_muxed32[18], rhs_array_muxed32[17], 
rhs_array_muxed32[16], rhs_array_muxed32[15], rhs_array_muxed32[14], rhs_array_muxed32[13], rhs_array_muxed32[12], rhs_array_muxed32[11]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl35_3779, write_ctrl34_3778, write_ctrl33_3777, write_ctrl32_3776}),
    .DOA({N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, N538, N537, N536, 
N535, N534, N533, N532, N531, N530, N529, N528, N527}),
    .ADDRA({rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], 
rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl43_3787, write_ctrl42_3786, write_ctrl41_3785, write_ctrl40_3784}),
    .DOA({N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, N602, N601, N600, 
N599, N598, N597, N596, N595, N594, N593, N592, N591}),
    .ADDRA({rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], 
rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl39_3783, write_ctrl38_3782, write_ctrl37_3781, write_ctrl36_3780}),
    .DOA({N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, N666, N665, N664, 
N663, N662, N661, N660, N659, N658, N657, N656, N655}),
    .ADDRA({rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], 
rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl47_3791, write_ctrl46_3790, write_ctrl45_3789, write_ctrl44_3788}),
    .DOA({N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, N730, N729, N728, 
N727, N726, N725, N724, N723, N722, N721, N720, N719}),
    .ADDRA({rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], 
rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 4 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RAM_MODE ( "TDP" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  Mram_tag_mem2 (
    .RSTBRST(NLW_Mram_tag_mem2_RSTBRST_UNCONNECTED),
    .ENBRDEN(NLW_Mram_tag_mem2_ENBRDEN_UNCONNECTED),
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(NLW_Mram_tag_mem2_CLKBRDCLK_UNCONNECTED),
    .REGCEBREGCE(NLW_Mram_tag_mem2_REGCEBREGCE_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOADO({\NLW_Mram_tag_mem2_DOADO<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<4>_UNCONNECTED , _n4071[21], _n4071[20], 
_n4071[19], _n4071[18]}),
    .DOPADOP({\NLW_Mram_tag_mem2_DOPADOP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_Mram_tag_mem2_DOPBDOP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\NLW_Mram_tag_mem2_WEBWEU<1>_UNCONNECTED , \NLW_Mram_tag_mem2_WEBWEU<0>_UNCONNECTED }),
    .ADDRAWRADDR({Mcount_ddrphy_bitslip_cnt_lut[1], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
\NLW_Mram_tag_mem2_ADDRAWRADDR<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_Mram_tag_mem2_DIPBDIP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_Mram_tag_mem2_DIBDI<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<4>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<0>_UNCONNECTED }),
    .DIADI({\NLW_Mram_tag_mem2_DIADI<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<4>_UNCONNECTED , 
basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o1, Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
rhs_array_muxed32[29]}),
    .ADDRBRDADDR({\NLW_Mram_tag_mem2_ADDRBRDADDR<12>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<10>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<9>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<8>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<7>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<6>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<5>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<4>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<3>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_Mram_tag_mem2_DOBDO<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<4>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<0>_UNCONNECTED }),
    .DIPADIP({\NLW_Mram_tag_mem2_DIPADIP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2  (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(basesoc_sdram_tccdcon_ready),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({\lm32_cpu/instruction_unit/icache_refill_ready_6285 , \lm32_cpu/instruction_unit/icache_refill_ready_6285 , 
\lm32_cpu/instruction_unit/icache_refill_ready_6285 , \lm32_cpu/instruction_unit/icache_refill_ready_6285 }),
    .DOA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/instruction_unit/icache/refill_address [11], \lm32_cpu/instruction_unit/icache/refill_address [10], 
\lm32_cpu/instruction_unit/icache/refill_address [9], \lm32_cpu/instruction_unit/icache/refill_address [8], 
\lm32_cpu/instruction_unit/icache/refill_address [7], \lm32_cpu/instruction_unit/icache/refill_address [6], 
\lm32_cpu/instruction_unit/icache/refill_address [5], \lm32_cpu/instruction_unit/icache/refill_address [4], 
\lm32_cpu/instruction_unit/icache/refill_offset [3], \lm32_cpu/instruction_unit/icache/refill_offset [2], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [31], 
\lm32_cpu/instruction_unit/icache/way_data<0> [30], \lm32_cpu/instruction_unit/icache/way_data<0> [29], 
\lm32_cpu/instruction_unit/icache/way_data<0> [28], \lm32_cpu/instruction_unit/icache/way_data<0> [27], 
\lm32_cpu/instruction_unit/icache/way_data<0> [26], \lm32_cpu/instruction_unit/icache/way_data<0> [25], 
\lm32_cpu/instruction_unit/icache/way_data<0> [24], \lm32_cpu/instruction_unit/icache/way_data<0> [23], 
\lm32_cpu/instruction_unit/icache/way_data<0> [22], \lm32_cpu/instruction_unit/icache/way_data<0> [21], 
\lm32_cpu/instruction_unit/icache/way_data<0> [20], \lm32_cpu/instruction_unit/icache/way_data<0> [19], 
\lm32_cpu/instruction_unit/icache/way_data<0> [18]}),
    .WEB({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DIA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], \lm32_cpu/instruction_unit/icache_refill_data [31], \lm32_cpu/instruction_unit/icache_refill_data [30], 
\lm32_cpu/instruction_unit/icache_refill_data [29], \lm32_cpu/instruction_unit/icache_refill_data [28], 
\lm32_cpu/instruction_unit/icache_refill_data [27], \lm32_cpu/instruction_unit/icache_refill_data [26], 
\lm32_cpu/instruction_unit/icache_refill_data [25], \lm32_cpu/instruction_unit/icache_refill_data [24], 
\lm32_cpu/instruction_unit/icache_refill_data [23], \lm32_cpu/instruction_unit/icache_refill_data [22], 
\lm32_cpu/instruction_unit/icache_refill_data [21], \lm32_cpu/instruction_unit/icache_refill_data [20], 
\lm32_cpu/instruction_unit/icache_refill_data [19], \lm32_cpu/instruction_unit/icache_refill_data [18]})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1  (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(basesoc_sdram_tccdcon_ready),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED , \lm32_cpu/instruction_unit/icache_refill_data [17], 
\lm32_cpu/instruction_unit/icache_refill_data [16]}),
    .WEA({\lm32_cpu/instruction_unit/icache_refill_ready_6285 , \lm32_cpu/instruction_unit/icache_refill_ready_6285 , 
\lm32_cpu/instruction_unit/icache_refill_ready_6285 , \lm32_cpu/instruction_unit/icache_refill_ready_6285 }),
    .DOA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/instruction_unit/icache/refill_address [11], \lm32_cpu/instruction_unit/icache/refill_address [10], 
\lm32_cpu/instruction_unit/icache/refill_address [9], \lm32_cpu/instruction_unit/icache/refill_address [8], 
\lm32_cpu/instruction_unit/icache/refill_address [7], \lm32_cpu/instruction_unit/icache/refill_address [6], 
\lm32_cpu/instruction_unit/icache/refill_address [5], \lm32_cpu/instruction_unit/icache/refill_address [4], 
\lm32_cpu/instruction_unit/icache/refill_offset [3], \lm32_cpu/instruction_unit/icache/refill_offset [2], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [17], 
\lm32_cpu/instruction_unit/icache/way_data<0> [16]}),
    .DOB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [15], 
\lm32_cpu/instruction_unit/icache/way_data<0> [14], \lm32_cpu/instruction_unit/icache/way_data<0> [13], 
\lm32_cpu/instruction_unit/icache/way_data<0> [12], \lm32_cpu/instruction_unit/icache/way_data<0> [11], 
\lm32_cpu/instruction_unit/icache/way_data<0> [10], \lm32_cpu/instruction_unit/icache/way_data<0> [9], 
\lm32_cpu/instruction_unit/icache/way_data<0> [8], \lm32_cpu/instruction_unit/icache/way_data<0> [7], 
\lm32_cpu/instruction_unit/icache/way_data<0> [6], \lm32_cpu/instruction_unit/icache/way_data<0> [5], 
\lm32_cpu/instruction_unit/icache/way_data<0> [4], \lm32_cpu/instruction_unit/icache/way_data<0> [3], 
\lm32_cpu/instruction_unit/icache/way_data<0> [2], \lm32_cpu/instruction_unit/icache/way_data<0> [1], 
\lm32_cpu/instruction_unit/icache/way_data<0> [0]}),
    .WEB({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DIA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED , \lm32_cpu/instruction_unit/icache_refill_data [15], 
\lm32_cpu/instruction_unit/icache_refill_data [14], \lm32_cpu/instruction_unit/icache_refill_data [13], 
\lm32_cpu/instruction_unit/icache_refill_data [12], \lm32_cpu/instruction_unit/icache_refill_data [11], 
\lm32_cpu/instruction_unit/icache_refill_data [10], \lm32_cpu/instruction_unit/icache_refill_data [9], 
\lm32_cpu/instruction_unit/icache_refill_data [8], \lm32_cpu/instruction_unit/icache_refill_data [7], 
\lm32_cpu/instruction_unit/icache_refill_data [6], \lm32_cpu/instruction_unit/icache_refill_data [5], 
\lm32_cpu/instruction_unit/icache_refill_data [4], \lm32_cpu/instruction_unit/icache_refill_data [3], 
\lm32_cpu/instruction_unit/icache_refill_data [2], \lm32_cpu/instruction_unit/icache_refill_data [1], 
\lm32_cpu/instruction_unit/icache_refill_data [0]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENBRDEN(basesoc_sdram_tccdcon_ready),
    .REGCEA(basesoc_sdram_tccdcon_ready),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tccdcon_ready),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_336_o , \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_336_o }),
    .DOADO({\lm32_cpu/instruction_unit/icache/n0078[20:0]<15> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<14> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<13> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<12> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<11> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<10> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<9> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<8> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<7> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<6> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<5> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<4> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<3> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<2> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<1> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<0> }),
    .DOPADOP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_336_o , \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_336_o }),
    .ADDRAWRADDR({\lm32_cpu/instruction_unit/icache/tmem_write_address [7], \lm32_cpu/instruction_unit/icache/tmem_write_address [6], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [5], \lm32_cpu/instruction_unit/icache/tmem_write_address [4], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [3], \lm32_cpu/instruction_unit/icache/tmem_write_address [2], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [1], \lm32_cpu/instruction_unit/icache/tmem_write_address [0], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/refill_address [31]
, \lm32_cpu/instruction_unit/icache/refill_address [30], \lm32_cpu/instruction_unit/icache/refill_address [29], 
\lm32_cpu/instruction_unit/icache/refill_address [28], \lm32_cpu/instruction_unit/icache/refill_address [27]}),
    .DIADI({\lm32_cpu/instruction_unit/icache/refill_address [26], \lm32_cpu/instruction_unit/icache/refill_address [25], 
\lm32_cpu/instruction_unit/icache/refill_address [24], \lm32_cpu/instruction_unit/icache/refill_address [23], 
\lm32_cpu/instruction_unit/icache/refill_address [22], \lm32_cpu/instruction_unit/icache/refill_address [21], 
\lm32_cpu/instruction_unit/icache/refill_address [20], \lm32_cpu/instruction_unit/icache/refill_address [19], 
\lm32_cpu/instruction_unit/icache/refill_address [18], \lm32_cpu/instruction_unit/icache/refill_address [17], 
\lm32_cpu/instruction_unit/icache/refill_address [16], \lm32_cpu/instruction_unit/icache/refill_address [15], 
\lm32_cpu/instruction_unit/icache/refill_address [14], \lm32_cpu/instruction_unit/icache/refill_address [13], 
\lm32_cpu/instruction_unit/icache/refill_address [12], \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 }),
    .ADDRBRDADDR({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/n0078[20:0]<20> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<19> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<18> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<17> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<16> }),
    .DIPADIP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED })
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENBRDEN(basesoc_sdram_tccdcon_ready),
    .REGCEA(basesoc_sdram_tccdcon_ready),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tccdcon_ready),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({\lm32_cpu/load_store_unit/dcache/way_tmem_we , \lm32_cpu/load_store_unit/dcache/way_tmem_we }),
    .DOADO({\lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> 
}),
    .DOPADOP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\lm32_cpu/load_store_unit/dcache/way_tmem_we , \lm32_cpu/load_store_unit/dcache/way_tmem_we }),
    .ADDRAWRADDR({\lm32_cpu/load_store_unit/dcache/tmem_write_address [7], \lm32_cpu/load_store_unit/dcache/tmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [5], \lm32_cpu/load_store_unit/dcache/tmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [3], \lm32_cpu/load_store_unit/dcache/tmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [1], \lm32_cpu/load_store_unit/dcache/tmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED , \lm32_cpu/load_store_unit/dcache/refill_address [31], 
\lm32_cpu/load_store_unit/dcache/refill_address [30], \lm32_cpu/load_store_unit/dcache/refill_address [29], 
\lm32_cpu/load_store_unit/dcache/refill_address [28], \lm32_cpu/load_store_unit/dcache/refill_address [27]}),
    .DIADI({\lm32_cpu/load_store_unit/dcache/refill_address [26], \lm32_cpu/load_store_unit/dcache/refill_address [25], 
\lm32_cpu/load_store_unit/dcache/refill_address [24], \lm32_cpu/load_store_unit/dcache/refill_address [23], 
\lm32_cpu/load_store_unit/dcache/refill_address [22], \lm32_cpu/load_store_unit/dcache/refill_address [21], 
\lm32_cpu/load_store_unit/dcache/refill_address [20], \lm32_cpu/load_store_unit/dcache/refill_address [19], 
\lm32_cpu/load_store_unit/dcache/refill_address [18], \lm32_cpu/load_store_unit/dcache/refill_address [17], 
\lm32_cpu/load_store_unit/dcache/refill_address [16], \lm32_cpu/load_store_unit/dcache/refill_address [15], 
\lm32_cpu/load_store_unit/dcache/refill_address [14], \lm32_cpu/load_store_unit/dcache/refill_address [13], 
\lm32_cpu/load_store_unit/dcache/refill_address [12], \lm32_cpu/load_store_unit/dcache/tmem_write_data [0]}),
    .ADDRBRDADDR({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> }),
    .DIPADIP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1  (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(basesoc_sdram_tccdcon_ready),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [17], \lm32_cpu/load_store_unit/dcache/dmem_write_data [16]}),
    .WEA({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_643_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_643_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_643_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_643_o }),
    .DOA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/load_store_unit/dcache/dmem_write_address [9], \lm32_cpu/load_store_unit/dcache/dmem_write_address [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [7], \lm32_cpu/load_store_unit/dcache/dmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [5], \lm32_cpu/load_store_unit/dcache/dmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [3], \lm32_cpu/load_store_unit/dcache/dmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [1], \lm32_cpu/load_store_unit/dcache/dmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [17], \lm32_cpu/load_store_unit/dcache_data_m [16]}),
    .DOB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [15], \lm32_cpu/load_store_unit/dcache_data_m [14], \lm32_cpu/load_store_unit/dcache_data_m [13], 
\lm32_cpu/load_store_unit/dcache_data_m [12], \lm32_cpu/load_store_unit/dcache_data_m [11], \lm32_cpu/load_store_unit/dcache_data_m [10], 
\lm32_cpu/load_store_unit/dcache_data_m [9], \lm32_cpu/load_store_unit/dcache_data_m [8], \lm32_cpu/load_store_unit/dcache_data_m [7], 
\lm32_cpu/load_store_unit/dcache_data_m [6], \lm32_cpu/load_store_unit/dcache_data_m [5], \lm32_cpu/load_store_unit/dcache_data_m [4], 
\lm32_cpu/load_store_unit/dcache_data_m [3], \lm32_cpu/load_store_unit/dcache_data_m [2], \lm32_cpu/load_store_unit/dcache_data_m [1], 
\lm32_cpu/load_store_unit/dcache_data_m [0]}),
    .WEB({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DIA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [15], \lm32_cpu/load_store_unit/dcache/dmem_write_data [14], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [13], \lm32_cpu/load_store_unit/dcache/dmem_write_data [12], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [11], \lm32_cpu/load_store_unit/dcache/dmem_write_data [10], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [9], \lm32_cpu/load_store_unit/dcache/dmem_write_data [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [7], \lm32_cpu/load_store_unit/dcache/dmem_write_data [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [5], \lm32_cpu/load_store_unit/dcache/dmem_write_data [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [3], \lm32_cpu/load_store_unit/dcache/dmem_write_data [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [1], \lm32_cpu/load_store_unit/dcache/dmem_write_data [0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2  (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(basesoc_sdram_tccdcon_ready),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_643_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_643_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_643_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_643_o }),
    .DOA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/load_store_unit/dcache/dmem_write_address [9], \lm32_cpu/load_store_unit/dcache/dmem_write_address [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [7], \lm32_cpu/load_store_unit/dcache/dmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [5], \lm32_cpu/load_store_unit/dcache/dmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [3], \lm32_cpu/load_store_unit/dcache/dmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [1], \lm32_cpu/load_store_unit/dcache/dmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [31], \lm32_cpu/load_store_unit/dcache_data_m [30], \lm32_cpu/load_store_unit/dcache_data_m [29], 
\lm32_cpu/load_store_unit/dcache_data_m [28], \lm32_cpu/load_store_unit/dcache_data_m [27], \lm32_cpu/load_store_unit/dcache_data_m [26], 
\lm32_cpu/load_store_unit/dcache_data_m [25], \lm32_cpu/load_store_unit/dcache_data_m [24], \lm32_cpu/load_store_unit/dcache_data_m [23], 
\lm32_cpu/load_store_unit/dcache_data_m [22], \lm32_cpu/load_store_unit/dcache_data_m [21], \lm32_cpu/load_store_unit/dcache_data_m [20], 
\lm32_cpu/load_store_unit/dcache_data_m [19], \lm32_cpu/load_store_unit/dcache_data_m [18]}),
    .WEB({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DIA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], \lm32_cpu/load_store_unit/dcache/dmem_write_data [31], \lm32_cpu/load_store_unit/dcache/dmem_write_data [30], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [29], \lm32_cpu/load_store_unit/dcache/dmem_write_data [28], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [27], \lm32_cpu/load_store_unit/dcache/dmem_write_data [26], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [25], \lm32_cpu/load_store_unit/dcache/dmem_write_data [24], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [23], \lm32_cpu/load_store_unit/dcache/dmem_write_data [22], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [21], \lm32_cpu/load_store_unit/dcache/dmem_write_data [20], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [19], \lm32_cpu/load_store_unit/dcache/dmem_write_data [18]})
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB0 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB0_8813),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB01 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB0_8813),
    .Q(ddrphy_rddata_sr_1_BRB01_8814)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_r_dfi_wrdata_en_1 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sdram_half_clk),
    .D(ddrphy_wrdata_en_d_843),
    .Q(Mshreg_ddrphy_r_dfi_wrdata_en_1_8815),
    .Q15(NLW_Mshreg_ddrphy_r_dfi_wrdata_en_1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  ddrphy_r_dfi_wrdata_en_1 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_r_dfi_wrdata_en_1_8815),
    .Q(ddrphy_r_dfi_wrdata_en[1])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid5 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(new_master_rdata_valid0_864),
    .Q(Mshreg_new_master_rdata_valid5_8816),
    .Q15(NLW_Mshreg_new_master_rdata_valid5_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid51 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid5_8816),
    .Q(new_master_rdata_valid51_8817)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB1 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB1_8818),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB1_8818),
    .Q(ddrphy_rddata_sr_1_BRB11_8819)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB2 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(_n6824),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB2_8820),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB2_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_1_BRB2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB2_8820),
    .Q(ddrphy_rddata_sr_1_BRB2_8675)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB3 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB3_8821),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB3_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_1_BRB3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB3_8821),
    .Q(ddrphy_rddata_sr_1_BRB3_8676)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB5 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(new_master_rdata_valid0_864),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB5_8822),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB5_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_1_BRB5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB5_8822),
    .Q(ddrphy_rddata_sr_1_BRB5_8678)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB6 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(_n6785),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB6_8823),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB6_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB6_8823),
    .Q(ddrphy_rddata_sr_2_BRB6_8679)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB7 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB7_8824),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB7_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB7_8824),
    .Q(ddrphy_rddata_sr_2_BRB7_8680)
  );
  FDRE   sys_rst_shift1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(basesoc_sdram_tccdcon_ready),
    .R(sys_rst),
    .Q(sys_rst_shift1_8825)
  );
  FDRE   sys_rst_shift2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift1_8825),
    .R(sys_rst),
    .Q(sys_rst_shift2_8826)
  );
  FDRE   sys_rst_shift3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift2_8826),
    .R(sys_rst),
    .Q(sys_rst_shift3_8827)
  );
  FDRE   sys_rst_shift4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift3_8827),
    .R(sys_rst),
    .Q(sys_rst_shift4_8828)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  ddrphy_rddata_sr_1_BRB011 (
    .I0(ddrphy_rddata_sr_1_BRB01_8814),
    .I1(sys_rst_shift3_8827),
    .O(ddrphy_rddata_sr_1_BRB011_8829)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(ddrphy_rddata_sr_1_BRB011_8829),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_1_BRB0_8673)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  ddrphy_rddata_sr_1_BRB111 (
    .I0(ddrphy_rddata_sr_1_BRB11_8819),
    .I1(sys_rst_shift3_8827),
    .O(ddrphy_rddata_sr_1_BRB111_8830)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(ddrphy_rddata_sr_1_BRB111_8830),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_1_BRB1_8674)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  new_master_rdata_valid511 (
    .I0(new_master_rdata_valid51_8817),
    .I1(sys_rst_shift4_8828),
    .O(new_master_rdata_valid511_8831)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(new_master_rdata_valid511_8831),
    .R(sys_rst),
    .Q(new_master_rdata_valid5_885)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

