

================================================================
== Vitis HLS Report for 'runWeight2Reg'
================================================================
* Date:           Sat Jan 22 01:13:12 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.947 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1   |       32|       32|         8|          -|          -|     4|    no    |
        | + VITIS_LOOP_20_2  |        4|        4|         1|          -|          -|     4|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 5 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.77>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_016 = alloca i32"   --->   Operation 6 'alloca' 'weight_regfile_3_3_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32"   --->   Operation 7 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%write_flag45_0 = alloca i32"   --->   Operation 8 'alloca' 'write_flag45_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_017 = alloca i32"   --->   Operation 9 'alloca' 'weight_regfile_3_2_017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_018 = alloca i32"   --->   Operation 10 'alloca' 'weight_regfile_0_0_018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%write_flag42_0 = alloca i32"   --->   Operation 11 'alloca' 'write_flag42_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_019 = alloca i32"   --->   Operation 12 'alloca' 'weight_regfile_3_1_019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_flag3_0 = alloca i32"   --->   Operation 13 'alloca' 'write_flag3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%write_flag39_0 = alloca i32"   --->   Operation 14 'alloca' 'write_flag39_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_020 = alloca i32"   --->   Operation 15 'alloca' 'weight_regfile_3_0_020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_021 = alloca i32"   --->   Operation 16 'alloca' 'weight_regfile_0_1_021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%write_flag36_0 = alloca i32"   --->   Operation 17 'alloca' 'write_flag36_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_022 = alloca i32"   --->   Operation 18 'alloca' 'weight_regfile_2_3_022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_flag6_0 = alloca i32"   --->   Operation 19 'alloca' 'write_flag6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%write_flag33_0 = alloca i32"   --->   Operation 20 'alloca' 'write_flag33_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_023 = alloca i32"   --->   Operation 21 'alloca' 'weight_regfile_2_2_023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_024 = alloca i32"   --->   Operation 22 'alloca' 'weight_regfile_0_2_024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%write_flag30_0 = alloca i32"   --->   Operation 23 'alloca' 'write_flag30_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_025 = alloca i32"   --->   Operation 24 'alloca' 'weight_regfile_2_1_025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_flag9_0 = alloca i32"   --->   Operation 25 'alloca' 'write_flag9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_flag27_0 = alloca i32"   --->   Operation 26 'alloca' 'write_flag27_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_026 = alloca i32"   --->   Operation 27 'alloca' 'weight_regfile_2_0_026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_027 = alloca i32"   --->   Operation 28 'alloca' 'weight_regfile_0_3_027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_flag24_0 = alloca i32"   --->   Operation 29 'alloca' 'write_flag24_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_028 = alloca i32"   --->   Operation 30 'alloca' 'weight_regfile_1_3_028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_flag12_0 = alloca i32"   --->   Operation 31 'alloca' 'write_flag12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_flag21_0 = alloca i32"   --->   Operation 32 'alloca' 'write_flag21_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_029 = alloca i32"   --->   Operation 33 'alloca' 'weight_regfile_1_2_029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_030 = alloca i32"   --->   Operation 34 'alloca' 'weight_regfile_1_0_030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_flag18_0 = alloca i32"   --->   Operation 35 'alloca' 'write_flag18_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_031 = alloca i32"   --->   Operation 36 'alloca' 'weight_regfile_1_1_031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_flag15_0 = alloca i32"   --->   Operation 37 'alloca' 'write_flag15_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %co_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %ko_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %empty_19, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.45ns)   --->   "%ko_2_read = read i20 @_ssdm_op_Read.ap_fifo.i20P, i20 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 44 'read' 'ko_2_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (1.45ns)   --->   "%co_1_read = read i18 @_ssdm_op_Read.ap_fifo.i18P, i18 %co_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 45 'read' 'co_1_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (1.45ns)   --->   "%ro_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %ro" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 46 'read' 'ro_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 47 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.45ns)   --->   "%so_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 48 'read' 'so_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %so_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 49 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %ko_2_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.45ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.i20P, i20 %ko_2_out, i20 %ko_2_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 51 'write' 'write_ln262' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 3> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.45ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %ro_out, i32 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 53 'write' 'write_ln262' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.45ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %so_out, i32 %so_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 55 'write' 'write_ln262' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (1.45ns)   --->   "%tmp_1 = read i20 @_ssdm_op_Read.ap_fifo.i20P, i20 %empty_19"   --->   Operation 56 'read' 'tmp_1' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (1.45ns)   --->   "%RS_assign = read i20 @_ssdm_op_Read.ap_fifo.i20P, i20 %empty"   --->   Operation 57 'read' 'RS_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mul2_i_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i18.i2, i18 %co_1_read, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 58 'bitconcatenate' 'mul2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%mul_ln19 = mul i20 %tmp_1, i20 %ko_2_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 59 'mul' 'mul_ln19' <Predicate = true> <Delay = 2.32> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag15_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 60 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 61 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag18_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 61 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 62 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag21_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 62 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 63 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag12_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 63 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 64 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag24_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 64 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 65 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag27_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 65 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 66 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag9_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 66 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 67 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag30_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 67 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 68 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag33_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 68 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 69 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag6_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 69 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 70 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag36_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 70 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 71 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag39_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 71 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 72 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 72 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 73 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag42_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 73 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 74 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag45_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 74 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 75 [1/1] (0.60ns)   --->   "%store_ln19 = store i1, i1 %write_flag_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 75 'store' 'store_ln19' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 76 [1/1] (0.60ns)   --->   "%br_ln19 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 76 'br' 'br_ln19' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ci = phi i3, void %entry, i3 %add_ln19, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 77 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.49ns)   --->   "%icmp_ln19 = icmp_eq  i3 %ci, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 78 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.57ns)   --->   "%add_ln19 = add i3 %ci, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 80 'add' 'add_ln19' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 81 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%empty_37 = trunc i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 82 'trunc' 'empty_37' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%ci_cast_i_i_cast = zext i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 83 'zext' 'ci_cast_i_i_cast' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i20 %mul_ln19, i20 %ci_cast_i_i_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 84 'add' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 85 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%mul52_i_i = add i20 %tmp, i20 %mul2_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 85 'add' 'mul52_i_i' <Predicate = (!icmp_ln19)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 86 [1/1] (2.32ns)   --->   "%mul61_i_i_cast = mul i20 %RS_assign, i20 %mul52_i_i"   --->   Operation 86 'mul' 'mul61_i_i_cast' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.80ns)   --->   "%add93_i_i = add i20 %trunc_ln18, i20 %mul61_i_i_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 87 'add' 'add93_i_i' <Predicate = (!icmp_ln19)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (2.32ns)   --->   "%add11_i_i_cast = mul i20 %RS_assign, i20 %add93_i_i"   --->   Operation 88 'mul' 'add11_i_i_cast' <Predicate = (!icmp_ln19)> <Delay = 2.32> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.80ns)   --->   "%add12_i_i = add i20 %empty_36, i20 %add11_i_i_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 89 'add' 'add12_i_i' <Predicate = (!icmp_ln19)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_016_load = load i8 %weight_regfile_3_3_016" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 90 'load' 'weight_regfile_3_3_016_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_017_load = load i8 %weight_regfile_3_2_017" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 91 'load' 'weight_regfile_3_2_017_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_018_load = load i8 %weight_regfile_0_0_018" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 92 'load' 'weight_regfile_0_0_018_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_019_load = load i8 %weight_regfile_3_1_019" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 93 'load' 'weight_regfile_3_1_019_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_020_load = load i8 %weight_regfile_3_0_020" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 94 'load' 'weight_regfile_3_0_020_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_021_load = load i8 %weight_regfile_0_1_021" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 95 'load' 'weight_regfile_0_1_021_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_022_load = load i8 %weight_regfile_2_3_022" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 96 'load' 'weight_regfile_2_3_022_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_023_load = load i8 %weight_regfile_2_2_023" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 97 'load' 'weight_regfile_2_2_023_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_024_load = load i8 %weight_regfile_0_2_024" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 98 'load' 'weight_regfile_0_2_024_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_025_load = load i8 %weight_regfile_2_1_025" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 99 'load' 'weight_regfile_2_1_025_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_026_load = load i8 %weight_regfile_2_0_026" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 100 'load' 'weight_regfile_2_0_026_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_027_load = load i8 %weight_regfile_0_3_027" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 101 'load' 'weight_regfile_0_3_027_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_028_load = load i8 %weight_regfile_1_3_028" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 102 'load' 'weight_regfile_1_3_028_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_029_load = load i8 %weight_regfile_1_2_029" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 103 'load' 'weight_regfile_1_2_029_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_030_load = load i8 %weight_regfile_1_0_030" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 104 'load' 'weight_regfile_1_0_030_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_031_load = load i8 %weight_regfile_1_1_031" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 105 'load' 'weight_regfile_1_1_031_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128, i8 %weight_regfile_0_0_018_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 106 'insertvalue' 'mrv' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i8 %weight_regfile_0_1_021_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 107 'insertvalue' 'mrv_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i8 %weight_regfile_0_2_024_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 108 'insertvalue' 'mrv_2' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i8 %weight_regfile_0_3_027_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 109 'insertvalue' 'mrv_3' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i8 %weight_regfile_1_0_030_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 110 'insertvalue' 'mrv_4' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i8 %weight_regfile_1_1_031_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 111 'insertvalue' 'mrv_5' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i8 %weight_regfile_1_2_029_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 112 'insertvalue' 'mrv_6' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i8 %weight_regfile_1_3_028_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 113 'insertvalue' 'mrv_7' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i128 %mrv_7, i8 %weight_regfile_2_0_026_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 114 'insertvalue' 'mrv_8' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i128 %mrv_8, i8 %weight_regfile_2_1_025_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 115 'insertvalue' 'mrv_9' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i128 %mrv_9, i8 %weight_regfile_2_2_023_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 116 'insertvalue' 'mrv_s' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i128 %mrv_s, i8 %weight_regfile_2_3_022_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 117 'insertvalue' 'mrv_10' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i128 %mrv_10, i8 %weight_regfile_3_0_020_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 118 'insertvalue' 'mrv_11' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i128 %mrv_11, i8 %weight_regfile_3_1_019_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 119 'insertvalue' 'mrv_12' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i128 %mrv_12, i8 %weight_regfile_3_2_017_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 120 'insertvalue' 'mrv_13' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i128 %mrv_13, i8 %weight_regfile_3_3_016_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 121 'insertvalue' 'mrv_14' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln262 = ret i128 %mrv_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 122 'ret' 'ret_ln262' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%idxprom_i_i = zext i20 %add12_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275]   --->   Operation 123 'zext' 'idxprom_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 124 'getelementptr' 'weight_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (1.15ns)   --->   "%weight_l2_0_load = load i20 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 125 'load' 'weight_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 126 'getelementptr' 'weight_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (1.15ns)   --->   "%weight_l2_1_load = load i20 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 127 'load' 'weight_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 128 'getelementptr' 'weight_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (1.15ns)   --->   "%weight_l2_2_load = load i20 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 129 'load' 'weight_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 130 'getelementptr' 'weight_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (1.15ns)   --->   "%weight_l2_3_load = load i20 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 131 'load' 'weight_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 132 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/2] (1.15ns)   --->   "%weight_l2_0_load = load i20 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 133 'load' 'weight_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_4 : Operation 134 [1/2] (1.15ns)   --->   "%weight_l2_1_load = load i20 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 134 'load' 'weight_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_4 : Operation 135 [1/2] (1.15ns)   --->   "%weight_l2_2_load = load i20 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 135 'load' 'weight_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_4 : Operation 136 [1/2] (1.15ns)   --->   "%weight_l2_3_load = load i20 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 136 'load' 'weight_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 589824> <RAM>
ST_4 : Operation 137 [1/1] (0.60ns)   --->   "%br_ln20 = br void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 137 'br' 'br_ln20' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 1.46>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%ki = phi i3, void %.split.i.i, i3 %add_ln20, void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 138 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.49ns)   --->   "%icmp_ln20 = icmp_eq  i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 139 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 140 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.57ns)   --->   "%add_ln20 = add i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 141 'add' 'add_ln20' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %bb.split.i.i, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 142 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 143 'specloopname' 'specloopname_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 144 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.39ns)   --->   "%weight_regfile_1_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i2 %trunc_ln24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 145 'mux' 'weight_regfile_1_1' <Predicate = (!icmp_ln20)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.65ns)   --->   "%switch_ln24 = switch i2 %trunc_ln24, void %branch3.i.i, i2, void %branch0.i.i, i2, void %branch1.i.i, i2, void %branch2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 146 'switch' 'switch_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.65>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_022_load_1 = load i8 %weight_regfile_2_3_022"   --->   Operation 147 'load' 'weight_regfile_2_3_022_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%write_flag33_0_load = load i1 %write_flag33_0, void %store_ln19"   --->   Operation 148 'load' 'write_flag33_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_023_load_1 = load i8 %weight_regfile_2_2_023"   --->   Operation 149 'load' 'weight_regfile_2_2_023_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%write_flag30_0_load = load i1 %write_flag30_0, void %store_ln19"   --->   Operation 150 'load' 'write_flag30_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_025_load_1 = load i8 %weight_regfile_2_1_025"   --->   Operation 151 'load' 'weight_regfile_2_1_025_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%write_flag27_0_load = load i1 %write_flag27_0, void %store_ln19"   --->   Operation 152 'load' 'write_flag27_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_026_load_1 = load i8 %weight_regfile_2_0_026"   --->   Operation 153 'load' 'weight_regfile_2_0_026_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%write_flag24_0_load = load i1 %write_flag24_0, void %store_ln19"   --->   Operation 154 'load' 'write_flag24_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.39ns)   --->   "%weight_regfile_2_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_3_022_load_1, i8 %weight_regfile_2_3_022_load_1, i8 %weight_regfile_2_3_022_load_1, i8 %weight_regfile_1_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 155 'mux' 'weight_regfile_2_3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.39ns)   --->   "%write_flag33_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag33_0_load, i1 %write_flag33_0_load, i1 %write_flag33_0_load, i1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 156 'mux' 'write_flag33_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.39ns)   --->   "%weight_regfile_2_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_2_023_load_1, i8 %weight_regfile_2_2_023_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_2_2_023_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 157 'mux' 'weight_regfile_2_2_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.39ns)   --->   "%write_flag30_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag30_0_load, i1 %write_flag30_0_load, i1, i1 %write_flag30_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 158 'mux' 'write_flag30_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.39ns)   --->   "%weight_regfile_2_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_1_025_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_2_1_025_load_1, i8 %weight_regfile_2_1_025_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 159 'mux' 'weight_regfile_2_1_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.39ns)   --->   "%write_flag27_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag27_0_load, i1, i1 %write_flag27_0_load, i1 %write_flag27_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 160 'mux' 'write_flag27_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.39ns)   --->   "%weight_regfile_2_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_2_0_026_load_1, i8 %weight_regfile_2_0_026_load_1, i8 %weight_regfile_2_0_026_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 161 'mux' 'weight_regfile_2_0_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.39ns)   --->   "%write_flag24_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag24_0_load, i1 %write_flag24_0_load, i1 %write_flag24_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 162 'mux' 'write_flag24_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag24_3, i1 %write_flag24_0, i1 %write_flag24_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 163 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.60>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_2_0_3, i8 %weight_regfile_2_0_026, i8 %weight_regfile_2_0_026_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 164 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag27_3, i1 %write_flag27_0, i1 %write_flag27_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 165 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.60>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_2_1_3, i8 %weight_regfile_2_1_025, i8 %weight_regfile_2_1_025_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 166 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag30_3, i1 %write_flag30_0, i1 %write_flag30_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 167 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.60>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_2_2_3, i8 %weight_regfile_2_2_023, i8 %weight_regfile_2_2_023_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 168 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag33_3, i1 %write_flag33_0, i1 %write_flag33_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 169 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.60>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_2_3_3, i8 %weight_regfile_2_3_022, i8 %weight_regfile_2_3_022_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 170 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 171 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 2)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_028_load_1 = load i8 %weight_regfile_1_3_028"   --->   Operation 172 'load' 'weight_regfile_1_3_028_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%write_flag12_0_load = load i1 %write_flag12_0, void %store_ln19"   --->   Operation 173 'load' 'write_flag12_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%write_flag21_0_load = load i1 %write_flag21_0, void %store_ln19"   --->   Operation 174 'load' 'write_flag21_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_029_load_1 = load i8 %weight_regfile_1_2_029"   --->   Operation 175 'load' 'weight_regfile_1_2_029_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_030_load_1 = load i8 %weight_regfile_1_0_030"   --->   Operation 176 'load' 'weight_regfile_1_0_030_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%write_flag18_0_load = load i1 %write_flag18_0, void %store_ln19"   --->   Operation 177 'load' 'write_flag18_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_031_load_1 = load i8 %weight_regfile_1_1_031"   --->   Operation 178 'load' 'weight_regfile_1_1_031_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%write_flag15_0_load = load i1 %write_flag15_0, void %store_ln19"   --->   Operation 179 'load' 'write_flag15_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.39ns)   --->   "%weight_regfile_1_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_3_028_load_1, i8 %weight_regfile_1_3_028_load_1, i8 %weight_regfile_1_3_028_load_1, i8 %weight_regfile_1_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 180 'mux' 'weight_regfile_1_3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.39ns)   --->   "%write_flag12_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag12_0_load, i1 %write_flag12_0_load, i1 %write_flag12_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 181 'mux' 'write_flag12_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.39ns)   --->   "%write_flag21_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag21_0_load, i1 %write_flag21_0_load, i1 %write_flag21_0_load, i1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 182 'mux' 'write_flag21_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.39ns)   --->   "%weight_regfile_1_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_2_029_load_1, i8 %weight_regfile_1_2_029_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2_029_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 183 'mux' 'weight_regfile_1_2_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.39ns)   --->   "%weight_regfile_1_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_1_0_030_load_1, i8 %weight_regfile_1_0_030_load_1, i8 %weight_regfile_1_0_030_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 184 'mux' 'weight_regfile_1_0_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.39ns)   --->   "%write_flag18_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag18_0_load, i1 %write_flag18_0_load, i1, i1 %write_flag18_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 185 'mux' 'write_flag18_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.39ns)   --->   "%weight_regfile_1_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1_031_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_1_1_031_load_1, i8 %weight_regfile_1_1_031_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 186 'mux' 'weight_regfile_1_1_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.39ns)   --->   "%write_flag15_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag15_0_load, i1, i1 %write_flag15_0_load, i1 %write_flag15_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 187 'mux' 'write_flag15_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag15_3, i1 %write_flag15_0, i1 %write_flag15_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 188 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.60>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_1_1_3, i8 %weight_regfile_1_1_031, i8 %weight_regfile_1_1_031_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 189 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag18_3, i1 %write_flag18_0, i1 %write_flag18_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 190 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.60>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_1_0_3, i8 %weight_regfile_1_0_030, i8 %weight_regfile_1_0_030_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 191 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_1_2_3, i8 %weight_regfile_1_2_029, i8 %weight_regfile_1_2_029_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 192 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag21_3, i1 %write_flag21_0, i1 %write_flag21_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 193 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.60>
ST_5 : Operation 194 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag12_3, i1 %write_flag12_0, i1 %write_flag12_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 194 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.60>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_1_3_3, i8 %weight_regfile_1_3_028, i8 %weight_regfile_1_3_028_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 195 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 196 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 1)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0, void %store_ln19"   --->   Operation 197 'load' 'write_flag_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_018_load_1 = load i8 %weight_regfile_0_0_018"   --->   Operation 198 'load' 'weight_regfile_0_0_018_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%write_flag3_0_load = load i1 %write_flag3_0, void %store_ln19"   --->   Operation 199 'load' 'write_flag3_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_021_load_1 = load i8 %weight_regfile_0_1_021"   --->   Operation 200 'load' 'weight_regfile_0_1_021_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%write_flag6_0_load = load i1 %write_flag6_0, void %store_ln19"   --->   Operation 201 'load' 'write_flag6_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_024_load_1 = load i8 %weight_regfile_0_2_024"   --->   Operation 202 'load' 'weight_regfile_0_2_024_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%write_flag9_0_load = load i1 %write_flag9_0, void %store_ln19"   --->   Operation 203 'load' 'write_flag9_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_027_load_1 = load i8 %weight_regfile_0_3_027"   --->   Operation 204 'load' 'weight_regfile_0_3_027_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.39ns)   --->   "%write_flag_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag_0_load, i1 %write_flag_0_load, i1 %write_flag_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 205 'mux' 'write_flag_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.39ns)   --->   "%weight_regfile_0_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_0_0_018_load_1, i8 %weight_regfile_0_0_018_load_1, i8 %weight_regfile_0_0_018_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 206 'mux' 'weight_regfile_0_0_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.39ns)   --->   "%write_flag3_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag3_0_load, i1, i1 %write_flag3_0_load, i1 %write_flag3_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 207 'mux' 'write_flag3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.39ns)   --->   "%weight_regfile_0_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_1_021_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_0_1_021_load_1, i8 %weight_regfile_0_1_021_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 208 'mux' 'weight_regfile_0_1_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.39ns)   --->   "%write_flag6_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag6_0_load, i1 %write_flag6_0_load, i1, i1 %write_flag6_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 209 'mux' 'write_flag6_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.39ns)   --->   "%weight_regfile_0_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_2_024_load_1, i8 %weight_regfile_0_2_024_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_0_2_024_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 210 'mux' 'weight_regfile_0_2_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.39ns)   --->   "%write_flag9_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag9_0_load, i1 %write_flag9_0_load, i1 %write_flag9_0_load, i1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 211 'mux' 'write_flag9_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.39ns)   --->   "%weight_regfile_0_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_3_027_load_1, i8 %weight_regfile_0_3_027_load_1, i8 %weight_regfile_0_3_027_load_1, i8 %weight_regfile_1_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 212 'mux' 'weight_regfile_0_3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_0_3_3, i8 %weight_regfile_0_3_027, i8 %weight_regfile_0_3_027_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 213 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag9_3, i1 %write_flag9_0, i1 %write_flag9_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 214 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.60>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_0_2_3, i8 %weight_regfile_0_2_024, i8 %weight_regfile_0_2_024_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 215 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag6_3, i1 %write_flag6_0, i1 %write_flag6_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 216 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.60>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_0_1_3, i8 %weight_regfile_0_1_021, i8 %weight_regfile_0_1_021_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 217 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag3_3, i1 %write_flag3_0, i1 %write_flag3_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 218 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.60>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_0_0_3, i8 %weight_regfile_0_0_018, i8 %weight_regfile_0_0_018_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 219 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag_3, i1 %write_flag_0, i1 %write_flag_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 220 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.60>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 221 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 0)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_016_load_1 = load i8 %weight_regfile_3_3_016"   --->   Operation 222 'load' 'weight_regfile_3_3_016_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%write_flag45_0_load = load i1 %write_flag45_0, void %store_ln19"   --->   Operation 223 'load' 'write_flag45_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_017_load_1 = load i8 %weight_regfile_3_2_017"   --->   Operation 224 'load' 'weight_regfile_3_2_017_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%write_flag42_0_load = load i1 %write_flag42_0, void %store_ln19"   --->   Operation 225 'load' 'write_flag42_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_019_load_1 = load i8 %weight_regfile_3_1_019"   --->   Operation 226 'load' 'weight_regfile_3_1_019_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%write_flag39_0_load = load i1 %write_flag39_0, void %store_ln19"   --->   Operation 227 'load' 'write_flag39_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_020_load_1 = load i8 %weight_regfile_3_0_020"   --->   Operation 228 'load' 'weight_regfile_3_0_020_load_1' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%write_flag36_0_load = load i1 %write_flag36_0, void %store_ln19"   --->   Operation 229 'load' 'write_flag36_0_load' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.39ns)   --->   "%weight_regfile_3_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_3_016_load_1, i8 %weight_regfile_3_3_016_load_1, i8 %weight_regfile_3_3_016_load_1, i8 %weight_regfile_1_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 230 'mux' 'weight_regfile_3_3_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.39ns)   --->   "%write_flag45_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag45_0_load, i1 %write_flag45_0_load, i1 %write_flag45_0_load, i1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 231 'mux' 'write_flag45_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.39ns)   --->   "%weight_regfile_3_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_2_017_load_1, i8 %weight_regfile_3_2_017_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_3_2_017_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 232 'mux' 'weight_regfile_3_2_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.39ns)   --->   "%write_flag42_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag42_0_load, i1 %write_flag42_0_load, i1, i1 %write_flag42_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 233 'mux' 'write_flag42_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.39ns)   --->   "%weight_regfile_3_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_1_019_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_3_1_019_load_1, i8 %weight_regfile_3_1_019_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 234 'mux' 'weight_regfile_3_1_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.39ns)   --->   "%write_flag39_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag39_0_load, i1, i1 %write_flag39_0_load, i1 %write_flag39_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 235 'mux' 'write_flag39_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.39ns)   --->   "%weight_regfile_3_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_3_0_020_load_1, i8 %weight_regfile_3_0_020_load_1, i8 %weight_regfile_3_0_020_load_1, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 236 'mux' 'weight_regfile_3_0_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.39ns)   --->   "%write_flag36_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag36_0_load, i1 %write_flag36_0_load, i1 %write_flag36_0_load, i2 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 237 'mux' 'write_flag36_3' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag36_3, i1 %write_flag36_0, i1 %write_flag36_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 238 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.60>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_3_0_3, i8 %weight_regfile_3_0_020, i8 %weight_regfile_3_0_020_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 239 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag39_3, i1 %write_flag39_0, i1 %write_flag39_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 240 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.60>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_3_1_3, i8 %weight_regfile_3_1_019, i8 %weight_regfile_3_1_019_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 241 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag42_3, i1 %write_flag42_0, i1 %write_flag42_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 242 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.60>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_3_2_3, i8 %weight_regfile_3_2_017, i8 %weight_regfile_3_2_017_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 243 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.60ns)   --->   "%store_ln24 = store i1 %write_flag45_3, i1 %write_flag45_0, i1 %write_flag45_0_load, void %store_ln19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 244 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.60>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %weight_regfile_3_3_3, i8 %weight_regfile_3_3_016, i8 %weight_regfile_3_3_016_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 245 'store' 'store_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln24 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 246 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24 == 3)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i"   --->   Operation 247 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 248 'br' 'br_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.78ns
The critical path consists of the following:
	fifo read on port 'ko_2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275) [52]  (1.46 ns)
	'mul' operation ('mul_ln19', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [67]  (2.32 ns)

 <State 2>: 6.95ns
The critical path consists of the following:
	'phi' operation ('ci', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) with incoming values : ('add_ln19', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [86]  (0 ns)
	'add' operation ('tmp', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [95]  (0 ns)
	'add' operation ('mul52_i_i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [96]  (0.689 ns)
	'mul' operation ('mul61_i_i_cast') [97]  (2.32 ns)
	'add' operation ('add93_i_i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275) [98]  (0.809 ns)
	'mul' operation ('add11_i_i_cast') [99]  (2.32 ns)
	'add' operation ('add12_i_i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275) [100]  (0.809 ns)

 <State 3>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('weight_l2_0_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [102]  (0 ns)
	'load' operation ('weight_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) on array 'weight_l2_0' [103]  (1.16 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) on array 'weight_l2_0' [103]  (1.16 ns)

 <State 5>: 1.47ns
The critical path consists of the following:
	'load' operation ('write_flag24_0_load') on local variable 'write_flag24_0' [130]  (0 ns)
	'mux' operation ('write_flag24_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [138]  (0.393 ns)
	'store' operation ('store_ln24', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:24->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) of variable 'write_flag24_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:275->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262 on local variable 'write_flag24_0' [139]  (0.603 ns)
	blocking operation 0.472 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
