OpenROAD 79a46b62da64bbebc18f06b20c42211046de719a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/core_cells/runs/SUN3/tmp/merged.min.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/core_cells/runs/SUN3/tmp/merged.min.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/core_cells/runs/SUN3/results/routing/core_cells.def
[INFO ODB-0128] Design: core_cells
[INFO ODB-0130]     Created 10 pins.
[INFO ODB-0131]     Created 19710 components and 73487 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 73418 connections.
[INFO ODB-0133]     Created 25 nets and 69 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/core_cells/runs/SUN3/results/routing/core_cells.def
###############################################################################
# Created by write_sdc
# Sun May 22 08:40:26 2022
###############################################################################
current_design core_cells
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {enable}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out2}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out2}]
set_load -pin_load 0.0334 [get_ports {out1[3]}]
set_load -pin_load 0.0334 [get_ports {out1[2]}]
set_load -pin_load 0.0334 [get_ports {out1[1]}]
set_load -pin_load 0.0334 [get_ports {out1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================

======================= Slowest Corner ===================================

Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ reset (in)
     1    0.00                           reset (net)
                  0.03    0.00    2.02 ^ input2/A (sky130_fd_sc_hd__clkbuf_4)
                  0.24    0.34    2.35 ^ input2/X (sky130_fd_sc_hd__clkbuf_4)
    12    0.05                           net2 (net)
                  0.24    0.00    2.36 ^ _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.19    0.52    2.87 v _3_/X (sky130_fd_sc_hd__and3b_1)
     2    0.02                           _1_ (net)
                  0.19    0.00    2.87 v _4_/C (sky130_fd_sc_hd__and3_4)
                  0.13    0.44    3.31 v _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.13    0.01    3.32 v _5_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.21    3.53 v _5_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           _0_ (net)
                  0.08    0.00    3.53 v _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.34    0.25    0.25 ^ clk (in)
     1    0.05                           clk (net)
                  0.34    0.00    0.25 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.37    0.62 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.08    0.00    0.63 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.25    0.87 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.87 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    1.12   clock uncertainty
                          0.00    1.12   clock reconvergence pessimism
                         -0.09    1.03   library hold time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  2.50   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.34    0.23    0.23 ^ clk (in)
     1    0.05                           clk (net)
                  0.34    0.00    0.23 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.34    0.56 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.08    0.00    0.57 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.22    0.79 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.79 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.13    0.65    1.44 v _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           net7 (net)
                  0.13    0.00    1.45 v output7/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.35    1.80 v output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.17    0.00    1.80 v out2 (out)
                                  1.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                  3.55   slack (MET)



======================= Typical Corner ===================================

Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ reset (in)
     1    0.00                           reset (net)
                  0.02    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.19    2.20 ^ input2/X (sky130_fd_sc_hd__clkbuf_4)
    12    0.05                           net2 (net)
                  0.15    0.00    2.20 ^ _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.10    0.24    2.45 v _3_/X (sky130_fd_sc_hd__and3b_1)
     2    0.02                           _1_ (net)
                  0.10    0.00    2.45 v _4_/C (sky130_fd_sc_hd__and3_4)
                  0.07    0.24    2.69 v _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.08    0.01    2.69 v _5_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.11    2.81 v _5_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           _0_ (net)
                  0.04    0.00    2.81 v _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.81   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.16    0.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.50 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.51 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.76   clock uncertainty
                          0.00    0.76   clock reconvergence pessimism
                         -0.05    0.71   library hold time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -2.81   data arrival time
-----------------------------------------------------------------------------
                                  2.10   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.15    0.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.46 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.46 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.07    0.34    0.79 v _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           net7 (net)
                  0.07    0.00    0.80 v output7/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.18    0.98 v output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.09    0.00    0.98 v out2 (out)
                                  0.98   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  2.73   slack (MET)



======================= Fastest Corner ===================================

Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.01    0.01    2.01 ^ reset (in)
     1    0.00                           reset (net)
                  0.01    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.13    2.14 ^ input2/X (sky130_fd_sc_hd__clkbuf_4)
    12    0.05                           net2 (net)
                  0.11    0.00    2.14 ^ _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.07    0.15    2.29 v _3_/X (sky130_fd_sc_hd__and3b_1)
     2    0.02                           _1_ (net)
                  0.07    0.00    2.29 v _4_/C (sky130_fd_sc_hd__and3_4)
                  0.05    0.16    2.45 v _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.06    0.01    2.46 v _5_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.07    2.53 v _5_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           _0_ (net)
                  0.03    0.00    2.53 v _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.16    0.12    0.12 ^ clk (in)
     1    0.05                           clk (net)
                  0.16    0.00    0.12 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.04    0.00    0.25 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.35 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.35 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.60   clock uncertainty
                          0.00    0.60   clock reconvergence pessimism
                         -0.03    0.56   library hold time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                  1.97   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.16    0.11    0.11 ^ clk (in)
     1    0.05                           clk (net)
                  0.16    0.00    0.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.04    0.00    0.23 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.09    0.31 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.32 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.05    0.22    0.53 v _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           net7 (net)
                  0.05    0.00    0.53 v output7/A (sky130_fd_sc_hd__buf_2)
                  0.06    0.12    0.65 v output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.06    0.00    0.65 v out2 (out)
                                  0.65   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  2.40   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================

======================= Slowest Corner ===================================

Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.34    0.25    0.25 ^ clk (in)
     1    0.05                           clk (net)
                  0.34    0.00    0.25 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.37    0.62 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.08    0.00    0.63 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.25    0.87 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.87 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.22    0.82    1.69 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           net7 (net)
                  0.22    0.00    1.69 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.27    0.44    2.13 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.27    0.00    2.13 ^ out2 (out)
                                  2.13   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v reset (in)
     1    0.00                           reset (net)
                  0.02    0.00    2.01 v input2/A (sky130_fd_sc_hd__clkbuf_4)
                  0.18    0.35    2.36 v input2/X (sky130_fd_sc_hd__clkbuf_4)
    12    0.05                           net2 (net)
                  0.18    0.00    2.36 v _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.30    0.67    3.03 ^ _3_/X (sky130_fd_sc_hd__and3b_1)
     2    0.02                           _1_ (net)
                  0.30    0.00    3.04 ^ _4_/C (sky130_fd_sc_hd__and3_4)
                  0.24    0.66    3.69 ^ _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.24    0.01    3.70 ^ _5_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.13    0.28    3.98 ^ _5_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           _0_ (net)
                  0.13    0.00    3.98 ^ _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.34    0.23   10.23 ^ clk (in)
     1    0.05                           clk (net)
                  0.34    0.00   10.23 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.34   10.56 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.08    0.00   10.57 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.22   10.79 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.07    0.00   10.79 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   10.54   clock uncertainty
                          0.00   10.54   clock reconvergence pessimism
                         -0.16   10.38   library setup time
                                 10.38   data required time
-----------------------------------------------------------------------------
                                 10.38   data required time
                                 -3.98   data arrival time
-----------------------------------------------------------------------------
                                  6.40   slack (MET)



======================= Typical Corner ===================================

Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.16    0.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.50 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.51 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.41    0.91 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           net7 (net)
                  0.14    0.00    0.92 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.24    1.16 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.17    0.00    1.16 ^ out2 (out)
                                  1.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.19    2.20 v input2/X (sky130_fd_sc_hd__clkbuf_4)
    12    0.05                           net2 (net)
                  0.10    0.00    2.20 v _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.19    0.35    2.55 ^ _3_/X (sky130_fd_sc_hd__and3b_1)
     2    0.02                           _1_ (net)
                  0.19    0.00    2.55 ^ _4_/C (sky130_fd_sc_hd__and3_4)
                  0.14    0.31    2.86 ^ _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.14    0.01    2.87 ^ _5_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.14    3.01 ^ _5_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           _0_ (net)
                  0.08    0.00    3.01 ^ _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.01   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.22    0.15   10.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00   10.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   10.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.05    0.00   10.33 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13   10.46 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.05    0.00   10.46 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   10.21   clock uncertainty
                          0.00   10.21   clock reconvergence pessimism
                         -0.07   10.14   library setup time
                                 10.14   data required time
-----------------------------------------------------------------------------
                                 10.14   data required time
                                 -3.01   data arrival time
-----------------------------------------------------------------------------
                                  7.13   slack (MET)



======================= Fastest Corner ===================================

Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.16    0.12    0.12 ^ clk (in)
     1    0.05                           clk (net)
                  0.16    0.00    0.12 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.04    0.00    0.25 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.35 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.35 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.10    0.26    0.61 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           net7 (net)
                  0.10    0.00    0.61 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.13    0.16    0.78 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.13    0.00    0.78 ^ out2 (out)
                                  0.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.00    0.00    2.00 v reset (in)
     1    0.00                           reset (net)
                  0.00    0.00    2.00 v input2/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.13    2.13 v input2/X (sky130_fd_sc_hd__clkbuf_4)
    12    0.05                           net2 (net)
                  0.07    0.00    2.13 v _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.14    0.23    2.37 ^ _3_/X (sky130_fd_sc_hd__and3b_1)
     2    0.02                           _1_ (net)
                  0.14    0.00    2.37 ^ _4_/C (sky130_fd_sc_hd__and3_4)
                  0.10    0.19    2.55 ^ _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.10    0.01    2.56 ^ _5_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.08    2.65 ^ _5_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           _0_ (net)
                  0.06    0.00    2.65 ^ _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.65   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.16    0.11   10.11 ^ clk (in)
     1    0.05                           clk (net)
                  0.16    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12   10.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.04    0.00   10.23 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.09   10.31 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.32 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   10.07   clock uncertainty
                          0.00   10.07   clock reconvergence pessimism
                         -0.03   10.03   library setup time
                                 10.03   data required time
-----------------------------------------------------------------------------
                                 10.03   data required time
                                 -2.65   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================

======================= Slowest Corner ===================================

Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.34    0.25    0.25 ^ clk (in)
     1    0.05                           clk (net)
                  0.34    0.00    0.25 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.37    0.62 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.08    0.00    0.63 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.25    0.87 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.87 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.22    0.82    1.69 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           net7 (net)
                  0.22    0.00    1.69 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.27    0.44    2.13 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.27    0.00    2.13 ^ out2 (out)
                                  2.13   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)



======================= Typical Corner ===================================

Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.16    0.16 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.16 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.50 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.51 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.41    0.91 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           net7 (net)
                  0.14    0.00    0.92 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.24    1.16 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.17    0.00    1.16 ^ out2 (out)
                                  1.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  6.59   slack (MET)



======================= Fastest Corner ===================================

Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.16    0.12    0.12 ^ clk (in)
     1    0.05                           clk (net)
                  0.16    0.00    0.12 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_0_clk (net)
                  0.04    0.00    0.25 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.10    0.35 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.03                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.35 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.10    0.26    0.61 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           net7 (net)
                  0.10    0.00    0.61 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.13    0.16    0.78 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.13    0.00    0.78 ^ out2 (out)
                                  0.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.

======================= Fastest Corner ===================================

No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

======================= Slowest Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
input2/X                                  5     12     -7 (VIOLATED)


======================= Typical Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
input2/X                                  5     12     -7 (VIOLATED)


======================= Fastest Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
input2/X                                  5     12     -7 (VIOLATED)


===========================================================================
max slew violation count 0
max fanout violation count 1
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 5.62

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 1.97
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================

======================== Slowest Corner ==================================

Clock clk
No launch/capture paths found.


======================= Typical Corner ===================================

Clock clk
No launch/capture paths found.


======================= Fastest Corner ===================================

Clock clk
No launch/capture paths found.

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================


======================= Slowest Corner =================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.17e-06   1.05e-07   1.54e-08   3.29e-06   5.1%
Combinational          4.25e-05   1.88e-05   1.29e-07   6.14e-05  94.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.57e-05   1.89e-05   1.44e-07   6.47e-05 100.0%
                          70.6%      29.2%       0.2%

======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.08e-06   1.33e-07   8.44e-12   4.21e-06   5.2%
Combinational          5.23e-05   2.38e-05   1.13e-08   7.61e-05  94.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.63e-05   2.40e-05   1.13e-08   8.03e-05 100.0%
                          70.1%      29.8%       0.0%


======================= Fastest Corner =================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.74e-06   1.56e-07   1.76e-11   4.90e-06   5.3%
Combinational          6.00e-05   2.80e-05   1.15e-08   8.80e-05  94.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.47e-05   2.82e-05   1.15e-08   9.29e-05 100.0%
                          69.6%      30.3%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 217480 u^2 94% utilization.
area_report_end
