#! /usr/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2201990 .scope module, "and3" "and3" 2 64;
 .timescale 0 0;
P_0x21eceb8 .param/l "DELAY" 2 71, +C4<01>;
L_0x222d2d0 .functor AND 1, C4<z>, C4<z>, C4<1>, C4<1>;
L_0x222d3e0/d .functor AND 1, L_0x222d2d0, C4<z>, C4<1>, C4<1>;
L_0x222d3e0 .delay (1,1,1) L_0x222d3e0/d;
v0x21ee590_0 .net *"_s0", 0 0, L_0x222d2d0; 1 drivers
v0x2221dc0_0 .net "a", 0 0, C4<z>; 0 drivers
v0x2221e60_0 .net "b", 0 0, C4<z>; 0 drivers
v0x2221f00_0 .net "c", 0 0, C4<z>; 0 drivers
v0x2221fb0_0 .net "q", 0 0, L_0x222d3e0; 1 drivers
S_0x22050e0 .scope module, "celement" "celement" 2 205;
 .timescale 0 0;
P_0x21e0768 .param/l "DELAY" 2 212, +C4<01>;
v0x22220c0_0 .net "a", 0 0, C4<z>; 0 drivers
v0x2222180_0 .net "b", 0 0, C4<z>; 0 drivers
v0x2222220_0 .var "q", 0 0;
v0x22222c0_0 .net "reset", 0 0, C4<z>; 0 drivers
E_0x2222050 .event edge, v0x22222c0_0, v0x22220c0_0, v0x2222180_0;
S_0x220ad50 .scope module, "delay" "delay" 2 189;
 .timescale 0 0;
P_0x21ca1d8 .param/l "DELAY" 2 196, +C4<01>;
L_0x222d4b0/d .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x222d4b0 .delay (1,1,1) L_0x222d4b0/d;
v0x2222370_0 .net "i", 0 0, C4<z>; 0 drivers
v0x2222430_0 .net "q", 0 0, L_0x222d4b0; 1 drivers
S_0x220a220 .scope module, "dff" "dff" 2 4;
 .timescale 0 0;
P_0x21c6fd8 .param/l "DELAY" 2 11, +C4<01>;
L_0x222d5b0/d .functor BUFZ 1, v0x22227f0_0, C4<0>, C4<0>, C4<0>;
L_0x222d5b0 .delay (1,1,1) L_0x222d5b0/d;
L_0x222d6b0/d .functor NOT 1, v0x22227f0_0, C4<0>, C4<0>, C4<0>;
L_0x222d6b0 .delay (1,1,1) L_0x222d6b0/d;
v0x2222540_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x2222600_0 .net "d", 0 0, C4<z>; 0 drivers
v0x22226a0_0 .net "q", 0 0, L_0x222d5b0; 1 drivers
v0x2222740_0 .net "q_bar", 0 0, L_0x222d6b0; 1 drivers
v0x22227f0_0 .var "q_i", 0 0;
v0x2222890_0 .net "reset", 0 0, C4<z>; 0 drivers
E_0x22224d0 .event posedge, v0x2222890_0, v0x2222540_0;
S_0x2209f80 .scope module, "mux" "mux" 2 284;
 .timescale 0 0;
P_0x21c7a18 .param/l "DELAY" 2 291, +C4<01>;
v0x2222970_0 .net *"_s1", 0 0, L_0x222d7c0; 1 drivers
v0x2222a30_0 .net *"_s3", 0 0, L_0x222d890; 1 drivers
v0x2222ad0_0 .net "a", 1 0, C4<zz>; 0 drivers
v0x2222b70_0 .net "q", 0 0, L_0x222d9b0; 1 drivers
v0x2222bf0_0 .net "s", 0 0, C4<z>; 0 drivers
L_0x222d7c0 .part C4<zz>, 1, 1;
L_0x222d890 .part C4<zz>, 0, 1;
L_0x222d9b0 .delay (1,1,1) L_0x222d9b0/d;
L_0x222d9b0/d .functor MUXZ 1, L_0x222d890, L_0x222d7c0, C4<z>, C4<>;
S_0x21fee70 .scope module, "or3" "or3" 2 111;
 .timescale 0 0;
P_0x21ffe78 .param/l "DELAY" 2 118, +C4<01>;
L_0x222db60 .functor OR 1, C4<z>, C4<z>, C4<0>, C4<0>;
L_0x222dbf0/d .functor OR 1, L_0x222db60, C4<z>, C4<0>, C4<0>;
L_0x222dbf0 .delay L_0x222dbf0/d, v0x2222c90_0, v0x2222c90_0, v0x2222c90_0;
v0x2222c90_0 .net "DEALAY", 0 0, C4<z>; 0 drivers
v0x2222d50_0 .net *"_s0", 0 0, L_0x222db60; 1 drivers
v0x2222df0_0 .net "a", 0 0, C4<z>; 0 drivers
v0x2222e90_0 .net "b", 0 0, C4<z>; 0 drivers
v0x2222f40_0 .net "c", 0 0, C4<z>; 0 drivers
v0x2222fe0_0 .net "q", 0 0, L_0x222dbf0; 1 drivers
S_0x21ff240 .scope module, "regdata" "regdata" 2 230;
 .timescale 0 0;
P_0x2201f08 .param/l "DATA" 3 3, C4<10101111>;
P_0x2201f30 .param/l "DATA_MSB" 3 2, +C4<0111>;
P_0x2201f58 .param/l "DATA_WIDTH" 3 1, +C4<01000>;
P_0x2201f80 .param/l "DELAY" 2 238, +C4<01>;
L_0x222dd10/d .functor BUFZ 8, v0x2223300_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x222dd10 .delay (1,1,1) L_0x222dd10/d;
v0x2223100_0 .net "a", 7 0, C4<zzzzzzzz>; 0 drivers
v0x22231c0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x2223260_0 .net "q", 7 0, L_0x222dd10; 1 drivers
v0x2223300_0 .var "q_i", 7 0;
v0x22233b0_0 .net "reset", 0 0, C4<z>; 0 drivers
E_0x2222f10 .event posedge, v0x22233b0_0, v0x22231c0_0;
S_0x2200370 .scope module, "srlatch" "srlatch" 2 159;
 .timescale 0 0;
P_0x21cd138 .param/l "DELAY" 2 166, +C4<01>;
v0x2223d80_0 .var *"_s0", 0 0; Local signal
v0x2223e00_0 .var *"_s1", 0 0; Local signal
v0x2223e80_0 .var "q", 0 0;
v0x2223f20_0 .net "q_i", 0 0, L_0x222e120; 1 drivers
v0x2224020_0 .var "qbar", 0 0;
v0x22240a0_0 .net "qbar_i", 0 0, L_0x222def0; 1 drivers
v0x22241b0_0 .net "r", 0 0, C4<z>; 0 drivers
v0x2224230_0 .net "s", 0 0, C4<z>; 0 drivers
E_0x2223450 .event edge, v0x22237b0_0, v0x2223850_0;
S_0x2223900 .scope module, "norx" "nor2" 2 177, 2 96, S_0x2200370;
 .timescale 0 0;
P_0x22239f8 .param/l "DELAY" 2 102, +C4<01>;
L_0x222de10 .functor OR 1, C4<z>, L_0x222e120, C4<0>, C4<0>;
L_0x222def0/d .functor NOT 1, L_0x222de10, C4<0>, C4<0>, C4<0>;
L_0x222def0 .delay (1,1,1) L_0x222def0/d;
v0x2223ab0_0 .net *"_s0", 0 0, L_0x222de10; 1 drivers
v0x2223b50_0 .alias "a", 0 0, v0x2224230_0;
v0x2223bf0_0 .alias "b", 0 0, v0x2223f20_0;
v0x2223ca0_0 .alias "q", 0 0, v0x22240a0_0;
S_0x22234c0 .scope module, "nory" "nor2" 2 178, 2 96, S_0x2200370;
 .timescale 0 0;
P_0x22235b8 .param/l "DELAY" 2 102, +C4<01>;
L_0x222dfe0 .functor OR 1, C4<z>, L_0x222def0, C4<0>, C4<0>;
L_0x222e120/d .functor NOT 1, L_0x222dfe0, C4<0>, C4<0>, C4<0>;
L_0x222e120 .delay (1,1,1) L_0x222e120/d;
v0x2223670_0 .net *"_s0", 0 0, L_0x222dfe0; 1 drivers
v0x2223710_0 .alias "a", 0 0, v0x22241b0_0;
v0x22237b0_0 .alias "b", 0 0, v0x22240a0_0;
v0x2223850_0 .alias "q", 0 0, v0x2223f20_0;
S_0x2202a10 .scope module, "sync_tb" "sync_tb" 4 1;
 .timescale 0 0;
P_0x21ee498 .param/l "DATA" 3 3, C4<10101111>;
P_0x21ee4c0 .param/l "DATA_MSB" 3 2, +C4<0111>;
P_0x21ee4e8 .param/l "DATA_WIDTH" 3 1, +C4<01000>;
v0x222c3c0 .array "Mem", 5 0, 31 0;
v0x222c440_0 .var "clk1", 0 0;
v0x2229e90_0 .var "clk2", 0 0;
v0x222c5d0_0 .var "data_core", 7 0;
v0x222c650_0 .var/i "k", 31 0;
v0x222c6d0_0 .net "outs", 7 0, v0x222be70_0; 1 drivers
v0x222c750_0 .var "reset", 0 0;
v0x222c7d0_0 .net "snt", 0 0, v0x222c0c0_0; 1 drivers
v0x222c850_0 .var "vi", 0 0;
v0x222c960_0 .net "vo", 0 0, v0x222c240_0; 1 drivers
S_0x2224300 .scope module, "sync1" "sync" 4 11, 5 2, S_0x2202a10;
 .timescale 0 0;
P_0x22243f8 .param/l "DATA" 3 3, C4<10101111>;
P_0x2224420 .param/l "DATA_MSB" 3 2, +C4<0111>;
P_0x2224448 .param/l "DATA_WIDTH" 3 1, +C4<01000>;
v0x222bba0_0 .net "ack", 0 0, v0x2226e60_0; 1 drivers
v0x222bc20_0 .net "clk_rx", 0 0, v0x2229e90_0; 1 drivers
v0x222bca0_0 .net "clk_tx", 0 0, v0x222c440_0; 1 drivers
v0x222bd20_0 .net "data", 7 0, v0x222b290_0; 1 drivers
v0x222bda0_0 .net "indata", 7 0, v0x222c5d0_0; 1 drivers
v0x222be70_0 .var "rdata", 7 0;
v0x222bef0_0 .net "rdata1", 7 0, v0x22274a0_0; 1 drivers
v0x222bf70_0 .net "req", 0 0, v0x222b6d0_0; 1 drivers
v0x222c040_0 .net "reset", 0 0, v0x222c750_0; 1 drivers
v0x222c0c0_0 .var "snt", 0 0;
v0x222c140_0 .net "snt1", 0 0, v0x222b820_0; 1 drivers
v0x222c1c0_0 .net "vi", 0 0, v0x222c850_0; 1 drivers
v0x222c240_0 .var "vo", 0 0;
v0x222c2c0_0 .net "vo1", 0 0, v0x2227770_0; 1 drivers
E_0x2223c70 .event edge, v0x222b820_0, v0x2227770_0, v0x22274a0_0;
S_0x22278f0 .scope module, "tx" "transmitter" 5 29, 6 1, S_0x2224300;
 .timescale 0 0;
P_0x22279e8 .param/l "DATA" 3 3, C4<10101111>;
P_0x2227a10 .param/l "DATA_MSB" 3 2, +C4<0111>;
P_0x2227a38 .param/l "DATA_WIDTH" 3 1, +C4<01000>;
v0x222af10_0 .net "a2", 0 0, L_0x222e820; 1 drivers
v0x222af90_0 .net "a2d", 0 0, L_0x222e900; 1 drivers
v0x222b010_0 .net "a2not", 0 0, L_0x222e2b0; 1 drivers
v0x222b090_0 .net "a2p", 0 0, L_0x222edb0; 1 drivers
v0x222b140_0 .alias "ack", 0 0, v0x222bba0_0;
v0x222b210_0 .alias "clk_tx", 0 0, v0x222bca0_0;
v0x222b290_0 .var "data", 7 0;
v0x222b360_0 .net "data1", 7 0, L_0x222e440; 1 drivers
v0x222b430_0 .net "en", 0 0, v0x222ab50_0; 1 drivers
v0x222b500_0 .net "en2", 0 0, L_0x222e520; 1 drivers
v0x222b580_0 .net "f7in", 0 0, L_0x222eb90; 1 drivers
v0x222b600_0 .net "nota2d", 0 0, L_0x222ea70; 1 drivers
v0x222b6d0_0 .var "req", 0 0;
v0x222b7a0_0 .net "req1", 0 0, L_0x222e740; 1 drivers
v0x222b8a0_0 .alias "reset", 0 0, v0x222c040_0;
v0x222b920_0 .alias "sdata", 7 0, v0x222bda0_0;
v0x222b820_0 .var "snt", 0 0;
v0x222ba30_0 .net "snt1", 0 0, v0x2228040_0; 1 drivers
v0x222b9a0_0 .alias "vi", 0 0, v0x222c1c0_0;
E_0x22250a0 .event edge, v0x222a050_0, v0x2228040_0, v0x2229470_0;
S_0x222a550 .scope module, "tfsm" "txfsm" 6 25, 7 2, S_0x22278f0;
 .timescale 0 0;
P_0x222a648 .param/l "done" 7 12, C4<10>;
P_0x222a670 .param/l "rst" 7 10, C4<00>;
P_0x222a698 .param/l "wack" 7 13, C4<11>;
P_0x222a6c0 .param/l "wdata" 7 11, C4<01>;
v0x222a890_0 .alias "a2d", 0 0, v0x222af90_0;
v0x222a980_0 .alias "a2p", 0 0, v0x222b090_0;
v0x222aa50_0 .alias "clk", 0 0, v0x222bca0_0;
v0x222aad0_0 .var "current_state", 1 0;
v0x222ab50_0 .var "en", 0 0;
v0x222abd0_0 .var "next_state", 1 0;
v0x222ac90_0 .alias "reset", 0 0, v0x222c040_0;
v0x2228040_0 .var "snt", 0 0;
v0x222ae90_0 .alias "vi", 0 0, v0x222c1c0_0;
E_0x222a020 .event edge, v0x222aad0_0, v0x22291e0_0, v0x2228600_0, v0x2227e70_0;
S_0x222a210 .scope module, "inv1" "inv" 6 27, 2 32, S_0x22278f0;
 .timescale 0 0;
P_0x222a308 .param/l "DELAY" 2 39, +C4<01>;
v0x222a3c0_0 .alias "i", 0 0, v0x222af10_0;
v0x222a4d0_0 .alias "idash", 0 0, v0x222b010_0;
L_0x222e2b0 .delay (1,1,1) L_0x222e2b0/d;
L_0x222e2b0/d .reduce/nor L_0x222e820;
S_0x22299f0 .scope module, "regd" "regdataenstar" 6 29, 2 328, S_0x22278f0;
 .timescale 0 0;
P_0x2229ae8 .param/l "DATA" 3 3, C4<10101111>;
P_0x2229b10 .param/l "DATA_MSB" 3 2, +C4<0111>;
P_0x2229b38 .param/l "DATA_WIDTH" 3 1, +C4<01000>;
P_0x2229b60 .param/l "DELAY" 2 336, +C4<01>;
L_0x222e440/d .functor BUFZ 8, v0x222a0d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x222e440 .delay (1,1,1) L_0x222e440/d;
v0x2229d50_0 .alias "a", 7 0, v0x222bda0_0;
v0x2229e10_0 .alias "clk", 0 0, v0x222bca0_0;
v0x2229f20_0 .alias "en", 0 0, v0x222b500_0;
v0x2229fa0_0 .alias "enstar", 0 0, v0x222b010_0;
v0x222a050_0 .alias "q", 7 0, v0x222b360_0;
v0x222a0d0_0 .var "q_i", 7 0;
v0x222a190_0 .alias "reset", 0 0, v0x222c040_0;
E_0x2229bd0 .event posedge, v0x2225530_0, v0x2227d10_0, v0x22293c0_0, v0x2229320_0;
S_0x2229670 .scope module, "ora" "or2" 6 31, 2 80, S_0x22278f0;
 .timescale 0 0;
P_0x2229768 .param/l "DELAY" 2 87, +C4<01>;
L_0x222e520/d .functor OR 1, v0x222ab50_0, L_0x222edb0, C4<0>, C4<0>;
L_0x222e520 .delay (1,1,1) L_0x222e520/d;
v0x2229820_0 .alias "a", 0 0, v0x222b430_0;
v0x22298c0_0 .alias "b", 0 0, v0x222b090_0;
v0x2229940_0 .alias "q", 0 0, v0x222b500_0;
S_0x2229010 .scope module, "regv" "regenstar" 6 33, 2 355, S_0x22278f0;
 .timescale 0 0;
P_0x2229108 .param/l "DELAY" 2 362, +C4<01>;
L_0x222e740/d .functor BUFZ 1, v0x2229510_0, C4<0>, C4<0>, C4<0>;
L_0x222e740 .delay (1,1,1) L_0x222e740/d;
v0x22291e0_0 .alias "a", 0 0, v0x222c1c0_0;
v0x22292a0_0 .alias "clk", 0 0, v0x222bca0_0;
v0x2229320_0 .alias "en", 0 0, v0x222b500_0;
v0x22293c0_0 .alias "enstar", 0 0, v0x222b010_0;
v0x2229470_0 .alias "q", 0 0, v0x222b7a0_0;
v0x2229510_0 .var "q_i", 0 0;
v0x22295f0_0 .alias "reset", 0 0, v0x222af10_0;
E_0x2229180 .event posedge, v0x2228320_0, v0x2227d10_0, v0x22293c0_0, v0x2229320_0;
S_0x2228c20 .scope module, "f5" "dffs" 6 37, 2 381, S_0x22278f0;
 .timescale 0 0;
P_0x2228d18 .param/l "DELAY" 2 388, +C4<01>;
L_0x222e820/d .functor BUFZ 1, v0x2228f10_0, C4<0>, C4<0>, C4<0>;
L_0x222e820 .delay (1,1,1) L_0x222e820/d;
v0x2228d90_0 .alias "clk", 0 0, v0x222bca0_0;
v0x2228e10_0 .alias "d", 0 0, v0x222bba0_0;
v0x2228e90_0 .alias "q", 0 0, v0x222af10_0;
v0x2228f10_0 .var "q_i", 0 0;
v0x2228f90_0 .alias "reset", 0 0, v0x222c040_0;
S_0x2228750 .scope module, "f6" "dffs" 6 41, 2 381, S_0x22278f0;
 .timescale 0 0;
P_0x2228848 .param/l "DELAY" 2 388, +C4<01>;
L_0x222e900/d .functor BUFZ 1, v0x2228af0_0, C4<0>, C4<0>, C4<0>;
L_0x222e900 .delay (1,1,1) L_0x222e900/d;
v0x22288e0_0 .alias "clk", 0 0, v0x222bca0_0;
v0x2228990_0 .alias "d", 0 0, v0x222af10_0;
v0x2228a40_0 .alias "q", 0 0, v0x222af90_0;
v0x2228af0_0 .var "q_i", 0 0;
v0x2228ba0_0 .alias "reset", 0 0, v0x222c040_0;
S_0x2228470 .scope module, "not1" "inv" 6 43, 2 32, S_0x22278f0;
 .timescale 0 0;
P_0x2228568 .param/l "DELAY" 2 39, +C4<01>;
v0x2228600_0 .alias "i", 0 0, v0x222af90_0;
v0x22286a0_0 .alias "idash", 0 0, v0x222b600_0;
L_0x222ea70 .delay (1,1,1) L_0x222ea70/d;
L_0x222ea70/d .reduce/nor L_0x222e900;
S_0x22280d0 .scope module, "and1" "and2" 6 45, 2 48, S_0x22278f0;
 .timescale 0 0;
P_0x22281c8 .param/l "DELAY" 2 55, +C4<01>;
L_0x222eb90/d .functor AND 1, L_0x222ea70, L_0x222e820, C4<1>, C4<1>;
L_0x222eb90 .delay (1,1,1) L_0x222eb90/d;
v0x2228280_0 .alias "a", 0 0, v0x222b600_0;
v0x2228320_0 .alias "b", 0 0, v0x222af10_0;
v0x22283c0_0 .alias "q", 0 0, v0x222b580_0;
S_0x2227b10 .scope module, "f7" "dffs" 6 47, 2 381, S_0x22278f0;
 .timescale 0 0;
P_0x2227c08 .param/l "DELAY" 2 388, +C4<01>;
L_0x222edb0/d .functor BUFZ 1, v0x2227f10_0, C4<0>, C4<0>, C4<0>;
L_0x222edb0 .delay (1,1,1) L_0x222edb0/d;
v0x2227d10_0 .alias "clk", 0 0, v0x222bca0_0;
v0x2227dd0_0 .alias "d", 0 0, v0x222b580_0;
v0x2227e70_0 .alias "q", 0 0, v0x222b090_0;
v0x2227f10_0 .var "q_i", 0 0;
v0x2227fc0_0 .alias "reset", 0 0, v0x222c040_0;
E_0x2227cc0 .event posedge, v0x2225530_0, v0x2227d10_0;
S_0x2224560 .scope module, "rx" "receiver" 5 30, 8 1, S_0x2224300;
 .timescale 0 0;
P_0x2224658 .param/l "DATA" 3 3, C4<10101111>;
P_0x2224680 .param/l "DATA_MSB" 3 2, +C4<0111>;
P_0x22246a8 .param/l "DATA_WIDTH" 3 1, +C4<01000>;
L_0x222f190 .functor NOT 1, L_0x222ef70, C4<0>, C4<0>, C4<0>;
v0x2226e60_0 .var "ack", 0 0;
v0x2226f20_0 .net "ack1", 0 0, L_0x222f800; 1 drivers
v0x2226fa0_0 .net "arnot", 0 0, L_0x222f6e0; 1 drivers
v0x2227020_0 .alias "clk_rx", 0 0, v0x222bc20_0;
v0x22270a0_0 .alias "data", 7 0, v0x222bd20_0;
v0x2227120_0 .net "f3in", 0 0, L_0x222f470; 1 drivers
v0x2227230_0 .net "r2", 0 0, L_0x222ef70; 1 drivers
v0x22272b0_0 .net "r2d", 0 0, L_0x222f080; 1 drivers
v0x22273d0_0 .net "r2dnot", 0 0, L_0x222f350; 1 drivers
v0x22274a0_0 .var "rdata", 7 0;
v0x2227580_0 .net "rdata1", 7 0, L_0x222ee90; 1 drivers
v0x2227600_0 .alias "req", 0 0, v0x222bf70_0;
v0x22276f0_0 .alias "reset", 0 0, v0x222c040_0;
v0x2227770_0 .var "vo", 0 0;
v0x2227870_0 .net "vo1", 0 0, L_0x222f600; 1 drivers
E_0x2224720 .event edge, v0x2226c50_0, v0x2224bd0_0, v0x22253e0_0;
S_0x2226690 .scope module, "regr" "regdataen" 8 27, 2 301, S_0x2224560;
 .timescale 0 0;
P_0x2226788 .param/l "DATA" 3 3, C4<10101111>;
P_0x22267b0 .param/l "DATA_MSB" 3 2, +C4<0111>;
P_0x22267d8 .param/l "DATA_WIDTH" 3 1, +C4<01000>;
P_0x2226800 .param/l "DELAY" 2 309, +C4<01>;
L_0x222ee90/d .functor BUFZ 8, v0x2226d00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x222ee90 .delay (1,1,1) L_0x222ee90/d;
v0x2226a00_0 .alias "a", 7 0, v0x222bd20_0;
v0x2226ac0_0 .alias "clk", 0 0, v0x222bc20_0;
v0x2226bd0_0 .alias "en", 0 0, v0x2227230_0;
v0x2226c50_0 .alias "q", 7 0, v0x2227580_0;
v0x2226d00_0 .var "q_i", 7 0;
v0x2226da0_0 .alias "reset", 0 0, v0x222c040_0;
E_0x2226870 .event posedge, v0x2225530_0, v0x2224a70_0, v0x2224b30_0;
S_0x2226150 .scope module, "f1" "dffs" 8 29, 2 381, S_0x2224560;
 .timescale 0 0;
P_0x2226248 .param/l "DELAY" 2 388, +C4<01>;
L_0x222ef70/d .functor BUFZ 1, v0x2226530_0, C4<0>, C4<0>, C4<0>;
L_0x222ef70 .delay (1,1,1) L_0x222ef70/d;
v0x2226300_0 .alias "clk", 0 0, v0x222bc20_0;
v0x2226380_0 .alias "d", 0 0, v0x222bf70_0;
v0x2226420_0 .alias "q", 0 0, v0x2227230_0;
v0x2226530_0 .var "q_i", 0 0;
v0x22265e0_0 .alias "reset", 0 0, v0x222c040_0;
S_0x2225c50 .scope module, "f2" "dffs" 8 37, 2 381, S_0x2224560;
 .timescale 0 0;
P_0x2225d48 .param/l "DELAY" 2 388, +C4<01>;
L_0x222f080/d .functor BUFZ 1, v0x2226020_0, C4<0>, C4<0>, C4<0>;
L_0x222f080 .delay (1,1,1) L_0x222f080/d;
v0x2225e30_0 .alias "clk", 0 0, v0x222bc20_0;
v0x2225f20_0 .alias "d", 0 0, v0x2227230_0;
v0x2225fa0_0 .alias "q", 0 0, v0x22272b0_0;
v0x2226020_0 .var "q_i", 0 0;
v0x22260d0_0 .net "reset", 0 0, L_0x222f190; 1 drivers
E_0x2225de0 .event posedge, v0x22260d0_0, v0x2224a70_0;
S_0x2225970 .scope module, "inv1" "inv" 8 41, 2 32, S_0x2224560;
 .timescale 0 0;
P_0x2225a68 .param/l "DELAY" 2 39, +C4<01>;
v0x2225b00_0 .alias "i", 0 0, v0x22272b0_0;
v0x2225ba0_0 .alias "idash", 0 0, v0x22273d0_0;
L_0x222f350 .delay (1,1,1) L_0x222f350/d;
L_0x222f350/d .reduce/nor L_0x222f080;
S_0x22255d0 .scope module, "and1" "and2" 8 43, 2 48, S_0x2224560;
 .timescale 0 0;
P_0x22256c8 .param/l "DELAY" 2 55, +C4<01>;
L_0x222f470/d .functor AND 1, L_0x222ef70, L_0x222f350, C4<1>, C4<1>;
L_0x222f470 .delay (1,1,1) L_0x222f470/d;
v0x2225780_0 .alias "a", 0 0, v0x2227230_0;
v0x2225850_0 .alias "b", 0 0, v0x22273d0_0;
v0x22258f0_0 .alias "q", 0 0, v0x2227120_0;
S_0x22250d0 .scope module, "f3" "dffs" 8 45, 2 381, S_0x2224560;
 .timescale 0 0;
P_0x22251c8 .param/l "DELAY" 2 388, +C4<01>;
L_0x222f600/d .functor BUFZ 1, v0x2225480_0, C4<0>, C4<0>, C4<0>;
L_0x222f600 .delay (1,1,1) L_0x222f600/d;
v0x2225290_0 .alias "clk", 0 0, v0x222bc20_0;
v0x2225360_0 .alias "d", 0 0, v0x2227120_0;
v0x22253e0_0 .alias "q", 0 0, v0x2227870_0;
v0x2225480_0 .var "q_i", 0 0;
v0x2225530_0 .alias "reset", 0 0, v0x222c040_0;
E_0x2225240 .event posedge, v0x2225530_0, v0x2224a70_0;
S_0x2224dc0 .scope module, "inv2" "inv" 8 47, 2 32, S_0x2224560;
 .timescale 0 0;
P_0x2224eb8 .param/l "DELAY" 2 39, +C4<01>;
v0x2224f70_0 .alias "i", 0 0, v0x2227230_0;
v0x2225020_0 .alias "idash", 0 0, v0x2226fa0_0;
L_0x222f6e0 .delay (1,1,1) L_0x222f6e0/d;
L_0x222f6e0/d .reduce/nor L_0x222ef70;
S_0x2224870 .scope module, "f4" "dffs" 8 49, 2 381, S_0x2224560;
 .timescale 0 0;
P_0x2224968 .param/l "DELAY" 2 388, +C4<01>;
L_0x222f800/d .functor BUFZ 1, v0x2224c70_0, C4<0>, C4<0>, C4<0>;
L_0x222f800 .delay (1,1,1) L_0x222f800/d;
v0x2224a70_0 .alias "clk", 0 0, v0x222bc20_0;
v0x2224b30_0 .alias "d", 0 0, v0x2227230_0;
v0x2224bd0_0 .alias "q", 0 0, v0x2226f20_0;
v0x2224c70_0 .var "q_i", 0 0;
v0x2224d20_0 .alias "reset", 0 0, v0x2226fa0_0;
E_0x2224a20 .event posedge, v0x2224d20_0, v0x2224a70_0;
S_0x22059a0 .scope module, "tff" "tff" 2 257;
 .timescale 0 0;
P_0x21cc0e8 .param/l "DELAY" 2 264, +C4<01>;
L_0x222f8e0/d .functor BUFZ 1, v0x222cb40_0, C4<0>, C4<0>, C4<0>;
L_0x222f8e0 .delay (1,1,1) L_0x222f8e0/d;
L_0x222fa00/d .functor NOT 1, v0x222cb40_0, C4<0>, C4<0>, C4<0>;
L_0x222fa00 .delay (1,1,1) L_0x222fa00/d;
v0x222ca40_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x222cac0_0 .net "q", 0 0, L_0x222f8e0; 1 drivers
v0x222cb40_0 .var "q_i", 0 0;
v0x222cbc0_0 .net "qbar", 0 0, L_0x222fa00; 1 drivers
v0x222cc70_0 .net "reset", 0 0, C4<z>; 0 drivers
v0x222cd10_0 .net "t", 0 0, C4<z>; 0 drivers
E_0x222ca10 .event posedge, v0x222cc70_0, v0x222ca40_0;
S_0x2203ab0 .scope module, "xor2" "xor2" 2 127;
 .timescale 0 0;
P_0x21ef088 .param/l "DELAY" 2 134, +C4<01>;
L_0x222fb10/d .functor XOR 1, C4<z>, C4<z>, C4<0>, C4<0>;
L_0x222fb10 .delay (1,1,1) L_0x222fb10/d;
v0x222cdb0_0 .net "a", 0 0, C4<z>; 0 drivers
v0x222ce70_0 .net "b", 0 0, C4<z>; 0 drivers
v0x222cf10_0 .net "q", 0 0, L_0x222fb10; 1 drivers
S_0x2205d20 .scope module, "xor3" "xor3" 2 143;
 .timescale 0 0;
P_0x21eeca8 .param/l "DELAY" 2 150, +C4<01>;
L_0x222fc10 .functor XOR 1, C4<z>, C4<z>, C4<0>, C4<0>;
L_0x222fd00/d .functor XOR 1, L_0x222fc10, C4<z>, C4<0>, C4<0>;
L_0x222fd00 .delay (1,1,1) L_0x222fd00/d;
v0x222cfb0_0 .net *"_s0", 0 0, L_0x222fc10; 1 drivers
v0x222d070_0 .net "a", 0 0, C4<z>; 0 drivers
v0x222d110_0 .net "b", 0 0, C4<z>; 0 drivers
v0x222d1b0_0 .net "c", 0 0, C4<z>; 0 drivers
v0x222d230_0 .net "q", 0 0, L_0x222fd00; 1 drivers
    .scope S_0x22050e0;
T_0 ;
    %wait E_0x2222050;
    %load/v 8, v0x22222c0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2222220_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x22220c0_0, 1;
    %load/v 9, v0x2222180_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_0.2, 4;
    %load/v 8, v0x2222180_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2222220_0, 1, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x220a220;
T_1 ;
    %wait E_0x22224d0;
    %load/v 8, v0x2222890_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22227f0_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x2222600_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22227f0_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x21ff240;
T_2 ;
    %wait E_0x2222f10;
    %load/v 8, v0x22233b0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2223300_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x2223100_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2223300_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2200370;
T_3 ;
    %wait E_0x2223450;
    %load/v 8, v0x22240a0_0, 1;
    %set/v v0x2223d80_0, 8, 1;
    %movi 8, 1, 2;
    %ix/get 0, 8, 2;
    %delayx 0;
    %load/v 8, v0x2223d80_0, 1;
    %set/v v0x2224020_0, 8, 1;
    %load/v 8, v0x2223f20_0, 1;
    %set/v v0x2223e00_0, 8, 1;
    %movi 8, 1, 2;
    %ix/get 0, 8, 2;
    %delayx 0;
    %load/v 8, v0x2223e00_0, 1;
    %set/v v0x2223e80_0, 8, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x222a550;
T_4 ;
    %wait E_0x2227cc0;
    %load/v 8, v0x222ac90_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x222aad0_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x222abd0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x222aad0_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x222a550;
T_5 ;
    %wait E_0x222a020;
    %load/v 8, v0x222aad0_0, 2;
    %set/v v0x222abd0_0, 8, 2;
    %load/v 8, v0x222aad0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_5.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_5.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_5.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_5.3, 6;
    %set/v v0x222ab50_0, 0, 1;
    %set/v v0x2228040_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x222abd0_0, 8, 2;
    %jmp T_5.5;
T_5.0 ;
    %set/v v0x222ab50_0, 0, 1;
    %set/v v0x2228040_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x222abd0_0, 8, 2;
    %jmp T_5.5;
T_5.1 ;
    %set/v v0x222ab50_0, 1, 1;
    %set/v v0x2228040_0, 0, 1;
    %load/v 8, v0x222ae90_0, 1;
    %load/v 9, v0x222a890_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %movi 8, 2, 2;
    %set/v v0x222abd0_0, 8, 2;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v0x222ae90_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x222a890_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %movi 8, 1, 2;
    %set/v v0x222abd0_0, 8, 2;
T_5.8 ;
T_5.7 ;
    %jmp T_5.5;
T_5.2 ;
    %set/v v0x222ab50_0, 0, 1;
    %set/v v0x2228040_0, 1, 1;
    %set/v v0x222abd0_0, 1, 2;
    %jmp T_5.5;
T_5.3 ;
    %set/v v0x222ab50_0, 0, 1;
    %set/v v0x2228040_0, 0, 1;
    %load/v 8, v0x222a980_0, 1;
    %jmp/0xz  T_5.10, 8;
    %movi 8, 1, 2;
    %set/v v0x222abd0_0, 8, 2;
    %jmp T_5.11;
T_5.10 ;
    %load/v 8, v0x222a980_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_5.12, 4;
    %set/v v0x222abd0_0, 1, 2;
T_5.12 ;
T_5.11 ;
    %jmp T_5.5;
T_5.5 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x22299f0;
T_6 ;
    %wait E_0x2229bd0;
    %load/v 8, v0x222a190_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x222a0d0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x2229f20_0, 1;
    %load/v 9, v0x2229fa0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x2229d50_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x222a0d0_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2229010;
T_7 ;
    %wait E_0x2229180;
    %load/v 8, v0x22295f0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2229510_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x2229320_0, 1;
    %load/v 9, v0x22293c0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0x22291e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2229510_0, 0, 8;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2228c20;
T_8 ;
    %wait E_0x2227cc0;
    %load/v 8, v0x2228f90_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2228f10_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x2228e10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2228f10_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x2228750;
T_9 ;
    %wait E_0x2227cc0;
    %load/v 8, v0x2228ba0_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2228af0_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x2228990_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2228af0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2227b10;
T_10 ;
    %wait E_0x2227cc0;
    %load/v 8, v0x2227fc0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2227f10_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x2227dd0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2227f10_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x22278f0;
T_11 ;
    %wait E_0x22250a0;
    %load/v 8, v0x222b360_0, 8;
    %set/v v0x222b290_0, 8, 8;
    %load/v 8, v0x222ba30_0, 1;
    %set/v v0x222b820_0, 8, 1;
    %load/v 8, v0x222b7a0_0, 1;
    %set/v v0x222b6d0_0, 8, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x2226690;
T_12 ;
    %wait E_0x2226870;
    %load/v 8, v0x2226da0_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2226d00_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x2226bd0_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0x2226a00_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2226d00_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x2226150;
T_13 ;
    %wait E_0x2225240;
    %load/v 8, v0x22265e0_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2226530_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x2226380_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2226530_0, 0, 8;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x2225c50;
T_14 ;
    %wait E_0x2225de0;
    %load/v 8, v0x22260d0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2226020_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x2225f20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2226020_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x22250d0;
T_15 ;
    %wait E_0x2225240;
    %load/v 8, v0x2225530_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2225480_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x2225360_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2225480_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x2224870;
T_16 ;
    %wait E_0x2224a20;
    %load/v 8, v0x2224d20_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2224c70_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x2224b30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2224c70_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x2224560;
T_17 ;
    %wait E_0x2224720;
    %load/v 8, v0x2227580_0, 8;
    %set/v v0x22274a0_0, 8, 8;
    %load/v 8, v0x2226f20_0, 1;
    %set/v v0x2226e60_0, 8, 1;
    %load/v 8, v0x2227870_0, 1;
    %set/v v0x2227770_0, 8, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x2224300;
T_18 ;
    %wait E_0x2223c70;
    %load/v 8, v0x222c140_0, 1;
    %set/v v0x222c0c0_0, 8, 1;
    %load/v 8, v0x222c2c0_0, 1;
    %set/v v0x222c240_0, 8, 1;
    %load/v 8, v0x222bef0_0, 8;
    %set/v v0x222be70_0, 8, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x2202a10;
T_19 ;
    %set/v v0x222c440_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x2202a10;
T_20 ;
    %delay 1, 0;
    %load/v 8, v0x222c440_0, 1;
    %inv 8, 1;
    %set/v v0x222c440_0, 8, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x2202a10;
T_21 ;
    %set/v v0x2229e90_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x2202a10;
T_22 ;
    %delay 1, 0;
    %load/v 8, v0x2229e90_0, 1;
    %inv 8, 1;
    %set/v v0x2229e90_0, 8, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x2202a10;
T_23 ;
    %vpi_call 4 24 "$readmemh", "vectors.txt", v0x222c3c0;
    %end;
    .thread T_23;
    .scope S_0x2202a10;
T_24 ;
    %vpi_call 4 35 "$dumpvars";
    %delay 1, 0;
    %set/v v0x222c850_0, 0, 1;
    %delay 1, 0;
    %set/v v0x222c750_0, 1, 1;
    %movi 8, 1, 32;
    %set/v v0x222c650_0, 8, 32;
    %delay 1, 0;
    %set/v v0x222c750_0, 0, 1;
    %delay 1, 0;
    %set/v v0x222c5d0_0, 1, 8;
    %delay 1, 0;
    %set/v v0x222c850_0, 1, 1;
    %delay 5, 0;
    %set/v v0x222c850_0, 0, 1;
    %delay 250, 0;
    %vpi_call 4 47 "$finish";
    %end;
    .thread T_24;
    .scope S_0x22059a0;
T_25 ;
    %wait E_0x222ca10;
    %load/v 8, v0x222cc70_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x222cb40_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0x222cd10_0, 1;
    %jmp/0xz  T_25.2, 8;
    %load/v 8, v0x222cb40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x222cb40_0, 0, 8;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "basic_cells.v";
    "./def.v";
    "sync_tb.v";
    "sync.v";
    "transmitter.v";
    "txfsm.v";
    "receiver.v";
