
ArgosV2_I_Save.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e894  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001110  0800ea20  0800ea20  0001ea20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fb30  0800fb30  0002043c  2**0
                  CONTENTS
  4 .ARM          00000008  0800fb30  0800fb30  0001fb30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fb38  0800fb38  0002043c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fb38  0800fb38  0001fb38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fb3c  0800fb3c  0001fb3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000043c  20000000  0800fb40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007eac  2000043c  0800ff7c  0002043c  2**2
                  ALLOC
 10 ._user_heap_stack 00000800  200082e8  0800ff7c  000282e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004ab4b  00000000  00000000  00020465  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000090c7  00000000  00000000  0006afb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0001f9ec  00000000  00000000  00074077  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00002628  00000000  00000000  00093a68  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00002558  00000000  00000000  00096090  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000340c6  00000000  00000000  000985e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0003058a  00000000  00000000  000cc6ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000f7071  00000000  00000000  000fcc38  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  001f3ca9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007974  00000000  00000000  001f3d24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000043c 	.word	0x2000043c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800ea04 	.word	0x0800ea04

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000440 	.word	0x20000440
 80001c4:	0800ea04 	.word	0x0800ea04

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b974 	b.w	8000e00 <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	468c      	mov	ip, r1
 8000b36:	4604      	mov	r4, r0
 8000b38:	9e08      	ldr	r6, [sp, #32]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d14b      	bne.n	8000bd6 <__udivmoddi4+0xa6>
 8000b3e:	428a      	cmp	r2, r1
 8000b40:	4615      	mov	r5, r2
 8000b42:	d967      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0720 	rsb	r7, r2, #32
 8000b4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b52:	fa20 f707 	lsr.w	r7, r0, r7
 8000b56:	4095      	lsls	r5, r2
 8000b58:	ea47 0c03 	orr.w	ip, r7, r3
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b62:	fbbc f7fe 	udiv	r7, ip, lr
 8000b66:	fa1f f885 	uxth.w	r8, r5
 8000b6a:	fb0e c317 	mls	r3, lr, r7, ip
 8000b6e:	fb07 f908 	mul.w	r9, r7, r8
 8000b72:	0c21      	lsrs	r1, r4, #16
 8000b74:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b78:	4599      	cmp	r9, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18eb      	adds	r3, r5, r3
 8000b7e:	f107 31ff 	add.w	r1, r7, #4294967295
 8000b82:	f080 811c 	bcs.w	8000dbe <__udivmoddi4+0x28e>
 8000b86:	4599      	cmp	r9, r3
 8000b88:	f240 8119 	bls.w	8000dbe <__udivmoddi4+0x28e>
 8000b8c:	3f02      	subs	r7, #2
 8000b8e:	442b      	add	r3, r5
 8000b90:	eba3 0309 	sub.w	r3, r3, r9
 8000b94:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b98:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b9c:	fb00 f108 	mul.w	r1, r0, r8
 8000ba0:	b2a4      	uxth	r4, r4
 8000ba2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba6:	42a1      	cmp	r1, r4
 8000ba8:	d909      	bls.n	8000bbe <__udivmoddi4+0x8e>
 8000baa:	192c      	adds	r4, r5, r4
 8000bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb0:	f080 8107 	bcs.w	8000dc2 <__udivmoddi4+0x292>
 8000bb4:	42a1      	cmp	r1, r4
 8000bb6:	f240 8104 	bls.w	8000dc2 <__udivmoddi4+0x292>
 8000bba:	3802      	subs	r0, #2
 8000bbc:	442c      	add	r4, r5
 8000bbe:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc2:	2700      	movs	r7, #0
 8000bc4:	1a64      	subs	r4, r4, r1
 8000bc6:	b11e      	cbz	r6, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	40d4      	lsrs	r4, r2
 8000bcc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0xbe>
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	f000 80ec 	beq.w	8000db8 <__udivmoddi4+0x288>
 8000be0:	2700      	movs	r7, #0
 8000be2:	e9c6 0100 	strd	r0, r1, [r6]
 8000be6:	4638      	mov	r0, r7
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	fab3 f783 	clz	r7, r3
 8000bf2:	2f00      	cmp	r7, #0
 8000bf4:	d148      	bne.n	8000c88 <__udivmoddi4+0x158>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xd0>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 80fb 	bhi.w	8000df6 <__udivmoddi4+0x2c6>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb61 0303 	sbc.w	r3, r1, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	469c      	mov	ip, r3
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d0e0      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c0e:	e9c6 4c00 	strd	r4, ip, [r6]
 8000c12:	e7dd      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c14:	b902      	cbnz	r2, 8000c18 <__udivmoddi4+0xe8>
 8000c16:	deff      	udf	#255	; 0xff
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	f040 808f 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c22:	2701      	movs	r7, #1
 8000c24:	1b49      	subs	r1, r1, r5
 8000c26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c2a:	fa1f f985 	uxth.w	r9, r5
 8000c2e:	fbb1 fef8 	udiv	lr, r1, r8
 8000c32:	fb08 111e 	mls	r1, r8, lr, r1
 8000c36:	fb09 f00e 	mul.w	r0, r9, lr
 8000c3a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000c3e:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000c42:	4298      	cmp	r0, r3
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x126>
 8000c46:	18eb      	adds	r3, r5, r3
 8000c48:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000c4c:	d202      	bcs.n	8000c54 <__udivmoddi4+0x124>
 8000c4e:	4298      	cmp	r0, r3
 8000c50:	f200 80cd 	bhi.w	8000dee <__udivmoddi4+0x2be>
 8000c54:	468e      	mov	lr, r1
 8000c56:	1a1b      	subs	r3, r3, r0
 8000c58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c5c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c60:	fb09 f900 	mul.w	r9, r9, r0
 8000c64:	b2a4      	uxth	r4, r4
 8000c66:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6a:	45a1      	cmp	r9, r4
 8000c6c:	d907      	bls.n	8000c7e <__udivmoddi4+0x14e>
 8000c6e:	192c      	adds	r4, r5, r4
 8000c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c74:	d202      	bcs.n	8000c7c <__udivmoddi4+0x14c>
 8000c76:	45a1      	cmp	r9, r4
 8000c78:	f200 80b6 	bhi.w	8000de8 <__udivmoddi4+0x2b8>
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	eba4 0409 	sub.w	r4, r4, r9
 8000c82:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000c86:	e79e      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c88:	f1c7 0520 	rsb	r5, r7, #32
 8000c8c:	40bb      	lsls	r3, r7
 8000c8e:	fa22 fc05 	lsr.w	ip, r2, r5
 8000c92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c96:	fa21 f405 	lsr.w	r4, r1, r5
 8000c9a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9e:	fbb4 f9fe 	udiv	r9, r4, lr
 8000ca2:	fa1f f88c 	uxth.w	r8, ip
 8000ca6:	fb0e 4419 	mls	r4, lr, r9, r4
 8000caa:	fa20 f305 	lsr.w	r3, r0, r5
 8000cae:	40b9      	lsls	r1, r7
 8000cb0:	fb09 fa08 	mul.w	sl, r9, r8
 8000cb4:	4319      	orrs	r1, r3
 8000cb6:	0c0b      	lsrs	r3, r1, #16
 8000cb8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cbc:	45a2      	cmp	sl, r4
 8000cbe:	fa02 f207 	lsl.w	r2, r2, r7
 8000cc2:	fa00 f307 	lsl.w	r3, r0, r7
 8000cc6:	d90b      	bls.n	8000ce0 <__udivmoddi4+0x1b0>
 8000cc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ccc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd0:	f080 8088 	bcs.w	8000de4 <__udivmoddi4+0x2b4>
 8000cd4:	45a2      	cmp	sl, r4
 8000cd6:	f240 8085 	bls.w	8000de4 <__udivmoddi4+0x2b4>
 8000cda:	f1a9 0902 	sub.w	r9, r9, #2
 8000cde:	4464      	add	r4, ip
 8000ce0:	eba4 040a 	sub.w	r4, r4, sl
 8000ce4:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ce8:	fb0e 4410 	mls	r4, lr, r0, r4
 8000cec:	fb00 fa08 	mul.w	sl, r0, r8
 8000cf0:	b289      	uxth	r1, r1
 8000cf2:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000cf6:	45a2      	cmp	sl, r4
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x1dc>
 8000cfa:	eb1c 0404 	adds.w	r4, ip, r4
 8000cfe:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d02:	d26b      	bcs.n	8000ddc <__udivmoddi4+0x2ac>
 8000d04:	45a2      	cmp	sl, r4
 8000d06:	d969      	bls.n	8000ddc <__udivmoddi4+0x2ac>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4464      	add	r4, ip
 8000d0c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d10:	fba0 8902 	umull	r8, r9, r0, r2
 8000d14:	eba4 040a 	sub.w	r4, r4, sl
 8000d18:	454c      	cmp	r4, r9
 8000d1a:	4641      	mov	r1, r8
 8000d1c:	46ce      	mov	lr, r9
 8000d1e:	d354      	bcc.n	8000dca <__udivmoddi4+0x29a>
 8000d20:	d051      	beq.n	8000dc6 <__udivmoddi4+0x296>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	d069      	beq.n	8000dfa <__udivmoddi4+0x2ca>
 8000d26:	1a5a      	subs	r2, r3, r1
 8000d28:	eb64 040e 	sbc.w	r4, r4, lr
 8000d2c:	fa04 f505 	lsl.w	r5, r4, r5
 8000d30:	fa22 f307 	lsr.w	r3, r2, r7
 8000d34:	40fc      	lsrs	r4, r7
 8000d36:	431d      	orrs	r5, r3
 8000d38:	e9c6 5400 	strd	r5, r4, [r6]
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000d40:	4095      	lsls	r5, r2
 8000d42:	f1c2 0320 	rsb	r3, r2, #32
 8000d46:	fa21 f003 	lsr.w	r0, r1, r3
 8000d4a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000d4e:	fbb0 f7f8 	udiv	r7, r0, r8
 8000d52:	fa1f f985 	uxth.w	r9, r5
 8000d56:	fb08 0017 	mls	r0, r8, r7, r0
 8000d5a:	fa24 f303 	lsr.w	r3, r4, r3
 8000d5e:	4091      	lsls	r1, r2
 8000d60:	fb07 fc09 	mul.w	ip, r7, r9
 8000d64:	430b      	orrs	r3, r1
 8000d66:	0c19      	lsrs	r1, r3, #16
 8000d68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d6c:	458c      	cmp	ip, r1
 8000d6e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x254>
 8000d74:	1869      	adds	r1, r5, r1
 8000d76:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d7a:	d231      	bcs.n	8000de0 <__udivmoddi4+0x2b0>
 8000d7c:	458c      	cmp	ip, r1
 8000d7e:	d92f      	bls.n	8000de0 <__udivmoddi4+0x2b0>
 8000d80:	3f02      	subs	r7, #2
 8000d82:	4429      	add	r1, r5
 8000d84:	eba1 010c 	sub.w	r1, r1, ip
 8000d88:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d8c:	fb08 1c10 	mls	ip, r8, r0, r1
 8000d90:	fb00 fe09 	mul.w	lr, r0, r9
 8000d94:	b299      	uxth	r1, r3
 8000d96:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d9a:	458e      	cmp	lr, r1
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x27e>
 8000d9e:	1869      	adds	r1, r5, r1
 8000da0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da4:	d218      	bcs.n	8000dd8 <__udivmoddi4+0x2a8>
 8000da6:	458e      	cmp	lr, r1
 8000da8:	d916      	bls.n	8000dd8 <__udivmoddi4+0x2a8>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4429      	add	r1, r5
 8000dae:	eba1 010e 	sub.w	r1, r1, lr
 8000db2:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db6:	e73a      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db8:	4637      	mov	r7, r6
 8000dba:	4630      	mov	r0, r6
 8000dbc:	e708      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dbe:	460f      	mov	r7, r1
 8000dc0:	e6e6      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	e6fb      	b.n	8000bbe <__udivmoddi4+0x8e>
 8000dc6:	4543      	cmp	r3, r8
 8000dc8:	d2ab      	bcs.n	8000d22 <__udivmoddi4+0x1f2>
 8000dca:	ebb8 0102 	subs.w	r1, r8, r2
 8000dce:	eb69 020c 	sbc.w	r2, r9, ip
 8000dd2:	3801      	subs	r0, #1
 8000dd4:	4696      	mov	lr, r2
 8000dd6:	e7a4      	b.n	8000d22 <__udivmoddi4+0x1f2>
 8000dd8:	4618      	mov	r0, r3
 8000dda:	e7e8      	b.n	8000dae <__udivmoddi4+0x27e>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e795      	b.n	8000d0c <__udivmoddi4+0x1dc>
 8000de0:	4607      	mov	r7, r0
 8000de2:	e7cf      	b.n	8000d84 <__udivmoddi4+0x254>
 8000de4:	4681      	mov	r9, r0
 8000de6:	e77b      	b.n	8000ce0 <__udivmoddi4+0x1b0>
 8000de8:	3802      	subs	r0, #2
 8000dea:	442c      	add	r4, r5
 8000dec:	e747      	b.n	8000c7e <__udivmoddi4+0x14e>
 8000dee:	f1ae 0e02 	sub.w	lr, lr, #2
 8000df2:	442b      	add	r3, r5
 8000df4:	e72f      	b.n	8000c56 <__udivmoddi4+0x126>
 8000df6:	4638      	mov	r0, r7
 8000df8:	e707      	b.n	8000c0a <__udivmoddi4+0xda>
 8000dfa:	4637      	mov	r7, r6
 8000dfc:	e6e8      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dfe:	bf00      	nop

08000e00 <__aeabi_idiv0>:
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop

08000e04 <MX_SDIO_SD_Init>:
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8000e04:	4b05      	ldr	r3, [pc, #20]	; (8000e1c <MX_SDIO_SD_Init+0x18>)
 8000e06:	4a06      	ldr	r2, [pc, #24]	; (8000e20 <MX_SDIO_SD_Init+0x1c>)
 8000e08:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000e0e:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000e10:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000e12:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000e14:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 1;
 8000e16:	2201      	movs	r2, #1
 8000e18:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8000e1a:	4770      	bx	lr
 8000e1c:	20000cb8 	.word	0x20000cb8
 8000e20:	40012c00 	.word	0x40012c00

08000e24 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000e24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e28:	b08f      	sub	sp, #60	; 0x3c
	GPIO_InitTypeDef GPIO_InitStruct =
 8000e2a:	2400      	movs	r4, #0
 8000e2c:	9409      	str	r4, [sp, #36]	; 0x24
 8000e2e:	940a      	str	r4, [sp, #40]	; 0x28
 8000e30:	940b      	str	r4, [sp, #44]	; 0x2c
 8000e32:	940c      	str	r4, [sp, #48]	; 0x30
 8000e34:	940d      	str	r4, [sp, #52]	; 0x34
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000e36:	9401      	str	r4, [sp, #4]
 8000e38:	4b5f      	ldr	r3, [pc, #380]	; (8000fb8 <MX_GPIO_Init+0x194>)
 8000e3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e3c:	f042 0204 	orr.w	r2, r2, #4
 8000e40:	631a      	str	r2, [r3, #48]	; 0x30
 8000e42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e44:	f002 0204 	and.w	r2, r2, #4
 8000e48:	9201      	str	r2, [sp, #4]
 8000e4a:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000e4c:	9402      	str	r4, [sp, #8]
 8000e4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e50:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000e54:	631a      	str	r2, [r3, #48]	; 0x30
 8000e56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e58:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000e5c:	9202      	str	r2, [sp, #8]
 8000e5e:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e60:	9403      	str	r4, [sp, #12]
 8000e62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e64:	f042 0201 	orr.w	r2, r2, #1
 8000e68:	631a      	str	r2, [r3, #48]	; 0x30
 8000e6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e6c:	f002 0201 	and.w	r2, r2, #1
 8000e70:	9203      	str	r2, [sp, #12]
 8000e72:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000e74:	9404      	str	r4, [sp, #16]
 8000e76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e78:	f042 0202 	orr.w	r2, r2, #2
 8000e7c:	631a      	str	r2, [r3, #48]	; 0x30
 8000e7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e80:	f002 0202 	and.w	r2, r2, #2
 8000e84:	9204      	str	r2, [sp, #16]
 8000e86:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000e88:	9405      	str	r4, [sp, #20]
 8000e8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e8c:	f042 0220 	orr.w	r2, r2, #32
 8000e90:	631a      	str	r2, [r3, #48]	; 0x30
 8000e92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e94:	f002 0220 	and.w	r2, r2, #32
 8000e98:	9205      	str	r2, [sp, #20]
 8000e9a:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000e9c:	9406      	str	r4, [sp, #24]
 8000e9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ea0:	f042 0210 	orr.w	r2, r2, #16
 8000ea4:	631a      	str	r2, [r3, #48]	; 0x30
 8000ea6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ea8:	f002 0210 	and.w	r2, r2, #16
 8000eac:	9206      	str	r2, [sp, #24]
 8000eae:	9a06      	ldr	r2, [sp, #24]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000eb0:	9407      	str	r4, [sp, #28]
 8000eb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000eb4:	f042 0208 	orr.w	r2, r2, #8
 8000eb8:	631a      	str	r2, [r3, #48]	; 0x30
 8000eba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ebc:	f002 0208 	and.w	r2, r2, #8
 8000ec0:	9207      	str	r2, [sp, #28]
 8000ec2:	9a07      	ldr	r2, [sp, #28]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000ec4:	9408      	str	r4, [sp, #32]
 8000ec6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ec8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ecc:	631a      	str	r2, [r3, #48]	; 0x30
 8000ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ed4:	9308      	str	r3, [sp, #32]
 8000ed6:	9b08      	ldr	r3, [sp, #32]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8000ed8:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 8000fc8 <MX_GPIO_Init+0x1a4>
 8000edc:	4622      	mov	r2, r4
 8000ede:	f244 0181 	movw	r1, #16513	; 0x4081
 8000ee2:	4648      	mov	r0, r9
 8000ee4:	f003 f815 	bl	8003f12 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 8000ee8:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8000fcc <MX_GPIO_Init+0x1a8>
 8000eec:	4622      	mov	r2, r4
 8000eee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ef2:	4640      	mov	r0, r8
 8000ef4:	f003 f80d 	bl	8003f12 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG,
 8000ef8:	4d30      	ldr	r5, [pc, #192]	; (8000fbc <MX_GPIO_Init+0x198>)
 8000efa:	4622      	mov	r2, r4
 8000efc:	f245 7170 	movw	r1, #22384	; 0x5770
 8000f00:	4628      	mov	r0, r5
 8000f02:	f003 f806 	bl	8003f12 <HAL_GPIO_WritePin>
			SIG_SHUTTER_Pin | SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin
					| ENCODER_Z_Pin | CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8000f06:	f244 0381 	movw	r3, #16513	; 0x4081
 8000f0a:	9309      	str	r3, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0c:	2601      	movs	r6, #1
 8000f0e:	960a      	str	r6, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	940b      	str	r4, [sp, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f12:	2703      	movs	r7, #3
 8000f14:	970c      	str	r7, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f16:	a909      	add	r1, sp, #36	; 0x24
 8000f18:	4648      	mov	r0, r9
 8000f1a:	f002 ff0d 	bl	8003d38 <HAL_GPIO_Init>

	/*Configure GPIO pin : PWRCHECK_Pin */
	GPIO_InitStruct.Pin = PWRCHECK_Pin;
 8000f1e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f22:	9309      	str	r3, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f24:	940a      	str	r4, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f26:	2302      	movs	r3, #2
 8000f28:	930b      	str	r3, [sp, #44]	; 0x2c
	HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 8000f2a:	a909      	add	r1, sp, #36	; 0x24
 8000f2c:	4824      	ldr	r0, [pc, #144]	; (8000fc0 <MX_GPIO_Init+0x19c>)
 8000f2e:	f002 ff03 	bl	8003d38 <HAL_GPIO_Init>

	/*Configure GPIO pin : STROBE_DRV_Pin */
	GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8000f32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f36:	9309      	str	r3, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f38:	960a      	str	r6, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	940b      	str	r4, [sp, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3c:	970c      	str	r7, [sp, #48]	; 0x30
	HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8000f3e:	a909      	add	r1, sp, #36	; 0x24
 8000f40:	4640      	mov	r0, r8
 8000f42:	f002 fef9 	bl	8003d38 <HAL_GPIO_Init>

	/*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
	 STROBE_CHK_Pin */
	GPIO_InitStruct.Pin = STROBE0_Pin | STROBE1_Pin | STROBE2_Pin | STROBE3_Pin
 8000f46:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8000f4a:	9309      	str	r3, [sp, #36]	; 0x24
			| STROBE_CHK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f4c:	4b1d      	ldr	r3, [pc, #116]	; (8000fc4 <MX_GPIO_Init+0x1a0>)
 8000f4e:	930a      	str	r3, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	940b      	str	r4, [sp, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f52:	a909      	add	r1, sp, #36	; 0x24
 8000f54:	4640      	mov	r0, r8
 8000f56:	f002 feef 	bl	8003d38 <HAL_GPIO_Init>

	/*Configure GPIO pin : CardDetect_Pin */
	GPIO_InitStruct.Pin = CardDetect_Pin;
 8000f5a:	2304      	movs	r3, #4
 8000f5c:	9309      	str	r3, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f5e:	940a      	str	r4, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f60:	960b      	str	r6, [sp, #44]	; 0x2c
	HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8000f62:	a909      	add	r1, sp, #36	; 0x24
 8000f64:	4628      	mov	r0, r5
 8000f66:	f002 fee7 	bl	8003d38 <HAL_GPIO_Init>

	/*Configure GPIO pin : SIG_SHUTTER_Pin */
	GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 8000f6a:	2310      	movs	r3, #16
 8000f6c:	9309      	str	r3, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6e:	960a      	str	r6, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	940b      	str	r4, [sp, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f72:	970c      	str	r7, [sp, #48]	; 0x30
	HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 8000f74:	a909      	add	r1, sp, #36	; 0x24
 8000f76:	4628      	mov	r0, r5
 8000f78:	f002 fede 	bl	8003d38 <HAL_GPIO_Init>

	/*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
	 CS1_Pin CS2_Pin CS3_Pin */
	GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin | ENCODER_Z_Pin
 8000f7c:	f245 7360 	movw	r3, #22368	; 0x5760
 8000f80:	9309      	str	r3, [sp, #36]	; 0x24
			| CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f82:	960a      	str	r6, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	940b      	str	r4, [sp, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f86:	940c      	str	r4, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f88:	a909      	add	r1, sp, #36	; 0x24
 8000f8a:	4628      	mov	r0, r5
 8000f8c:	f002 fed4 	bl	8003d38 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000f90:	2380      	movs	r3, #128	; 0x80
 8000f92:	9309      	str	r3, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f94:	940a      	str	r4, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	940b      	str	r4, [sp, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000f98:	a909      	add	r1, sp, #36	; 0x24
 8000f9a:	4628      	mov	r0, r5
 8000f9c:	f002 fecc 	bl	8003d38 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000fa0:	4622      	mov	r2, r4
 8000fa2:	4621      	mov	r1, r4
 8000fa4:	2028      	movs	r0, #40	; 0x28
 8000fa6:	f001 fdbf 	bl	8002b28 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000faa:	2028      	movs	r0, #40	; 0x28
 8000fac:	f001 fdf0 	bl	8002b90 <HAL_NVIC_EnableIRQ>

}
 8000fb0:	b00f      	add	sp, #60	; 0x3c
 8000fb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40023800 	.word	0x40023800
 8000fbc:	40021800 	.word	0x40021800
 8000fc0:	40021400 	.word	0x40021400
 8000fc4:	10110000 	.word	0x10110000
 8000fc8:	40020400 	.word	0x40020400
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <MX_DMA_Init>:
{
 8000fd0:	b510      	push	{r4, lr}
 8000fd2:	b082      	sub	sp, #8
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000fd4:	2400      	movs	r4, #0
 8000fd6:	9400      	str	r4, [sp, #0]
 8000fd8:	4b26      	ldr	r3, [pc, #152]	; (8001074 <MX_DMA_Init+0xa4>)
 8000fda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fdc:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000fe0:	631a      	str	r2, [r3, #48]	; 0x30
 8000fe2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fe4:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8000fe8:	9200      	str	r2, [sp, #0]
 8000fea:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000fec:	9401      	str	r4, [sp, #4]
 8000fee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ff0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000ff4:	631a      	str	r2, [r3, #48]	; 0x30
 8000ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ffc:	9301      	str	r3, [sp, #4]
 8000ffe:	9b01      	ldr	r3, [sp, #4]
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 8001000:	4622      	mov	r2, r4
 8001002:	2101      	movs	r1, #1
 8001004:	200e      	movs	r0, #14
 8001006:	f001 fd8f 	bl	8002b28 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800100a:	200e      	movs	r0, #14
 800100c:	f001 fdc0 	bl	8002b90 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 8001010:	4622      	mov	r2, r4
 8001012:	2101      	movs	r1, #1
 8001014:	200f      	movs	r0, #15
 8001016:	f001 fd87 	bl	8002b28 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800101a:	200f      	movs	r0, #15
 800101c:	f001 fdb8 	bl	8002b90 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 8001020:	4622      	mov	r2, r4
 8001022:	2101      	movs	r1, #1
 8001024:	2010      	movs	r0, #16
 8001026:	f001 fd7f 	bl	8002b28 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800102a:	2010      	movs	r0, #16
 800102c:	f001 fdb0 	bl	8002b90 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 8001030:	4622      	mov	r2, r4
 8001032:	2101      	movs	r1, #1
 8001034:	2011      	movs	r0, #17
 8001036:	f001 fd77 	bl	8002b28 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800103a:	2011      	movs	r0, #17
 800103c:	f001 fda8 	bl	8002b90 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8001040:	4622      	mov	r2, r4
 8001042:	2101      	movs	r1, #1
 8001044:	2038      	movs	r0, #56	; 0x38
 8001046:	f001 fd6f 	bl	8002b28 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800104a:	2038      	movs	r0, #56	; 0x38
 800104c:	f001 fda0 	bl	8002b90 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 8001050:	4622      	mov	r2, r4
 8001052:	2101      	movs	r1, #1
 8001054:	203b      	movs	r0, #59	; 0x3b
 8001056:	f001 fd67 	bl	8002b28 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800105a:	203b      	movs	r0, #59	; 0x3b
 800105c:	f001 fd98 	bl	8002b90 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 8001060:	4622      	mov	r2, r4
 8001062:	2101      	movs	r1, #1
 8001064:	2045      	movs	r0, #69	; 0x45
 8001066:	f001 fd5f 	bl	8002b28 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800106a:	2045      	movs	r0, #69	; 0x45
 800106c:	f001 fd90 	bl	8002b90 <HAL_NVIC_EnableIRQ>
}
 8001070:	b002      	add	sp, #8
 8001072:	bd10      	pop	{r4, pc}
 8001074:	40023800 	.word	0x40023800

08001078 <MX_USART3_UART_Init>:
{
 8001078:	b508      	push	{r3, lr}
	huart3.Instance = USART3;
 800107a:	4808      	ldr	r0, [pc, #32]	; (800109c <MX_USART3_UART_Init+0x24>)
 800107c:	4b08      	ldr	r3, [pc, #32]	; (80010a0 <MX_USART3_UART_Init+0x28>)
 800107e:	6003      	str	r3, [r0, #0]
	huart3.Init.BaudRate = 115200;
 8001080:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001084:	6043      	str	r3, [r0, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001086:	2300      	movs	r3, #0
 8001088:	6083      	str	r3, [r0, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800108a:	60c3      	str	r3, [r0, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 800108c:	6103      	str	r3, [r0, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 800108e:	220c      	movs	r2, #12
 8001090:	6142      	str	r2, [r0, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001092:	6183      	str	r3, [r0, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001094:	61c3      	str	r3, [r0, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8001096:	f005 fa63 	bl	8006560 <HAL_UART_Init>
}
 800109a:	bd08      	pop	{r3, pc}
 800109c:	20000864 	.word	0x20000864
 80010a0:	40004800 	.word	0x40004800

080010a4 <MX_USART2_UART_Init>:
{
 80010a4:	b508      	push	{r3, lr}
	huart2.Instance = USART2;
 80010a6:	4808      	ldr	r0, [pc, #32]	; (80010c8 <MX_USART2_UART_Init+0x24>)
 80010a8:	4b08      	ldr	r3, [pc, #32]	; (80010cc <MX_USART2_UART_Init+0x28>)
 80010aa:	6003      	str	r3, [r0, #0]
	huart2.Init.BaudRate = 115200;
 80010ac:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80010b0:	6043      	str	r3, [r0, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010b2:	2300      	movs	r3, #0
 80010b4:	6083      	str	r3, [r0, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80010b6:	60c3      	str	r3, [r0, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80010b8:	6103      	str	r3, [r0, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80010ba:	220c      	movs	r2, #12
 80010bc:	6142      	str	r2, [r0, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010be:	6183      	str	r3, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010c0:	61c3      	str	r3, [r0, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80010c2:	f005 fa4d 	bl	8006560 <HAL_UART_Init>
}
 80010c6:	bd08      	pop	{r3, pc}
 80010c8:	20000ffc 	.word	0x20000ffc
 80010cc:	40004400 	.word	0x40004400

080010d0 <MX_TIM3_Init>:
{
 80010d0:	b510      	push	{r4, lr}
 80010d2:	b086      	sub	sp, #24
	LL_TIM_InitTypeDef TIM_InitStruct =
 80010d4:	2300      	movs	r3, #0
 80010d6:	9301      	str	r3, [sp, #4]
 80010d8:	9302      	str	r3, [sp, #8]
 80010da:	9303      	str	r3, [sp, #12]
 80010dc:	9304      	str	r3, [sp, #16]
 80010de:	9305      	str	r3, [sp, #20]
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80010e0:	4b25      	ldr	r3, [pc, #148]	; (8001178 <MX_TIM3_Init+0xa8>)
 80010e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010e4:	f042 0202 	orr.w	r2, r2, #2
 80010e8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80010ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ec:	f003 0302 	and.w	r3, r3, #2
 80010f0:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80010f2:	9b00      	ldr	r3, [sp, #0]
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010f4:	4b21      	ldr	r3, [pc, #132]	; (800117c <MX_TIM3_Init+0xac>)
 80010f6:	68da      	ldr	r2, [r3, #12]
 80010f8:	f3c2 2202 	ubfx	r2, r2, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010fc:	f1c2 0307 	rsb	r3, r2, #7
 8001100:	2b04      	cmp	r3, #4
 8001102:	bf28      	it	cs
 8001104:	2304      	movcs	r3, #4
 8001106:	4619      	mov	r1, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001108:	1d13      	adds	r3, r2, #4
 800110a:	2b06      	cmp	r3, #6
 800110c:	d931      	bls.n	8001172 <MX_TIM3_Init+0xa2>
 800110e:	3a03      	subs	r2, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001110:	f04f 33ff 	mov.w	r3, #4294967295
 8001114:	408b      	lsls	r3, r1
 8001116:	43db      	mvns	r3, r3
 8001118:	f003 0301 	and.w	r3, r3, #1
 800111c:	4093      	lsls	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800111e:	011b      	lsls	r3, r3, #4
 8001120:	b2db      	uxtb	r3, r3
 8001122:	4a17      	ldr	r2, [pc, #92]	; (8001180 <MX_TIM3_Init+0xb0>)
 8001124:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001128:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800112c:	6013      	str	r3, [r2, #0]
	TIM_InitStruct.Prescaler = 5999;
 800112e:	f241 736f 	movw	r3, #5999	; 0x176f
 8001132:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001136:	2300      	movs	r3, #0
 8001138:	9302      	str	r3, [sp, #8]
	TIM_InitStruct.Autoreload = 44;
 800113a:	222c      	movs	r2, #44	; 0x2c
 800113c:	9203      	str	r2, [sp, #12]
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800113e:	9304      	str	r3, [sp, #16]
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001140:	4c10      	ldr	r4, [pc, #64]	; (8001184 <MX_TIM3_Init+0xb4>)
 8001142:	a901      	add	r1, sp, #4
 8001144:	4620      	mov	r0, r4
 8001146:	f005 fec1 	bl	8006ecc <LL_TIM_Init>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800114a:	6823      	ldr	r3, [r4, #0]
 800114c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001150:	6023      	str	r3, [r4, #0]
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001152:	68a3      	ldr	r3, [r4, #8]
 8001154:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001158:	f023 0307 	bic.w	r3, r3, #7
 800115c:	60a3      	str	r3, [r4, #8]
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800115e:	6863      	ldr	r3, [r4, #4]
 8001160:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001164:	6063      	str	r3, [r4, #4]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001166:	68a3      	ldr	r3, [r4, #8]
 8001168:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800116c:	60a3      	str	r3, [r4, #8]
}
 800116e:	b006      	add	sp, #24
 8001170:	bd10      	pop	{r4, pc}
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001172:	2200      	movs	r2, #0
 8001174:	e7cc      	b.n	8001110 <MX_TIM3_Init+0x40>
 8001176:	bf00      	nop
 8001178:	40023800 	.word	0x40023800
 800117c:	e000ed00 	.word	0xe000ed00
 8001180:	e000e100 	.word	0xe000e100
 8001184:	40000400 	.word	0x40000400

08001188 <MX_ADC1_Init>:
{
 8001188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800118c:	b084      	sub	sp, #16
	ADC_ChannelConfTypeDef sConfig =
 800118e:	2500      	movs	r5, #0
 8001190:	9500      	str	r5, [sp, #0]
 8001192:	9501      	str	r5, [sp, #4]
 8001194:	9502      	str	r5, [sp, #8]
 8001196:	9503      	str	r5, [sp, #12]
	hadc1.Instance = ADC1;
 8001198:	4c1d      	ldr	r4, [pc, #116]	; (8001210 <MX_ADC1_Init+0x88>)
 800119a:	4b1e      	ldr	r3, [pc, #120]	; (8001214 <MX_ADC1_Init+0x8c>)
 800119c:	6023      	str	r3, [r4, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800119e:	6065      	str	r5, [r4, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80011a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011a4:	60a3      	str	r3, [r4, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 80011a6:	2701      	movs	r7, #1
 80011a8:	6127      	str	r7, [r4, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80011aa:	7625      	strb	r5, [r4, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011ac:	f884 5020 	strb.w	r5, [r4, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011b0:	62e5      	str	r5, [r4, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011b2:	4b19      	ldr	r3, [pc, #100]	; (8001218 <MX_ADC1_Init+0x90>)
 80011b4:	62a3      	str	r3, [r4, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011b6:	60e5      	str	r5, [r4, #12]
	hadc1.Init.NbrOfConversion = 4;
 80011b8:	2604      	movs	r6, #4
 80011ba:	61e6      	str	r6, [r4, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80011bc:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011c0:	6167      	str	r7, [r4, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011c2:	4620      	mov	r0, r4
 80011c4:	f000 ffb8 	bl	8002138 <HAL_ADC_Init>
	sConfig.Channel = ADC_CHANNEL_3;
 80011c8:	f04f 0803 	mov.w	r8, #3
 80011cc:	f8cd 8000 	str.w	r8, [sp]
	sConfig.Rank = 1;
 80011d0:	9701      	str	r7, [sp, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011d2:	9502      	str	r5, [sp, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011d4:	4669      	mov	r1, sp
 80011d6:	4620      	mov	r0, r4
 80011d8:	f001 f884 	bl	80022e4 <HAL_ADC_ConfigChannel>
	sConfig.Channel = ADC_CHANNEL_4;
 80011dc:	9600      	str	r6, [sp, #0]
	sConfig.Rank = 2;
 80011de:	2302      	movs	r3, #2
 80011e0:	9301      	str	r3, [sp, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011e2:	4669      	mov	r1, sp
 80011e4:	4620      	mov	r0, r4
 80011e6:	f001 f87d 	bl	80022e4 <HAL_ADC_ConfigChannel>
	sConfig.Channel = ADC_CHANNEL_5;
 80011ea:	2305      	movs	r3, #5
 80011ec:	9300      	str	r3, [sp, #0]
	sConfig.Rank = 3;
 80011ee:	f8cd 8004 	str.w	r8, [sp, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011f2:	4669      	mov	r1, sp
 80011f4:	4620      	mov	r0, r4
 80011f6:	f001 f875 	bl	80022e4 <HAL_ADC_ConfigChannel>
	sConfig.Channel = ADC_CHANNEL_6;
 80011fa:	2306      	movs	r3, #6
 80011fc:	9300      	str	r3, [sp, #0]
	sConfig.Rank = 4;
 80011fe:	9601      	str	r6, [sp, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001200:	4669      	mov	r1, sp
 8001202:	4620      	mov	r0, r4
 8001204:	f001 f86e 	bl	80022e4 <HAL_ADC_ConfigChannel>
}
 8001208:	b004      	add	sp, #16
 800120a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800120e:	bf00      	nop
 8001210:	2000090c 	.word	0x2000090c
 8001214:	40012000 	.word	0x40012000
 8001218:	0f000001 	.word	0x0f000001

0800121c <MX_TIM8_Init>:
{
 800121c:	b530      	push	{r4, r5, lr}
 800121e:	b08d      	sub	sp, #52	; 0x34
	TIM_Encoder_InitTypeDef sConfig =
 8001220:	2220      	movs	r2, #32
 8001222:	2100      	movs	r1, #0
 8001224:	a804      	add	r0, sp, #16
 8001226:	f00a fe83 	bl	800bf30 <memset>
	TIM_MasterConfigTypeDef sMasterConfig =
 800122a:	2500      	movs	r5, #0
 800122c:	9501      	str	r5, [sp, #4]
 800122e:	9502      	str	r5, [sp, #8]
	htim8.Instance = TIM8;
 8001230:	4c0d      	ldr	r4, [pc, #52]	; (8001268 <MX_TIM8_Init+0x4c>)
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <MX_TIM8_Init+0x50>)
 8001234:	6023      	str	r3, [r4, #0]
	htim8.Init.Prescaler = 0;
 8001236:	6065      	str	r5, [r4, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001238:	60a5      	str	r5, [r4, #8]
	htim8.Init.Period = 65535;
 800123a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800123e:	60e3      	str	r3, [r4, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001240:	6125      	str	r5, [r4, #16]
	htim8.Init.RepetitionCounter = 0;
 8001242:	6165      	str	r5, [r4, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001244:	2380      	movs	r3, #128	; 0x80
 8001246:	61a3      	str	r3, [r4, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001248:	2301      	movs	r3, #1
 800124a:	9303      	str	r3, [sp, #12]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800124c:	9305      	str	r3, [sp, #20]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800124e:	9309      	str	r3, [sp, #36]	; 0x24
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001250:	a903      	add	r1, sp, #12
 8001252:	4620      	mov	r0, r4
 8001254:	f004 ffbe 	bl	80061d4 <HAL_TIM_Encoder_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001258:	9501      	str	r5, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800125a:	9502      	str	r5, [sp, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800125c:	a901      	add	r1, sp, #4
 800125e:	4620      	mov	r0, r4
 8001260:	f005 f888 	bl	8006374 <HAL_TIMEx_MasterConfigSynchronization>
}
 8001264:	b00d      	add	sp, #52	; 0x34
 8001266:	bd30      	pop	{r4, r5, pc}
 8001268:	20000818 	.word	0x20000818
 800126c:	40010400 	.word	0x40010400

08001270 <MX_SPI2_Init>:
{
 8001270:	b508      	push	{r3, lr}
	hspi2.Instance = SPI2;
 8001272:	480b      	ldr	r0, [pc, #44]	; (80012a0 <MX_SPI2_Init+0x30>)
 8001274:	4b0b      	ldr	r3, [pc, #44]	; (80012a4 <MX_SPI2_Init+0x34>)
 8001276:	6003      	str	r3, [r0, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001278:	f44f 7382 	mov.w	r3, #260	; 0x104
 800127c:	6043      	str	r3, [r0, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800127e:	2300      	movs	r3, #0
 8001280:	6083      	str	r3, [r0, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001282:	60c3      	str	r3, [r0, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001284:	6103      	str	r3, [r0, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001286:	6143      	str	r3, [r0, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001288:	f44f 7200 	mov.w	r2, #512	; 0x200
 800128c:	6182      	str	r2, [r0, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800128e:	61c3      	str	r3, [r0, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001290:	6203      	str	r3, [r0, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001292:	6243      	str	r3, [r0, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001294:	6283      	str	r3, [r0, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8001296:	230a      	movs	r3, #10
 8001298:	62c3      	str	r3, [r0, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800129a:	f004 fe3f 	bl	8005f1c <HAL_SPI_Init>
}
 800129e:	bd08      	pop	{r3, pc}
 80012a0:	200007c0 	.word	0x200007c0
 80012a4:	40003800 	.word	0x40003800

080012a8 <MX_CAN1_Init>:
{
 80012a8:	b570      	push	{r4, r5, r6, lr}
 80012aa:	b08a      	sub	sp, #40	; 0x28
	hcan1.Instance = CAN1;
 80012ac:	4d17      	ldr	r5, [pc, #92]	; (800130c <MX_CAN1_Init+0x64>)
 80012ae:	4b18      	ldr	r3, [pc, #96]	; (8001310 <MX_CAN1_Init+0x68>)
 80012b0:	602b      	str	r3, [r5, #0]
	hcan1.Init.Prescaler = 2;
 80012b2:	2302      	movs	r3, #2
 80012b4:	606b      	str	r3, [r5, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 80012b6:	2400      	movs	r4, #0
 80012b8:	60ac      	str	r4, [r5, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80012ba:	60ec      	str	r4, [r5, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80012bc:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 80012c0:	612b      	str	r3, [r5, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80012c2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80012c6:	616b      	str	r3, [r5, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 80012c8:	762c      	strb	r4, [r5, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 80012ca:	766c      	strb	r4, [r5, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 80012cc:	76ac      	strb	r4, [r5, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 80012ce:	76ec      	strb	r4, [r5, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 80012d0:	772c      	strb	r4, [r5, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 80012d2:	776c      	strb	r4, [r5, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80012d4:	4628      	mov	r0, r5
 80012d6:	f001 f8ce 	bl	8002476 <HAL_CAN_Init>
	sFilterConfig.FilterBank = 0;
 80012da:	9405      	str	r4, [sp, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80012dc:	9406      	str	r4, [sp, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80012de:	2601      	movs	r6, #1
 80012e0:	9607      	str	r6, [sp, #28]
	sFilterConfig.FilterIdHigh = 0x0000 << 5;
 80012e2:	9400      	str	r4, [sp, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 80012e4:	9401      	str	r4, [sp, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000 << 5;
 80012e6:	9402      	str	r4, [sp, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80012e8:	9403      	str	r4, [sp, #12]
	sFilterConfig.FilterFIFOAssignment = 0;
 80012ea:	9404      	str	r4, [sp, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80012ec:	9608      	str	r6, [sp, #32]
	sFilterConfig.SlaveStartFilterBank = 0;
 80012ee:	9409      	str	r4, [sp, #36]	; 0x24
	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80012f0:	4669      	mov	r1, sp
 80012f2:	4628      	mov	r0, r5
 80012f4:	f001 f966 	bl	80025c4 <HAL_CAN_ConfigFilter>
	TxHeader.StdId = 0x01;
 80012f8:	4b06      	ldr	r3, [pc, #24]	; (8001314 <MX_CAN1_Init+0x6c>)
 80012fa:	601e      	str	r6, [r3, #0]
	TxHeader.ExtId = 0x01;
 80012fc:	605e      	str	r6, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 80012fe:	60dc      	str	r4, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8001300:	609c      	str	r4, [r3, #8]
	TxHeader.DLC = 8;
 8001302:	2208      	movs	r2, #8
 8001304:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8001306:	751c      	strb	r4, [r3, #20]
}
 8001308:	b00a      	add	sp, #40	; 0x28
 800130a:	bd70      	pop	{r4, r5, r6, pc}
 800130c:	2000103c 	.word	0x2000103c
 8001310:	40006400 	.word	0x40006400
 8001314:	20001064 	.word	0x20001064

08001318 <HAL_GPIO_EXTI_Callback>:
{ // Strobe CHK
 8001318:	b510      	push	{r4, lr}
 800131a:	4604      	mov	r4, r0
	if (GPIO_Pin & STROBE0_Pin)
 800131c:	f410 6f80 	tst.w	r0, #1024	; 0x400
 8001320:	d11f      	bne.n	8001362 <HAL_GPIO_EXTI_Callback+0x4a>
	if (GPIO_Pin & STROBE1_Pin)
 8001322:	f414 6f00 	tst.w	r4, #2048	; 0x800
 8001326:	d128      	bne.n	800137a <HAL_GPIO_EXTI_Callback+0x62>
	if (GPIO_Pin & STROBE2_Pin)
 8001328:	f414 5f80 	tst.w	r4, #4096	; 0x1000
 800132c:	d006      	beq.n	800133c <HAL_GPIO_EXTI_Callback+0x24>
		stbchk2 = 1;
 800132e:	4b28      	ldr	r3, [pc, #160]	; (80013d0 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001330:	2201      	movs	r2, #1
 8001332:	701a      	strb	r2, [r3, #0]
		stb2++;
 8001334:	4a27      	ldr	r2, [pc, #156]	; (80013d4 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001336:	8813      	ldrh	r3, [r2, #0]
 8001338:	3301      	adds	r3, #1
 800133a:	8013      	strh	r3, [r2, #0]
	if (GPIO_Pin & STROBE3_Pin)
 800133c:	f414 5f00 	tst.w	r4, #8192	; 0x2000
 8001340:	d006      	beq.n	8001350 <HAL_GPIO_EXTI_Callback+0x38>
		stbchk3 = 1;
 8001342:	4b25      	ldr	r3, [pc, #148]	; (80013d8 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001344:	2201      	movs	r2, #1
 8001346:	701a      	strb	r2, [r3, #0]
		stb3++;
 8001348:	4a24      	ldr	r2, [pc, #144]	; (80013dc <HAL_GPIO_EXTI_Callback+0xc4>)
 800134a:	8813      	ldrh	r3, [r2, #0]
 800134c:	3301      	adds	r3, #1
 800134e:	8013      	strh	r3, [r2, #0]
	if ((stbchk0 == 1 && stbchk1) == 1 || (stbchk2 == 1 && stbchk3 == 1)) // if (stbchk0 == 1 && stbchk1 == 1 && stbchk2 == 1 && stbchk3 == 1)
 8001350:	4b23      	ldr	r3, [pc, #140]	; (80013e0 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b01      	cmp	r3, #1
 8001356:	d01c      	beq.n	8001392 <HAL_GPIO_EXTI_Callback+0x7a>
 8001358:	4b1d      	ldr	r3, [pc, #116]	; (80013d0 <HAL_GPIO_EXTI_Callback+0xb8>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b01      	cmp	r3, #1
 800135e:	d031      	beq.n	80013c4 <HAL_GPIO_EXTI_Callback+0xac>
}
 8001360:	bd10      	pop	{r4, pc}
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001362:	2101      	movs	r1, #1
 8001364:	481f      	ldr	r0, [pc, #124]	; (80013e4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001366:	f002 fdda 	bl	8003f1e <HAL_GPIO_TogglePin>
		stbchk0 = 1;
 800136a:	4b1d      	ldr	r3, [pc, #116]	; (80013e0 <HAL_GPIO_EXTI_Callback+0xc8>)
 800136c:	2201      	movs	r2, #1
 800136e:	701a      	strb	r2, [r3, #0]
		stb0++;
 8001370:	4a1d      	ldr	r2, [pc, #116]	; (80013e8 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001372:	8813      	ldrh	r3, [r2, #0]
 8001374:	3301      	adds	r3, #1
 8001376:	8013      	strh	r3, [r2, #0]
 8001378:	e7d3      	b.n	8001322 <HAL_GPIO_EXTI_Callback+0xa>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800137a:	2180      	movs	r1, #128	; 0x80
 800137c:	4819      	ldr	r0, [pc, #100]	; (80013e4 <HAL_GPIO_EXTI_Callback+0xcc>)
 800137e:	f002 fdce 	bl	8003f1e <HAL_GPIO_TogglePin>
		stbchk1 = 1;
 8001382:	4b1a      	ldr	r3, [pc, #104]	; (80013ec <HAL_GPIO_EXTI_Callback+0xd4>)
 8001384:	2201      	movs	r2, #1
 8001386:	701a      	strb	r2, [r3, #0]
		stb1++;
 8001388:	4a19      	ldr	r2, [pc, #100]	; (80013f0 <HAL_GPIO_EXTI_Callback+0xd8>)
 800138a:	8813      	ldrh	r3, [r2, #0]
 800138c:	3301      	adds	r3, #1
 800138e:	8013      	strh	r3, [r2, #0]
 8001390:	e7ca      	b.n	8001328 <HAL_GPIO_EXTI_Callback+0x10>
	if ((stbchk0 == 1 && stbchk1) == 1 || (stbchk2 == 1 && stbchk3 == 1)) // if (stbchk0 == 1 && stbchk1 == 1 && stbchk2 == 1 && stbchk3 == 1)
 8001392:	4b16      	ldr	r3, [pc, #88]	; (80013ec <HAL_GPIO_EXTI_Callback+0xd4>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d0de      	beq.n	8001358 <HAL_GPIO_EXTI_Callback+0x40>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800139a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800139e:	4811      	ldr	r0, [pc, #68]	; (80013e4 <HAL_GPIO_EXTI_Callback+0xcc>)
 80013a0:	f002 fdbd 	bl	8003f1e <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_SET);
 80013a4:	2201      	movs	r2, #1
 80013a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013aa:	4812      	ldr	r0, [pc, #72]	; (80013f4 <HAL_GPIO_EXTI_Callback+0xdc>)
 80013ac:	f002 fdb1 	bl	8003f12 <HAL_GPIO_WritePin>
		stbchk0 = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	4a0b      	ldr	r2, [pc, #44]	; (80013e0 <HAL_GPIO_EXTI_Callback+0xc8>)
 80013b4:	7013      	strb	r3, [r2, #0]
		stbchk1 = 0;
 80013b6:	4a0d      	ldr	r2, [pc, #52]	; (80013ec <HAL_GPIO_EXTI_Callback+0xd4>)
 80013b8:	7013      	strb	r3, [r2, #0]
		stbchk2 = 0;
 80013ba:	4a05      	ldr	r2, [pc, #20]	; (80013d0 <HAL_GPIO_EXTI_Callback+0xb8>)
 80013bc:	7013      	strb	r3, [r2, #0]
		stbchk3 = 0;
 80013be:	4a06      	ldr	r2, [pc, #24]	; (80013d8 <HAL_GPIO_EXTI_Callback+0xc0>)
 80013c0:	7013      	strb	r3, [r2, #0]
}
 80013c2:	e7cd      	b.n	8001360 <HAL_GPIO_EXTI_Callback+0x48>
	if ((stbchk0 == 1 && stbchk1) == 1 || (stbchk2 == 1 && stbchk3 == 1)) // if (stbchk0 == 1 && stbchk1 == 1 && stbchk2 == 1 && stbchk3 == 1)
 80013c4:	4b04      	ldr	r3, [pc, #16]	; (80013d8 <HAL_GPIO_EXTI_Callback+0xc0>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d1c9      	bne.n	8001360 <HAL_GPIO_EXTI_Callback+0x48>
 80013cc:	e7e5      	b.n	800139a <HAL_GPIO_EXTI_Callback+0x82>
 80013ce:	bf00      	nop
 80013d0:	20001108 	.word	0x20001108
 80013d4:	20000860 	.word	0x20000860
 80013d8:	20000908 	.word	0x20000908
 80013dc:	20000f6e 	.word	0x20000f6e
 80013e0:	20000f6c 	.word	0x20000f6c
 80013e4:	40020400 	.word	0x40020400
 80013e8:	20000d3c 	.word	0x20000d3c
 80013ec:	20000a18 	.word	0x20000a18
 80013f0:	2000090a 	.word	0x2000090a
 80013f4:	40021000 	.word	0x40021000

080013f8 <CAN_Transmit>:
{
 80013f8:	b538      	push	{r3, r4, r5, lr}
 80013fa:	4605      	mov	r5, r0
	TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 80013fc:	4c06      	ldr	r4, [pc, #24]	; (8001418 <CAN_Transmit+0x20>)
 80013fe:	4620      	mov	r0, r4
 8001400:	f001 fa19 	bl	8002836 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001404:	4b05      	ldr	r3, [pc, #20]	; (800141c <CAN_Transmit+0x24>)
 8001406:	6018      	str	r0, [r3, #0]
	TxData[0] = data;
 8001408:	4a05      	ldr	r2, [pc, #20]	; (8001420 <CAN_Transmit+0x28>)
 800140a:	7015      	strb	r5, [r2, #0]
	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailBox);
 800140c:	4905      	ldr	r1, [pc, #20]	; (8001424 <CAN_Transmit+0x2c>)
 800140e:	4620      	mov	r0, r4
 8001410:	f001 f99c 	bl	800274c <HAL_CAN_AddTxMessage>
}
 8001414:	bd38      	pop	{r3, r4, r5, pc}
 8001416:	bf00      	nop
 8001418:	2000103c 	.word	0x2000103c
 800141c:	200008a4 	.word	0x200008a4
 8001420:	20000cac 	.word	0x20000cac
 8001424:	20001064 	.word	0x20001064

08001428 <DSLR_Action>:
{
 8001428:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, GPIO_PIN_SET);
 800142a:	4c0d      	ldr	r4, [pc, #52]	; (8001460 <DSLR_Action+0x38>)
 800142c:	2201      	movs	r2, #1
 800142e:	2120      	movs	r1, #32
 8001430:	4620      	mov	r0, r4
 8001432:	f002 fd6e 	bl	8003f12 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, GPIO_PIN_SET);
 8001436:	2201      	movs	r2, #1
 8001438:	2110      	movs	r1, #16
 800143a:	4620      	mov	r0, r4
 800143c:	f002 fd69 	bl	8003f12 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 8001440:	2200      	movs	r2, #0
 8001442:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001446:	4807      	ldr	r0, [pc, #28]	; (8001464 <DSLR_Action+0x3c>)
 8001448:	f002 fd63 	bl	8003f12 <HAL_GPIO_WritePin>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800144c:	4b06      	ldr	r3, [pc, #24]	; (8001468 <DSLR_Action+0x40>)
 800144e:	f06f 0201 	mvn.w	r2, #1
 8001452:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	f042 0201 	orr.w	r2, r2, #1
 800145a:	601a      	str	r2, [r3, #0]
}
 800145c:	bd10      	pop	{r4, pc}
 800145e:	bf00      	nop
 8001460:	40021800 	.word	0x40021800
 8001464:	40021000 	.word	0x40021000
 8001468:	40000400 	.word	0x40000400

0800146c <SystemClock_Config>:
{
 800146c:	b530      	push	{r4, r5, lr}
 800146e:	b093      	sub	sp, #76	; 0x4c
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001470:	2400      	movs	r4, #0
 8001472:	9407      	str	r4, [sp, #28]
 8001474:	9408      	str	r4, [sp, #32]
 8001476:	940b      	str	r4, [sp, #44]	; 0x2c
 8001478:	940d      	str	r4, [sp, #52]	; 0x34
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 800147a:	9401      	str	r4, [sp, #4]
 800147c:	9402      	str	r4, [sp, #8]
 800147e:	9403      	str	r4, [sp, #12]
 8001480:	9404      	str	r4, [sp, #16]
 8001482:	9405      	str	r4, [sp, #20]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001484:	2502      	movs	r5, #2
 8001486:	9506      	str	r5, [sp, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001488:	2301      	movs	r3, #1
 800148a:	9309      	str	r3, [sp, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800148c:	2310      	movs	r3, #16
 800148e:	930a      	str	r3, [sp, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001490:	950c      	str	r5, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLM = 13;
 8001492:	230d      	movs	r3, #13
 8001494:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 195;
 8001496:	23c3      	movs	r3, #195	; 0xc3
 8001498:	930f      	str	r3, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800149a:	9510      	str	r5, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLQ = 5;
 800149c:	2305      	movs	r3, #5
 800149e:	9311      	str	r3, [sp, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014a0:	a806      	add	r0, sp, #24
 80014a2:	f003 fae1 	bl	8004a68 <HAL_RCC_OscConfig>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80014a6:	230f      	movs	r3, #15
 80014a8:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014aa:	9502      	str	r5, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ac:	9403      	str	r4, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014ae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014b2:	9304      	str	r3, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014b8:	9305      	str	r3, [sp, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80014ba:	2103      	movs	r1, #3
 80014bc:	a801      	add	r0, sp, #4
 80014be:	f003 fd1b 	bl	8004ef8 <HAL_RCC_ClockConfig>
}
 80014c2:	b013      	add	sp, #76	; 0x4c
 80014c4:	bd30      	pop	{r4, r5, pc}
	...

080014c8 <main>:
{
 80014c8:	b500      	push	{lr}
 80014ca:	b083      	sub	sp, #12
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 80014cc:	4b3b      	ldr	r3, [pc, #236]	; (80015bc <main+0xf4>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	9301      	str	r3, [sp, #4]
	stb0 = 0;
 80014d2:	2400      	movs	r4, #0
 80014d4:	4b3a      	ldr	r3, [pc, #232]	; (80015c0 <main+0xf8>)
 80014d6:	801c      	strh	r4, [r3, #0]
	stb1 = 0;
 80014d8:	4b3a      	ldr	r3, [pc, #232]	; (80015c4 <main+0xfc>)
 80014da:	801c      	strh	r4, [r3, #0]
	stb2 = 0;
 80014dc:	4b3a      	ldr	r3, [pc, #232]	; (80015c8 <main+0x100>)
 80014de:	801c      	strh	r4, [r3, #0]
	stb3 = 0;
 80014e0:	4b3a      	ldr	r3, [pc, #232]	; (80015cc <main+0x104>)
 80014e2:	801c      	strh	r4, [r3, #0]
	stb_all = 0;
 80014e4:	4b3a      	ldr	r3, [pc, #232]	; (80015d0 <main+0x108>)
 80014e6:	801c      	strh	r4, [r3, #0]
	HAL_Init();
 80014e8:	f000 fd44 	bl	8001f74 <HAL_Init>
	SystemClock_Config();
 80014ec:	f7ff ffbe 	bl	800146c <SystemClock_Config>
	MX_GPIO_Init();
 80014f0:	f7ff fc98 	bl	8000e24 <MX_GPIO_Init>
	MX_DMA_Init();
 80014f4:	f7ff fd6c 	bl	8000fd0 <MX_DMA_Init>
	MX_USART3_UART_Init();
 80014f8:	f7ff fdbe 	bl	8001078 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 80014fc:	f00a f934 	bl	800b768 <MX_USB_DEVICE_Init>
	MX_TIM3_Init();
 8001500:	f7ff fde6 	bl	80010d0 <MX_TIM3_Init>
	MX_ADC1_Init();
 8001504:	f7ff fe40 	bl	8001188 <MX_ADC1_Init>
	MX_SDIO_SD_Init();
 8001508:	f7ff fc7c 	bl	8000e04 <MX_SDIO_SD_Init>
	MX_TIM8_Init();
 800150c:	f7ff fe86 	bl	800121c <MX_TIM8_Init>
	MX_FATFS_Init();
 8001510:	f006 fab2 	bl	8007a78 <MX_FATFS_Init>
	MX_LWIP_Init();
 8001514:	f006 fb36 	bl	8007b84 <MX_LWIP_Init>
	MX_SPI2_Init();
 8001518:	f7ff feaa 	bl	8001270 <MX_SPI2_Init>
	MX_CAN1_Init();
 800151c:	f7ff fec4 	bl	80012a8 <MX_CAN1_Init>
	MX_USART2_UART_Init();
 8001520:	f7ff fdc0 	bl	80010a4 <MX_USART2_UART_Init>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8001524:	4a2b      	ldr	r2, [pc, #172]	; (80015d4 <main+0x10c>)
 8001526:	68d3      	ldr	r3, [r2, #12]
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	60d3      	str	r3, [r2, #12]
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1); // DMI TIMER
 800152e:	4621      	mov	r1, r4
 8001530:	4829      	ldr	r0, [pc, #164]	; (80015d8 <main+0x110>)
 8001532:	f004 feb7 	bl	80062a4 <HAL_TIM_Encoder_Start>
	HAL_CAN_Start(&hcan1); // CANBUS
 8001536:	4d29      	ldr	r5, [pc, #164]	; (80015dc <main+0x114>)
 8001538:	4628      	mov	r0, r5
 800153a:	f001 f8d9 	bl	80026f0 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800153e:	2102      	movs	r1, #2
 8001540:	4628      	mov	r0, r5
 8001542:	f001 f993 	bl	800286c <HAL_CAN_ActivateNotification>
	UFlag = 0;
 8001546:	4b26      	ldr	r3, [pc, #152]	; (80015e0 <main+0x118>)
 8001548:	701c      	strb	r4, [r3, #0]
	bFlag = 0;
 800154a:	4b26      	ldr	r3, [pc, #152]	; (80015e4 <main+0x11c>)
 800154c:	701c      	strb	r4, [r3, #0]
 800154e:	e017      	b.n	8001580 <main+0xb8>
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 8001550:	211a      	movs	r1, #26
 8001552:	4825      	ldr	r0, [pc, #148]	; (80015e8 <main+0x120>)
 8001554:	f00a f960 	bl	800b818 <CDC_Transmit_FS>
			while (!EnterFlag)
 8001558:	4b24      	ldr	r3, [pc, #144]	; (80015ec <main+0x124>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d0fb      	beq.n	8001558 <main+0x90>
			EnterFlag = 0;
 8001560:	2400      	movs	r4, #0
 8001562:	4b22      	ldr	r3, [pc, #136]	; (80015ec <main+0x124>)
 8001564:	701c      	strb	r4, [r3, #0]
			encoderval = atoi(URxbuf);
 8001566:	4822      	ldr	r0, [pc, #136]	; (80015f0 <main+0x128>)
 8001568:	f00a fc8f 	bl	800be8a <atoi>
 800156c:	4b21      	ldr	r3, [pc, #132]	; (80015f4 <main+0x12c>)
 800156e:	6018      	str	r0, [r3, #0]
			wP.encoderTargetCount = encoderval;
 8001570:	9001      	str	r0, [sp, #4]
			UFlag = 0;
 8001572:	4b1b      	ldr	r3, [pc, #108]	; (80015e0 <main+0x118>)
 8001574:	701c      	strb	r4, [r3, #0]
			bFlag = 0;
 8001576:	4b1b      	ldr	r3, [pc, #108]	; (80015e4 <main+0x11c>)
 8001578:	701c      	strb	r4, [r3, #0]
		if (bFlag == 1)
 800157a:	4b1a      	ldr	r3, [pc, #104]	; (80015e4 <main+0x11c>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	b93b      	cbnz	r3, 8001590 <main+0xc8>
		switch (UFlag)
 8001580:	4b17      	ldr	r3, [pc, #92]	; (80015e0 <main+0x118>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d0e3      	beq.n	8001550 <main+0x88>
			UFlag = 0;
 8001588:	4b15      	ldr	r3, [pc, #84]	; (80015e0 <main+0x118>)
 800158a:	2200      	movs	r2, #0
 800158c:	701a      	strb	r2, [r3, #0]
 800158e:	e7f4      	b.n	800157a <main+0xb2>
			A_PLS_CNT = TIM8->CNT;
 8001590:	4b19      	ldr	r3, [pc, #100]	; (80015f8 <main+0x130>)
 8001592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001594:	b21b      	sxth	r3, r3
 8001596:	4a19      	ldr	r2, [pc, #100]	; (80015fc <main+0x134>)
 8001598:	8013      	strh	r3, [r2, #0]
			if (A_PLS_CNT >= wP.encoderTargetCount)
 800159a:	9a01      	ldr	r2, [sp, #4]
 800159c:	4293      	cmp	r3, r2
 800159e:	da07      	bge.n	80015b0 <main+0xe8>
			else if (A_PLS_CNT <= 0)
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	dced      	bgt.n	8001580 <main+0xb8>
				A_PLS_CNT = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	4a15      	ldr	r2, [pc, #84]	; (80015fc <main+0x134>)
 80015a8:	8013      	strh	r3, [r2, #0]
				TIM8->CNT = 0;
 80015aa:	4a13      	ldr	r2, [pc, #76]	; (80015f8 <main+0x130>)
 80015ac:	6253      	str	r3, [r2, #36]	; 0x24
 80015ae:	e7e7      	b.n	8001580 <main+0xb8>
				TIM8->CNT = 0;
 80015b0:	4b11      	ldr	r3, [pc, #68]	; (80015f8 <main+0x130>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	625a      	str	r2, [r3, #36]	; 0x24
				DSLR_Action(); // Driver Control
 80015b6:	f7ff ff37 	bl	8001428 <DSLR_Action>
 80015ba:	e7e1      	b.n	8001580 <main+0xb8>
 80015bc:	080e0000 	.word	0x080e0000
 80015c0:	20000d3c 	.word	0x20000d3c
 80015c4:	2000090a 	.word	0x2000090a
 80015c8:	20000860 	.word	0x20000860
 80015cc:	20000f6e 	.word	0x20000f6e
 80015d0:	20000cb4 	.word	0x20000cb4
 80015d4:	40000400 	.word	0x40000400
 80015d8:	20000818 	.word	0x20000818
 80015dc:	2000103c 	.word	0x2000103c
 80015e0:	2000045d 	.word	0x2000045d
 80015e4:	2000045e 	.word	0x2000045e
 80015e8:	0800ea20 	.word	0x0800ea20
 80015ec:	2000045c 	.word	0x2000045c
 80015f0:	200079c4 	.word	0x200079c4
 80015f4:	20000460 	.word	0x20000460
 80015f8:	40010400 	.word	0x40010400
 80015fc:	20000458 	.word	0x20000458

08001600 <Error_Handler>:
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001600:	4770      	bx	lr
	...

08001604 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001604:	b510      	push	{r4, lr}
 8001606:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001608:	2400      	movs	r4, #0
 800160a:	9400      	str	r4, [sp, #0]
 800160c:	4b19      	ldr	r3, [pc, #100]	; (8001674 <HAL_MspInit+0x70>)
 800160e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001610:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001614:	645a      	str	r2, [r3, #68]	; 0x44
 8001616:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001618:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800161c:	9200      	str	r2, [sp, #0]
 800161e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001620:	9401      	str	r4, [sp, #4]
 8001622:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001624:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001628:	641a      	str	r2, [r3, #64]	; 0x40
 800162a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001630:	9301      	str	r3, [sp, #4]
 8001632:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8001634:	4622      	mov	r2, r4
 8001636:	2101      	movs	r1, #1
 8001638:	f06f 000b 	mvn.w	r0, #11
 800163c:	f001 fa74 	bl	8002b28 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8001640:	4622      	mov	r2, r4
 8001642:	2101      	movs	r1, #1
 8001644:	f06f 000a 	mvn.w	r0, #10
 8001648:	f001 fa6e 	bl	8002b28 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 800164c:	4622      	mov	r2, r4
 800164e:	2101      	movs	r1, #1
 8001650:	f06f 0009 	mvn.w	r0, #9
 8001654:	f001 fa68 	bl	8002b28 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8001658:	4622      	mov	r2, r4
 800165a:	2101      	movs	r1, #1
 800165c:	f06f 0004 	mvn.w	r0, #4
 8001660:	f001 fa62 	bl	8002b28 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8001664:	4622      	mov	r2, r4
 8001666:	2101      	movs	r1, #1
 8001668:	f06f 0001 	mvn.w	r0, #1
 800166c:	f001 fa5c 	bl	8002b28 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001670:	b002      	add	sp, #8
 8001672:	bd10      	pop	{r4, pc}
 8001674:	40023800 	.word	0x40023800

08001678 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001678:	b530      	push	{r4, r5, lr}
 800167a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167c:	2300      	movs	r3, #0
 800167e:	9303      	str	r3, [sp, #12]
 8001680:	9304      	str	r3, [sp, #16]
 8001682:	9305      	str	r3, [sp, #20]
 8001684:	9306      	str	r3, [sp, #24]
 8001686:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 8001688:	6802      	ldr	r2, [r0, #0]
 800168a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800168e:	f503 3390 	add.w	r3, r3, #73728	; 0x12000
 8001692:	429a      	cmp	r2, r3
 8001694:	d001      	beq.n	800169a <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001696:	b009      	add	sp, #36	; 0x24
 8001698:	bd30      	pop	{r4, r5, pc}
 800169a:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 800169c:	2500      	movs	r5, #0
 800169e:	9501      	str	r5, [sp, #4]
 80016a0:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80016a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016aa:	645a      	str	r2, [r3, #68]	; 0x44
 80016ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016ae:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80016b2:	9201      	str	r2, [sp, #4]
 80016b4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b6:	9502      	str	r5, [sp, #8]
 80016b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016ba:	f042 0201 	orr.w	r2, r2, #1
 80016be:	631a      	str	r2, [r3, #48]	; 0x30
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	9302      	str	r3, [sp, #8]
 80016c8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 80016ca:	2378      	movs	r3, #120	; 0x78
 80016cc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ce:	2303      	movs	r3, #3
 80016d0:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d2:	a903      	add	r1, sp, #12
 80016d4:	4814      	ldr	r0, [pc, #80]	; (8001728 <HAL_ADC_MspInit+0xb0>)
 80016d6:	f002 fb2f 	bl	8003d38 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 80016da:	4814      	ldr	r0, [pc, #80]	; (800172c <HAL_ADC_MspInit+0xb4>)
 80016dc:	4b14      	ldr	r3, [pc, #80]	; (8001730 <HAL_ADC_MspInit+0xb8>)
 80016de:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80016e0:	6045      	str	r5, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016e2:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016e4:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80016e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016ea:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80016ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016f0:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80016f2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80016f6:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80016f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016fc:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80016fe:	6205      	str	r5, [r0, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001700:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001702:	f001 facf 	bl	8002ca4 <HAL_DMA_Init>
 8001706:	b958      	cbnz	r0, 8001720 <HAL_ADC_MspInit+0xa8>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001708:	4b08      	ldr	r3, [pc, #32]	; (800172c <HAL_ADC_MspInit+0xb4>)
 800170a:	63a3      	str	r3, [r4, #56]	; 0x38
 800170c:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	2101      	movs	r1, #1
 8001712:	2012      	movs	r0, #18
 8001714:	f001 fa08 	bl	8002b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001718:	2012      	movs	r0, #18
 800171a:	f001 fa39 	bl	8002b90 <HAL_NVIC_EnableIRQ>
}
 800171e:	e7ba      	b.n	8001696 <HAL_ADC_MspInit+0x1e>
      Error_Handler();
 8001720:	f7ff ff6e 	bl	8001600 <Error_Handler>
 8001724:	e7f0      	b.n	8001708 <HAL_ADC_MspInit+0x90>
 8001726:	bf00      	nop
 8001728:	40020000 	.word	0x40020000
 800172c:	200009b8 	.word	0x200009b8
 8001730:	40026410 	.word	0x40026410

08001734 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001734:	b510      	push	{r4, lr}
 8001736:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001738:	2300      	movs	r3, #0
 800173a:	9303      	str	r3, [sp, #12]
 800173c:	9304      	str	r3, [sp, #16]
 800173e:	9305      	str	r3, [sp, #20]
 8001740:	9306      	str	r3, [sp, #24]
 8001742:	9307      	str	r3, [sp, #28]
  if(hcan->Instance==CAN1)
 8001744:	6802      	ldr	r2, [r0, #0]
 8001746:	4b25      	ldr	r3, [pc, #148]	; (80017dc <HAL_CAN_MspInit+0xa8>)
 8001748:	429a      	cmp	r2, r3
 800174a:	d001      	beq.n	8001750 <HAL_CAN_MspInit+0x1c>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800174c:	b008      	add	sp, #32
 800174e:	bd10      	pop	{r4, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001750:	2400      	movs	r4, #0
 8001752:	9401      	str	r4, [sp, #4]
 8001754:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8001758:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800175a:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800175e:	641a      	str	r2, [r3, #64]	; 0x40
 8001760:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001762:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8001766:	9201      	str	r2, [sp, #4]
 8001768:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800176a:	9402      	str	r4, [sp, #8]
 800176c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800176e:	f042 0202 	orr.w	r2, r2, #2
 8001772:	631a      	str	r2, [r3, #48]	; 0x30
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	9302      	str	r3, [sp, #8]
 800177c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800177e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001782:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001784:	2302      	movs	r3, #2
 8001786:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001788:	2303      	movs	r3, #3
 800178a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800178c:	2309      	movs	r3, #9
 800178e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001790:	a903      	add	r1, sp, #12
 8001792:	4813      	ldr	r0, [pc, #76]	; (80017e0 <HAL_CAN_MspInit+0xac>)
 8001794:	f002 fad0 	bl	8003d38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8001798:	4622      	mov	r2, r4
 800179a:	2101      	movs	r1, #1
 800179c:	2013      	movs	r0, #19
 800179e:	f001 f9c3 	bl	8002b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80017a2:	2013      	movs	r0, #19
 80017a4:	f001 f9f4 	bl	8002b90 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 80017a8:	4622      	mov	r2, r4
 80017aa:	2101      	movs	r1, #1
 80017ac:	2014      	movs	r0, #20
 80017ae:	f001 f9bb 	bl	8002b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80017b2:	2014      	movs	r0, #20
 80017b4:	f001 f9ec 	bl	8002b90 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 80017b8:	4622      	mov	r2, r4
 80017ba:	2101      	movs	r1, #1
 80017bc:	2015      	movs	r0, #21
 80017be:	f001 f9b3 	bl	8002b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80017c2:	2015      	movs	r0, #21
 80017c4:	f001 f9e4 	bl	8002b90 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 1, 0);
 80017c8:	4622      	mov	r2, r4
 80017ca:	2101      	movs	r1, #1
 80017cc:	2016      	movs	r0, #22
 80017ce:	f001 f9ab 	bl	8002b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80017d2:	2016      	movs	r0, #22
 80017d4:	f001 f9dc 	bl	8002b90 <HAL_NVIC_EnableIRQ>
}
 80017d8:	e7b8      	b.n	800174c <HAL_CAN_MspInit+0x18>
 80017da:	bf00      	nop
 80017dc:	40006400 	.word	0x40006400
 80017e0:	40020400 	.word	0x40020400

080017e4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80017e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017e8:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ea:	2300      	movs	r3, #0
 80017ec:	9303      	str	r3, [sp, #12]
 80017ee:	9304      	str	r3, [sp, #16]
 80017f0:	9305      	str	r3, [sp, #20]
 80017f2:	9306      	str	r3, [sp, #24]
 80017f4:	9307      	str	r3, [sp, #28]
  if(hsd->Instance==SDIO)
 80017f6:	6802      	ldr	r2, [r0, #0]
 80017f8:	4b59      	ldr	r3, [pc, #356]	; (8001960 <HAL_SD_MspInit+0x17c>)
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d002      	beq.n	8001804 <HAL_SD_MspInit+0x20>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80017fe:	b009      	add	sp, #36	; 0x24
 8001800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001804:	4604      	mov	r4, r0
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001806:	2500      	movs	r5, #0
 8001808:	9500      	str	r5, [sp, #0]
 800180a:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 800180e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001810:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001814:	645a      	str	r2, [r3, #68]	; 0x44
 8001816:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001818:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800181c:	9200      	str	r2, [sp, #0]
 800181e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001820:	9501      	str	r5, [sp, #4]
 8001822:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001824:	f042 0204 	orr.w	r2, r2, #4
 8001828:	631a      	str	r2, [r3, #48]	; 0x30
 800182a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800182c:	f002 0204 	and.w	r2, r2, #4
 8001830:	9201      	str	r2, [sp, #4]
 8001832:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001834:	9502      	str	r5, [sp, #8]
 8001836:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001838:	f042 0208 	orr.w	r2, r2, #8
 800183c:	631a      	str	r2, [r3, #48]	; 0x30
 800183e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001840:	f003 0308 	and.w	r3, r3, #8
 8001844:	9302      	str	r3, [sp, #8]
 8001846:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001848:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800184c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184e:	f04f 0802 	mov.w	r8, #2
 8001852:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001856:	f04f 0b01 	mov.w	fp, #1
 800185a:	f8cd b014 	str.w	fp, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800185e:	2603      	movs	r6, #3
 8001860:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001862:	270c      	movs	r7, #12
 8001864:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001866:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8001978 <HAL_SD_MspInit+0x194>
 800186a:	eb0d 0107 	add.w	r1, sp, r7
 800186e:	4648      	mov	r0, r9
 8001870:	f002 fa62 	bl	8003d38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001874:	f44f 5a80 	mov.w	sl, #4096	; 0x1000
 8001878:	f8cd a00c 	str.w	sl, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187c:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001882:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001884:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001886:	eb0d 0107 	add.w	r1, sp, r7
 800188a:	4648      	mov	r0, r9
 800188c:	f002 fa54 	bl	8003d38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001890:	f04f 0904 	mov.w	r9, #4
 8001894:	f8cd 900c 	str.w	r9, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001898:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800189c:	f8cd b014 	str.w	fp, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a0:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80018a2:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018a4:	eb0d 0107 	add.w	r1, sp, r7
 80018a8:	482e      	ldr	r0, [pc, #184]	; (8001964 <HAL_SD_MspInit+0x180>)
 80018aa:	f002 fa45 	bl	8003d38 <HAL_GPIO_Init>
    hdma_sdio_rx.Instance = DMA2_Stream3;
 80018ae:	482e      	ldr	r0, [pc, #184]	; (8001968 <HAL_SD_MspInit+0x184>)
 80018b0:	4b2e      	ldr	r3, [pc, #184]	; (800196c <HAL_SD_MspInit+0x188>)
 80018b2:	6003      	str	r3, [r0, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80018b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80018b8:	6043      	str	r3, [r0, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018ba:	6085      	str	r5, [r0, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018bc:	60c5      	str	r5, [r0, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018c2:	6103      	str	r3, [r0, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018c4:	f8c0 a014 	str.w	sl, [r0, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80018c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80018cc:	6183      	str	r3, [r0, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80018ce:	2320      	movs	r3, #32
 80018d0:	61c3      	str	r3, [r0, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018d2:	6205      	str	r5, [r0, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80018d4:	f8c0 9024 	str.w	r9, [r0, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80018d8:	6286      	str	r6, [r0, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80018da:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80018de:	62c3      	str	r3, [r0, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80018e0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80018e4:	6303      	str	r3, [r0, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80018e6:	f001 f9dd 	bl	8002ca4 <HAL_DMA_Init>
 80018ea:	2800      	cmp	r0, #0
 80018ec:	d131      	bne.n	8001952 <HAL_SD_MspInit+0x16e>
    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80018ee:	4b1e      	ldr	r3, [pc, #120]	; (8001968 <HAL_SD_MspInit+0x184>)
 80018f0:	6423      	str	r3, [r4, #64]	; 0x40
 80018f2:	639c      	str	r4, [r3, #56]	; 0x38
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80018f4:	481e      	ldr	r0, [pc, #120]	; (8001970 <HAL_SD_MspInit+0x18c>)
 80018f6:	4b1f      	ldr	r3, [pc, #124]	; (8001974 <HAL_SD_MspInit+0x190>)
 80018f8:	6003      	str	r3, [r0, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80018fa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80018fe:	6043      	str	r3, [r0, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001900:	2340      	movs	r3, #64	; 0x40
 8001902:	6083      	str	r3, [r0, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001904:	2300      	movs	r3, #0
 8001906:	60c3      	str	r3, [r0, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001908:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800190c:	6102      	str	r2, [r0, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800190e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001912:	6142      	str	r2, [r0, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001914:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001918:	6182      	str	r2, [r0, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800191a:	2220      	movs	r2, #32
 800191c:	61c2      	str	r2, [r0, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800191e:	6203      	str	r3, [r0, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001920:	2304      	movs	r3, #4
 8001922:	6243      	str	r3, [r0, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001924:	2303      	movs	r3, #3
 8001926:	6283      	str	r3, [r0, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001928:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800192c:	62c3      	str	r3, [r0, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800192e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001932:	6303      	str	r3, [r0, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001934:	f001 f9b6 	bl	8002ca4 <HAL_DMA_Init>
 8001938:	b970      	cbnz	r0, 8001958 <HAL_SD_MspInit+0x174>
    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 800193a:	4b0d      	ldr	r3, [pc, #52]	; (8001970 <HAL_SD_MspInit+0x18c>)
 800193c:	63e3      	str	r3, [r4, #60]	; 0x3c
 800193e:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(SDIO_IRQn, 1, 0);
 8001940:	2200      	movs	r2, #0
 8001942:	2101      	movs	r1, #1
 8001944:	2031      	movs	r0, #49	; 0x31
 8001946:	f001 f8ef 	bl	8002b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800194a:	2031      	movs	r0, #49	; 0x31
 800194c:	f001 f920 	bl	8002b90 <HAL_NVIC_EnableIRQ>
}
 8001950:	e755      	b.n	80017fe <HAL_SD_MspInit+0x1a>
      Error_Handler();
 8001952:	f7ff fe55 	bl	8001600 <Error_Handler>
 8001956:	e7ca      	b.n	80018ee <HAL_SD_MspInit+0x10a>
      Error_Handler();
 8001958:	f7ff fe52 	bl	8001600 <Error_Handler>
 800195c:	e7ed      	b.n	800193a <HAL_SD_MspInit+0x156>
 800195e:	bf00      	nop
 8001960:	40012c00 	.word	0x40012c00
 8001964:	40020c00 	.word	0x40020c00
 8001968:	20000700 	.word	0x20000700
 800196c:	40026458 	.word	0x40026458
 8001970:	20000c4c 	.word	0x20000c4c
 8001974:	400264a0 	.word	0x400264a0
 8001978:	40020800 	.word	0x40020800

0800197c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800197c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001980:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001982:	2300      	movs	r3, #0
 8001984:	9303      	str	r3, [sp, #12]
 8001986:	9304      	str	r3, [sp, #16]
 8001988:	9305      	str	r3, [sp, #20]
 800198a:	9306      	str	r3, [sp, #24]
 800198c:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI2)
 800198e:	6802      	ldr	r2, [r0, #0]
 8001990:	4b3e      	ldr	r3, [pc, #248]	; (8001a8c <HAL_SPI_MspInit+0x110>)
 8001992:	429a      	cmp	r2, r3
 8001994:	d002      	beq.n	800199c <HAL_SPI_MspInit+0x20>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001996:	b009      	add	sp, #36	; 0x24
 8001998:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800199c:	4605      	mov	r5, r0
    __HAL_RCC_SPI2_CLK_ENABLE();
 800199e:	2400      	movs	r4, #0
 80019a0:	9400      	str	r4, [sp, #0]
 80019a2:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80019a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80019ac:	641a      	str	r2, [r3, #64]	; 0x40
 80019ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019b0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80019b4:	9200      	str	r2, [sp, #0]
 80019b6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019b8:	9401      	str	r4, [sp, #4]
 80019ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019bc:	f042 0204 	orr.w	r2, r2, #4
 80019c0:	631a      	str	r2, [r3, #48]	; 0x30
 80019c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019c4:	f002 0204 	and.w	r2, r2, #4
 80019c8:	9201      	str	r2, [sp, #4]
 80019ca:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019cc:	9402      	str	r4, [sp, #8]
 80019ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019d0:	f042 0202 	orr.w	r2, r2, #2
 80019d4:	631a      	str	r2, [r3, #48]	; 0x30
 80019d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d8:	f003 0302 	and.w	r3, r3, #2
 80019dc:	9302      	str	r3, [sp, #8]
 80019de:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019e0:	230c      	movs	r3, #12
 80019e2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e4:	f04f 0902 	mov.w	r9, #2
 80019e8:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ec:	f04f 0803 	mov.w	r8, #3
 80019f0:	f8cd 8018 	str.w	r8, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019f4:	2705      	movs	r7, #5
 80019f6:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019f8:	eb0d 0103 	add.w	r1, sp, r3
 80019fc:	4824      	ldr	r0, [pc, #144]	; (8001a90 <HAL_SPI_MspInit+0x114>)
 80019fe:	f002 f99b 	bl	8003d38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a02:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8001a06:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a08:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a0e:	f8cd 8018 	str.w	r8, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a12:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a14:	a903      	add	r1, sp, #12
 8001a16:	481f      	ldr	r0, [pc, #124]	; (8001a94 <HAL_SPI_MspInit+0x118>)
 8001a18:	f002 f98e 	bl	8003d38 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001a1c:	481e      	ldr	r0, [pc, #120]	; (8001a98 <HAL_SPI_MspInit+0x11c>)
 8001a1e:	4b1f      	ldr	r3, [pc, #124]	; (8001a9c <HAL_SPI_MspInit+0x120>)
 8001a20:	6003      	str	r3, [r0, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001a22:	6044      	str	r4, [r0, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a24:	6084      	str	r4, [r0, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a26:	60c4      	str	r4, [r0, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a28:	6106      	str	r6, [r0, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a2a:	6144      	str	r4, [r0, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a2c:	6184      	str	r4, [r0, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001a2e:	61c4      	str	r4, [r0, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a30:	6204      	str	r4, [r0, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a32:	6244      	str	r4, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001a34:	f001 f936 	bl	8002ca4 <HAL_DMA_Init>
 8001a38:	bb08      	cbnz	r0, 8001a7e <HAL_SPI_MspInit+0x102>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001a3a:	4b17      	ldr	r3, [pc, #92]	; (8001a98 <HAL_SPI_MspInit+0x11c>)
 8001a3c:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001a3e:	639d      	str	r5, [r3, #56]	; 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001a40:	4817      	ldr	r0, [pc, #92]	; (8001aa0 <HAL_SPI_MspInit+0x124>)
 8001a42:	4b18      	ldr	r3, [pc, #96]	; (8001aa4 <HAL_SPI_MspInit+0x128>)
 8001a44:	6003      	str	r3, [r0, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	6043      	str	r3, [r0, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a4a:	2240      	movs	r2, #64	; 0x40
 8001a4c:	6082      	str	r2, [r0, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a4e:	60c3      	str	r3, [r0, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a54:	6102      	str	r2, [r0, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a56:	6143      	str	r3, [r0, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a58:	6183      	str	r3, [r0, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001a5a:	61c3      	str	r3, [r0, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a5c:	6203      	str	r3, [r0, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a5e:	6243      	str	r3, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001a60:	f001 f920 	bl	8002ca4 <HAL_DMA_Init>
 8001a64:	b970      	cbnz	r0, 8001a84 <HAL_SPI_MspInit+0x108>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001a66:	4b0e      	ldr	r3, [pc, #56]	; (8001aa0 <HAL_SPI_MspInit+0x124>)
 8001a68:	64ab      	str	r3, [r5, #72]	; 0x48
 8001a6a:	639d      	str	r5, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	2101      	movs	r1, #1
 8001a70:	2024      	movs	r0, #36	; 0x24
 8001a72:	f001 f859 	bl	8002b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001a76:	2024      	movs	r0, #36	; 0x24
 8001a78:	f001 f88a 	bl	8002b90 <HAL_NVIC_EnableIRQ>
}
 8001a7c:	e78b      	b.n	8001996 <HAL_SPI_MspInit+0x1a>
      Error_Handler();
 8001a7e:	f7ff fdbf 	bl	8001600 <Error_Handler>
 8001a82:	e7da      	b.n	8001a3a <HAL_SPI_MspInit+0xbe>
      Error_Handler();
 8001a84:	f7ff fdbc 	bl	8001600 <Error_Handler>
 8001a88:	e7ed      	b.n	8001a66 <HAL_SPI_MspInit+0xea>
 8001a8a:	bf00      	nop
 8001a8c:	40003800 	.word	0x40003800
 8001a90:	40020800 	.word	0x40020800
 8001a94:	40020400 	.word	0x40020400
 8001a98:	200008a8 	.word	0x200008a8
 8001a9c:	40026058 	.word	0x40026058
 8001aa0:	2000107c 	.word	0x2000107c
 8001aa4:	40026070 	.word	0x40026070

08001aa8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001aa8:	b500      	push	{lr}
 8001aaa:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aac:	2300      	movs	r3, #0
 8001aae:	9303      	str	r3, [sp, #12]
 8001ab0:	9304      	str	r3, [sp, #16]
 8001ab2:	9305      	str	r3, [sp, #20]
 8001ab4:	9306      	str	r3, [sp, #24]
 8001ab6:	9307      	str	r3, [sp, #28]
  if(htim_encoder->Instance==TIM8)
 8001ab8:	6802      	ldr	r2, [r0, #0]
 8001aba:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001abe:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d002      	beq.n	8001acc <HAL_TIM_Encoder_MspInit+0x24>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001ac6:	b009      	add	sp, #36	; 0x24
 8001ac8:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001acc:	2100      	movs	r1, #0
 8001ace:	9101      	str	r1, [sp, #4]
 8001ad0:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8001ad4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ad6:	f042 0202 	orr.w	r2, r2, #2
 8001ada:	645a      	str	r2, [r3, #68]	; 0x44
 8001adc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ade:	f002 0202 	and.w	r2, r2, #2
 8001ae2:	9201      	str	r2, [sp, #4]
 8001ae4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ae6:	9102      	str	r1, [sp, #8]
 8001ae8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001aea:	f042 0204 	orr.w	r2, r2, #4
 8001aee:	631a      	str	r2, [r3, #48]	; 0x30
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	f003 0304 	and.w	r3, r3, #4
 8001af6:	9302      	str	r3, [sp, #8]
 8001af8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8001afa:	23c0      	movs	r3, #192	; 0xc0
 8001afc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afe:	2302      	movs	r3, #2
 8001b00:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001b02:	2303      	movs	r3, #3
 8001b04:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b06:	a903      	add	r1, sp, #12
 8001b08:	4801      	ldr	r0, [pc, #4]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x68>)
 8001b0a:	f002 f915 	bl	8003d38 <HAL_GPIO_Init>
}
 8001b0e:	e7da      	b.n	8001ac6 <HAL_TIM_Encoder_MspInit+0x1e>
 8001b10:	40020800 	.word	0x40020800

08001b14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b14:	b530      	push	{r4, r5, lr}
 8001b16:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b18:	2300      	movs	r3, #0
 8001b1a:	9305      	str	r3, [sp, #20]
 8001b1c:	9306      	str	r3, [sp, #24]
 8001b1e:	9307      	str	r3, [sp, #28]
 8001b20:	9308      	str	r3, [sp, #32]
 8001b22:	9309      	str	r3, [sp, #36]	; 0x24
  if(huart->Instance==USART2)
 8001b24:	6803      	ldr	r3, [r0, #0]
 8001b26:	4a46      	ldr	r2, [pc, #280]	; (8001c40 <HAL_UART_MspInit+0x12c>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d004      	beq.n	8001b36 <HAL_UART_MspInit+0x22>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 8001b2c:	4a45      	ldr	r2, [pc, #276]	; (8001c44 <HAL_UART_MspInit+0x130>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d061      	beq.n	8001bf6 <HAL_UART_MspInit+0xe2>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001b32:	b00b      	add	sp, #44	; 0x2c
 8001b34:	bd30      	pop	{r4, r5, pc}
 8001b36:	4604      	mov	r4, r0
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b38:	2500      	movs	r5, #0
 8001b3a:	9501      	str	r5, [sp, #4]
 8001b3c:	4b42      	ldr	r3, [pc, #264]	; (8001c48 <HAL_UART_MspInit+0x134>)
 8001b3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b40:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001b44:	641a      	str	r2, [r3, #64]	; 0x40
 8001b46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b48:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001b4c:	9201      	str	r2, [sp, #4]
 8001b4e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b50:	9502      	str	r5, [sp, #8]
 8001b52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b54:	f042 0208 	orr.w	r2, r2, #8
 8001b58:	631a      	str	r2, [r3, #48]	; 0x30
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5c:	f003 0308 	and.w	r3, r3, #8
 8001b60:	9302      	str	r3, [sp, #8]
 8001b62:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001b64:	2360      	movs	r3, #96	; 0x60
 8001b66:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b70:	2307      	movs	r3, #7
 8001b72:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b74:	a905      	add	r1, sp, #20
 8001b76:	4835      	ldr	r0, [pc, #212]	; (8001c4c <HAL_UART_MspInit+0x138>)
 8001b78:	f002 f8de 	bl	8003d38 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001b7c:	4834      	ldr	r0, [pc, #208]	; (8001c50 <HAL_UART_MspInit+0x13c>)
 8001b7e:	4b35      	ldr	r3, [pc, #212]	; (8001c54 <HAL_UART_MspInit+0x140>)
 8001b80:	6003      	str	r3, [r0, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001b82:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001b86:	6043      	str	r3, [r0, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b88:	6085      	str	r5, [r0, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b8a:	60c5      	str	r5, [r0, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b90:	6103      	str	r3, [r0, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b92:	6145      	str	r5, [r0, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b94:	6185      	str	r5, [r0, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001b96:	61c5      	str	r5, [r0, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b98:	6205      	str	r5, [r0, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b9a:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001b9c:	f001 f882 	bl	8002ca4 <HAL_DMA_Init>
 8001ba0:	bb18      	cbnz	r0, 8001bea <HAL_UART_MspInit+0xd6>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001ba2:	4b2b      	ldr	r3, [pc, #172]	; (8001c50 <HAL_UART_MspInit+0x13c>)
 8001ba4:	6363      	str	r3, [r4, #52]	; 0x34
 8001ba6:	639c      	str	r4, [r3, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001ba8:	482b      	ldr	r0, [pc, #172]	; (8001c58 <HAL_UART_MspInit+0x144>)
 8001baa:	4b2c      	ldr	r3, [pc, #176]	; (8001c5c <HAL_UART_MspInit+0x148>)
 8001bac:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001bae:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001bb2:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bb4:	2340      	movs	r3, #64	; 0x40
 8001bb6:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60c3      	str	r3, [r0, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001bbc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bc0:	6102      	str	r2, [r0, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bc2:	6143      	str	r3, [r0, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bc4:	6183      	str	r3, [r0, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001bc6:	61c3      	str	r3, [r0, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001bc8:	6203      	str	r3, [r0, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bca:	6243      	str	r3, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001bcc:	f001 f86a 	bl	8002ca4 <HAL_DMA_Init>
 8001bd0:	b970      	cbnz	r0, 8001bf0 <HAL_UART_MspInit+0xdc>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001bd2:	4b21      	ldr	r3, [pc, #132]	; (8001c58 <HAL_UART_MspInit+0x144>)
 8001bd4:	6323      	str	r3, [r4, #48]	; 0x30
 8001bd6:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2101      	movs	r1, #1
 8001bdc:	2026      	movs	r0, #38	; 0x26
 8001bde:	f000 ffa3 	bl	8002b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001be2:	2026      	movs	r0, #38	; 0x26
 8001be4:	f000 ffd4 	bl	8002b90 <HAL_NVIC_EnableIRQ>
 8001be8:	e7a3      	b.n	8001b32 <HAL_UART_MspInit+0x1e>
      Error_Handler();
 8001bea:	f7ff fd09 	bl	8001600 <Error_Handler>
 8001bee:	e7d8      	b.n	8001ba2 <HAL_UART_MspInit+0x8e>
      Error_Handler();
 8001bf0:	f7ff fd06 	bl	8001600 <Error_Handler>
 8001bf4:	e7ed      	b.n	8001bd2 <HAL_UART_MspInit+0xbe>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	9103      	str	r1, [sp, #12]
 8001bfa:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <HAL_UART_MspInit+0x134>)
 8001bfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bfe:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001c02:	641a      	str	r2, [r3, #64]	; 0x40
 8001c04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c06:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8001c0a:	9203      	str	r2, [sp, #12]
 8001c0c:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c0e:	9104      	str	r1, [sp, #16]
 8001c10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c12:	f042 0208 	orr.w	r2, r2, #8
 8001c16:	631a      	str	r2, [r3, #48]	; 0x30
 8001c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1a:	f003 0308 	and.w	r3, r3, #8
 8001c1e:	9304      	str	r3, [sp, #16]
 8001c20:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001c22:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c26:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c30:	2307      	movs	r3, #7
 8001c32:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c34:	a905      	add	r1, sp, #20
 8001c36:	4805      	ldr	r0, [pc, #20]	; (8001c4c <HAL_UART_MspInit+0x138>)
 8001c38:	f002 f87e 	bl	8003d38 <HAL_GPIO_Init>
}
 8001c3c:	e779      	b.n	8001b32 <HAL_UART_MspInit+0x1e>
 8001c3e:	bf00      	nop
 8001c40:	40004400 	.word	0x40004400
 8001c44:	40004800 	.word	0x40004800
 8001c48:	40023800 	.word	0x40023800
 8001c4c:	40020c00 	.word	0x40020c00
 8001c50:	20000760 	.word	0x20000760
 8001c54:	40026088 	.word	0x40026088
 8001c58:	20000954 	.word	0x20000954
 8001c5c:	400260a0 	.word	0x400260a0

08001c60 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c60:	4770      	bx	lr

08001c62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c62:	e7fe      	b.n	8001c62 <HardFault_Handler>

08001c64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c64:	e7fe      	b.n	8001c64 <MemManage_Handler>

08001c66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c66:	e7fe      	b.n	8001c66 <BusFault_Handler>

08001c68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c68:	e7fe      	b.n	8001c68 <UsageFault_Handler>

08001c6a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c6a:	4770      	bx	lr

08001c6c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c6c:	4770      	bx	lr

08001c6e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c6e:	4770      	bx	lr

08001c70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c70:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c72:	f000 f999 	bl	8001fa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c76:	bd08      	pop	{r3, pc}

08001c78 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001c78:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001c7a:	4802      	ldr	r0, [pc, #8]	; (8001c84 <DMA1_Stream3_IRQHandler+0xc>)
 8001c7c:	f001 f88c 	bl	8002d98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001c80:	bd08      	pop	{r3, pc}
 8001c82:	bf00      	nop
 8001c84:	200008a8 	.word	0x200008a8

08001c88 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001c88:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001c8a:	4802      	ldr	r0, [pc, #8]	; (8001c94 <DMA1_Stream4_IRQHandler+0xc>)
 8001c8c:	f001 f884 	bl	8002d98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001c90:	bd08      	pop	{r3, pc}
 8001c92:	bf00      	nop
 8001c94:	2000107c 	.word	0x2000107c

08001c98 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001c98:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001c9a:	4802      	ldr	r0, [pc, #8]	; (8001ca4 <DMA1_Stream5_IRQHandler+0xc>)
 8001c9c:	f001 f87c 	bl	8002d98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001ca0:	bd08      	pop	{r3, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000760 	.word	0x20000760

08001ca8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001ca8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001caa:	4802      	ldr	r0, [pc, #8]	; (8001cb4 <DMA1_Stream6_IRQHandler+0xc>)
 8001cac:	f001 f874 	bl	8002d98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001cb0:	bd08      	pop	{r3, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000954 	.word	0x20000954

08001cb8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001cb8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001cba:	4802      	ldr	r0, [pc, #8]	; (8001cc4 <ADC_IRQHandler+0xc>)
 8001cbc:	f000 fa6a 	bl	8002194 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001cc0:	bd08      	pop	{r3, pc}
 8001cc2:	bf00      	nop
 8001cc4:	2000090c 	.word	0x2000090c

08001cc8 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001cc8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cca:	4802      	ldr	r0, [pc, #8]	; (8001cd4 <CAN1_TX_IRQHandler+0xc>)
 8001ccc:	f000 fded 	bl	80028aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001cd0:	bd08      	pop	{r3, pc}
 8001cd2:	bf00      	nop
 8001cd4:	2000103c 	.word	0x2000103c

08001cd8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001cd8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cda:	4802      	ldr	r0, [pc, #8]	; (8001ce4 <CAN1_RX0_IRQHandler+0xc>)
 8001cdc:	f000 fde5 	bl	80028aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001ce0:	bd08      	pop	{r3, pc}
 8001ce2:	bf00      	nop
 8001ce4:	2000103c 	.word	0x2000103c

08001ce8 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001ce8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cea:	4802      	ldr	r0, [pc, #8]	; (8001cf4 <CAN1_RX1_IRQHandler+0xc>)
 8001cec:	f000 fddd 	bl	80028aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001cf0:	bd08      	pop	{r3, pc}
 8001cf2:	bf00      	nop
 8001cf4:	2000103c 	.word	0x2000103c

08001cf8 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001cf8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cfa:	4802      	ldr	r0, [pc, #8]	; (8001d04 <CAN1_SCE_IRQHandler+0xc>)
 8001cfc:	f000 fdd5 	bl	80028aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8001d00:	bd08      	pop	{r3, pc}
 8001d02:	bf00      	nop
 8001d04:	2000103c 	.word	0x2000103c

08001d08 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d08:	b538      	push	{r3, r4, r5, lr}
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001d0a:	4c0a      	ldr	r4, [pc, #40]	; (8001d34 <TIM3_IRQHandler+0x2c>)
 8001d0c:	6823      	ldr	r3, [r4, #0]
 8001d0e:	f023 0301 	bic.w	r3, r3, #1
 8001d12:	6023      	str	r3, [r4, #0]
	// -- FLIR VERSIOKN --
	/*
	 //HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
	 */

	HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, RESET);
 8001d14:	4d08      	ldr	r5, [pc, #32]	; (8001d38 <TIM3_IRQHandler+0x30>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	2120      	movs	r1, #32
 8001d1a:	4628      	mov	r0, r5
 8001d1c:	f002 f8f9 	bl	8003f12 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 8001d20:	2200      	movs	r2, #0
 8001d22:	2110      	movs	r1, #16
 8001d24:	4628      	mov	r0, r5
 8001d26:	f002 f8f4 	bl	8003f12 <HAL_GPIO_WritePin>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001d2a:	f06f 0301 	mvn.w	r3, #1
 8001d2e:	6123      	str	r3, [r4, #16]

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
  /* USER CODE END TIM3_IRQn 1 */
}
 8001d30:	bd38      	pop	{r3, r4, r5, pc}
 8001d32:	bf00      	nop
 8001d34:	40000400 	.word	0x40000400
 8001d38:	40021800 	.word	0x40021800

08001d3c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001d3c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001d3e:	4802      	ldr	r0, [pc, #8]	; (8001d48 <SPI2_IRQHandler+0xc>)
 8001d40:	f004 f94c 	bl	8005fdc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001d44:	bd08      	pop	{r3, pc}
 8001d46:	bf00      	nop
 8001d48:	200007c0 	.word	0x200007c0

08001d4c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d4c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d4e:	4802      	ldr	r0, [pc, #8]	; (8001d58 <USART2_IRQHandler+0xc>)
 8001d50:	f004 fc8e 	bl	8006670 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d54:	bd08      	pop	{r3, pc}
 8001d56:	bf00      	nop
 8001d58:	20000ffc 	.word	0x20000ffc

08001d5c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d5c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001d5e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001d62:	f002 f8e5 	bl	8003f30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8001d66:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001d6a:	f002 f8e1 	bl	8003f30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001d6e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001d72:	f002 f8dd 	bl	8003f30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001d76:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001d7a:	f002 f8d9 	bl	8003f30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001d7e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001d82:	f002 f8d5 	bl	8003f30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d86:	bd08      	pop	{r3, pc}

08001d88 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001d88:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001d8a:	4802      	ldr	r0, [pc, #8]	; (8001d94 <SDIO_IRQHandler+0xc>)
 8001d8c:	f003 ffe0 	bl	8005d50 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8001d90:	bd08      	pop	{r3, pc}
 8001d92:	bf00      	nop
 8001d94:	20000cb8 	.word	0x20000cb8

08001d98 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001d98:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d9a:	4802      	ldr	r0, [pc, #8]	; (8001da4 <DMA2_Stream0_IRQHandler+0xc>)
 8001d9c:	f000 fffc 	bl	8002d98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001da0:	bd08      	pop	{r3, pc}
 8001da2:	bf00      	nop
 8001da4:	200009b8 	.word	0x200009b8

08001da8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001da8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8001daa:	4802      	ldr	r0, [pc, #8]	; (8001db4 <DMA2_Stream3_IRQHandler+0xc>)
 8001dac:	f000 fff4 	bl	8002d98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001db0:	bd08      	pop	{r3, pc}
 8001db2:	bf00      	nop
 8001db4:	20000700 	.word	0x20000700

08001db8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001db8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001dba:	4802      	ldr	r0, [pc, #8]	; (8001dc4 <ETH_IRQHandler+0xc>)
 8001dbc:	f001 fb23 	bl	8003406 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001dc0:	bd08      	pop	{r3, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20002eac 	.word	0x20002eac

08001dc8 <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 8001dc8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001dca:	4802      	ldr	r0, [pc, #8]	; (8001dd4 <ETH_WKUP_IRQHandler+0xc>)
 8001dcc:	f001 fb1b 	bl	8003406 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 8001dd0:	bd08      	pop	{r3, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20002eac 	.word	0x20002eac

08001dd8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001dd8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001dda:	4802      	ldr	r0, [pc, #8]	; (8001de4 <OTG_FS_IRQHandler+0xc>)
 8001ddc:	f002 fa6e 	bl	80042bc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001de0:	bd08      	pop	{r3, pc}
 8001de2:	bf00      	nop
 8001de4:	20007ee4 	.word	0x20007ee4

08001de8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001de8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8001dea:	4802      	ldr	r0, [pc, #8]	; (8001df4 <DMA2_Stream6_IRQHandler+0xc>)
 8001dec:	f000 ffd4 	bl	8002d98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001df0:	bd08      	pop	{r3, pc}
 8001df2:	bf00      	nop
 8001df4:	20000c4c 	.word	0x20000c4c

08001df8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001df8:	b570      	push	{r4, r5, r6, lr}
 8001dfa:	460d      	mov	r5, r1
 8001dfc:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dfe:	2400      	movs	r4, #0
 8001e00:	e004      	b.n	8001e0c <_read+0x14>
	{
		*ptr++ = __io_getchar();
 8001e02:	f3af 8000 	nop.w
 8001e06:	7028      	strb	r0, [r5, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e08:	3401      	adds	r4, #1
		*ptr++ = __io_getchar();
 8001e0a:	3501      	adds	r5, #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e0c:	42b4      	cmp	r4, r6
 8001e0e:	dbf8      	blt.n	8001e02 <_read+0xa>
	}

return len;
}
 8001e10:	4630      	mov	r0, r6
 8001e12:	bd70      	pop	{r4, r5, r6, pc}

08001e14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e14:	b570      	push	{r4, r5, r6, lr}
 8001e16:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e18:	2400      	movs	r4, #0
 8001e1a:	e005      	b.n	8001e28 <_write+0x14>
	{
		__io_putchar(*ptr++);
 8001e1c:	1c4d      	adds	r5, r1, #1
 8001e1e:	7808      	ldrb	r0, [r1, #0]
 8001e20:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e24:	3401      	adds	r4, #1
		__io_putchar(*ptr++);
 8001e26:	4629      	mov	r1, r5
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e28:	42b4      	cmp	r4, r6
 8001e2a:	dbf7      	blt.n	8001e1c <_write+0x8>
	}
	return len;
}
 8001e2c:	4630      	mov	r0, r6
 8001e2e:	bd70      	pop	{r4, r5, r6, pc}

08001e30 <_close>:

int _close(int file)
{
	return -1;
}
 8001e30:	f04f 30ff 	mov.w	r0, #4294967295
 8001e34:	4770      	bx	lr

08001e36 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001e36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e3a:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	4770      	bx	lr

08001e40 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001e40:	2001      	movs	r0, #1
 8001e42:	4770      	bx	lr

08001e44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001e44:	2000      	movs	r0, #0
 8001e46:	4770      	bx	lr

08001e48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e48:	b410      	push	{r4}
 8001e4a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e4c:	4a0c      	ldr	r2, [pc, #48]	; (8001e80 <_sbrk+0x38>)
 8001e4e:	490d      	ldr	r1, [pc, #52]	; (8001e84 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e50:	480d      	ldr	r0, [pc, #52]	; (8001e88 <_sbrk+0x40>)
 8001e52:	6800      	ldr	r0, [r0, #0]
 8001e54:	b148      	cbz	r0, 8001e6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e56:	480c      	ldr	r0, [pc, #48]	; (8001e88 <_sbrk+0x40>)
 8001e58:	6800      	ldr	r0, [r0, #0]
 8001e5a:	4403      	add	r3, r0
 8001e5c:	1a52      	subs	r2, r2, r1
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d807      	bhi.n	8001e72 <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001e62:	4a09      	ldr	r2, [pc, #36]	; (8001e88 <_sbrk+0x40>)
 8001e64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001e66:	bc10      	pop	{r4}
 8001e68:	4770      	bx	lr
    __sbrk_heap_end = &_end;
 8001e6a:	4807      	ldr	r0, [pc, #28]	; (8001e88 <_sbrk+0x40>)
 8001e6c:	4c07      	ldr	r4, [pc, #28]	; (8001e8c <_sbrk+0x44>)
 8001e6e:	6004      	str	r4, [r0, #0]
 8001e70:	e7f1      	b.n	8001e56 <_sbrk+0xe>
    errno = ENOMEM;
 8001e72:	4b07      	ldr	r3, [pc, #28]	; (8001e90 <_sbrk+0x48>)
 8001e74:	220c      	movs	r2, #12
 8001e76:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e78:	f04f 30ff 	mov.w	r0, #4294967295
 8001e7c:	e7f3      	b.n	8001e66 <_sbrk+0x1e>
 8001e7e:	bf00      	nop
 8001e80:	20020000 	.word	0x20020000
 8001e84:	00000400 	.word	0x00000400
 8001e88:	20000464 	.word	0x20000464
 8001e8c:	200082e8 	.word	0x200082e8
 8001e90:	200082e4 	.word	0x200082e4

08001e94 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001e94:	4b0c      	ldr	r3, [pc, #48]	; (8001ec8 <SystemInit+0x34>)
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	f042 0201 	orr.w	r2, r2, #1
 8001e9c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001ea8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001eac:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001eae:	4a07      	ldr	r2, [pc, #28]	; (8001ecc <SystemInit+0x38>)
 8001eb0:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001eb8:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001eba:	60d9      	str	r1, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ebc:	4b04      	ldr	r3, [pc, #16]	; (8001ed0 <SystemInit+0x3c>)
 8001ebe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ec2:	609a      	str	r2, [r3, #8]
#endif
}
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	24003010 	.word	0x24003010
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <Reset_Handler>:
 8001ed4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f0c <LoopFillZerobss+0x14>
 8001ed8:	2100      	movs	r1, #0
 8001eda:	e003      	b.n	8001ee4 <LoopCopyDataInit>

08001edc <CopyDataInit>:
 8001edc:	4b0c      	ldr	r3, [pc, #48]	; (8001f10 <LoopFillZerobss+0x18>)
 8001ede:	585b      	ldr	r3, [r3, r1]
 8001ee0:	5043      	str	r3, [r0, r1]
 8001ee2:	3104      	adds	r1, #4

08001ee4 <LoopCopyDataInit>:
 8001ee4:	480b      	ldr	r0, [pc, #44]	; (8001f14 <LoopFillZerobss+0x1c>)
 8001ee6:	4b0c      	ldr	r3, [pc, #48]	; (8001f18 <LoopFillZerobss+0x20>)
 8001ee8:	1842      	adds	r2, r0, r1
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d3f6      	bcc.n	8001edc <CopyDataInit>
 8001eee:	4a0b      	ldr	r2, [pc, #44]	; (8001f1c <LoopFillZerobss+0x24>)
 8001ef0:	e002      	b.n	8001ef8 <LoopFillZerobss>

08001ef2 <FillZerobss>:
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	f842 3b04 	str.w	r3, [r2], #4

08001ef8 <LoopFillZerobss>:
 8001ef8:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <LoopFillZerobss+0x28>)
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d3f9      	bcc.n	8001ef2 <FillZerobss>
 8001efe:	f7ff ffc9 	bl	8001e94 <SystemInit>
 8001f02:	f009 ffc7 	bl	800be94 <__libc_init_array>
 8001f06:	f7ff fadf 	bl	80014c8 <main>
 8001f0a:	4770      	bx	lr
 8001f0c:	20020000 	.word	0x20020000
 8001f10:	0800fb40 	.word	0x0800fb40
 8001f14:	20000000 	.word	0x20000000
 8001f18:	2000043c 	.word	0x2000043c
 8001f1c:	2000043c 	.word	0x2000043c
 8001f20:	200082e8 	.word	0x200082e8

08001f24 <CAN2_RX0_IRQHandler>:
 8001f24:	e7fe      	b.n	8001f24 <CAN2_RX0_IRQHandler>
	...

08001f28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f28:	b510      	push	{r4, lr}
 8001f2a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f2c:	4b0e      	ldr	r3, [pc, #56]	; (8001f68 <HAL_InitTick+0x40>)
 8001f2e:	7818      	ldrb	r0, [r3, #0]
 8001f30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f34:	fbb3 f3f0 	udiv	r3, r3, r0
 8001f38:	4a0c      	ldr	r2, [pc, #48]	; (8001f6c <HAL_InitTick+0x44>)
 8001f3a:	6810      	ldr	r0, [r2, #0]
 8001f3c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f40:	f000 fe34 	bl	8002bac <HAL_SYSTICK_Config>
 8001f44:	b968      	cbnz	r0, 8001f62 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f46:	2c0f      	cmp	r4, #15
 8001f48:	d901      	bls.n	8001f4e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8001f4a:	2001      	movs	r0, #1
 8001f4c:	e00a      	b.n	8001f64 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	4621      	mov	r1, r4
 8001f52:	f04f 30ff 	mov.w	r0, #4294967295
 8001f56:	f000 fde7 	bl	8002b28 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f5a:	4b05      	ldr	r3, [pc, #20]	; (8001f70 <HAL_InitTick+0x48>)
 8001f5c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f5e:	2000      	movs	r0, #0
 8001f60:	e000      	b.n	8001f64 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001f62:	2001      	movs	r0, #1
}
 8001f64:	bd10      	pop	{r4, pc}
 8001f66:	bf00      	nop
 8001f68:	20000008 	.word	0x20000008
 8001f6c:	20000004 	.word	0x20000004
 8001f70:	2000000c 	.word	0x2000000c

08001f74 <HAL_Init>:
{
 8001f74:	b508      	push	{r3, lr}
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f76:	4b0b      	ldr	r3, [pc, #44]	; (8001fa4 <HAL_Init+0x30>)
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f7e:	601a      	str	r2, [r3, #0]
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001f86:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f8e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f90:	2003      	movs	r0, #3
 8001f92:	f000 fdb7 	bl	8002b04 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f96:	2001      	movs	r0, #1
 8001f98:	f7ff ffc6 	bl	8001f28 <HAL_InitTick>
  HAL_MspInit();
 8001f9c:	f7ff fb32 	bl	8001604 <HAL_MspInit>
}
 8001fa0:	2000      	movs	r0, #0
 8001fa2:	bd08      	pop	{r3, pc}
 8001fa4:	40023c00 	.word	0x40023c00

08001fa8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001fa8:	4a03      	ldr	r2, [pc, #12]	; (8001fb8 <HAL_IncTick+0x10>)
 8001faa:	6811      	ldr	r1, [r2, #0]
 8001fac:	4b03      	ldr	r3, [pc, #12]	; (8001fbc <HAL_IncTick+0x14>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	440b      	add	r3, r1
 8001fb2:	6013      	str	r3, [r2, #0]
}
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	2000110c 	.word	0x2000110c
 8001fbc:	20000008 	.word	0x20000008

08001fc0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001fc0:	4b01      	ldr	r3, [pc, #4]	; (8001fc8 <HAL_GetTick+0x8>)
 8001fc2:	6818      	ldr	r0, [r3, #0]
}
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	2000110c 	.word	0x2000110c

08001fcc <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001fcc:	b530      	push	{r4, r5, lr}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fd2:	f7ff fff5 	bl	8001fc0 <HAL_GetTick>
 8001fd6:	4605      	mov	r5, r0
  uint32_t wait = Delay;
 8001fd8:	9c01      	ldr	r4, [sp, #4]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fda:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001fde:	d002      	beq.n	8001fe6 <HAL_Delay+0x1a>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fe0:	4b04      	ldr	r3, [pc, #16]	; (8001ff4 <HAL_Delay+0x28>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fe6:	f7ff ffeb 	bl	8001fc0 <HAL_GetTick>
 8001fea:	1b40      	subs	r0, r0, r5
 8001fec:	42a0      	cmp	r0, r4
 8001fee:	d3fa      	bcc.n	8001fe6 <HAL_Delay+0x1a>
  {
  }
}
 8001ff0:	b003      	add	sp, #12
 8001ff2:	bd30      	pop	{r4, r5, pc}
 8001ff4:	20000008 	.word	0x20000008

08001ff8 <ADC_Init>:
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001ff8:	4b4d      	ldr	r3, [pc, #308]	; (8002130 <ADC_Init+0x138>)
 8001ffa:	685a      	ldr	r2, [r3, #4]
 8001ffc:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002000:	605a      	str	r2, [r3, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002002:	685a      	ldr	r2, [r3, #4]
 8002004:	6841      	ldr	r1, [r0, #4]
 8002006:	430a      	orrs	r2, r1
 8002008:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800200a:	6802      	ldr	r2, [r0, #0]
 800200c:	6853      	ldr	r3, [r2, #4]
 800200e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002012:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002014:	6802      	ldr	r2, [r0, #0]
 8002016:	6853      	ldr	r3, [r2, #4]
 8002018:	6901      	ldr	r1, [r0, #16]
 800201a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800201e:	6053      	str	r3, [r2, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002020:	6802      	ldr	r2, [r0, #0]
 8002022:	6853      	ldr	r3, [r2, #4]
 8002024:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002028:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800202a:	6802      	ldr	r2, [r0, #0]
 800202c:	6853      	ldr	r3, [r2, #4]
 800202e:	6881      	ldr	r1, [r0, #8]
 8002030:	430b      	orrs	r3, r1
 8002032:	6053      	str	r3, [r2, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002034:	6802      	ldr	r2, [r0, #0]
 8002036:	6893      	ldr	r3, [r2, #8]
 8002038:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800203c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800203e:	6802      	ldr	r2, [r0, #0]
 8002040:	6893      	ldr	r3, [r2, #8]
 8002042:	68c1      	ldr	r1, [r0, #12]
 8002044:	430b      	orrs	r3, r1
 8002046:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002048:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800204a:	4b3a      	ldr	r3, [pc, #232]	; (8002134 <ADC_Init+0x13c>)
 800204c:	429a      	cmp	r2, r3
 800204e:	d04b      	beq.n	80020e8 <ADC_Init+0xf0>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002050:	6802      	ldr	r2, [r0, #0]
 8002052:	6893      	ldr	r3, [r2, #8]
 8002054:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8002058:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800205a:	6802      	ldr	r2, [r0, #0]
 800205c:	6893      	ldr	r3, [r2, #8]
 800205e:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8002060:	430b      	orrs	r3, r1
 8002062:	6093      	str	r3, [r2, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002064:	6802      	ldr	r2, [r0, #0]
 8002066:	6893      	ldr	r3, [r2, #8]
 8002068:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800206c:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800206e:	6802      	ldr	r2, [r0, #0]
 8002070:	6893      	ldr	r3, [r2, #8]
 8002072:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002074:	430b      	orrs	r3, r1
 8002076:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002078:	6802      	ldr	r2, [r0, #0]
 800207a:	6893      	ldr	r3, [r2, #8]
 800207c:	f023 0302 	bic.w	r3, r3, #2
 8002080:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002082:	6802      	ldr	r2, [r0, #0]
 8002084:	6893      	ldr	r3, [r2, #8]
 8002086:	7e01      	ldrb	r1, [r0, #24]
 8002088:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 800208c:	6093      	str	r3, [r2, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800208e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d133      	bne.n	80020fe <ADC_Init+0x106>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002096:	6802      	ldr	r2, [r0, #0]
 8002098:	6853      	ldr	r3, [r2, #4]
 800209a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800209e:	6053      	str	r3, [r2, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80020a0:	6802      	ldr	r2, [r0, #0]
 80020a2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80020a4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80020a8:	62d3      	str	r3, [r2, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80020aa:	6801      	ldr	r1, [r0, #0]
 80020ac:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80020ae:	69c2      	ldr	r2, [r0, #28]
 80020b0:	3a01      	subs	r2, #1
 80020b2:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 80020b6:	62cb      	str	r3, [r1, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80020b8:	6802      	ldr	r2, [r0, #0]
 80020ba:	6893      	ldr	r3, [r2, #8]
 80020bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80020c0:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80020c2:	6802      	ldr	r2, [r0, #0]
 80020c4:	6893      	ldr	r3, [r2, #8]
 80020c6:	f890 1030 	ldrb.w	r1, [r0, #48]	; 0x30
 80020ca:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 80020ce:	6093      	str	r3, [r2, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80020d0:	6802      	ldr	r2, [r0, #0]
 80020d2:	6893      	ldr	r3, [r2, #8]
 80020d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80020d8:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80020da:	6802      	ldr	r2, [r0, #0]
 80020dc:	6893      	ldr	r3, [r2, #8]
 80020de:	6941      	ldr	r1, [r0, #20]
 80020e0:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 80020e4:	6093      	str	r3, [r2, #8]
}
 80020e6:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020e8:	6802      	ldr	r2, [r0, #0]
 80020ea:	6893      	ldr	r3, [r2, #8]
 80020ec:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80020f0:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020f2:	6802      	ldr	r2, [r0, #0]
 80020f4:	6893      	ldr	r3, [r2, #8]
 80020f6:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80020fa:	6093      	str	r3, [r2, #8]
 80020fc:	e7bc      	b.n	8002078 <ADC_Init+0x80>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80020fe:	6802      	ldr	r2, [r0, #0]
 8002100:	6853      	ldr	r3, [r2, #4]
 8002102:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002106:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002108:	6802      	ldr	r2, [r0, #0]
 800210a:	6853      	ldr	r3, [r2, #4]
 800210c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002110:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002112:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002114:	3b01      	subs	r3, #1
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002116:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800211a:	fa92 f2a2 	rbit	r2, r2
 800211e:	fab2 f282 	clz	r2, r2
 8002122:	4093      	lsls	r3, r2
 8002124:	6801      	ldr	r1, [r0, #0]
 8002126:	684a      	ldr	r2, [r1, #4]
 8002128:	4313      	orrs	r3, r2
 800212a:	604b      	str	r3, [r1, #4]
 800212c:	e7b8      	b.n	80020a0 <ADC_Init+0xa8>
 800212e:	bf00      	nop
 8002130:	40012300 	.word	0x40012300
 8002134:	0f000001 	.word	0x0f000001

08002138 <HAL_ADC_Init>:
  if(hadc == NULL)
 8002138:	b338      	cbz	r0, 800218a <HAL_ADC_Init+0x52>
{
 800213a:	b510      	push	{r4, lr}
 800213c:	4604      	mov	r4, r0
  if(hadc->State == HAL_ADC_STATE_RESET)
 800213e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002140:	b143      	cbz	r3, 8002154 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002142:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002144:	f013 0f10 	tst.w	r3, #16
 8002148:	d00b      	beq.n	8002162 <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 800214a:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 800214c:	2300      	movs	r3, #0
 800214e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8002152:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 8002154:	f7ff fa90 	bl	8001678 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002158:	2300      	movs	r3, #0
 800215a:	6463      	str	r3, [r4, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 800215c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8002160:	e7ef      	b.n	8002142 <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 8002162:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002164:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002168:	f023 0302 	bic.w	r3, r3, #2
 800216c:	f043 0302 	orr.w	r3, r3, #2
 8002170:	6423      	str	r3, [r4, #64]	; 0x40
    ADC_Init(hadc);
 8002172:	4620      	mov	r0, r4
 8002174:	f7ff ff40 	bl	8001ff8 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 8002178:	2000      	movs	r0, #0
 800217a:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800217c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800217e:	f023 0303 	bic.w	r3, r3, #3
 8002182:	f043 0301 	orr.w	r3, r3, #1
 8002186:	6423      	str	r3, [r4, #64]	; 0x40
 8002188:	e7e0      	b.n	800214c <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 800218a:	2001      	movs	r0, #1
}
 800218c:	4770      	bx	lr

0800218e <HAL_ADC_ConvCpltCallback>:
}
 800218e:	4770      	bx	lr

08002190 <HAL_ADC_LevelOutOfWindowCallback>:
}
 8002190:	4770      	bx	lr

08002192 <HAL_ADC_ErrorCallback>:
}
 8002192:	4770      	bx	lr

08002194 <HAL_ADC_IRQHandler>:
{
 8002194:	b538      	push	{r3, r4, r5, lr}
 8002196:	4604      	mov	r4, r0
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002198:	6802      	ldr	r2, [r0, #0]
 800219a:	6811      	ldr	r1, [r2, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800219c:	6853      	ldr	r3, [r2, #4]
  if(tmp1 && tmp2)
 800219e:	f011 0f02 	tst.w	r1, #2
 80021a2:	d02f      	beq.n	8002204 <HAL_ADC_IRQHandler+0x70>
 80021a4:	f003 0320 	and.w	r3, r3, #32
 80021a8:	b363      	cbz	r3, 8002204 <HAL_ADC_IRQHandler+0x70>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021aa:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80021ac:	f013 0f10 	tst.w	r3, #16
 80021b0:	d103      	bne.n	80021ba <HAL_ADC_IRQHandler+0x26>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80021b2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80021b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021b8:	6403      	str	r3, [r0, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021ba:	6893      	ldr	r3, [r2, #8]
 80021bc:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 80021c0:	d119      	bne.n	80021f6 <HAL_ADC_IRQHandler+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021c2:	7e23      	ldrb	r3, [r4, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021c4:	b9bb      	cbnz	r3, 80021f6 <HAL_ADC_IRQHandler+0x62>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80021c6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021c8:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 80021cc:	d003      	beq.n	80021d6 <HAL_ADC_IRQHandler+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80021ce:	6893      	ldr	r3, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80021d0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80021d4:	d10f      	bne.n	80021f6 <HAL_ADC_IRQHandler+0x62>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80021d6:	6853      	ldr	r3, [r2, #4]
 80021d8:	f023 0320 	bic.w	r3, r3, #32
 80021dc:	6053      	str	r3, [r2, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80021de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021e4:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021e8:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80021ec:	d103      	bne.n	80021f6 <HAL_ADC_IRQHandler+0x62>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021f0:	f043 0301 	orr.w	r3, r3, #1
 80021f4:	6423      	str	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80021f6:	4620      	mov	r0, r4
 80021f8:	f7ff ffc9 	bl	800218e <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80021fc:	6823      	ldr	r3, [r4, #0]
 80021fe:	f06f 0212 	mvn.w	r2, #18
 8002202:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002204:	6823      	ldr	r3, [r4, #0]
 8002206:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002208:	685a      	ldr	r2, [r3, #4]
 800220a:	f002 0280 	and.w	r2, r2, #128	; 0x80
  if(tmp1 && tmp2)
 800220e:	f011 0f04 	tst.w	r1, #4
 8002212:	d036      	beq.n	8002282 <HAL_ADC_IRQHandler+0xee>
 8002214:	2a00      	cmp	r2, #0
 8002216:	d034      	beq.n	8002282 <HAL_ADC_IRQHandler+0xee>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002218:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800221a:	f012 0f10 	tst.w	r2, #16
 800221e:	d103      	bne.n	8002228 <HAL_ADC_IRQHandler+0x94>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002220:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002222:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002226:	6422      	str	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002228:	689a      	ldr	r2, [r3, #8]
 800222a:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 800222e:	d121      	bne.n	8002274 <HAL_ADC_IRQHandler+0xe0>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002230:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002232:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8002236:	d003      	beq.n	8002240 <HAL_ADC_IRQHandler+0xac>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002238:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800223a:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800223e:	d119      	bne.n	8002274 <HAL_ADC_IRQHandler+0xe0>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002240:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002242:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002246:	d115      	bne.n	8002274 <HAL_ADC_IRQHandler+0xe0>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002248:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800224a:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800224e:	d111      	bne.n	8002274 <HAL_ADC_IRQHandler+0xe0>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002250:	7e22      	ldrb	r2, [r4, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002252:	b97a      	cbnz	r2, 8002274 <HAL_ADC_IRQHandler+0xe0>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002254:	685a      	ldr	r2, [r3, #4]
 8002256:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800225a:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800225c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800225e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002262:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002264:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002266:	f413 7f80 	tst.w	r3, #256	; 0x100
 800226a:	d103      	bne.n	8002274 <HAL_ADC_IRQHandler+0xe0>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800226c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002274:	4620      	mov	r0, r4
 8002276:	f000 f8fd 	bl	8002474 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800227a:	6823      	ldr	r3, [r4, #0]
 800227c:	f06f 020c 	mvn.w	r2, #12
 8002280:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002282:	6822      	ldr	r2, [r4, #0]
 8002284:	6811      	ldr	r1, [r2, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002286:	6853      	ldr	r3, [r2, #4]
 8002288:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if(tmp1 && tmp2)
 800228c:	f011 0f01 	tst.w	r1, #1
 8002290:	d004      	beq.n	800229c <HAL_ADC_IRQHandler+0x108>
 8002292:	b11b      	cbz	r3, 800229c <HAL_ADC_IRQHandler+0x108>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002294:	6813      	ldr	r3, [r2, #0]
 8002296:	f013 0f01 	tst.w	r3, #1
 800229a:	d109      	bne.n	80022b0 <HAL_ADC_IRQHandler+0x11c>
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800229c:	6822      	ldr	r2, [r4, #0]
 800229e:	6811      	ldr	r1, [r2, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80022a0:	6853      	ldr	r3, [r2, #4]
 80022a2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
  if(tmp1 && tmp2)
 80022a6:	f011 0f20 	tst.w	r1, #32
 80022aa:	d000      	beq.n	80022ae <HAL_ADC_IRQHandler+0x11a>
 80022ac:	b963      	cbnz	r3, 80022c8 <HAL_ADC_IRQHandler+0x134>
}
 80022ae:	bd38      	pop	{r3, r4, r5, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80022b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80022b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022b6:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80022b8:	4620      	mov	r0, r4
 80022ba:	f7ff ff69 	bl	8002190 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80022be:	6823      	ldr	r3, [r4, #0]
 80022c0:	f06f 0201 	mvn.w	r2, #1
 80022c4:	601a      	str	r2, [r3, #0]
 80022c6:	e7e9      	b.n	800229c <HAL_ADC_IRQHandler+0x108>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80022c8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80022ca:	f043 0302 	orr.w	r3, r3, #2
 80022ce:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80022d0:	f06f 0520 	mvn.w	r5, #32
 80022d4:	6015      	str	r5, [r2, #0]
      HAL_ADC_ErrorCallback(hadc);
 80022d6:	4620      	mov	r0, r4
 80022d8:	f7ff ff5b 	bl	8002192 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80022dc:	6823      	ldr	r3, [r4, #0]
 80022de:	601d      	str	r5, [r3, #0]
}
 80022e0:	e7e5      	b.n	80022ae <HAL_ADC_IRQHandler+0x11a>
	...

080022e4 <HAL_ADC_ConfigChannel>:
{
 80022e4:	b430      	push	{r4, r5}
 80022e6:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 80022e8:	2300      	movs	r3, #0
 80022ea:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80022ec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	f000 80b7 	beq.w	8002464 <HAL_ADC_ConfigChannel+0x180>
 80022f6:	2301      	movs	r3, #1
 80022f8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 80022fc:	680b      	ldr	r3, [r1, #0]
 80022fe:	2b09      	cmp	r3, #9
 8002300:	d93e      	bls.n	8002380 <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002302:	6805      	ldr	r5, [r0, #0]
 8002304:	68ea      	ldr	r2, [r5, #12]
 8002306:	b29b      	uxth	r3, r3
 8002308:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800230c:	3b1e      	subs	r3, #30
 800230e:	2407      	movs	r4, #7
 8002310:	fa04 f303 	lsl.w	r3, r4, r3
 8002314:	ea22 0303 	bic.w	r3, r2, r3
 8002318:	60eb      	str	r3, [r5, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800231a:	6805      	ldr	r5, [r0, #0]
 800231c:	68ea      	ldr	r2, [r5, #12]
 800231e:	688c      	ldr	r4, [r1, #8]
 8002320:	880b      	ldrh	r3, [r1, #0]
 8002322:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002326:	3b1e      	subs	r3, #30
 8002328:	fa04 f303 	lsl.w	r3, r4, r3
 800232c:	4313      	orrs	r3, r2
 800232e:	60eb      	str	r3, [r5, #12]
  if (sConfig->Rank < 7U)
 8002330:	684b      	ldr	r3, [r1, #4]
 8002332:	2b06      	cmp	r3, #6
 8002334:	d83a      	bhi.n	80023ac <HAL_ADC_ConfigChannel+0xc8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002336:	6805      	ldr	r5, [r0, #0]
 8002338:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800233a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800233e:	3b05      	subs	r3, #5
 8002340:	241f      	movs	r4, #31
 8002342:	fa04 f303 	lsl.w	r3, r4, r3
 8002346:	ea22 0303 	bic.w	r3, r2, r3
 800234a:	636b      	str	r3, [r5, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800234c:	6805      	ldr	r5, [r0, #0]
 800234e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8002350:	684b      	ldr	r3, [r1, #4]
 8002352:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002356:	3b05      	subs	r3, #5
 8002358:	880c      	ldrh	r4, [r1, #0]
 800235a:	fa04 f303 	lsl.w	r3, r4, r3
 800235e:	4313      	orrs	r3, r2
 8002360:	636b      	str	r3, [r5, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002362:	6802      	ldr	r2, [r0, #0]
 8002364:	4b40      	ldr	r3, [pc, #256]	; (8002468 <HAL_ADC_ConfigChannel+0x184>)
 8002366:	429a      	cmp	r2, r3
 8002368:	d050      	beq.n	800240c <HAL_ADC_ConfigChannel+0x128>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800236a:	6802      	ldr	r2, [r0, #0]
 800236c:	4b3e      	ldr	r3, [pc, #248]	; (8002468 <HAL_ADC_ConfigChannel+0x184>)
 800236e:	429a      	cmp	r2, r3
 8002370:	d055      	beq.n	800241e <HAL_ADC_ConfigChannel+0x13a>
  __HAL_UNLOCK(hadc);
 8002372:	2300      	movs	r3, #0
 8002374:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8002378:	4618      	mov	r0, r3
}
 800237a:	b002      	add	sp, #8
 800237c:	bc30      	pop	{r4, r5}
 800237e:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002380:	6805      	ldr	r5, [r0, #0]
 8002382:	692a      	ldr	r2, [r5, #16]
 8002384:	b29b      	uxth	r3, r3
 8002386:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800238a:	2407      	movs	r4, #7
 800238c:	fa04 f303 	lsl.w	r3, r4, r3
 8002390:	ea22 0303 	bic.w	r3, r2, r3
 8002394:	612b      	str	r3, [r5, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002396:	6805      	ldr	r5, [r0, #0]
 8002398:	692a      	ldr	r2, [r5, #16]
 800239a:	688c      	ldr	r4, [r1, #8]
 800239c:	880b      	ldrh	r3, [r1, #0]
 800239e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80023a2:	fa04 f303 	lsl.w	r3, r4, r3
 80023a6:	4313      	orrs	r3, r2
 80023a8:	612b      	str	r3, [r5, #16]
 80023aa:	e7c1      	b.n	8002330 <HAL_ADC_ConfigChannel+0x4c>
  else if (sConfig->Rank < 13U)
 80023ac:	2b0c      	cmp	r3, #12
 80023ae:	d816      	bhi.n	80023de <HAL_ADC_ConfigChannel+0xfa>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80023b0:	6805      	ldr	r5, [r0, #0]
 80023b2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80023b4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80023b8:	3b23      	subs	r3, #35	; 0x23
 80023ba:	241f      	movs	r4, #31
 80023bc:	fa04 f303 	lsl.w	r3, r4, r3
 80023c0:	ea22 0303 	bic.w	r3, r2, r3
 80023c4:	632b      	str	r3, [r5, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80023c6:	6805      	ldr	r5, [r0, #0]
 80023c8:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80023ca:	684b      	ldr	r3, [r1, #4]
 80023cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80023d0:	3b23      	subs	r3, #35	; 0x23
 80023d2:	880c      	ldrh	r4, [r1, #0]
 80023d4:	fa04 f303 	lsl.w	r3, r4, r3
 80023d8:	4313      	orrs	r3, r2
 80023da:	632b      	str	r3, [r5, #48]	; 0x30
 80023dc:	e7c1      	b.n	8002362 <HAL_ADC_ConfigChannel+0x7e>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80023de:	6805      	ldr	r5, [r0, #0]
 80023e0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80023e2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80023e6:	3b41      	subs	r3, #65	; 0x41
 80023e8:	241f      	movs	r4, #31
 80023ea:	fa04 f303 	lsl.w	r3, r4, r3
 80023ee:	ea22 0303 	bic.w	r3, r2, r3
 80023f2:	62eb      	str	r3, [r5, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023f4:	6805      	ldr	r5, [r0, #0]
 80023f6:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80023f8:	684b      	ldr	r3, [r1, #4]
 80023fa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80023fe:	3b41      	subs	r3, #65	; 0x41
 8002400:	880c      	ldrh	r4, [r1, #0]
 8002402:	fa04 f303 	lsl.w	r3, r4, r3
 8002406:	4313      	orrs	r3, r2
 8002408:	62eb      	str	r3, [r5, #44]	; 0x2c
 800240a:	e7aa      	b.n	8002362 <HAL_ADC_ConfigChannel+0x7e>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800240c:	680b      	ldr	r3, [r1, #0]
 800240e:	2b12      	cmp	r3, #18
 8002410:	d1ab      	bne.n	800236a <HAL_ADC_ConfigChannel+0x86>
    ADC->CCR |= ADC_CCR_VBATE;
 8002412:	4a16      	ldr	r2, [pc, #88]	; (800246c <HAL_ADC_ConfigChannel+0x188>)
 8002414:	6853      	ldr	r3, [r2, #4]
 8002416:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800241a:	6053      	str	r3, [r2, #4]
 800241c:	e7a5      	b.n	800236a <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800241e:	680b      	ldr	r3, [r1, #0]
 8002420:	3b10      	subs	r3, #16
 8002422:	2b01      	cmp	r3, #1
 8002424:	d8a5      	bhi.n	8002372 <HAL_ADC_ConfigChannel+0x8e>
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002426:	4a11      	ldr	r2, [pc, #68]	; (800246c <HAL_ADC_ConfigChannel+0x188>)
 8002428:	6853      	ldr	r3, [r2, #4]
 800242a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800242e:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002430:	680b      	ldr	r3, [r1, #0]
 8002432:	2b10      	cmp	r3, #16
 8002434:	d19d      	bne.n	8002372 <HAL_ADC_ConfigChannel+0x8e>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002436:	4b0e      	ldr	r3, [pc, #56]	; (8002470 <HAL_ADC_ConfigChannel+0x18c>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 800243e:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 8002442:	f202 3283 	addw	r2, r2, #899	; 0x383
 8002446:	fba2 2303 	umull	r2, r3, r2, r3
 800244a:	0c9b      	lsrs	r3, r3, #18
 800244c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002450:	005a      	lsls	r2, r3, #1
 8002452:	9201      	str	r2, [sp, #4]
      while(counter != 0U)
 8002454:	e002      	b.n	800245c <HAL_ADC_ConfigChannel+0x178>
        counter--;
 8002456:	9b01      	ldr	r3, [sp, #4]
 8002458:	3b01      	subs	r3, #1
 800245a:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800245c:	9b01      	ldr	r3, [sp, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1f9      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x172>
 8002462:	e786      	b.n	8002372 <HAL_ADC_ConfigChannel+0x8e>
  __HAL_LOCK(hadc);
 8002464:	2002      	movs	r0, #2
 8002466:	e788      	b.n	800237a <HAL_ADC_ConfigChannel+0x96>
 8002468:	40012000 	.word	0x40012000
 800246c:	40012300 	.word	0x40012300
 8002470:	20000004 	.word	0x20000004

08002474 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002474:	4770      	bx	lr

08002476 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002476:	2800      	cmp	r0, #0
 8002478:	f000 80a1 	beq.w	80025be <HAL_CAN_Init+0x148>
{
 800247c:	b538      	push	{r3, r4, r5, lr}
 800247e:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002480:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002484:	b1d3      	cbz	r3, 80024bc <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002486:	6822      	ldr	r2, [r4, #0]
 8002488:	6813      	ldr	r3, [r2, #0]
 800248a:	f023 0302 	bic.w	r3, r3, #2
 800248e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002490:	f7ff fd96 	bl	8001fc0 <HAL_GetTick>
 8002494:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002496:	6823      	ldr	r3, [r4, #0]
 8002498:	685a      	ldr	r2, [r3, #4]
 800249a:	f012 0f02 	tst.w	r2, #2
 800249e:	d010      	beq.n	80024c2 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80024a0:	f7ff fd8e 	bl	8001fc0 <HAL_GetTick>
 80024a4:	1b40      	subs	r0, r0, r5
 80024a6:	280a      	cmp	r0, #10
 80024a8:	d9f5      	bls.n	8002496 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80024aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80024ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024b0:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80024b2:	2305      	movs	r3, #5
 80024b4:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 80024b8:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 80024ba:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 80024bc:	f7ff f93a 	bl	8001734 <HAL_CAN_MspInit>
 80024c0:	e7e1      	b.n	8002486 <HAL_CAN_Init+0x10>
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	f042 0201 	orr.w	r2, r2, #1
 80024c8:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80024ca:	f7ff fd79 	bl	8001fc0 <HAL_GetTick>
 80024ce:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80024d0:	6823      	ldr	r3, [r4, #0]
 80024d2:	685a      	ldr	r2, [r3, #4]
 80024d4:	f012 0f01 	tst.w	r2, #1
 80024d8:	d10d      	bne.n	80024f6 <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80024da:	f7ff fd71 	bl	8001fc0 <HAL_GetTick>
 80024de:	1b40      	subs	r0, r0, r5
 80024e0:	280a      	cmp	r0, #10
 80024e2:	d9f5      	bls.n	80024d0 <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80024e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80024e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024ea:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80024ec:	2305      	movs	r3, #5
 80024ee:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 80024f2:	2001      	movs	r0, #1
 80024f4:	e7e1      	b.n	80024ba <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80024f6:	7e22      	ldrb	r2, [r4, #24]
 80024f8:	2a01      	cmp	r2, #1
 80024fa:	d03d      	beq.n	8002578 <HAL_CAN_Init+0x102>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002502:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8002504:	7e63      	ldrb	r3, [r4, #25]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d03b      	beq.n	8002582 <HAL_CAN_Init+0x10c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800250a:	6822      	ldr	r2, [r4, #0]
 800250c:	6813      	ldr	r3, [r2, #0]
 800250e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002512:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002514:	7ea3      	ldrb	r3, [r4, #26]
 8002516:	2b01      	cmp	r3, #1
 8002518:	d039      	beq.n	800258e <HAL_CAN_Init+0x118>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800251a:	6822      	ldr	r2, [r4, #0]
 800251c:	6813      	ldr	r3, [r2, #0]
 800251e:	f023 0320 	bic.w	r3, r3, #32
 8002522:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002524:	7ee3      	ldrb	r3, [r4, #27]
 8002526:	2b01      	cmp	r3, #1
 8002528:	d037      	beq.n	800259a <HAL_CAN_Init+0x124>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800252a:	6822      	ldr	r2, [r4, #0]
 800252c:	6813      	ldr	r3, [r2, #0]
 800252e:	f043 0310 	orr.w	r3, r3, #16
 8002532:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002534:	7f23      	ldrb	r3, [r4, #28]
 8002536:	2b01      	cmp	r3, #1
 8002538:	d035      	beq.n	80025a6 <HAL_CAN_Init+0x130>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800253a:	6822      	ldr	r2, [r4, #0]
 800253c:	6813      	ldr	r3, [r2, #0]
 800253e:	f023 0308 	bic.w	r3, r3, #8
 8002542:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002544:	7f63      	ldrb	r3, [r4, #29]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d033      	beq.n	80025b2 <HAL_CAN_Init+0x13c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800254a:	6822      	ldr	r2, [r4, #0]
 800254c:	6813      	ldr	r3, [r2, #0]
 800254e:	f023 0304 	bic.w	r3, r3, #4
 8002552:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002554:	68a3      	ldr	r3, [r4, #8]
 8002556:	68e2      	ldr	r2, [r4, #12]
 8002558:	4313      	orrs	r3, r2
 800255a:	6922      	ldr	r2, [r4, #16]
 800255c:	4313      	orrs	r3, r2
 800255e:	6962      	ldr	r2, [r4, #20]
 8002560:	4313      	orrs	r3, r2
 8002562:	6862      	ldr	r2, [r4, #4]
 8002564:	3a01      	subs	r2, #1
 8002566:	6821      	ldr	r1, [r4, #0]
 8002568:	4313      	orrs	r3, r2
 800256a:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800256c:	2000      	movs	r0, #0
 800256e:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8002570:	2301      	movs	r3, #1
 8002572:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 8002576:	e7a0      	b.n	80024ba <HAL_CAN_Init+0x44>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	e7c0      	b.n	8002504 <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002582:	6822      	ldr	r2, [r4, #0]
 8002584:	6813      	ldr	r3, [r2, #0]
 8002586:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800258a:	6013      	str	r3, [r2, #0]
 800258c:	e7c2      	b.n	8002514 <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800258e:	6822      	ldr	r2, [r4, #0]
 8002590:	6813      	ldr	r3, [r2, #0]
 8002592:	f043 0320 	orr.w	r3, r3, #32
 8002596:	6013      	str	r3, [r2, #0]
 8002598:	e7c4      	b.n	8002524 <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800259a:	6822      	ldr	r2, [r4, #0]
 800259c:	6813      	ldr	r3, [r2, #0]
 800259e:	f023 0310 	bic.w	r3, r3, #16
 80025a2:	6013      	str	r3, [r2, #0]
 80025a4:	e7c6      	b.n	8002534 <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80025a6:	6822      	ldr	r2, [r4, #0]
 80025a8:	6813      	ldr	r3, [r2, #0]
 80025aa:	f043 0308 	orr.w	r3, r3, #8
 80025ae:	6013      	str	r3, [r2, #0]
 80025b0:	e7c8      	b.n	8002544 <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80025b2:	6822      	ldr	r2, [r4, #0]
 80025b4:	6813      	ldr	r3, [r2, #0]
 80025b6:	f043 0304 	orr.w	r3, r3, #4
 80025ba:	6013      	str	r3, [r2, #0]
 80025bc:	e7ca      	b.n	8002554 <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 80025be:	2001      	movs	r0, #1
}
 80025c0:	4770      	bx	lr
	...

080025c4 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 80025c4:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 80025c8:	3b01      	subs	r3, #1
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d905      	bls.n	80025dc <HAL_CAN_ConfigFilter+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80025d0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80025d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025d6:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80025d8:	2001      	movs	r0, #1
  }
}
 80025da:	4770      	bx	lr
{
 80025dc:	b470      	push	{r4, r5, r6}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80025de:	4b43      	ldr	r3, [pc, #268]	; (80026ec <HAL_CAN_ConfigFilter+0x128>)
 80025e0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80025e4:	f042 0201 	orr.w	r2, r2, #1
 80025e8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80025ec:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80025f0:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80025f4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80025f8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80025fc:	6a48      	ldr	r0, [r1, #36]	; 0x24
 80025fe:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002602:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002606:	694a      	ldr	r2, [r1, #20]
 8002608:	f002 021f 	and.w	r2, r2, #31
 800260c:	2001      	movs	r0, #1
 800260e:	fa00 f202 	lsl.w	r2, r0, r2
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002612:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
 8002616:	43d0      	mvns	r0, r2
 8002618:	4004      	ands	r4, r0
 800261a:	f8c3 421c 	str.w	r4, [r3, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800261e:	69cb      	ldr	r3, [r1, #28]
 8002620:	b9b3      	cbnz	r3, 8002650 <HAL_CAN_ConfigFilter+0x8c>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002622:	4b32      	ldr	r3, [pc, #200]	; (80026ec <HAL_CAN_ConfigFilter+0x128>)
 8002624:	f8d3 420c 	ldr.w	r4, [r3, #524]	; 0x20c
 8002628:	4004      	ands	r4, r0
 800262a:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800262e:	68ce      	ldr	r6, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002630:	888d      	ldrh	r5, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002632:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002634:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002638:	3448      	adds	r4, #72	; 0x48
 800263a:	f843 5034 	str.w	r5, [r3, r4, lsl #3]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800263e:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002640:	880c      	ldrh	r4, [r1, #0]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002642:	694d      	ldr	r5, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002644:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002648:	3548      	adds	r5, #72	; 0x48
 800264a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800264e:	605c      	str	r4, [r3, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002650:	69cb      	ldr	r3, [r1, #28]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d01d      	beq.n	8002692 <HAL_CAN_ConfigFilter+0xce>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002656:	698b      	ldr	r3, [r1, #24]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d132      	bne.n	80026c2 <HAL_CAN_ConfigFilter+0xfe>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800265c:	4c23      	ldr	r4, [pc, #140]	; (80026ec <HAL_CAN_ConfigFilter+0x128>)
 800265e:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
 8002662:	4003      	ands	r3, r0
 8002664:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002668:	690b      	ldr	r3, [r1, #16]
 800266a:	bb8b      	cbnz	r3, 80026d0 <HAL_CAN_ConfigFilter+0x10c>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800266c:	4b1f      	ldr	r3, [pc, #124]	; (80026ec <HAL_CAN_ConfigFilter+0x128>)
 800266e:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
 8002672:	4020      	ands	r0, r4
 8002674:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002678:	6a0b      	ldr	r3, [r1, #32]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d02f      	beq.n	80026de <HAL_CAN_ConfigFilter+0x11a>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800267e:	4a1b      	ldr	r2, [pc, #108]	; (80026ec <HAL_CAN_ConfigFilter+0x128>)
 8002680:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8002684:	f023 0301 	bic.w	r3, r3, #1
 8002688:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    return HAL_OK;
 800268c:	2000      	movs	r0, #0
}
 800268e:	bc70      	pop	{r4, r5, r6}
 8002690:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002692:	4b16      	ldr	r3, [pc, #88]	; (80026ec <HAL_CAN_ConfigFilter+0x128>)
 8002694:	f8d3 420c 	ldr.w	r4, [r3, #524]	; 0x20c
 8002698:	4314      	orrs	r4, r2
 800269a:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800269e:	680e      	ldr	r6, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80026a0:	888d      	ldrh	r5, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026a2:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80026a4:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026a8:	3448      	adds	r4, #72	; 0x48
 80026aa:	f843 5034 	str.w	r5, [r3, r4, lsl #3]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026ae:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80026b0:	898c      	ldrh	r4, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80026b2:	694d      	ldr	r5, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026b4:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80026b8:	3548      	adds	r5, #72	; 0x48
 80026ba:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80026be:	605c      	str	r4, [r3, #4]
 80026c0:	e7c9      	b.n	8002656 <HAL_CAN_ConfigFilter+0x92>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80026c2:	4c0a      	ldr	r4, [pc, #40]	; (80026ec <HAL_CAN_ConfigFilter+0x128>)
 80026c4:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
 80026c8:	4313      	orrs	r3, r2
 80026ca:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
 80026ce:	e7cb      	b.n	8002668 <HAL_CAN_ConfigFilter+0xa4>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80026d0:	4806      	ldr	r0, [pc, #24]	; (80026ec <HAL_CAN_ConfigFilter+0x128>)
 80026d2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80026d6:	4313      	orrs	r3, r2
 80026d8:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
 80026dc:	e7cc      	b.n	8002678 <HAL_CAN_ConfigFilter+0xb4>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80026de:	4903      	ldr	r1, [pc, #12]	; (80026ec <HAL_CAN_ConfigFilter+0x128>)
 80026e0:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
 80026e4:	431a      	orrs	r2, r3
 80026e6:	f8c1 221c 	str.w	r2, [r1, #540]	; 0x21c
 80026ea:	e7c8      	b.n	800267e <HAL_CAN_ConfigFilter+0xba>
 80026ec:	40006400 	.word	0x40006400

080026f0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80026f0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80026f2:	f890 3020 	ldrb.w	r3, [r0, #32]
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d005      	beq.n	8002708 <HAL_CAN_Start+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80026fc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80026fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002702:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8002704:	2001      	movs	r0, #1
  }
}
 8002706:	bd38      	pop	{r3, r4, r5, pc}
 8002708:	4604      	mov	r4, r0
    hcan->State = HAL_CAN_STATE_LISTENING;
 800270a:	2302      	movs	r3, #2
 800270c:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002710:	6802      	ldr	r2, [r0, #0]
 8002712:	6813      	ldr	r3, [r2, #0]
 8002714:	f023 0301 	bic.w	r3, r3, #1
 8002718:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800271a:	f7ff fc51 	bl	8001fc0 <HAL_GetTick>
 800271e:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002720:	6823      	ldr	r3, [r4, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f013 0f01 	tst.w	r3, #1
 8002728:	d00d      	beq.n	8002746 <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800272a:	f7ff fc49 	bl	8001fc0 <HAL_GetTick>
 800272e:	1b40      	subs	r0, r0, r5
 8002730:	280a      	cmp	r0, #10
 8002732:	d9f5      	bls.n	8002720 <HAL_CAN_Start+0x30>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002734:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002736:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800273a:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800273c:	2305      	movs	r3, #5
 800273e:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8002742:	2001      	movs	r0, #1
 8002744:	e7df      	b.n	8002706 <HAL_CAN_Start+0x16>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002746:	2000      	movs	r0, #0
 8002748:	6260      	str	r0, [r4, #36]	; 0x24
    return HAL_OK;
 800274a:	e7dc      	b.n	8002706 <HAL_CAN_Start+0x16>

0800274c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800274c:	b470      	push	{r4, r5, r6}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800274e:	f890 4020 	ldrb.w	r4, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002752:	6805      	ldr	r5, [r0, #0]
 8002754:	68ad      	ldr	r5, [r5, #8]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002756:	3c01      	subs	r4, #1
 8002758:	b2e4      	uxtb	r4, r4
 800275a:	2c01      	cmp	r4, #1
 800275c:	d906      	bls.n	800276c <HAL_CAN_AddTxMessage+0x20>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800275e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002760:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002764:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8002766:	2001      	movs	r0, #1
  }
}
 8002768:	bc70      	pop	{r4, r5, r6}
 800276a:	4770      	bx	lr
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800276c:	f015 5fe0 	tst.w	r5, #469762048	; 0x1c000000
 8002770:	d05b      	beq.n	800282a <HAL_CAN_AddTxMessage+0xde>
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002772:	f3c5 6501 	ubfx	r5, r5, #24, #2
      if (transmitmailbox > 2U)
 8002776:	2d02      	cmp	r5, #2
 8002778:	d83e      	bhi.n	80027f8 <HAL_CAN_AddTxMessage+0xac>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800277a:	2401      	movs	r4, #1
 800277c:	40ac      	lsls	r4, r5
 800277e:	601c      	str	r4, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 8002780:	688b      	ldr	r3, [r1, #8]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d13e      	bne.n	8002804 <HAL_CAN_AddTxMessage+0xb8>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002786:	680e      	ldr	r6, [r1, #0]
                                                           pHeader->RTR);
 8002788:	68cb      	ldr	r3, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800278a:	6804      	ldr	r4, [r0, #0]
 800278c:	ea43 5646 	orr.w	r6, r3, r6, lsl #21
 8002790:	f105 0318 	add.w	r3, r5, #24
 8002794:	011b      	lsls	r3, r3, #4
 8002796:	50e6      	str	r6, [r4, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002798:	6803      	ldr	r3, [r0, #0]
 800279a:	690c      	ldr	r4, [r1, #16]
 800279c:	f105 0618 	add.w	r6, r5, #24
 80027a0:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 80027a4:	605c      	str	r4, [r3, #4]
      if (pHeader->TransmitGlobalTime == ENABLE)
 80027a6:	7d0b      	ldrb	r3, [r1, #20]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d036      	beq.n	800281a <HAL_CAN_AddTxMessage+0xce>
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80027ac:	79d1      	ldrb	r1, [r2, #7]
 80027ae:	7993      	ldrb	r3, [r2, #6]
 80027b0:	041b      	lsls	r3, r3, #16
 80027b2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80027b6:	7951      	ldrb	r1, [r2, #5]
 80027b8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80027bc:	7914      	ldrb	r4, [r2, #4]
 80027be:	6801      	ldr	r1, [r0, #0]
 80027c0:	4323      	orrs	r3, r4
 80027c2:	012c      	lsls	r4, r5, #4
 80027c4:	4421      	add	r1, r4
 80027c6:	f8c1 318c 	str.w	r3, [r1, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80027ca:	78d1      	ldrb	r1, [r2, #3]
 80027cc:	7893      	ldrb	r3, [r2, #2]
 80027ce:	041b      	lsls	r3, r3, #16
 80027d0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80027d4:	7851      	ldrb	r1, [r2, #1]
 80027d6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80027da:	7811      	ldrb	r1, [r2, #0]
 80027dc:	6802      	ldr	r2, [r0, #0]
 80027de:	430b      	orrs	r3, r1
 80027e0:	4422      	add	r2, r4
 80027e2:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80027e6:	6802      	ldr	r2, [r0, #0]
 80027e8:	3518      	adds	r5, #24
 80027ea:	012d      	lsls	r5, r5, #4
 80027ec:	5953      	ldr	r3, [r2, r5]
 80027ee:	f043 0301 	orr.w	r3, r3, #1
 80027f2:	5153      	str	r3, [r2, r5]
      return HAL_OK;
 80027f4:	2000      	movs	r0, #0
 80027f6:	e7b7      	b.n	8002768 <HAL_CAN_AddTxMessage+0x1c>
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80027f8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80027fa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80027fe:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 8002800:	2001      	movs	r0, #1
 8002802:	e7b1      	b.n	8002768 <HAL_CAN_AddTxMessage+0x1c>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002804:	684c      	ldr	r4, [r1, #4]
 8002806:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
                                                           pHeader->RTR);
 800280a:	68cc      	ldr	r4, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800280c:	6806      	ldr	r6, [r0, #0]
                                                           pHeader->IDE |
 800280e:	4323      	orrs	r3, r4
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002810:	f105 0418 	add.w	r4, r5, #24
 8002814:	0124      	lsls	r4, r4, #4
 8002816:	5133      	str	r3, [r6, r4]
 8002818:	e7be      	b.n	8002798 <HAL_CAN_AddTxMessage+0x4c>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800281a:	6803      	ldr	r3, [r0, #0]
 800281c:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 8002820:	6859      	ldr	r1, [r3, #4]
 8002822:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002826:	6059      	str	r1, [r3, #4]
 8002828:	e7c0      	b.n	80027ac <HAL_CAN_AddTxMessage+0x60>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800282a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800282c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002830:	6243      	str	r3, [r0, #36]	; 0x24
      return HAL_ERROR;
 8002832:	2001      	movs	r0, #1
 8002834:	e798      	b.n	8002768 <HAL_CAN_AddTxMessage+0x1c>

08002836 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
  uint32_t freelevel = 0U;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002836:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 800283a:	3b01      	subs	r3, #1
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b01      	cmp	r3, #1
 8002840:	d901      	bls.n	8002846 <HAL_CAN_GetTxMailboxesFreeLevel+0x10>
  uint32_t freelevel = 0U;
 8002842:	2000      	movs	r0, #0
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
}
 8002844:	4770      	bx	lr
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002846:	6803      	ldr	r3, [r0, #0]
 8002848:	689a      	ldr	r2, [r3, #8]
 800284a:	f012 6f80 	tst.w	r2, #67108864	; 0x4000000
 800284e:	d10b      	bne.n	8002868 <HAL_CAN_GetTxMailboxesFreeLevel+0x32>
  uint32_t freelevel = 0U;
 8002850:	2000      	movs	r0, #0
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	f012 6f00 	tst.w	r2, #134217728	; 0x8000000
 8002858:	d000      	beq.n	800285c <HAL_CAN_GetTxMailboxesFreeLevel+0x26>
      freelevel++;
 800285a:	3001      	adds	r0, #1
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002862:	d0ef      	beq.n	8002844 <HAL_CAN_GetTxMailboxesFreeLevel+0xe>
      freelevel++;
 8002864:	3001      	adds	r0, #1
 8002866:	4770      	bx	lr
      freelevel++;
 8002868:	2001      	movs	r0, #1
 800286a:	e7f2      	b.n	8002852 <HAL_CAN_GetTxMailboxesFreeLevel+0x1c>

0800286c <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 800286c:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002870:	3b01      	subs	r3, #1
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b01      	cmp	r3, #1
 8002876:	d905      	bls.n	8002884 <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002878:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800287a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800287e:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8002880:	2001      	movs	r0, #1
  }
}
 8002882:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002884:	6802      	ldr	r2, [r0, #0]
 8002886:	6953      	ldr	r3, [r2, #20]
 8002888:	4319      	orrs	r1, r3
 800288a:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 800288c:	2000      	movs	r0, #0
 800288e:	4770      	bx	lr

08002890 <HAL_CAN_TxMailbox0CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002890:	4770      	bx	lr

08002892 <HAL_CAN_TxMailbox1CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002892:	4770      	bx	lr

08002894 <HAL_CAN_TxMailbox2CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002894:	4770      	bx	lr

08002896 <HAL_CAN_TxMailbox0AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002896:	4770      	bx	lr

08002898 <HAL_CAN_TxMailbox1AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002898:	4770      	bx	lr

0800289a <HAL_CAN_TxMailbox2AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800289a:	4770      	bx	lr

0800289c <HAL_CAN_RxFifo0MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 800289c:	4770      	bx	lr

0800289e <HAL_CAN_RxFifo0FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800289e:	4770      	bx	lr

080028a0 <HAL_CAN_RxFifo1MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80028a0:	4770      	bx	lr

080028a2 <HAL_CAN_RxFifo1FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80028a2:	4770      	bx	lr

080028a4 <HAL_CAN_SleepCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80028a4:	4770      	bx	lr

080028a6 <HAL_CAN_WakeUpFromRxMsgCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80028a6:	4770      	bx	lr

080028a8 <HAL_CAN_ErrorCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80028a8:	4770      	bx	lr

080028aa <HAL_CAN_IRQHandler>:
{
 80028aa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028ae:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80028b0:	6803      	ldr	r3, [r0, #0]
 80028b2:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80028b4:	685f      	ldr	r7, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80028b6:	689e      	ldr	r6, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80028b8:	f8d3 900c 	ldr.w	r9, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80028bc:	f8d3 8010 	ldr.w	r8, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80028c0:	f8d3 a018 	ldr.w	sl, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80028c4:	f014 0f01 	tst.w	r4, #1
 80028c8:	d05a      	beq.n	8002980 <HAL_CAN_IRQHandler+0xd6>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80028ca:	f016 0f01 	tst.w	r6, #1
 80028ce:	d017      	beq.n	8002900 <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80028d0:	2201      	movs	r2, #1
 80028d2:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80028d4:	f016 0f02 	tst.w	r6, #2
 80028d8:	d108      	bne.n	80028ec <HAL_CAN_IRQHandler+0x42>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80028da:	f016 0f04 	tst.w	r6, #4
 80028de:	d130      	bne.n	8002942 <HAL_CAN_IRQHandler+0x98>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80028e0:	f016 0f08 	tst.w	r6, #8
 80028e4:	d007      	beq.n	80028f6 <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80028e6:	f44f 5b80 	mov.w	fp, #4096	; 0x1000
 80028ea:	e00b      	b.n	8002904 <HAL_CAN_IRQHandler+0x5a>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80028ec:	f7ff ffd0 	bl	8002890 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80028f0:	f04f 0b00 	mov.w	fp, #0
 80028f4:	e006      	b.n	8002904 <HAL_CAN_IRQHandler+0x5a>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80028f6:	f7ff ffce 	bl	8002896 <HAL_CAN_TxMailbox0AbortCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80028fa:	f04f 0b00 	mov.w	fp, #0
 80028fe:	e001      	b.n	8002904 <HAL_CAN_IRQHandler+0x5a>
 8002900:	f04f 0b00 	mov.w	fp, #0
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002904:	f416 7f80 	tst.w	r6, #256	; 0x100
 8002908:	d00b      	beq.n	8002922 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800290a:	682b      	ldr	r3, [r5, #0]
 800290c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002910:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002912:	f416 7f00 	tst.w	r6, #512	; 0x200
 8002916:	d117      	bne.n	8002948 <HAL_CAN_IRQHandler+0x9e>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002918:	f416 6f80 	tst.w	r6, #1024	; 0x400
 800291c:	d018      	beq.n	8002950 <HAL_CAN_IRQHandler+0xa6>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800291e:	f44b 5b00 	orr.w	fp, fp, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002922:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8002926:	d02d      	beq.n	8002984 <HAL_CAN_IRQHandler+0xda>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002928:	682b      	ldr	r3, [r5, #0]
 800292a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800292e:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002930:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 8002934:	d116      	bne.n	8002964 <HAL_CAN_IRQHandler+0xba>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002936:	f416 2f80 	tst.w	r6, #262144	; 0x40000
 800293a:	d017      	beq.n	800296c <HAL_CAN_IRQHandler+0xc2>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800293c:	f44b 4b00 	orr.w	fp, fp, #32768	; 0x8000
 8002940:	e020      	b.n	8002984 <HAL_CAN_IRQHandler+0xda>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002942:	f44f 6b00 	mov.w	fp, #2048	; 0x800
 8002946:	e7dd      	b.n	8002904 <HAL_CAN_IRQHandler+0x5a>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002948:	4628      	mov	r0, r5
 800294a:	f7ff ffa2 	bl	8002892 <HAL_CAN_TxMailbox1CompleteCallback>
 800294e:	e7e8      	b.n	8002922 <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002950:	f416 6f00 	tst.w	r6, #2048	; 0x800
 8002954:	d002      	beq.n	800295c <HAL_CAN_IRQHandler+0xb2>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002956:	f44b 4b80 	orr.w	fp, fp, #16384	; 0x4000
 800295a:	e7e2      	b.n	8002922 <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800295c:	4628      	mov	r0, r5
 800295e:	f7ff ff9b 	bl	8002898 <HAL_CAN_TxMailbox1AbortCallback>
 8002962:	e7de      	b.n	8002922 <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002964:	4628      	mov	r0, r5
 8002966:	f7ff ff95 	bl	8002894 <HAL_CAN_TxMailbox2CompleteCallback>
 800296a:	e00b      	b.n	8002984 <HAL_CAN_IRQHandler+0xda>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800296c:	f416 2f00 	tst.w	r6, #524288	; 0x80000
 8002970:	d002      	beq.n	8002978 <HAL_CAN_IRQHandler+0xce>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002972:	f44b 3b80 	orr.w	fp, fp, #65536	; 0x10000
 8002976:	e005      	b.n	8002984 <HAL_CAN_IRQHandler+0xda>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002978:	4628      	mov	r0, r5
 800297a:	f7ff ff8e 	bl	800289a <HAL_CAN_TxMailbox2AbortCallback>
 800297e:	e001      	b.n	8002984 <HAL_CAN_IRQHandler+0xda>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002980:	f04f 0b00 	mov.w	fp, #0
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002984:	f014 0f08 	tst.w	r4, #8
 8002988:	d007      	beq.n	800299a <HAL_CAN_IRQHandler+0xf0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800298a:	f019 0f10 	tst.w	r9, #16
 800298e:	d004      	beq.n	800299a <HAL_CAN_IRQHandler+0xf0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002990:	f44b 7b00 	orr.w	fp, fp, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002994:	682b      	ldr	r3, [r5, #0]
 8002996:	2210      	movs	r2, #16
 8002998:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800299a:	f014 0f04 	tst.w	r4, #4
 800299e:	d002      	beq.n	80029a6 <HAL_CAN_IRQHandler+0xfc>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80029a0:	f019 0f08 	tst.w	r9, #8
 80029a4:	d160      	bne.n	8002a68 <HAL_CAN_IRQHandler+0x1be>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80029a6:	f014 0f02 	tst.w	r4, #2
 80029aa:	d004      	beq.n	80029b6 <HAL_CAN_IRQHandler+0x10c>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80029ac:	682b      	ldr	r3, [r5, #0]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	f013 0f03 	tst.w	r3, #3
 80029b4:	d15f      	bne.n	8002a76 <HAL_CAN_IRQHandler+0x1cc>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80029b6:	f014 0f40 	tst.w	r4, #64	; 0x40
 80029ba:	d007      	beq.n	80029cc <HAL_CAN_IRQHandler+0x122>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80029bc:	f018 0f10 	tst.w	r8, #16
 80029c0:	d004      	beq.n	80029cc <HAL_CAN_IRQHandler+0x122>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80029c2:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80029c6:	682b      	ldr	r3, [r5, #0]
 80029c8:	2210      	movs	r2, #16
 80029ca:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80029cc:	f014 0f20 	tst.w	r4, #32
 80029d0:	d002      	beq.n	80029d8 <HAL_CAN_IRQHandler+0x12e>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80029d2:	f018 0f08 	tst.w	r8, #8
 80029d6:	d152      	bne.n	8002a7e <HAL_CAN_IRQHandler+0x1d4>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80029d8:	f014 0f10 	tst.w	r4, #16
 80029dc:	d004      	beq.n	80029e8 <HAL_CAN_IRQHandler+0x13e>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80029de:	682b      	ldr	r3, [r5, #0]
 80029e0:	691b      	ldr	r3, [r3, #16]
 80029e2:	f013 0f03 	tst.w	r3, #3
 80029e6:	d151      	bne.n	8002a8c <HAL_CAN_IRQHandler+0x1e2>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80029e8:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 80029ec:	d002      	beq.n	80029f4 <HAL_CAN_IRQHandler+0x14a>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80029ee:	f017 0f10 	tst.w	r7, #16
 80029f2:	d14f      	bne.n	8002a94 <HAL_CAN_IRQHandler+0x1ea>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80029f4:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 80029f8:	d002      	beq.n	8002a00 <HAL_CAN_IRQHandler+0x156>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80029fa:	f017 0f08 	tst.w	r7, #8
 80029fe:	d150      	bne.n	8002aa2 <HAL_CAN_IRQHandler+0x1f8>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002a00:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8002a04:	d067      	beq.n	8002ad6 <HAL_CAN_IRQHandler+0x22c>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002a06:	f017 0f04 	tst.w	r7, #4
 8002a0a:	d061      	beq.n	8002ad0 <HAL_CAN_IRQHandler+0x226>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002a0c:	f414 7f80 	tst.w	r4, #256	; 0x100
 8002a10:	d004      	beq.n	8002a1c <HAL_CAN_IRQHandler+0x172>
 8002a12:	f01a 0f01 	tst.w	sl, #1
 8002a16:	d001      	beq.n	8002a1c <HAL_CAN_IRQHandler+0x172>
        errorcode |= HAL_CAN_ERROR_EWG;
 8002a18:	f04b 0b01 	orr.w	fp, fp, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002a1c:	f414 7f00 	tst.w	r4, #512	; 0x200
 8002a20:	d004      	beq.n	8002a2c <HAL_CAN_IRQHandler+0x182>
 8002a22:	f01a 0f02 	tst.w	sl, #2
 8002a26:	d001      	beq.n	8002a2c <HAL_CAN_IRQHandler+0x182>
        errorcode |= HAL_CAN_ERROR_EPV;
 8002a28:	f04b 0b02 	orr.w	fp, fp, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002a2c:	f414 6f80 	tst.w	r4, #1024	; 0x400
 8002a30:	d004      	beq.n	8002a3c <HAL_CAN_IRQHandler+0x192>
 8002a32:	f01a 0f04 	tst.w	sl, #4
 8002a36:	d001      	beq.n	8002a3c <HAL_CAN_IRQHandler+0x192>
        errorcode |= HAL_CAN_ERROR_BOF;
 8002a38:	f04b 0b04 	orr.w	fp, fp, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002a3c:	f414 6f00 	tst.w	r4, #2048	; 0x800
 8002a40:	d046      	beq.n	8002ad0 <HAL_CAN_IRQHandler+0x226>
 8002a42:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 8002a46:	d043      	beq.n	8002ad0 <HAL_CAN_IRQHandler+0x226>
        switch (esrflags & CAN_ESR_LEC)
 8002a48:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 8002a4c:	d048      	beq.n	8002ae0 <HAL_CAN_IRQHandler+0x236>
 8002a4e:	d92f      	bls.n	8002ab0 <HAL_CAN_IRQHandler+0x206>
 8002a50:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 8002a54:	d047      	beq.n	8002ae6 <HAL_CAN_IRQHandler+0x23c>
 8002a56:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 8002a5a:	d047      	beq.n	8002aec <HAL_CAN_IRQHandler+0x242>
 8002a5c:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 8002a60:	d131      	bne.n	8002ac6 <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_BR;
 8002a62:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
            break;
 8002a66:	e02e      	b.n	8002ac6 <HAL_CAN_IRQHandler+0x21c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002a68:	682b      	ldr	r3, [r5, #0]
 8002a6a:	2208      	movs	r2, #8
 8002a6c:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002a6e:	4628      	mov	r0, r5
 8002a70:	f7ff ff15 	bl	800289e <HAL_CAN_RxFifo0FullCallback>
 8002a74:	e797      	b.n	80029a6 <HAL_CAN_IRQHandler+0xfc>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002a76:	4628      	mov	r0, r5
 8002a78:	f7ff ff10 	bl	800289c <HAL_CAN_RxFifo0MsgPendingCallback>
 8002a7c:	e79b      	b.n	80029b6 <HAL_CAN_IRQHandler+0x10c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002a7e:	682b      	ldr	r3, [r5, #0]
 8002a80:	2208      	movs	r2, #8
 8002a82:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002a84:	4628      	mov	r0, r5
 8002a86:	f7ff ff0c 	bl	80028a2 <HAL_CAN_RxFifo1FullCallback>
 8002a8a:	e7a5      	b.n	80029d8 <HAL_CAN_IRQHandler+0x12e>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002a8c:	4628      	mov	r0, r5
 8002a8e:	f7ff ff07 	bl	80028a0 <HAL_CAN_RxFifo1MsgPendingCallback>
 8002a92:	e7a9      	b.n	80029e8 <HAL_CAN_IRQHandler+0x13e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002a94:	682b      	ldr	r3, [r5, #0]
 8002a96:	2210      	movs	r2, #16
 8002a98:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8002a9a:	4628      	mov	r0, r5
 8002a9c:	f7ff ff02 	bl	80028a4 <HAL_CAN_SleepCallback>
 8002aa0:	e7a8      	b.n	80029f4 <HAL_CAN_IRQHandler+0x14a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002aa2:	682b      	ldr	r3, [r5, #0]
 8002aa4:	2208      	movs	r2, #8
 8002aa6:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002aa8:	4628      	mov	r0, r5
 8002aaa:	f7ff fefc 	bl	80028a6 <HAL_CAN_WakeUpFromRxMsgCallback>
 8002aae:	e7a7      	b.n	8002a00 <HAL_CAN_IRQHandler+0x156>
        switch (esrflags & CAN_ESR_LEC)
 8002ab0:	f1ba 0f10 	cmp.w	sl, #16
 8002ab4:	d005      	beq.n	8002ac2 <HAL_CAN_IRQHandler+0x218>
 8002ab6:	f1ba 0f20 	cmp.w	sl, #32
 8002aba:	d104      	bne.n	8002ac6 <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002abc:	f04b 0b10 	orr.w	fp, fp, #16
            break;
 8002ac0:	e001      	b.n	8002ac6 <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_STF;
 8002ac2:	f04b 0b08 	orr.w	fp, fp, #8
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002ac6:	682a      	ldr	r2, [r5, #0]
 8002ac8:	6993      	ldr	r3, [r2, #24]
 8002aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ace:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002ad0:	682b      	ldr	r3, [r5, #0]
 8002ad2:	2204      	movs	r2, #4
 8002ad4:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002ad6:	f1bb 0f00 	cmp.w	fp, #0
 8002ada:	d10a      	bne.n	8002af2 <HAL_CAN_IRQHandler+0x248>
}
 8002adc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            errorcode |= HAL_CAN_ERROR_ACK;
 8002ae0:	f04b 0b20 	orr.w	fp, fp, #32
            break;
 8002ae4:	e7ef      	b.n	8002ac6 <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_BD;
 8002ae6:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
            break;
 8002aea:	e7ec      	b.n	8002ac6 <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002aec:	f44b 7b80 	orr.w	fp, fp, #256	; 0x100
            break;
 8002af0:	e7e9      	b.n	8002ac6 <HAL_CAN_IRQHandler+0x21c>
    hcan->ErrorCode |= errorcode;
 8002af2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002af4:	ea43 030b 	orr.w	r3, r3, fp
 8002af8:	626b      	str	r3, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8002afa:	4628      	mov	r0, r5
 8002afc:	f7ff fed4 	bl	80028a8 <HAL_CAN_ErrorCallback>
}
 8002b00:	e7ec      	b.n	8002adc <HAL_CAN_IRQHandler+0x232>
	...

08002b04 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b04:	4a07      	ldr	r2, [pc, #28]	; (8002b24 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002b06:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b08:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002b0c:	041b      	lsls	r3, r3, #16
 8002b0e:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b10:	0200      	lsls	r0, r0, #8
 8002b12:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b16:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8002b18:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8002b1c:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002b20:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002b22:	4770      	bx	lr
 8002b24:	e000ed00 	.word	0xe000ed00

08002b28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b28:	b430      	push	{r4, r5}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b2a:	4b17      	ldr	r3, [pc, #92]	; (8002b88 <HAL_NVIC_SetPriority+0x60>)
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b32:	f1c3 0407 	rsb	r4, r3, #7
 8002b36:	2c04      	cmp	r4, #4
 8002b38:	bf28      	it	cs
 8002b3a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b3c:	1d1d      	adds	r5, r3, #4
 8002b3e:	2d06      	cmp	r5, #6
 8002b40:	d918      	bls.n	8002b74 <HAL_NVIC_SetPriority+0x4c>
 8002b42:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b44:	f04f 35ff 	mov.w	r5, #4294967295
 8002b48:	fa05 f404 	lsl.w	r4, r5, r4
 8002b4c:	ea21 0104 	bic.w	r1, r1, r4
 8002b50:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b52:	fa05 f303 	lsl.w	r3, r5, r3
 8002b56:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b5a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8002b5c:	2800      	cmp	r0, #0
 8002b5e:	db0b      	blt.n	8002b78 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b60:	0109      	lsls	r1, r1, #4
 8002b62:	b2c9      	uxtb	r1, r1
 8002b64:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002b68:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002b6c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002b70:	bc30      	pop	{r4, r5}
 8002b72:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b74:	2300      	movs	r3, #0
 8002b76:	e7e5      	b.n	8002b44 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b78:	f000 000f 	and.w	r0, r0, #15
 8002b7c:	0109      	lsls	r1, r1, #4
 8002b7e:	b2c9      	uxtb	r1, r1
 8002b80:	4b02      	ldr	r3, [pc, #8]	; (8002b8c <HAL_NVIC_SetPriority+0x64>)
 8002b82:	5419      	strb	r1, [r3, r0]
 8002b84:	e7f4      	b.n	8002b70 <HAL_NVIC_SetPriority+0x48>
 8002b86:	bf00      	nop
 8002b88:	e000ed00 	.word	0xe000ed00
 8002b8c:	e000ed14 	.word	0xe000ed14

08002b90 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002b90:	2800      	cmp	r0, #0
 8002b92:	db07      	blt.n	8002ba4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b94:	f000 021f 	and.w	r2, r0, #31
 8002b98:	0940      	lsrs	r0, r0, #5
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	4093      	lsls	r3, r2
 8002b9e:	4a02      	ldr	r2, [pc, #8]	; (8002ba8 <HAL_NVIC_EnableIRQ+0x18>)
 8002ba0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	e000e100 	.word	0xe000e100

08002bac <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bac:	3801      	subs	r0, #1
 8002bae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002bb2:	d20a      	bcs.n	8002bca <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bb4:	4b06      	ldr	r3, [pc, #24]	; (8002bd0 <HAL_SYSTICK_Config+0x24>)
 8002bb6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bb8:	4a06      	ldr	r2, [pc, #24]	; (8002bd4 <HAL_SYSTICK_Config+0x28>)
 8002bba:	21f0      	movs	r1, #240	; 0xf0
 8002bbc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bc4:	2207      	movs	r2, #7
 8002bc6:	601a      	str	r2, [r3, #0]
 8002bc8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002bca:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	e000e010 	.word	0xe000e010
 8002bd4:	e000ed00 	.word	0xe000ed00

08002bd8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002bd8:	6802      	ldr	r2, [r0, #0]
 8002bda:	b2d3      	uxtb	r3, r2
 8002bdc:	3b10      	subs	r3, #16
 8002bde:	490b      	ldr	r1, [pc, #44]	; (8002c0c <DMA_CalcBaseAndBitshift+0x34>)
 8002be0:	fba1 1303 	umull	r1, r3, r1, r3
 8002be4:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002be6:	490a      	ldr	r1, [pc, #40]	; (8002c10 <DMA_CalcBaseAndBitshift+0x38>)
 8002be8:	5cc9      	ldrb	r1, [r1, r3]
 8002bea:	65c1      	str	r1, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002bec:	2b03      	cmp	r3, #3
 8002bee:	d806      	bhi.n	8002bfe <DMA_CalcBaseAndBitshift+0x26>
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002bf0:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 8002bf4:	f022 0203 	bic.w	r2, r2, #3
 8002bf8:	6582      	str	r2, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 8002bfa:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8002bfc:	4770      	bx	lr
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002bfe:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 8002c02:	f022 0203 	bic.w	r2, r2, #3
 8002c06:	3204      	adds	r2, #4
 8002c08:	6582      	str	r2, [r0, #88]	; 0x58
 8002c0a:	e7f6      	b.n	8002bfa <DMA_CalcBaseAndBitshift+0x22>
 8002c0c:	aaaaaaab 	.word	0xaaaaaaab
 8002c10:	0800ea54 	.word	0x0800ea54

08002c14 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002c14:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002c16:	6982      	ldr	r2, [r0, #24]
 8002c18:	b992      	cbnz	r2, 8002c40 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d00a      	beq.n	8002c34 <DMA_CheckFifoParam+0x20>
 8002c1e:	b11b      	cbz	r3, 8002c28 <DMA_CheckFifoParam+0x14>
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d001      	beq.n	8002c28 <DMA_CheckFifoParam+0x14>
  HAL_StatusTypeDef status = HAL_OK;
 8002c24:	2000      	movs	r0, #0
 8002c26:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c28:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002c2a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002c2e:	d12c      	bne.n	8002c8a <DMA_CheckFifoParam+0x76>
  HAL_StatusTypeDef status = HAL_OK;
 8002c30:	2000      	movs	r0, #0
 8002c32:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c34:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002c36:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002c3a:	d028      	beq.n	8002c8e <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8002c3c:	2000      	movs	r0, #0
 8002c3e:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c40:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002c44:	d005      	beq.n	8002c52 <DMA_CheckFifoParam+0x3e>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d929      	bls.n	8002c9e <DMA_CheckFifoParam+0x8a>
 8002c4a:	2b03      	cmp	r3, #3
 8002c4c:	d015      	beq.n	8002c7a <DMA_CheckFifoParam+0x66>
  HAL_StatusTypeDef status = HAL_OK;
 8002c4e:	2000      	movs	r0, #0
 8002c50:	4770      	bx	lr
    switch (tmp)
 8002c52:	2b03      	cmp	r3, #3
 8002c54:	d803      	bhi.n	8002c5e <DMA_CheckFifoParam+0x4a>
 8002c56:	e8df f003 	tbb	[pc, r3]
 8002c5a:	041c      	.short	0x041c
 8002c5c:	0a1c      	.short	0x0a1c
  HAL_StatusTypeDef status = HAL_OK;
 8002c5e:	2000      	movs	r0, #0
 8002c60:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c62:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002c64:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002c68:	d115      	bne.n	8002c96 <DMA_CheckFifoParam+0x82>
  HAL_StatusTypeDef status = HAL_OK;
 8002c6a:	2000      	movs	r0, #0
 8002c6c:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c6e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002c70:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002c74:	d011      	beq.n	8002c9a <DMA_CheckFifoParam+0x86>
  HAL_StatusTypeDef status = HAL_OK;
 8002c76:	2000      	movs	r0, #0
 8002c78:	4770      	bx	lr
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c7a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002c7c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002c80:	d001      	beq.n	8002c86 <DMA_CheckFifoParam+0x72>
      {
        status = HAL_ERROR;
 8002c82:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8002c84:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 8002c86:	2000      	movs	r0, #0
 8002c88:	4770      	bx	lr
        status = HAL_ERROR;
 8002c8a:	2001      	movs	r0, #1
 8002c8c:	4770      	bx	lr
        status = HAL_ERROR;
 8002c8e:	2001      	movs	r0, #1
 8002c90:	4770      	bx	lr
      status = HAL_ERROR;
 8002c92:	2001      	movs	r0, #1
 8002c94:	4770      	bx	lr
        status = HAL_ERROR;
 8002c96:	2001      	movs	r0, #1
 8002c98:	4770      	bx	lr
        status = HAL_ERROR;
 8002c9a:	2001      	movs	r0, #1
 8002c9c:	4770      	bx	lr
      status = HAL_ERROR;
 8002c9e:	2001      	movs	r0, #1
 8002ca0:	4770      	bx	lr
	...

08002ca4 <HAL_DMA_Init>:
{
 8002ca4:	b570      	push	{r4, r5, r6, lr}
 8002ca6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002ca8:	f7ff f98a 	bl	8001fc0 <HAL_GetTick>
  if(hdma == NULL)
 8002cac:	2c00      	cmp	r4, #0
 8002cae:	d05b      	beq.n	8002d68 <HAL_DMA_Init+0xc4>
 8002cb0:	4605      	mov	r5, r0
  __HAL_UNLOCK(hdma);
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cb8:	2302      	movs	r3, #2
 8002cba:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8002cbe:	6822      	ldr	r2, [r4, #0]
 8002cc0:	6813      	ldr	r3, [r2, #0]
 8002cc2:	f023 0301 	bic.w	r3, r3, #1
 8002cc6:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cc8:	6823      	ldr	r3, [r4, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	f012 0f01 	tst.w	r2, #1
 8002cd0:	d00a      	beq.n	8002ce8 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cd2:	f7ff f975 	bl	8001fc0 <HAL_GetTick>
 8002cd6:	1b40      	subs	r0, r0, r5
 8002cd8:	2805      	cmp	r0, #5
 8002cda:	d9f5      	bls.n	8002cc8 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cdc:	2320      	movs	r3, #32
 8002cde:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ce0:	2003      	movs	r0, #3
 8002ce2:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8002ce6:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8002ce8:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002cea:	4820      	ldr	r0, [pc, #128]	; (8002d6c <HAL_DMA_Init+0xc8>)
 8002cec:	4010      	ands	r0, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cee:	6861      	ldr	r1, [r4, #4]
 8002cf0:	68a2      	ldr	r2, [r4, #8]
 8002cf2:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cf4:	68e1      	ldr	r1, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cf6:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cf8:	6921      	ldr	r1, [r4, #16]
 8002cfa:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cfc:	6961      	ldr	r1, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cfe:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d00:	69a1      	ldr	r1, [r4, #24]
 8002d02:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d04:	69e1      	ldr	r1, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d06:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d08:	6a21      	ldr	r1, [r4, #32]
 8002d0a:	430a      	orrs	r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d0c:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d0e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002d10:	2904      	cmp	r1, #4
 8002d12:	d01e      	beq.n	8002d52 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8002d14:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8002d16:	6826      	ldr	r6, [r4, #0]
 8002d18:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d1a:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8002d1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002d20:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	d107      	bne.n	8002d36 <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8002d26:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002d28:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d2a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002d2c:	b11b      	cbz	r3, 8002d36 <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d2e:	4620      	mov	r0, r4
 8002d30:	f7ff ff70 	bl	8002c14 <DMA_CheckFifoParam>
 8002d34:	b990      	cbnz	r0, 8002d5c <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8002d36:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d38:	4620      	mov	r0, r4
 8002d3a:	f7ff ff4d 	bl	8002bd8 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d3e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002d40:	233f      	movs	r3, #63	; 0x3f
 8002d42:	4093      	lsls	r3, r2
 8002d44:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d46:	2000      	movs	r0, #0
 8002d48:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8002d50:	e7c9      	b.n	8002ce6 <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d52:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002d54:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002d56:	4301      	orrs	r1, r0
 8002d58:	430a      	orrs	r2, r1
 8002d5a:	e7db      	b.n	8002d14 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d5c:	2340      	movs	r3, #64	; 0x40
 8002d5e:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002d60:	2001      	movs	r0, #1
 8002d62:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8002d66:	e7be      	b.n	8002ce6 <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8002d68:	2001      	movs	r0, #1
 8002d6a:	e7bc      	b.n	8002ce6 <HAL_DMA_Init+0x42>
 8002d6c:	f010803f 	.word	0xf010803f

08002d70 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d70:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d003      	beq.n	8002d82 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d7a:	2380      	movs	r3, #128	; 0x80
 8002d7c:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8002d7e:	2001      	movs	r0, #1
 8002d80:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d82:	2305      	movs	r3, #5
 8002d84:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8002d88:	6802      	ldr	r2, [r0, #0]
 8002d8a:	6813      	ldr	r3, [r2, #0]
 8002d8c:	f023 0301 	bic.w	r3, r3, #1
 8002d90:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8002d92:	2000      	movs	r0, #0
}
 8002d94:	4770      	bx	lr
	...

08002d98 <HAL_DMA_IRQHandler>:
{
 8002d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002da2:	4b72      	ldr	r3, [pc, #456]	; (8002f6c <HAL_DMA_IRQHandler+0x1d4>)
 8002da4:	681d      	ldr	r5, [r3, #0]
 8002da6:	4b72      	ldr	r3, [pc, #456]	; (8002f70 <HAL_DMA_IRQHandler+0x1d8>)
 8002da8:	fba3 3505 	umull	r3, r5, r3, r5
 8002dac:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dae:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8002db0:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002db2:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8002db4:	2308      	movs	r3, #8
 8002db6:	4093      	lsls	r3, r2
 8002db8:	4233      	tst	r3, r6
 8002dba:	d010      	beq.n	8002dde <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002dbc:	6803      	ldr	r3, [r0, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	f012 0f04 	tst.w	r2, #4
 8002dc4:	d00b      	beq.n	8002dde <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	f022 0204 	bic.w	r2, r2, #4
 8002dcc:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002dce:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8002dd0:	2308      	movs	r3, #8
 8002dd2:	4093      	lsls	r3, r2
 8002dd4:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002dd6:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002dd8:	f043 0301 	orr.w	r3, r3, #1
 8002ddc:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dde:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002de0:	2301      	movs	r3, #1
 8002de2:	4093      	lsls	r3, r2
 8002de4:	4233      	tst	r3, r6
 8002de6:	d009      	beq.n	8002dfc <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002de8:	6822      	ldr	r2, [r4, #0]
 8002dea:	6952      	ldr	r2, [r2, #20]
 8002dec:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002df0:	d004      	beq.n	8002dfc <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002df2:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002df4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002df6:	f043 0302 	orr.w	r3, r3, #2
 8002dfa:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dfc:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002dfe:	2304      	movs	r3, #4
 8002e00:	4093      	lsls	r3, r2
 8002e02:	4233      	tst	r3, r6
 8002e04:	d009      	beq.n	8002e1a <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e06:	6822      	ldr	r2, [r4, #0]
 8002e08:	6812      	ldr	r2, [r2, #0]
 8002e0a:	f012 0f02 	tst.w	r2, #2
 8002e0e:	d004      	beq.n	8002e1a <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e10:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e12:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e14:	f043 0304 	orr.w	r3, r3, #4
 8002e18:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e1a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002e1c:	2310      	movs	r3, #16
 8002e1e:	4093      	lsls	r3, r2
 8002e20:	4233      	tst	r3, r6
 8002e22:	d024      	beq.n	8002e6e <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e24:	6822      	ldr	r2, [r4, #0]
 8002e26:	6812      	ldr	r2, [r2, #0]
 8002e28:	f012 0f08 	tst.w	r2, #8
 8002e2c:	d01f      	beq.n	8002e6e <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e2e:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e30:	6823      	ldr	r3, [r4, #0]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8002e38:	d00d      	beq.n	8002e56 <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002e40:	d104      	bne.n	8002e4c <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 8002e42:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002e44:	b19b      	cbz	r3, 8002e6e <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 8002e46:	4620      	mov	r0, r4
 8002e48:	4798      	blx	r3
 8002e4a:	e010      	b.n	8002e6e <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e4c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002e4e:	b173      	cbz	r3, 8002e6e <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8002e50:	4620      	mov	r0, r4
 8002e52:	4798      	blx	r3
 8002e54:	e00b      	b.n	8002e6e <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002e5c:	d103      	bne.n	8002e66 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	f022 0208 	bic.w	r2, r2, #8
 8002e64:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8002e66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002e68:	b10b      	cbz	r3, 8002e6e <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8002e6a:	4620      	mov	r0, r4
 8002e6c:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e6e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002e70:	2320      	movs	r3, #32
 8002e72:	4093      	lsls	r3, r2
 8002e74:	4233      	tst	r3, r6
 8002e76:	d055      	beq.n	8002f24 <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e78:	6822      	ldr	r2, [r4, #0]
 8002e7a:	6812      	ldr	r2, [r2, #0]
 8002e7c:	f012 0f10 	tst.w	r2, #16
 8002e80:	d050      	beq.n	8002f24 <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e82:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e84:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b05      	cmp	r3, #5
 8002e8c:	d00e      	beq.n	8002eac <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e8e:	6823      	ldr	r3, [r4, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8002e96:	d033      	beq.n	8002f00 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002e9e:	d12a      	bne.n	8002ef6 <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8002ea0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d03e      	beq.n	8002f24 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 8002ea6:	4620      	mov	r0, r4
 8002ea8:	4798      	blx	r3
 8002eaa:	e03b      	b.n	8002f24 <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002eac:	6822      	ldr	r2, [r4, #0]
 8002eae:	6813      	ldr	r3, [r2, #0]
 8002eb0:	f023 0316 	bic.w	r3, r3, #22
 8002eb4:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002eb6:	6822      	ldr	r2, [r4, #0]
 8002eb8:	6953      	ldr	r3, [r2, #20]
 8002eba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ebe:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ec0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002ec2:	b1a3      	cbz	r3, 8002eee <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ec4:	6822      	ldr	r2, [r4, #0]
 8002ec6:	6813      	ldr	r3, [r2, #0]
 8002ec8:	f023 0308 	bic.w	r3, r3, #8
 8002ecc:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ece:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002ed0:	233f      	movs	r3, #63	; 0x3f
 8002ed2:	4093      	lsls	r3, r2
 8002ed4:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8002edc:	2301      	movs	r3, #1
 8002ede:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8002ee2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d03f      	beq.n	8002f68 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8002ee8:	4620      	mov	r0, r4
 8002eea:	4798      	blx	r3
 8002eec:	e03c      	b.n	8002f68 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eee:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d1e7      	bne.n	8002ec4 <HAL_DMA_IRQHandler+0x12c>
 8002ef4:	e7eb      	b.n	8002ece <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 8002ef6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ef8:	b1a3      	cbz	r3, 8002f24 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8002efa:	4620      	mov	r0, r4
 8002efc:	4798      	blx	r3
 8002efe:	e011      	b.n	8002f24 <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002f06:	d109      	bne.n	8002f1c <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	f022 0210 	bic.w	r2, r2, #16
 8002f0e:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(hdma);
 8002f10:	2300      	movs	r3, #0
 8002f12:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8002f16:	2301      	movs	r3, #1
 8002f18:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8002f1c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002f1e:	b10b      	cbz	r3, 8002f24 <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8002f20:	4620      	mov	r0, r4
 8002f22:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f24:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002f26:	b1fb      	cbz	r3, 8002f68 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f28:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002f2a:	f013 0f01 	tst.w	r3, #1
 8002f2e:	d017      	beq.n	8002f60 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f30:	2305      	movs	r3, #5
 8002f32:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8002f36:	6822      	ldr	r2, [r4, #0]
 8002f38:	6813      	ldr	r3, [r2, #0]
 8002f3a:	f023 0301 	bic.w	r3, r3, #1
 8002f3e:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8002f40:	9b01      	ldr	r3, [sp, #4]
 8002f42:	3301      	adds	r3, #1
 8002f44:	9301      	str	r3, [sp, #4]
 8002f46:	42ab      	cmp	r3, r5
 8002f48:	d804      	bhi.n	8002f54 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f4a:	6823      	ldr	r3, [r4, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f013 0f01 	tst.w	r3, #1
 8002f52:	d1f5      	bne.n	8002f40 <HAL_DMA_IRQHandler+0x1a8>
      __HAL_UNLOCK(hdma);
 8002f54:	2300      	movs	r3, #0
 8002f56:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8002f60:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002f62:	b10b      	cbz	r3, 8002f68 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8002f64:	4620      	mov	r0, r4
 8002f66:	4798      	blx	r3
}
 8002f68:	b003      	add	sp, #12
 8002f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f6c:	20000004 	.word	0x20000004
 8002f70:	1b4e81b5 	.word	0x1b4e81b5

08002f74 <ETH_MACAddressConfig>:

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002f74:	7950      	ldrb	r0, [r2, #5]
 8002f76:	7913      	ldrb	r3, [r2, #4]
 8002f78:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002f7c:	4807      	ldr	r0, [pc, #28]	; (8002f9c <ETH_MACAddressConfig+0x28>)
 8002f7e:	500b      	str	r3, [r1, r0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002f80:	78d0      	ldrb	r0, [r2, #3]
 8002f82:	7893      	ldrb	r3, [r2, #2]
 8002f84:	041b      	lsls	r3, r3, #16
 8002f86:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8002f8a:	7850      	ldrb	r0, [r2, #1]
 8002f8c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002f90:	7812      	ldrb	r2, [r2, #0]
 8002f92:	4313      	orrs	r3, r2

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002f94:	4a02      	ldr	r2, [pc, #8]	; (8002fa0 <ETH_MACAddressConfig+0x2c>)
 8002f96:	508b      	str	r3, [r1, r2]
}
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	40028040 	.word	0x40028040
 8002fa0:	40028044 	.word	0x40028044

08002fa4 <ETH_DMATransmissionEnable>:
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 8002fa4:	6801      	ldr	r1, [r0, #0]
 8002fa6:	f241 0218 	movw	r2, #4120	; 0x1018
 8002faa:	588b      	ldr	r3, [r1, r2]
 8002fac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002fb0:	508b      	str	r3, [r1, r2]
}
 8002fb2:	4770      	bx	lr

08002fb4 <ETH_DMATransmissionDisable>:
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8002fb4:	6801      	ldr	r1, [r0, #0]
 8002fb6:	f241 0218 	movw	r2, #4120	; 0x1018
 8002fba:	588b      	ldr	r3, [r1, r2]
 8002fbc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002fc0:	508b      	str	r3, [r1, r2]
}
 8002fc2:	4770      	bx	lr

08002fc4 <ETH_DMAReceptionEnable>:
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 8002fc4:	6801      	ldr	r1, [r0, #0]
 8002fc6:	f241 0218 	movw	r2, #4120	; 0x1018
 8002fca:	588b      	ldr	r3, [r1, r2]
 8002fcc:	f043 0302 	orr.w	r3, r3, #2
 8002fd0:	508b      	str	r3, [r1, r2]
}
 8002fd2:	4770      	bx	lr

08002fd4 <ETH_DMAReceptionDisable>:
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8002fd4:	6801      	ldr	r1, [r0, #0]
 8002fd6:	f241 0218 	movw	r2, #4120	; 0x1018
 8002fda:	588b      	ldr	r3, [r1, r2]
 8002fdc:	f023 0302 	bic.w	r3, r3, #2
 8002fe0:	508b      	str	r3, [r1, r2]
}
 8002fe2:	4770      	bx	lr

08002fe4 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8002fe4:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fe6:	4b08      	ldr	r3, [pc, #32]	; (8003008 <ETH_Delay+0x24>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a08      	ldr	r2, [pc, #32]	; (800300c <ETH_Delay+0x28>)
 8002fec:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff0:	0a5b      	lsrs	r3, r3, #9
 8002ff2:	fb00 f003 	mul.w	r0, r0, r3
 8002ff6:	9001      	str	r0, [sp, #4]
  do
  {
    __NOP();
 8002ff8:	bf00      	nop
  }
  while (Delay --);
 8002ffa:	9b01      	ldr	r3, [sp, #4]
 8002ffc:	1e5a      	subs	r2, r3, #1
 8002ffe:	9201      	str	r2, [sp, #4]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d1f9      	bne.n	8002ff8 <ETH_Delay+0x14>
}
 8003004:	b002      	add	sp, #8
 8003006:	4770      	bx	lr
 8003008:	20000004 	.word	0x20000004
 800300c:	10624dd3 	.word	0x10624dd3

08003010 <ETH_MACTransmissionEnable>:
{
 8003010:	b510      	push	{r4, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	4604      	mov	r4, r0
  __IO uint32_t tmpreg1 = 0U;
 8003016:	2300      	movs	r3, #0
 8003018:	9301      	str	r3, [sp, #4]
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800301a:	6802      	ldr	r2, [r0, #0]
 800301c:	6813      	ldr	r3, [r2, #0]
 800301e:	f043 0308 	orr.w	r3, r3, #8
 8003022:	6013      	str	r3, [r2, #0]
  tmpreg1 = (heth->Instance)->MACCR;
 8003024:	6803      	ldr	r3, [r0, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	9301      	str	r3, [sp, #4]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800302a:	2001      	movs	r0, #1
 800302c:	f7ff ffda 	bl	8002fe4 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003030:	6823      	ldr	r3, [r4, #0]
 8003032:	9a01      	ldr	r2, [sp, #4]
 8003034:	601a      	str	r2, [r3, #0]
}
 8003036:	b002      	add	sp, #8
 8003038:	bd10      	pop	{r4, pc}

0800303a <ETH_MACReceptionEnable>:
{
 800303a:	b510      	push	{r4, lr}
 800303c:	b082      	sub	sp, #8
 800303e:	4604      	mov	r4, r0
  __IO uint32_t tmpreg1 = 0U;
 8003040:	2300      	movs	r3, #0
 8003042:	9301      	str	r3, [sp, #4]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8003044:	6802      	ldr	r2, [r0, #0]
 8003046:	6813      	ldr	r3, [r2, #0]
 8003048:	f043 0304 	orr.w	r3, r3, #4
 800304c:	6013      	str	r3, [r2, #0]
  tmpreg1 = (heth->Instance)->MACCR;
 800304e:	6803      	ldr	r3, [r0, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	9301      	str	r3, [sp, #4]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003054:	2001      	movs	r0, #1
 8003056:	f7ff ffc5 	bl	8002fe4 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800305a:	6823      	ldr	r3, [r4, #0]
 800305c:	9a01      	ldr	r2, [sp, #4]
 800305e:	601a      	str	r2, [r3, #0]
}
 8003060:	b002      	add	sp, #8
 8003062:	bd10      	pop	{r4, pc}

08003064 <ETH_FlushTransmitFIFO>:
{
 8003064:	b530      	push	{r4, r5, lr}
 8003066:	b083      	sub	sp, #12
 8003068:	4605      	mov	r5, r0
  __IO uint32_t tmpreg1 = 0U;
 800306a:	2300      	movs	r3, #0
 800306c:	9301      	str	r3, [sp, #4]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800306e:	6802      	ldr	r2, [r0, #0]
 8003070:	f241 0418 	movw	r4, #4120	; 0x1018
 8003074:	5913      	ldr	r3, [r2, r4]
 8003076:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800307a:	5113      	str	r3, [r2, r4]
  tmpreg1 = (heth->Instance)->DMAOMR;
 800307c:	6803      	ldr	r3, [r0, #0]
 800307e:	591b      	ldr	r3, [r3, r4]
 8003080:	9301      	str	r3, [sp, #4]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003082:	2001      	movs	r0, #1
 8003084:	f7ff ffae 	bl	8002fe4 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003088:	682b      	ldr	r3, [r5, #0]
 800308a:	9a01      	ldr	r2, [sp, #4]
 800308c:	511a      	str	r2, [r3, r4]
}
 800308e:	b003      	add	sp, #12
 8003090:	bd30      	pop	{r4, r5, pc}

08003092 <ETH_MACReceptionDisable>:
{
 8003092:	b510      	push	{r4, lr}
 8003094:	b082      	sub	sp, #8
 8003096:	4604      	mov	r4, r0
  __IO uint32_t tmpreg1 = 0U;
 8003098:	2300      	movs	r3, #0
 800309a:	9301      	str	r3, [sp, #4]
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 800309c:	6802      	ldr	r2, [r0, #0]
 800309e:	6813      	ldr	r3, [r2, #0]
 80030a0:	f023 0304 	bic.w	r3, r3, #4
 80030a4:	6013      	str	r3, [r2, #0]
  tmpreg1 = (heth->Instance)->MACCR;
 80030a6:	6803      	ldr	r3, [r0, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	9301      	str	r3, [sp, #4]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80030ac:	2001      	movs	r0, #1
 80030ae:	f7ff ff99 	bl	8002fe4 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80030b2:	6823      	ldr	r3, [r4, #0]
 80030b4:	9a01      	ldr	r2, [sp, #4]
 80030b6:	601a      	str	r2, [r3, #0]
}
 80030b8:	b002      	add	sp, #8
 80030ba:	bd10      	pop	{r4, pc}

080030bc <ETH_MACTransmissionDisable>:
{
 80030bc:	b510      	push	{r4, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	4604      	mov	r4, r0
  __IO uint32_t tmpreg1 = 0U;
 80030c2:	2300      	movs	r3, #0
 80030c4:	9301      	str	r3, [sp, #4]
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80030c6:	6802      	ldr	r2, [r0, #0]
 80030c8:	6813      	ldr	r3, [r2, #0]
 80030ca:	f023 0308 	bic.w	r3, r3, #8
 80030ce:	6013      	str	r3, [r2, #0]
  tmpreg1 = (heth->Instance)->MACCR;
 80030d0:	6803      	ldr	r3, [r0, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	9301      	str	r3, [sp, #4]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80030d6:	2001      	movs	r0, #1
 80030d8:	f7ff ff84 	bl	8002fe4 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80030dc:	6823      	ldr	r3, [r4, #0]
 80030de:	9a01      	ldr	r2, [sp, #4]
 80030e0:	601a      	str	r2, [r3, #0]
}
 80030e2:	b002      	add	sp, #8
 80030e4:	bd10      	pop	{r4, pc}
	...

080030e8 <ETH_MACDMAConfig>:
{
 80030e8:	b570      	push	{r4, r5, r6, lr}
 80030ea:	b09e      	sub	sp, #120	; 0x78
 80030ec:	4604      	mov	r4, r0
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80030ee:	b129      	cbz	r1, 80030fc <ETH_MACDMAConfig+0x14>
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80030f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80030f4:	60c3      	str	r3, [r0, #12]
    (heth->Init).Speed = ETH_SPEED_100M;
 80030f6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80030fa:	6083      	str	r3, [r0, #8]
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80030fc:	69e3      	ldr	r3, [r4, #28]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d16a      	bne.n	80031d8 <ETH_MACDMAConfig+0xf0>
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8003102:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003106:	9307      	str	r3, [sp, #28]
  tmpreg1 = (heth->Instance)->MACCR;
 8003108:	6821      	ldr	r1, [r4, #0]
 800310a:	680b      	ldr	r3, [r1, #0]
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800310c:	4a39      	ldr	r2, [pc, #228]	; (80031f4 <ETH_MACDMAConfig+0x10c>)
 800310e:	401a      	ands	r2, r3
                        (heth->Init).Speed |
 8003110:	68a3      	ldr	r3, [r4, #8]
                        (heth->Init).DuplexMode |
 8003112:	68e0      	ldr	r0, [r4, #12]
                        macinit.LoopbackMode |
 8003114:	4303      	orrs	r3, r0
                        macinit.ChecksumOffload |
 8003116:	9807      	ldr	r0, [sp, #28]
                        (heth->Init).DuplexMode |
 8003118:	4303      	orrs	r3, r0
                        macinit.ChecksumOffload |
 800311a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 800311e:	4313      	orrs	r3, r2
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003120:	600b      	str	r3, [r1, #0]
  tmpreg1 = (heth->Instance)->MACCR;
 8003122:	6823      	ldr	r3, [r4, #0]
 8003124:	681d      	ldr	r5, [r3, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003126:	2001      	movs	r0, #1
 8003128:	f7fe ff50 	bl	8001fcc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800312c:	6823      	ldr	r3, [r4, #0]
 800312e:	601d      	str	r5, [r3, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003130:	6823      	ldr	r3, [r4, #0]
 8003132:	2240      	movs	r2, #64	; 0x40
 8003134:	605a      	str	r2, [r3, #4]
  tmpreg1 = (heth->Instance)->MACFFR;
 8003136:	6823      	ldr	r3, [r4, #0]
 8003138:	685d      	ldr	r5, [r3, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800313a:	2001      	movs	r0, #1
 800313c:	f7fe ff46 	bl	8001fcc <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 8003140:	6823      	ldr	r3, [r4, #0]
 8003142:	605d      	str	r5, [r3, #4]
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8003144:	6823      	ldr	r3, [r4, #0]
 8003146:	2500      	movs	r5, #0
 8003148:	609d      	str	r5, [r3, #8]
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800314a:	6823      	ldr	r3, [r4, #0]
 800314c:	60dd      	str	r5, [r3, #12]
  tmpreg1 = (heth->Instance)->MACFCR;
 800314e:	6822      	ldr	r2, [r4, #0]
 8003150:	6993      	ldr	r3, [r2, #24]
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003152:	f023 03be 	bic.w	r3, r3, #190	; 0xbe
 8003156:	041b      	lsls	r3, r3, #16
 8003158:	0c1b      	lsrs	r3, r3, #16
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 800315a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800315e:	6193      	str	r3, [r2, #24]
  tmpreg1 = (heth->Instance)->MACFCR;
 8003160:	6823      	ldr	r3, [r4, #0]
 8003162:	699e      	ldr	r6, [r3, #24]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003164:	2001      	movs	r0, #1
 8003166:	f7fe ff31 	bl	8001fcc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800316a:	6823      	ldr	r3, [r4, #0]
 800316c:	619e      	str	r6, [r3, #24]
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 800316e:	6823      	ldr	r3, [r4, #0]
 8003170:	61dd      	str	r5, [r3, #28]
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8003172:	6823      	ldr	r3, [r4, #0]
 8003174:	69dd      	ldr	r5, [r3, #28]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003176:	2001      	movs	r0, #1
 8003178:	f7fe ff28 	bl	8001fcc <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 800317c:	6823      	ldr	r3, [r4, #0]
 800317e:	61dd      	str	r5, [r3, #28]
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003180:	6822      	ldr	r2, [r4, #0]
 8003182:	f241 0518 	movw	r5, #4120	; 0x1018
 8003186:	5951      	ldr	r1, [r2, r5]
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003188:	4b1b      	ldr	r3, [pc, #108]	; (80031f8 <ETH_MACDMAConfig+0x110>)
 800318a:	400b      	ands	r3, r1
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 800318c:	f043 7308 	orr.w	r3, r3, #35651584	; 0x2200000
 8003190:	f043 0304 	orr.w	r3, r3, #4
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003194:	5153      	str	r3, [r2, r5]
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003196:	6823      	ldr	r3, [r4, #0]
 8003198:	595e      	ldr	r6, [r3, r5]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800319a:	2001      	movs	r0, #1
 800319c:	f7fe ff16 	bl	8001fcc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80031a0:	6823      	ldr	r3, [r4, #0]
 80031a2:	515e      	str	r6, [r3, r5]
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 80031a4:	6823      	ldr	r3, [r4, #0]
 80031a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031aa:	4a14      	ldr	r2, [pc, #80]	; (80031fc <ETH_MACDMAConfig+0x114>)
 80031ac:	601a      	str	r2, [r3, #0]
  tmpreg1 = (heth->Instance)->DMABMR;
 80031ae:	6823      	ldr	r3, [r4, #0]
 80031b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031b4:	681d      	ldr	r5, [r3, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80031b6:	2001      	movs	r0, #1
 80031b8:	f7fe ff08 	bl	8001fcc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80031bc:	6823      	ldr	r3, [r4, #0]
 80031be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031c2:	601d      	str	r5, [r3, #0]
  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80031c4:	69a3      	ldr	r3, [r4, #24]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d009      	beq.n	80031de <ETH_MACDMAConfig+0xf6>
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80031ca:	6962      	ldr	r2, [r4, #20]
 80031cc:	2100      	movs	r1, #0
 80031ce:	4620      	mov	r0, r4
 80031d0:	f7ff fed0 	bl	8002f74 <ETH_MACAddressConfig>
}
 80031d4:	b01e      	add	sp, #120	; 0x78
 80031d6:	bd70      	pop	{r4, r5, r6, pc}
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80031d8:	2300      	movs	r3, #0
 80031da:	9307      	str	r3, [sp, #28]
 80031dc:	e794      	b.n	8003108 <ETH_MACDMAConfig+0x20>
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80031de:	6821      	ldr	r1, [r4, #0]
 80031e0:	f241 021c 	movw	r2, #4124	; 0x101c
 80031e4:	588b      	ldr	r3, [r1, r2]
 80031e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031ee:	508b      	str	r3, [r1, r2]
 80031f0:	e7eb      	b.n	80031ca <ETH_MACDMAConfig+0xe2>
 80031f2:	bf00      	nop
 80031f4:	ff20810f 	.word	0xff20810f
 80031f8:	f8de3f23 	.word	0xf8de3f23
 80031fc:	02c12080 	.word	0x02c12080

08003200 <HAL_ETH_DMATxDescListInit>:
{
 8003200:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(heth);
 8003202:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
 8003206:	2c01      	cmp	r4, #1
 8003208:	d031      	beq.n	800326e <HAL_ETH_DMATxDescListInit+0x6e>
 800320a:	2401      	movs	r4, #1
 800320c:	f880 4045 	strb.w	r4, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8003210:	2402      	movs	r4, #2
 8003212:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  heth->TxDesc = DMATxDescTab;
 8003216:	62c1      	str	r1, [r0, #44]	; 0x2c
  for (i = 0U; i < TxBuffCount; i++)
 8003218:	2400      	movs	r4, #0
 800321a:	e001      	b.n	8003220 <HAL_ETH_DMATxDescListInit+0x20>
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 800321c:	60f9      	str	r1, [r7, #12]
  for (i = 0U; i < TxBuffCount; i++)
 800321e:	3401      	adds	r4, #1
 8003220:	429c      	cmp	r4, r3
 8003222:	d217      	bcs.n	8003254 <HAL_ETH_DMATxDescListInit+0x54>
    dmatxdesc = DMATxDescTab + i;
 8003224:	0165      	lsls	r5, r4, #5
 8003226:	194f      	adds	r7, r1, r5
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 8003228:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
 800322c:	514e      	str	r6, [r1, r5]
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 800322e:	f240 56f4 	movw	r6, #1524	; 0x5f4
 8003232:	fb06 2604 	mla	r6, r6, r4, r2
 8003236:	60be      	str	r6, [r7, #8]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8003238:	69c6      	ldr	r6, [r0, #28]
 800323a:	b91e      	cbnz	r6, 8003244 <HAL_ETH_DMATxDescListInit+0x44>
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800323c:	594e      	ldr	r6, [r1, r5]
 800323e:	f446 0640 	orr.w	r6, r6, #12582912	; 0xc00000
 8003242:	514e      	str	r6, [r1, r5]
    if (i < (TxBuffCount - 1))
 8003244:	1e5d      	subs	r5, r3, #1
 8003246:	42a5      	cmp	r5, r4
 8003248:	d9e8      	bls.n	800321c <HAL_ETH_DMATxDescListInit+0x1c>
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 800324a:	1c65      	adds	r5, r4, #1
 800324c:	eb01 1545 	add.w	r5, r1, r5, lsl #5
 8003250:	60fd      	str	r5, [r7, #12]
 8003252:	e7e4      	b.n	800321e <HAL_ETH_DMATxDescListInit+0x1e>
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8003254:	6802      	ldr	r2, [r0, #0]
 8003256:	f241 0310 	movw	r3, #4112	; 0x1010
 800325a:	50d1      	str	r1, [r2, r3]
  heth->State = HAL_ETH_STATE_READY;
 800325c:	2301      	movs	r3, #1
 800325e:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8003262:	2300      	movs	r3, #0
 8003264:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  return HAL_OK;
 8003268:	4618      	mov	r0, r3
}
 800326a:	bcf0      	pop	{r4, r5, r6, r7}
 800326c:	4770      	bx	lr
  __HAL_LOCK(heth);
 800326e:	2002      	movs	r0, #2
 8003270:	e7fb      	b.n	800326a <HAL_ETH_DMATxDescListInit+0x6a>

08003272 <HAL_ETH_DMARxDescListInit>:
{
 8003272:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(heth);
 8003274:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
 8003278:	2c01      	cmp	r4, #1
 800327a:	d02e      	beq.n	80032da <HAL_ETH_DMARxDescListInit+0x68>
 800327c:	2401      	movs	r4, #1
 800327e:	f880 4045 	strb.w	r4, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8003282:	2402      	movs	r4, #2
 8003284:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  heth->RxDesc = DMARxDescTab;
 8003288:	6281      	str	r1, [r0, #40]	; 0x28
  for (i = 0U; i < RxBuffCount; i++)
 800328a:	2400      	movs	r4, #0
 800328c:	e001      	b.n	8003292 <HAL_ETH_DMARxDescListInit+0x20>
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 800328e:	60e9      	str	r1, [r5, #12]
  for (i = 0U; i < RxBuffCount; i++)
 8003290:	3401      	adds	r4, #1
 8003292:	429c      	cmp	r4, r3
 8003294:	d214      	bcs.n	80032c0 <HAL_ETH_DMARxDescListInit+0x4e>
    DMARxDesc = DMARxDescTab + i;
 8003296:	0166      	lsls	r6, r4, #5
 8003298:	198d      	adds	r5, r1, r6
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800329a:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800329e:	518f      	str	r7, [r1, r6]
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80032a0:	f244 56f4 	movw	r6, #17908	; 0x45f4
 80032a4:	606e      	str	r6, [r5, #4]
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 80032a6:	f240 56f4 	movw	r6, #1524	; 0x5f4
 80032aa:	fb06 2604 	mla	r6, r6, r4, r2
 80032ae:	60ae      	str	r6, [r5, #8]
    if (i < (RxBuffCount - 1U))
 80032b0:	1e5e      	subs	r6, r3, #1
 80032b2:	42a6      	cmp	r6, r4
 80032b4:	d9eb      	bls.n	800328e <HAL_ETH_DMARxDescListInit+0x1c>
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 80032b6:	1c66      	adds	r6, r4, #1
 80032b8:	eb01 1646 	add.w	r6, r1, r6, lsl #5
 80032bc:	60ee      	str	r6, [r5, #12]
 80032be:	e7e7      	b.n	8003290 <HAL_ETH_DMARxDescListInit+0x1e>
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80032c0:	6802      	ldr	r2, [r0, #0]
 80032c2:	f241 030c 	movw	r3, #4108	; 0x100c
 80032c6:	50d1      	str	r1, [r2, r3]
  heth->State = HAL_ETH_STATE_READY;
 80032c8:	2301      	movs	r3, #1
 80032ca:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80032ce:	2300      	movs	r3, #0
 80032d0:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  return HAL_OK;
 80032d4:	4618      	mov	r0, r3
}
 80032d6:	bcf0      	pop	{r4, r5, r6, r7}
 80032d8:	4770      	bx	lr
  __HAL_LOCK(heth);
 80032da:	2002      	movs	r0, #2
 80032dc:	e7fb      	b.n	80032d6 <HAL_ETH_DMARxDescListInit+0x64>
	...

080032e0 <HAL_ETH_TransmitFrame>:
  __HAL_LOCK(heth);
 80032e0:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	f000 8085 	beq.w	80033f4 <HAL_ETH_TransmitFrame+0x114>
 80032ea:	2301      	movs	r3, #1
 80032ec:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 80032f0:	2302      	movs	r3, #2
 80032f2:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  if (FrameLength == 0U)
 80032f6:	b1b1      	cbz	r1, 8003326 <HAL_ETH_TransmitFrame+0x46>
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80032f8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	2a00      	cmp	r2, #0
 80032fe:	db1a      	blt.n	8003336 <HAL_ETH_TransmitFrame+0x56>
{
 8003300:	b430      	push	{r4, r5}
  if (FrameLength > ETH_TX_BUF_SIZE)
 8003302:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8003306:	4291      	cmp	r1, r2
 8003308:	d91d      	bls.n	8003346 <HAL_ETH_TransmitFrame+0x66>
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 800330a:	4a3b      	ldr	r2, [pc, #236]	; (80033f8 <HAL_ETH_TransmitFrame+0x118>)
 800330c:	fba2 4201 	umull	r4, r2, r2, r1
 8003310:	0a92      	lsrs	r2, r2, #10
    if (FrameLength % ETH_TX_BUF_SIZE)
 8003312:	f240 54f4 	movw	r4, #1524	; 0x5f4
 8003316:	fb04 1412 	mls	r4, r4, r2, r1
 800331a:	b104      	cbz	r4, 800331e <HAL_ETH_TransmitFrame+0x3e>
      bufcount++;
 800331c:	3201      	adds	r2, #1
  if (bufcount == 1U)
 800331e:	2a01      	cmp	r2, #1
 8003320:	d011      	beq.n	8003346 <HAL_ETH_TransmitFrame+0x66>
    for (i = 0U; i < bufcount; i++)
 8003322:	2300      	movs	r3, #0
 8003324:	e047      	b.n	80033b6 <HAL_ETH_TransmitFrame+0xd6>
    heth->State = HAL_ETH_STATE_READY;
 8003326:	2301      	movs	r3, #1
 8003328:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800332c:	2200      	movs	r2, #0
 800332e:	f880 2045 	strb.w	r2, [r0, #69]	; 0x45
    return  HAL_ERROR;
 8003332:	4618      	mov	r0, r3
 8003334:	4770      	bx	lr
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8003336:	2312      	movs	r3, #18
 8003338:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800333c:	2300      	movs	r3, #0
 800333e:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
    return HAL_ERROR;
 8003342:	2001      	movs	r0, #1
 8003344:	4770      	bx	lr
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 800334c:	601a      	str	r2, [r3, #0]
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800334e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003350:	f3c1 010c 	ubfx	r1, r1, #0, #13
 8003354:	6059      	str	r1, [r3, #4]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8003356:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8003358:	6813      	ldr	r3, [r2, #0]
 800335a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800335e:	6013      	str	r3, [r2, #0]
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8003360:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8003366:	6803      	ldr	r3, [r0, #0]
 8003368:	f241 0214 	movw	r2, #4116	; 0x1014
 800336c:	589a      	ldr	r2, [r3, r2]
 800336e:	f012 0f04 	tst.w	r2, #4
 8003372:	d008      	beq.n	8003386 <HAL_ETH_TransmitFrame+0xa6>
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8003374:	f241 0214 	movw	r2, #4116	; 0x1014
 8003378:	2104      	movs	r1, #4
 800337a:	5099      	str	r1, [r3, r2]
    (heth->Instance)->DMATPDR = 0U;
 800337c:	6802      	ldr	r2, [r0, #0]
 800337e:	f241 0304 	movw	r3, #4100	; 0x1004
 8003382:	2100      	movs	r1, #0
 8003384:	50d1      	str	r1, [r2, r3]
  heth->State = HAL_ETH_STATE_READY;
 8003386:	2301      	movs	r3, #1
 8003388:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800338c:	2300      	movs	r3, #0
 800338e:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  return HAL_OK;
 8003392:	4618      	mov	r0, r3
}
 8003394:	bc30      	pop	{r4, r5}
 8003396:	4770      	bx	lr
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 8003398:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 800339a:	682c      	ldr	r4, [r5, #0]
 800339c:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 80033a0:	602c      	str	r4, [r5, #0]
 80033a2:	e011      	b.n	80033c8 <HAL_ETH_TransmitFrame+0xe8>
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80033a4:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 80033a6:	682c      	ldr	r4, [r5, #0]
 80033a8:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 80033ac:	602c      	str	r4, [r5, #0]
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80033ae:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80033b0:	68e4      	ldr	r4, [r4, #12]
 80033b2:	62c4      	str	r4, [r0, #44]	; 0x2c
    for (i = 0U; i < bufcount; i++)
 80033b4:	3301      	adds	r3, #1
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d9d5      	bls.n	8003366 <HAL_ETH_TransmitFrame+0x86>
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80033ba:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 80033bc:	682c      	ldr	r4, [r5, #0]
 80033be:	f024 5440 	bic.w	r4, r4, #805306368	; 0x30000000
 80033c2:	602c      	str	r4, [r5, #0]
      if (i == 0U)
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d0e7      	beq.n	8003398 <HAL_ETH_TransmitFrame+0xb8>
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80033c8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80033ca:	f240 55f4 	movw	r5, #1524	; 0x5f4
 80033ce:	6065      	str	r5, [r4, #4]
      if (i == (bufcount - 1U))
 80033d0:	1e54      	subs	r4, r2, #1
 80033d2:	429c      	cmp	r4, r3
 80033d4:	d1e6      	bne.n	80033a4 <HAL_ETH_TransmitFrame+0xc4>
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 80033d6:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 80033d8:	682c      	ldr	r4, [r5, #0]
 80033da:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
 80033de:	602c      	str	r4, [r5, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 80033e0:	4c06      	ldr	r4, [pc, #24]	; (80033fc <HAL_ETH_TransmitFrame+0x11c>)
 80033e2:	fb04 1402 	mla	r4, r4, r2, r1
 80033e6:	f204 54f4 	addw	r4, r4, #1524	; 0x5f4
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80033ea:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 80033ec:	f3c4 040c 	ubfx	r4, r4, #0, #13
 80033f0:	606c      	str	r4, [r5, #4]
 80033f2:	e7d7      	b.n	80033a4 <HAL_ETH_TransmitFrame+0xc4>
  __HAL_LOCK(heth);
 80033f4:	2002      	movs	r0, #2
}
 80033f6:	4770      	bx	lr
 80033f8:	ac02b00b 	.word	0xac02b00b
 80033fc:	fffffa0c 	.word	0xfffffa0c

08003400 <HAL_ETH_TxCpltCallback>:
}
 8003400:	4770      	bx	lr

08003402 <HAL_ETH_RxCpltCallback>:
}
 8003402:	4770      	bx	lr

08003404 <HAL_ETH_ErrorCallback>:
}
 8003404:	4770      	bx	lr

08003406 <HAL_ETH_IRQHandler>:
{
 8003406:	b510      	push	{r4, lr}
 8003408:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 800340a:	6803      	ldr	r3, [r0, #0]
 800340c:	f241 0214 	movw	r2, #4116	; 0x1014
 8003410:	589a      	ldr	r2, [r3, r2]
 8003412:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003416:	d111      	bne.n	800343c <HAL_ETH_IRQHandler+0x36>
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 8003418:	f241 0214 	movw	r2, #4116	; 0x1014
 800341c:	589b      	ldr	r3, [r3, r2]
 800341e:	f013 0f01 	tst.w	r3, #1
 8003422:	d119      	bne.n	8003458 <HAL_ETH_IRQHandler+0x52>
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8003424:	6822      	ldr	r2, [r4, #0]
 8003426:	f241 0314 	movw	r3, #4116	; 0x1014
 800342a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800342e:	50d1      	str	r1, [r2, r3]
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8003430:	6822      	ldr	r2, [r4, #0]
 8003432:	58d3      	ldr	r3, [r2, r3]
 8003434:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003438:	d11b      	bne.n	8003472 <HAL_ETH_IRQHandler+0x6c>
}
 800343a:	bd10      	pop	{r4, pc}
    HAL_ETH_RxCpltCallback(heth);
 800343c:	f7ff ffe1 	bl	8003402 <HAL_ETH_RxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8003440:	6822      	ldr	r2, [r4, #0]
 8003442:	f241 0314 	movw	r3, #4116	; 0x1014
 8003446:	2140      	movs	r1, #64	; 0x40
 8003448:	50d1      	str	r1, [r2, r3]
    heth->State = HAL_ETH_STATE_READY;
 800344a:	2301      	movs	r3, #1
 800344c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8003450:	2300      	movs	r3, #0
 8003452:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003456:	e7e5      	b.n	8003424 <HAL_ETH_IRQHandler+0x1e>
    HAL_ETH_TxCpltCallback(heth);
 8003458:	f7ff ffd2 	bl	8003400 <HAL_ETH_TxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800345c:	6821      	ldr	r1, [r4, #0]
 800345e:	2301      	movs	r3, #1
 8003460:	f241 0214 	movw	r2, #4116	; 0x1014
 8003464:	508b      	str	r3, [r1, r2]
    heth->State = HAL_ETH_STATE_READY;
 8003466:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800346a:	2300      	movs	r3, #0
 800346c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003470:	e7d8      	b.n	8003424 <HAL_ETH_IRQHandler+0x1e>
    HAL_ETH_ErrorCallback(heth);
 8003472:	4620      	mov	r0, r4
 8003474:	f7ff ffc6 	bl	8003404 <HAL_ETH_ErrorCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8003478:	6822      	ldr	r2, [r4, #0]
 800347a:	f241 0314 	movw	r3, #4116	; 0x1014
 800347e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003482:	50d1      	str	r1, [r2, r3]
    heth->State = HAL_ETH_STATE_READY;
 8003484:	2301      	movs	r3, #1
 8003486:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800348a:	2300      	movs	r3, #0
 800348c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8003490:	e7d3      	b.n	800343a <HAL_ETH_IRQHandler+0x34>

08003492 <HAL_ETH_ReadPHYRegister>:
{
 8003492:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 8003494:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b82      	cmp	r3, #130	; 0x82
 800349c:	d033      	beq.n	8003506 <HAL_ETH_ReadPHYRegister+0x74>
 800349e:	4616      	mov	r6, r2
 80034a0:	4605      	mov	r5, r0
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80034a2:	2382      	movs	r3, #130	; 0x82
 80034a4:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg1 = heth->Instance->MACMIIAR;
 80034a8:	6802      	ldr	r2, [r0, #0]
 80034aa:	6913      	ldr	r3, [r2, #16]
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80034ac:	f003 031c 	and.w	r3, r3, #28
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80034b0:	8a04      	ldrh	r4, [r0, #16]
 80034b2:	02e4      	lsls	r4, r4, #11
 80034b4:	b2a4      	uxth	r4, r4
 80034b6:	4323      	orrs	r3, r4
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80034b8:	018c      	lsls	r4, r1, #6
 80034ba:	f404 64f8 	and.w	r4, r4, #1984	; 0x7c0
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80034be:	431c      	orrs	r4, r3
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80034c0:	f044 0401 	orr.w	r4, r4, #1
  heth->Instance->MACMIIAR = tmpreg1;
 80034c4:	6114      	str	r4, [r2, #16]
  tickstart = HAL_GetTick();
 80034c6:	f7fe fd7b 	bl	8001fc0 <HAL_GetTick>
 80034ca:	4607      	mov	r7, r0
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80034cc:	f014 0f01 	tst.w	r4, #1
 80034d0:	d010      	beq.n	80034f4 <HAL_ETH_ReadPHYRegister+0x62>
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80034d2:	f7fe fd75 	bl	8001fc0 <HAL_GetTick>
 80034d6:	1bc0      	subs	r0, r0, r7
 80034d8:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80034dc:	d202      	bcs.n	80034e4 <HAL_ETH_ReadPHYRegister+0x52>
    tmpreg1 = heth->Instance->MACMIIAR;
 80034de:	682b      	ldr	r3, [r5, #0]
 80034e0:	691c      	ldr	r4, [r3, #16]
 80034e2:	e7f3      	b.n	80034cc <HAL_ETH_ReadPHYRegister+0x3a>
      heth->State = HAL_ETH_STATE_READY;
 80034e4:	2301      	movs	r3, #1
 80034e6:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 80034ea:	2300      	movs	r3, #0
 80034ec:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
      return HAL_TIMEOUT;
 80034f0:	2003      	movs	r0, #3
 80034f2:	e007      	b.n	8003504 <HAL_ETH_ReadPHYRegister+0x72>
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80034f4:	682b      	ldr	r3, [r5, #0]
 80034f6:	695b      	ldr	r3, [r3, #20]
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	6033      	str	r3, [r6, #0]
  heth->State = HAL_ETH_STATE_READY;
 80034fc:	2301      	movs	r3, #1
 80034fe:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
  return HAL_OK;
 8003502:	2000      	movs	r0, #0
}
 8003504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8003506:	2002      	movs	r0, #2
 8003508:	e7fc      	b.n	8003504 <HAL_ETH_ReadPHYRegister+0x72>

0800350a <HAL_ETH_WritePHYRegister>:
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 800350a:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800350e:	b2db      	uxtb	r3, r3
 8003510:	2b42      	cmp	r3, #66	; 0x42
 8003512:	d032      	beq.n	800357a <HAL_ETH_WritePHYRegister+0x70>
{
 8003514:	b570      	push	{r4, r5, r6, lr}
 8003516:	4605      	mov	r5, r0
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8003518:	2342      	movs	r3, #66	; 0x42
 800351a:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg1 = heth->Instance->MACMIIAR;
 800351e:	6800      	ldr	r0, [r0, #0]
 8003520:	6903      	ldr	r3, [r0, #16]
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003522:	f003 031c 	and.w	r3, r3, #28
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8003526:	8a2c      	ldrh	r4, [r5, #16]
 8003528:	02e4      	lsls	r4, r4, #11
 800352a:	b2a4      	uxth	r4, r4
 800352c:	4323      	orrs	r3, r4
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 800352e:	018c      	lsls	r4, r1, #6
 8003530:	f404 64f8 	and.w	r4, r4, #1984	; 0x7c0
 8003534:	431c      	orrs	r4, r3
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8003536:	f044 0403 	orr.w	r4, r4, #3
 800353a:	b292      	uxth	r2, r2
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800353c:	6142      	str	r2, [r0, #20]
  heth->Instance->MACMIIAR = tmpreg1;
 800353e:	682b      	ldr	r3, [r5, #0]
 8003540:	611c      	str	r4, [r3, #16]
  tickstart = HAL_GetTick();
 8003542:	f7fe fd3d 	bl	8001fc0 <HAL_GetTick>
 8003546:	4606      	mov	r6, r0
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003548:	f014 0f01 	tst.w	r4, #1
 800354c:	d010      	beq.n	8003570 <HAL_ETH_WritePHYRegister+0x66>
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 800354e:	f7fe fd37 	bl	8001fc0 <HAL_GetTick>
 8003552:	1b80      	subs	r0, r0, r6
 8003554:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8003558:	d202      	bcs.n	8003560 <HAL_ETH_WritePHYRegister+0x56>
    tmpreg1 = heth->Instance->MACMIIAR;
 800355a:	682b      	ldr	r3, [r5, #0]
 800355c:	691c      	ldr	r4, [r3, #16]
 800355e:	e7f3      	b.n	8003548 <HAL_ETH_WritePHYRegister+0x3e>
      heth->State = HAL_ETH_STATE_READY;
 8003560:	2301      	movs	r3, #1
 8003562:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8003566:	2300      	movs	r3, #0
 8003568:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
      return HAL_TIMEOUT;
 800356c:	2003      	movs	r0, #3
 800356e:	e003      	b.n	8003578 <HAL_ETH_WritePHYRegister+0x6e>
  heth->State = HAL_ETH_STATE_READY;
 8003570:	2301      	movs	r3, #1
 8003572:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
  return HAL_OK;
 8003576:	2000      	movs	r0, #0
}
 8003578:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800357a:	2002      	movs	r0, #2
}
 800357c:	4770      	bx	lr
	...

08003580 <HAL_ETH_Init>:
{
 8003580:	b570      	push	{r4, r5, r6, lr}
 8003582:	b082      	sub	sp, #8
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8003584:	2300      	movs	r3, #0
 8003586:	9301      	str	r3, [sp, #4]
  if (heth == NULL)
 8003588:	2800      	cmp	r0, #0
 800358a:	f000 8106 	beq.w	800379a <HAL_ETH_Init+0x21a>
 800358e:	4604      	mov	r4, r0
  if (heth->State == HAL_ETH_STATE_RESET)
 8003590:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8003594:	2b00      	cmp	r3, #0
 8003596:	d034      	beq.n	8003602 <HAL_ETH_Init+0x82>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003598:	2300      	movs	r3, #0
 800359a:	9300      	str	r3, [sp, #0]
 800359c:	4b80      	ldr	r3, [pc, #512]	; (80037a0 <HAL_ETH_Init+0x220>)
 800359e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035a4:	645a      	str	r2, [r3, #68]	; 0x44
 80035a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	9b00      	ldr	r3, [sp, #0]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80035b0:	4b7c      	ldr	r3, [pc, #496]	; (80037a4 <HAL_ETH_Init+0x224>)
 80035b2:	685a      	ldr	r2, [r3, #4]
 80035b4:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80035b8:	605a      	str	r2, [r3, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	6a21      	ldr	r1, [r4, #32]
 80035be:	430a      	orrs	r2, r1
 80035c0:	605a      	str	r2, [r3, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80035c2:	6823      	ldr	r3, [r4, #0]
 80035c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	f042 0201 	orr.w	r2, r2, #1
 80035ce:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80035d0:	f7fe fcf6 	bl	8001fc0 <HAL_GetTick>
 80035d4:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80035d6:	6823      	ldr	r3, [r4, #0]
 80035d8:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 80035dc:	6812      	ldr	r2, [r2, #0]
 80035de:	f012 0f01 	tst.w	r2, #1
 80035e2:	d013      	beq.n	800360c <HAL_ETH_Init+0x8c>
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 80035e4:	f7fe fcec 	bl	8001fc0 <HAL_GetTick>
 80035e8:	1b40      	subs	r0, r0, r5
 80035ea:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 80035ee:	d9f2      	bls.n	80035d6 <HAL_ETH_Init+0x56>
      heth->State = HAL_ETH_STATE_TIMEOUT;
 80035f0:	2503      	movs	r5, #3
 80035f2:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 80035f6:	2300      	movs	r3, #0
 80035f8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 80035fc:	4628      	mov	r0, r5
 80035fe:	b002      	add	sp, #8
 8003600:	bd70      	pop	{r4, r5, r6, pc}
    heth->Lock = HAL_UNLOCKED;
 8003602:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 8003606:	f004 fc29 	bl	8007e5c <HAL_ETH_MspInit>
 800360a:	e7c5      	b.n	8003598 <HAL_ETH_Init+0x18>
  tmpreg1 = (heth->Instance)->MACMIIAR;
 800360c:	691d      	ldr	r5, [r3, #16]
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 800360e:	f025 051c 	bic.w	r5, r5, #28
  hclk = HAL_RCC_GetHCLKFreq();
 8003612:	f001 fd25 	bl	8005060 <HAL_RCC_GetHCLKFreq>
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8003616:	4b64      	ldr	r3, [pc, #400]	; (80037a8 <HAL_ETH_Init+0x228>)
 8003618:	4403      	add	r3, r0
 800361a:	4a64      	ldr	r2, [pc, #400]	; (80037ac <HAL_ETH_Init+0x22c>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d855      	bhi.n	80036cc <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8003620:	f045 0508 	orr.w	r5, r5, #8
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8003624:	6823      	ldr	r3, [r4, #0]
 8003626:	611d      	str	r5, [r3, #16]
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8003628:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800362c:	2100      	movs	r1, #0
 800362e:	4620      	mov	r0, r4
 8003630:	f7ff ff6b 	bl	800350a <HAL_ETH_WritePHYRegister>
 8003634:	4605      	mov	r5, r0
 8003636:	2800      	cmp	r0, #0
 8003638:	d158      	bne.n	80036ec <HAL_ETH_Init+0x16c>
  HAL_Delay(PHY_RESET_DELAY);
 800363a:	20ff      	movs	r0, #255	; 0xff
 800363c:	f7fe fcc6 	bl	8001fcc <HAL_Delay>
  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8003640:	6863      	ldr	r3, [r4, #4]
 8003642:	2b00      	cmp	r3, #0
 8003644:	f000 8089 	beq.w	800375a <HAL_ETH_Init+0x1da>
    tickstart = HAL_GetTick();
 8003648:	f7fe fcba 	bl	8001fc0 <HAL_GetTick>
 800364c:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800364e:	aa01      	add	r2, sp, #4
 8003650:	2101      	movs	r1, #1
 8003652:	4620      	mov	r0, r4
 8003654:	f7ff ff1d 	bl	8003492 <HAL_ETH_ReadPHYRegister>
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 8003658:	f7fe fcb2 	bl	8001fc0 <HAL_GetTick>
 800365c:	1b80      	subs	r0, r0, r6
 800365e:	f241 3388 	movw	r3, #5000	; 0x1388
 8003662:	4298      	cmp	r0, r3
 8003664:	d84a      	bhi.n	80036fc <HAL_ETH_Init+0x17c>
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8003666:	9b01      	ldr	r3, [sp, #4]
 8003668:	f013 0f04 	tst.w	r3, #4
 800366c:	d0ef      	beq.n	800364e <HAL_ETH_Init+0xce>
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800366e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003672:	2100      	movs	r1, #0
 8003674:	4620      	mov	r0, r4
 8003676:	f7ff ff48 	bl	800350a <HAL_ETH_WritePHYRegister>
 800367a:	2800      	cmp	r0, #0
 800367c:	d14a      	bne.n	8003714 <HAL_ETH_Init+0x194>
    tickstart = HAL_GetTick();
 800367e:	f7fe fc9f 	bl	8001fc0 <HAL_GetTick>
 8003682:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8003684:	aa01      	add	r2, sp, #4
 8003686:	2101      	movs	r1, #1
 8003688:	4620      	mov	r0, r4
 800368a:	f7ff ff02 	bl	8003492 <HAL_ETH_ReadPHYRegister>
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800368e:	f7fe fc97 	bl	8001fc0 <HAL_GetTick>
 8003692:	1b80      	subs	r0, r0, r6
 8003694:	f241 3388 	movw	r3, #5000	; 0x1388
 8003698:	4298      	cmp	r0, r3
 800369a:	d843      	bhi.n	8003724 <HAL_ETH_Init+0x1a4>
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800369c:	9b01      	ldr	r3, [sp, #4]
 800369e:	f013 0f20 	tst.w	r3, #32
 80036a2:	d0ef      	beq.n	8003684 <HAL_ETH_Init+0x104>
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80036a4:	aa01      	add	r2, sp, #4
 80036a6:	211f      	movs	r1, #31
 80036a8:	4620      	mov	r0, r4
 80036aa:	f7ff fef2 	bl	8003492 <HAL_ETH_ReadPHYRegister>
 80036ae:	2800      	cmp	r0, #0
 80036b0:	d144      	bne.n	800373c <HAL_ETH_Init+0x1bc>
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80036b2:	9b01      	ldr	r3, [sp, #4]
 80036b4:	f013 0f10 	tst.w	r3, #16
 80036b8:	d048      	beq.n	800374c <HAL_ETH_Init+0x1cc>
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80036ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80036be:	60e2      	str	r2, [r4, #12]
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80036c0:	f013 0f04 	tst.w	r3, #4
 80036c4:	d045      	beq.n	8003752 <HAL_ETH_Init+0x1d2>
      (heth->Init).Speed = ETH_SPEED_10M;
 80036c6:	2300      	movs	r3, #0
 80036c8:	60a3      	str	r3, [r4, #8]
 80036ca:	e056      	b.n	800377a <HAL_ETH_Init+0x1fa>
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80036cc:	4b38      	ldr	r3, [pc, #224]	; (80037b0 <HAL_ETH_Init+0x230>)
 80036ce:	4403      	add	r3, r0
 80036d0:	4a38      	ldr	r2, [pc, #224]	; (80037b4 <HAL_ETH_Init+0x234>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d802      	bhi.n	80036dc <HAL_ETH_Init+0x15c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80036d6:	f045 050c 	orr.w	r5, r5, #12
 80036da:	e7a3      	b.n	8003624 <HAL_ETH_Init+0xa4>
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 80036dc:	4b36      	ldr	r3, [pc, #216]	; (80037b8 <HAL_ETH_Init+0x238>)
 80036de:	4403      	add	r3, r0
 80036e0:	4a36      	ldr	r2, [pc, #216]	; (80037bc <HAL_ETH_Init+0x23c>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d99e      	bls.n	8003624 <HAL_ETH_Init+0xa4>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80036e6:	f045 0504 	orr.w	r5, r5, #4
 80036ea:	e79b      	b.n	8003624 <HAL_ETH_Init+0xa4>
    ETH_MACDMAConfig(heth, err);
 80036ec:	2101      	movs	r1, #1
 80036ee:	4620      	mov	r0, r4
 80036f0:	f7ff fcfa 	bl	80030e8 <ETH_MACDMAConfig>
    heth->State = HAL_ETH_STATE_READY;
 80036f4:	2501      	movs	r5, #1
 80036f6:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
    return HAL_ERROR;
 80036fa:	e77f      	b.n	80035fc <HAL_ETH_Init+0x7c>
        ETH_MACDMAConfig(heth, err);
 80036fc:	2101      	movs	r1, #1
 80036fe:	4620      	mov	r0, r4
 8003700:	f7ff fcf2 	bl	80030e8 <ETH_MACDMAConfig>
        heth->State = HAL_ETH_STATE_READY;
 8003704:	2301      	movs	r3, #1
 8003706:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 800370a:	2300      	movs	r3, #0
 800370c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 8003710:	2503      	movs	r5, #3
 8003712:	e773      	b.n	80035fc <HAL_ETH_Init+0x7c>
      ETH_MACDMAConfig(heth, err);
 8003714:	2101      	movs	r1, #1
 8003716:	4620      	mov	r0, r4
 8003718:	f7ff fce6 	bl	80030e8 <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 800371c:	2501      	movs	r5, #1
 800371e:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      return HAL_ERROR;
 8003722:	e76b      	b.n	80035fc <HAL_ETH_Init+0x7c>
        ETH_MACDMAConfig(heth, err);
 8003724:	2101      	movs	r1, #1
 8003726:	4620      	mov	r0, r4
 8003728:	f7ff fcde 	bl	80030e8 <ETH_MACDMAConfig>
        heth->State = HAL_ETH_STATE_READY;
 800372c:	2301      	movs	r3, #1
 800372e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 8003732:	2300      	movs	r3, #0
 8003734:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 8003738:	2503      	movs	r5, #3
 800373a:	e75f      	b.n	80035fc <HAL_ETH_Init+0x7c>
      ETH_MACDMAConfig(heth, err);
 800373c:	2101      	movs	r1, #1
 800373e:	4620      	mov	r0, r4
 8003740:	f7ff fcd2 	bl	80030e8 <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 8003744:	2501      	movs	r5, #1
 8003746:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      return HAL_ERROR;
 800374a:	e757      	b.n	80035fc <HAL_ETH_Init+0x7c>
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 800374c:	2200      	movs	r2, #0
 800374e:	60e2      	str	r2, [r4, #12]
 8003750:	e7b6      	b.n	80036c0 <HAL_ETH_Init+0x140>
      (heth->Init).Speed = ETH_SPEED_100M;
 8003752:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003756:	60a3      	str	r3, [r4, #8]
 8003758:	e00f      	b.n	800377a <HAL_ETH_Init+0x1fa>
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800375a:	68e2      	ldr	r2, [r4, #12]
 800375c:	f3c2 02cf 	ubfx	r2, r2, #3, #16
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8003760:	68a3      	ldr	r3, [r4, #8]
 8003762:	f3c3 034f 	ubfx	r3, r3, #1, #16
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8003766:	431a      	orrs	r2, r3
 8003768:	2100      	movs	r1, #0
 800376a:	4620      	mov	r0, r4
 800376c:	f7ff fecd 	bl	800350a <HAL_ETH_WritePHYRegister>
 8003770:	b958      	cbnz	r0, 800378a <HAL_ETH_Init+0x20a>
    HAL_Delay(PHY_CONFIG_DELAY);
 8003772:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003776:	f7fe fc29 	bl	8001fcc <HAL_Delay>
  ETH_MACDMAConfig(heth, err);
 800377a:	2100      	movs	r1, #0
 800377c:	4620      	mov	r0, r4
 800377e:	f7ff fcb3 	bl	80030e8 <ETH_MACDMAConfig>
  heth->State = HAL_ETH_STATE_READY;
 8003782:	2301      	movs	r3, #1
 8003784:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  return HAL_OK;
 8003788:	e738      	b.n	80035fc <HAL_ETH_Init+0x7c>
      ETH_MACDMAConfig(heth, err);
 800378a:	2101      	movs	r1, #1
 800378c:	4620      	mov	r0, r4
 800378e:	f7ff fcab 	bl	80030e8 <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 8003792:	2501      	movs	r5, #1
 8003794:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      return HAL_ERROR;
 8003798:	e730      	b.n	80035fc <HAL_ETH_Init+0x7c>
    return HAL_ERROR;
 800379a:	2501      	movs	r5, #1
 800379c:	e72e      	b.n	80035fc <HAL_ETH_Init+0x7c>
 800379e:	bf00      	nop
 80037a0:	40023800 	.word	0x40023800
 80037a4:	40013800 	.word	0x40013800
 80037a8:	feced300 	.word	0xfeced300
 80037ac:	00e4e1bf 	.word	0x00e4e1bf
 80037b0:	fde9f140 	.word	0xfde9f140
 80037b4:	017d783f 	.word	0x017d783f
 80037b8:	fc6c7900 	.word	0xfc6c7900
 80037bc:	026259ff 	.word	0x026259ff

080037c0 <HAL_ETH_Start>:
{
 80037c0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(heth);
 80037c2:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d01a      	beq.n	8003800 <HAL_ETH_Start+0x40>
 80037ca:	4604      	mov	r4, r0
 80037cc:	2501      	movs	r5, #1
 80037ce:	f880 5045 	strb.w	r5, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 80037d2:	2302      	movs	r3, #2
 80037d4:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  ETH_MACTransmissionEnable(heth);
 80037d8:	f7ff fc1a 	bl	8003010 <ETH_MACTransmissionEnable>
  ETH_MACReceptionEnable(heth);
 80037dc:	4620      	mov	r0, r4
 80037de:	f7ff fc2c 	bl	800303a <ETH_MACReceptionEnable>
  ETH_FlushTransmitFIFO(heth);
 80037e2:	4620      	mov	r0, r4
 80037e4:	f7ff fc3e 	bl	8003064 <ETH_FlushTransmitFIFO>
  ETH_DMATransmissionEnable(heth);
 80037e8:	4620      	mov	r0, r4
 80037ea:	f7ff fbdb 	bl	8002fa4 <ETH_DMATransmissionEnable>
  ETH_DMAReceptionEnable(heth);
 80037ee:	4620      	mov	r0, r4
 80037f0:	f7ff fbe8 	bl	8002fc4 <ETH_DMAReceptionEnable>
  heth->State = HAL_ETH_STATE_READY;
 80037f4:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80037f8:	2000      	movs	r0, #0
 80037fa:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
}
 80037fe:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(heth);
 8003800:	2002      	movs	r0, #2
 8003802:	e7fc      	b.n	80037fe <HAL_ETH_Start+0x3e>

08003804 <HAL_ETH_Stop>:
{
 8003804:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(heth);
 8003806:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800380a:	2b01      	cmp	r3, #1
 800380c:	d01a      	beq.n	8003844 <HAL_ETH_Stop+0x40>
 800380e:	4604      	mov	r4, r0
 8003810:	2501      	movs	r5, #1
 8003812:	f880 5045 	strb.w	r5, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8003816:	2302      	movs	r3, #2
 8003818:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  ETH_DMATransmissionDisable(heth);
 800381c:	f7ff fbca 	bl	8002fb4 <ETH_DMATransmissionDisable>
  ETH_DMAReceptionDisable(heth);
 8003820:	4620      	mov	r0, r4
 8003822:	f7ff fbd7 	bl	8002fd4 <ETH_DMAReceptionDisable>
  ETH_MACReceptionDisable(heth);
 8003826:	4620      	mov	r0, r4
 8003828:	f7ff fc33 	bl	8003092 <ETH_MACReceptionDisable>
  ETH_FlushTransmitFIFO(heth);
 800382c:	4620      	mov	r0, r4
 800382e:	f7ff fc19 	bl	8003064 <ETH_FlushTransmitFIFO>
  ETH_MACTransmissionDisable(heth);
 8003832:	4620      	mov	r0, r4
 8003834:	f7ff fc42 	bl	80030bc <ETH_MACTransmissionDisable>
  heth->State = HAL_ETH_STATE_READY;
 8003838:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800383c:	2000      	movs	r0, #0
 800383e:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
}
 8003842:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(heth);
 8003844:	2002      	movs	r0, #2
 8003846:	e7fc      	b.n	8003842 <HAL_ETH_Stop+0x3e>

08003848 <HAL_ETH_ConfigMAC>:
  __HAL_LOCK(heth);
 8003848:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800384c:	2b01      	cmp	r3, #1
 800384e:	f000 808e 	beq.w	800396e <HAL_ETH_ConfigMAC+0x126>
{
 8003852:	b570      	push	{r4, r5, r6, lr}
 8003854:	460c      	mov	r4, r1
 8003856:	4605      	mov	r5, r0
  __HAL_LOCK(heth);
 8003858:	2301      	movs	r3, #1
 800385a:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 800385e:	2302      	movs	r3, #2
 8003860:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  if (macconf != NULL)
 8003864:	2900      	cmp	r1, #0
 8003866:	d071      	beq.n	800394c <HAL_ETH_ConfigMAC+0x104>
    tmpreg1 = (heth->Instance)->MACCR;
 8003868:	6802      	ldr	r2, [r0, #0]
 800386a:	6813      	ldr	r3, [r2, #0]
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800386c:	4941      	ldr	r1, [pc, #260]	; (8003974 <HAL_ETH_ConfigMAC+0x12c>)
 800386e:	4019      	ands	r1, r3
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8003870:	6823      	ldr	r3, [r4, #0]
                          macconf->Jabber |
 8003872:	6860      	ldr	r0, [r4, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8003874:	4303      	orrs	r3, r0
                          macconf->InterFrameGap |
 8003876:	68a0      	ldr	r0, [r4, #8]
                          macconf->Jabber |
 8003878:	4303      	orrs	r3, r0
                          macconf->CarrierSense |
 800387a:	68e0      	ldr	r0, [r4, #12]
                          macconf->InterFrameGap |
 800387c:	4303      	orrs	r3, r0
                          (heth->Init).Speed |
 800387e:	68a8      	ldr	r0, [r5, #8]
                          macconf->CarrierSense |
 8003880:	4303      	orrs	r3, r0
                          macconf->ReceiveOwn |
 8003882:	6920      	ldr	r0, [r4, #16]
                          (heth->Init).Speed |
 8003884:	4303      	orrs	r3, r0
                          macconf->LoopbackMode |
 8003886:	6960      	ldr	r0, [r4, #20]
                          macconf->ReceiveOwn |
 8003888:	4303      	orrs	r3, r0
                          (heth->Init).DuplexMode |
 800388a:	68e8      	ldr	r0, [r5, #12]
                          macconf->LoopbackMode |
 800388c:	4303      	orrs	r3, r0
                          macconf->ChecksumOffload |
 800388e:	69a0      	ldr	r0, [r4, #24]
                          (heth->Init).DuplexMode |
 8003890:	4303      	orrs	r3, r0
                          macconf->RetryTransmission |
 8003892:	69e0      	ldr	r0, [r4, #28]
                          macconf->ChecksumOffload |
 8003894:	4303      	orrs	r3, r0
                          macconf->AutomaticPadCRCStrip |
 8003896:	6a20      	ldr	r0, [r4, #32]
                          macconf->RetryTransmission |
 8003898:	4303      	orrs	r3, r0
                          macconf->BackOffLimit |
 800389a:	6a60      	ldr	r0, [r4, #36]	; 0x24
                          macconf->AutomaticPadCRCStrip |
 800389c:	4303      	orrs	r3, r0
                          macconf->DeferralCheck);
 800389e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
                          macconf->BackOffLimit |
 80038a0:	4303      	orrs	r3, r0
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80038a2:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80038a4:	6013      	str	r3, [r2, #0]
    tmpreg1 = (heth->Instance)->MACCR;
 80038a6:	682b      	ldr	r3, [r5, #0]
 80038a8:	681e      	ldr	r6, [r3, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80038aa:	2001      	movs	r0, #1
 80038ac:	f7fe fb8e 	bl	8001fcc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80038b0:	682b      	ldr	r3, [r5, #0]
 80038b2:	601e      	str	r6, [r3, #0]
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80038b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 80038b6:	6b22      	ldr	r2, [r4, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80038b8:	4313      	orrs	r3, r2
                                          macconf->PassControlFrames |
 80038ba:	6b62      	ldr	r2, [r4, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 80038bc:	4313      	orrs	r3, r2
                                          macconf->BroadcastFramesReception |
 80038be:	6ba2      	ldr	r2, [r4, #56]	; 0x38
                                          macconf->PassControlFrames |
 80038c0:	4313      	orrs	r3, r2
                                          macconf->DestinationAddrFilter |
 80038c2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
                                          macconf->BroadcastFramesReception |
 80038c4:	4313      	orrs	r3, r2
                                          macconf->PromiscuousMode |
 80038c6:	6c22      	ldr	r2, [r4, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 80038c8:	4313      	orrs	r3, r2
                                          macconf->MulticastFramesFilter |
 80038ca:	6c62      	ldr	r2, [r4, #68]	; 0x44
                                          macconf->PromiscuousMode |
 80038cc:	4313      	orrs	r3, r2
                                          macconf->UnicastFramesFilter);
 80038ce:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80038d0:	682a      	ldr	r2, [r5, #0]
                                          macconf->MulticastFramesFilter |
 80038d2:	430b      	orrs	r3, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80038d4:	6053      	str	r3, [r2, #4]
    tmpreg1 = (heth->Instance)->MACFFR;
 80038d6:	682b      	ldr	r3, [r5, #0]
 80038d8:	685e      	ldr	r6, [r3, #4]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80038da:	2001      	movs	r0, #1
 80038dc:	f7fe fb76 	bl	8001fcc <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 80038e0:	682b      	ldr	r3, [r5, #0]
 80038e2:	605e      	str	r6, [r3, #4]
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 80038e4:	682b      	ldr	r3, [r5, #0]
 80038e6:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80038e8:	609a      	str	r2, [r3, #8]
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 80038ea:	682b      	ldr	r3, [r5, #0]
 80038ec:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80038ee:	60da      	str	r2, [r3, #12]
    tmpreg1 = (heth->Instance)->MACFCR;
 80038f0:	6829      	ldr	r1, [r5, #0]
 80038f2:	698a      	ldr	r2, [r1, #24]
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80038f4:	f022 02be 	bic.w	r2, r2, #190	; 0xbe
 80038f8:	0412      	lsls	r2, r2, #16
 80038fa:	0c12      	lsrs	r2, r2, #16
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80038fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
                          macconf->ZeroQuantaPause |
 80038fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003900:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
                          macconf->PauseLowThreshold |
 8003904:	6de0      	ldr	r0, [r4, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8003906:	4303      	orrs	r3, r0
                          macconf->UnicastPauseFrameDetect |
 8003908:	6e20      	ldr	r0, [r4, #96]	; 0x60
                          macconf->PauseLowThreshold |
 800390a:	4303      	orrs	r3, r0
                          macconf->ReceiveFlowControl |
 800390c:	6e60      	ldr	r0, [r4, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect |
 800390e:	4303      	orrs	r3, r0
                          macconf->TransmitFlowControl);
 8003910:	6ea0      	ldr	r0, [r4, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8003912:	4303      	orrs	r3, r0
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003914:	4313      	orrs	r3, r2
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003916:	618b      	str	r3, [r1, #24]
    tmpreg1 = (heth->Instance)->MACFCR;
 8003918:	682b      	ldr	r3, [r5, #0]
 800391a:	699e      	ldr	r6, [r3, #24]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800391c:	2001      	movs	r0, #1
 800391e:	f7fe fb55 	bl	8001fcc <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 8003922:	682b      	ldr	r3, [r5, #0]
 8003924:	619e      	str	r6, [r3, #24]
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 8003926:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
                                             macconf->VLANTagIdentifier);
 8003928:	6f21      	ldr	r1, [r4, #112]	; 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 800392a:	682a      	ldr	r2, [r5, #0]
 800392c:	430b      	orrs	r3, r1
 800392e:	61d3      	str	r3, [r2, #28]
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8003930:	682b      	ldr	r3, [r5, #0]
 8003932:	69dc      	ldr	r4, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003934:	2001      	movs	r0, #1
 8003936:	f7fe fb49 	bl	8001fcc <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 800393a:	682b      	ldr	r3, [r5, #0]
 800393c:	61dc      	str	r4, [r3, #28]
  heth->State = HAL_ETH_STATE_READY;
 800393e:	2301      	movs	r3, #1
 8003940:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8003944:	2000      	movs	r0, #0
 8003946:	f885 0045 	strb.w	r0, [r5, #69]	; 0x45
}
 800394a:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg1 = (heth->Instance)->MACCR;
 800394c:	6801      	ldr	r1, [r0, #0]
 800394e:	680a      	ldr	r2, [r1, #0]
    tmpreg1 &= ~(0x00004800U);
 8003950:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8003954:	6883      	ldr	r3, [r0, #8]
 8003956:	68c0      	ldr	r0, [r0, #12]
 8003958:	4303      	orrs	r3, r0
 800395a:	4313      	orrs	r3, r2
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800395c:	600b      	str	r3, [r1, #0]
    tmpreg1 = (heth->Instance)->MACCR;
 800395e:	682b      	ldr	r3, [r5, #0]
 8003960:	681c      	ldr	r4, [r3, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003962:	2001      	movs	r0, #1
 8003964:	f7fe fb32 	bl	8001fcc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003968:	682b      	ldr	r3, [r5, #0]
 800396a:	601c      	str	r4, [r3, #0]
 800396c:	e7e7      	b.n	800393e <HAL_ETH_ConfigMAC+0xf6>
  __HAL_LOCK(heth);
 800396e:	2002      	movs	r0, #2
}
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	ff20810f 	.word	0xff20810f

08003978 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003978:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800397a:	4909      	ldr	r1, [pc, #36]	; (80039a0 <FLASH_Program_DoubleWord+0x28>)
 800397c:	690c      	ldr	r4, [r1, #16]
 800397e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 8003982:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003984:	690c      	ldr	r4, [r1, #16]
 8003986:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 800398a:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 800398c:	690c      	ldr	r4, [r1, #16]
 800398e:	f044 0401 	orr.w	r4, r4, #1
 8003992:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003994:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003996:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800399a:	6043      	str	r3, [r0, #4]
}
 800399c:	bc10      	pop	{r4}
 800399e:	4770      	bx	lr
 80039a0:	40023c00 	.word	0x40023c00

080039a4 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80039a4:	4b07      	ldr	r3, [pc, #28]	; (80039c4 <FLASH_Program_Word+0x20>)
 80039a6:	691a      	ldr	r2, [r3, #16]
 80039a8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80039ac:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80039ae:	691a      	ldr	r2, [r3, #16]
 80039b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039b4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80039b6:	691a      	ldr	r2, [r3, #16]
 80039b8:	f042 0201 	orr.w	r2, r2, #1
 80039bc:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 80039be:	6001      	str	r1, [r0, #0]
}
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	40023c00 	.word	0x40023c00

080039c8 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80039c8:	4b07      	ldr	r3, [pc, #28]	; (80039e8 <FLASH_Program_HalfWord+0x20>)
 80039ca:	691a      	ldr	r2, [r3, #16]
 80039cc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80039d0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80039d2:	691a      	ldr	r2, [r3, #16]
 80039d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039d8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80039da:	691a      	ldr	r2, [r3, #16]
 80039dc:	f042 0201 	orr.w	r2, r2, #1
 80039e0:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 80039e2:	8001      	strh	r1, [r0, #0]
}
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	40023c00 	.word	0x40023c00

080039ec <FLASH_Program_Byte>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80039ec:	4b06      	ldr	r3, [pc, #24]	; (8003a08 <FLASH_Program_Byte+0x1c>)
 80039ee:	691a      	ldr	r2, [r3, #16]
 80039f0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80039f4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80039f6:	691a      	ldr	r2, [r3, #16]
 80039f8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80039fa:	691a      	ldr	r2, [r3, #16]
 80039fc:	f042 0201 	orr.w	r2, r2, #1
 8003a00:	611a      	str	r2, [r3, #16]

  *(__IO uint8_t*)Address = Data;
 8003a02:	7001      	strb	r1, [r0, #0]
}
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	40023c00 	.word	0x40023c00

08003a0c <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003a0c:	4b20      	ldr	r3, [pc, #128]	; (8003a90 <FLASH_SetErrorCode+0x84>)
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	f013 0f10 	tst.w	r3, #16
 8003a14:	d007      	beq.n	8003a26 <FLASH_SetErrorCode+0x1a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003a16:	4a1f      	ldr	r2, [pc, #124]	; (8003a94 <FLASH_SetErrorCode+0x88>)
 8003a18:	69d3      	ldr	r3, [r2, #28]
 8003a1a:	f043 0308 	orr.w	r3, r3, #8
 8003a1e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003a20:	4b1b      	ldr	r3, [pc, #108]	; (8003a90 <FLASH_SetErrorCode+0x84>)
 8003a22:	2210      	movs	r2, #16
 8003a24:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003a26:	4b1a      	ldr	r3, [pc, #104]	; (8003a90 <FLASH_SetErrorCode+0x84>)
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f013 0f20 	tst.w	r3, #32
 8003a2e:	d007      	beq.n	8003a40 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003a30:	4a18      	ldr	r2, [pc, #96]	; (8003a94 <FLASH_SetErrorCode+0x88>)
 8003a32:	69d3      	ldr	r3, [r2, #28]
 8003a34:	f043 0304 	orr.w	r3, r3, #4
 8003a38:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003a3a:	4b15      	ldr	r3, [pc, #84]	; (8003a90 <FLASH_SetErrorCode+0x84>)
 8003a3c:	2220      	movs	r2, #32
 8003a3e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003a40:	4b13      	ldr	r3, [pc, #76]	; (8003a90 <FLASH_SetErrorCode+0x84>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003a48:	d007      	beq.n	8003a5a <FLASH_SetErrorCode+0x4e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003a4a:	4a12      	ldr	r2, [pc, #72]	; (8003a94 <FLASH_SetErrorCode+0x88>)
 8003a4c:	69d3      	ldr	r3, [r2, #28]
 8003a4e:	f043 0302 	orr.w	r3, r3, #2
 8003a52:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003a54:	4b0e      	ldr	r3, [pc, #56]	; (8003a90 <FLASH_SetErrorCode+0x84>)
 8003a56:	2240      	movs	r2, #64	; 0x40
 8003a58:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8003a5a:	4b0d      	ldr	r3, [pc, #52]	; (8003a90 <FLASH_SetErrorCode+0x84>)
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003a62:	d007      	beq.n	8003a74 <FLASH_SetErrorCode+0x68>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8003a64:	4a0b      	ldr	r2, [pc, #44]	; (8003a94 <FLASH_SetErrorCode+0x88>)
 8003a66:	69d3      	ldr	r3, [r2, #28]
 8003a68:	f043 0301 	orr.w	r3, r3, #1
 8003a6c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8003a6e:	4b08      	ldr	r3, [pc, #32]	; (8003a90 <FLASH_SetErrorCode+0x84>)
 8003a70:	2280      	movs	r2, #128	; 0x80
 8003a72:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003a74:	4b06      	ldr	r3, [pc, #24]	; (8003a90 <FLASH_SetErrorCode+0x84>)
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	f013 0f02 	tst.w	r3, #2
 8003a7c:	d007      	beq.n	8003a8e <FLASH_SetErrorCode+0x82>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003a7e:	4a05      	ldr	r2, [pc, #20]	; (8003a94 <FLASH_SetErrorCode+0x88>)
 8003a80:	69d3      	ldr	r3, [r2, #28]
 8003a82:	f043 0310 	orr.w	r3, r3, #16
 8003a86:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003a88:	4b01      	ldr	r3, [pc, #4]	; (8003a90 <FLASH_SetErrorCode+0x84>)
 8003a8a:	2202      	movs	r2, #2
 8003a8c:	60da      	str	r2, [r3, #12]
  }
}
 8003a8e:	4770      	bx	lr
 8003a90:	40023c00 	.word	0x40023c00
 8003a94:	20001110 	.word	0x20001110

08003a98 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003a98:	4b09      	ldr	r3, [pc, #36]	; (8003ac0 <HAL_FLASH_Unlock+0x28>)
 8003a9a:	691b      	ldr	r3, [r3, #16]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	db01      	blt.n	8003aa4 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 8003aa0:	2000      	movs	r0, #0
 8003aa2:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003aa4:	4b06      	ldr	r3, [pc, #24]	; (8003ac0 <HAL_FLASH_Unlock+0x28>)
 8003aa6:	4a07      	ldr	r2, [pc, #28]	; (8003ac4 <HAL_FLASH_Unlock+0x2c>)
 8003aa8:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003aaa:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8003aae:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	db01      	blt.n	8003aba <HAL_FLASH_Unlock+0x22>
  HAL_StatusTypeDef status = HAL_OK;
 8003ab6:	2000      	movs	r0, #0
 8003ab8:	4770      	bx	lr
      status = HAL_ERROR;
 8003aba:	2001      	movs	r0, #1
}
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	40023c00 	.word	0x40023c00
 8003ac4:	45670123 	.word	0x45670123

08003ac8 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 8003ac8:	4a03      	ldr	r2, [pc, #12]	; (8003ad8 <HAL_FLASH_Lock+0x10>)
 8003aca:	6913      	ldr	r3, [r2, #16]
 8003acc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003ad0:	6113      	str	r3, [r2, #16]
}
 8003ad2:	2000      	movs	r0, #0
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	40023c00 	.word	0x40023c00

08003adc <FLASH_WaitForLastOperation>:
{ 
 8003adc:	b538      	push	{r3, r4, r5, lr}
 8003ade:	4604      	mov	r4, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003ae0:	4b15      	ldr	r3, [pc, #84]	; (8003b38 <FLASH_WaitForLastOperation+0x5c>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 8003ae6:	f7fe fa6b 	bl	8001fc0 <HAL_GetTick>
 8003aea:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003aec:	4b13      	ldr	r3, [pc, #76]	; (8003b3c <FLASH_WaitForLastOperation+0x60>)
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003af4:	d00a      	beq.n	8003b0c <FLASH_WaitForLastOperation+0x30>
    if(Timeout != HAL_MAX_DELAY)
 8003af6:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003afa:	d0f7      	beq.n	8003aec <FLASH_WaitForLastOperation+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003afc:	b1cc      	cbz	r4, 8003b32 <FLASH_WaitForLastOperation+0x56>
 8003afe:	f7fe fa5f 	bl	8001fc0 <HAL_GetTick>
 8003b02:	1b40      	subs	r0, r0, r5
 8003b04:	42a0      	cmp	r0, r4
 8003b06:	d9f1      	bls.n	8003aec <FLASH_WaitForLastOperation+0x10>
        return HAL_TIMEOUT;
 8003b08:	2003      	movs	r0, #3
 8003b0a:	e00d      	b.n	8003b28 <FLASH_WaitForLastOperation+0x4c>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003b0c:	4b0b      	ldr	r3, [pc, #44]	; (8003b3c <FLASH_WaitForLastOperation+0x60>)
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	f013 0f01 	tst.w	r3, #1
 8003b14:	d002      	beq.n	8003b1c <FLASH_WaitForLastOperation+0x40>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003b16:	4b09      	ldr	r3, [pc, #36]	; (8003b3c <FLASH_WaitForLastOperation+0x60>)
 8003b18:	2201      	movs	r2, #1
 8003b1a:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003b1c:	4b07      	ldr	r3, [pc, #28]	; (8003b3c <FLASH_WaitForLastOperation+0x60>)
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	f013 0ff2 	tst.w	r3, #242	; 0xf2
 8003b24:	d101      	bne.n	8003b2a <FLASH_WaitForLastOperation+0x4e>
  return HAL_OK;
 8003b26:	2000      	movs	r0, #0
}  
 8003b28:	bd38      	pop	{r3, r4, r5, pc}
    FLASH_SetErrorCode();
 8003b2a:	f7ff ff6f 	bl	8003a0c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003b2e:	2001      	movs	r0, #1
 8003b30:	e7fa      	b.n	8003b28 <FLASH_WaitForLastOperation+0x4c>
        return HAL_TIMEOUT;
 8003b32:	2003      	movs	r0, #3
 8003b34:	e7f8      	b.n	8003b28 <FLASH_WaitForLastOperation+0x4c>
 8003b36:	bf00      	nop
 8003b38:	20001110 	.word	0x20001110
 8003b3c:	40023c00 	.word	0x40023c00

08003b40 <HAL_FLASH_Program>:
{
 8003b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8003b42:	4c1d      	ldr	r4, [pc, #116]	; (8003bb8 <HAL_FLASH_Program+0x78>)
 8003b44:	7e24      	ldrb	r4, [r4, #24]
 8003b46:	2c01      	cmp	r4, #1
 8003b48:	d034      	beq.n	8003bb4 <HAL_FLASH_Program+0x74>
 8003b4a:	461f      	mov	r7, r3
 8003b4c:	4616      	mov	r6, r2
 8003b4e:	460d      	mov	r5, r1
 8003b50:	4604      	mov	r4, r0
 8003b52:	4b19      	ldr	r3, [pc, #100]	; (8003bb8 <HAL_FLASH_Program+0x78>)
 8003b54:	2201      	movs	r2, #1
 8003b56:	761a      	strb	r2, [r3, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003b58:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003b5c:	f7ff ffbe 	bl	8003adc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8003b60:	4601      	mov	r1, r0
 8003b62:	b998      	cbnz	r0, 8003b8c <HAL_FLASH_Program+0x4c>
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003b64:	b1bc      	cbz	r4, 8003b96 <HAL_FLASH_Program+0x56>
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003b66:	2c01      	cmp	r4, #1
 8003b68:	d01a      	beq.n	8003ba0 <HAL_FLASH_Program+0x60>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003b6a:	2c02      	cmp	r4, #2
 8003b6c:	d01d      	beq.n	8003baa <HAL_FLASH_Program+0x6a>
      FLASH_Program_DoubleWord(Address, Data);
 8003b6e:	4632      	mov	r2, r6
 8003b70:	463b      	mov	r3, r7
 8003b72:	4628      	mov	r0, r5
 8003b74:	f7ff ff00 	bl	8003978 <FLASH_Program_DoubleWord>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003b78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003b7c:	f7ff ffae 	bl	8003adc <FLASH_WaitForLastOperation>
 8003b80:	4601      	mov	r1, r0
    FLASH->CR &= (~FLASH_CR_PG);  
 8003b82:	4a0e      	ldr	r2, [pc, #56]	; (8003bbc <HAL_FLASH_Program+0x7c>)
 8003b84:	6913      	ldr	r3, [r2, #16]
 8003b86:	f023 0301 	bic.w	r3, r3, #1
 8003b8a:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8003b8c:	4b0a      	ldr	r3, [pc, #40]	; (8003bb8 <HAL_FLASH_Program+0x78>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	761a      	strb	r2, [r3, #24]
}
 8003b92:	4608      	mov	r0, r1
 8003b94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003b96:	b2f1      	uxtb	r1, r6
 8003b98:	4628      	mov	r0, r5
 8003b9a:	f7ff ff27 	bl	80039ec <FLASH_Program_Byte>
 8003b9e:	e7eb      	b.n	8003b78 <HAL_FLASH_Program+0x38>
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003ba0:	b2b1      	uxth	r1, r6
 8003ba2:	4628      	mov	r0, r5
 8003ba4:	f7ff ff10 	bl	80039c8 <FLASH_Program_HalfWord>
 8003ba8:	e7e6      	b.n	8003b78 <HAL_FLASH_Program+0x38>
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003baa:	4631      	mov	r1, r6
 8003bac:	4628      	mov	r0, r5
 8003bae:	f7ff fef9 	bl	80039a4 <FLASH_Program_Word>
 8003bb2:	e7e1      	b.n	8003b78 <HAL_FLASH_Program+0x38>
  __HAL_LOCK(&pFlash);
 8003bb4:	2102      	movs	r1, #2
 8003bb6:	e7ec      	b.n	8003b92 <HAL_FLASH_Program+0x52>
 8003bb8:	20001110 	.word	0x20001110
 8003bbc:	40023c00 	.word	0x40023c00

08003bc0 <FLASH_MassErase>:
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003bc0:	4b07      	ldr	r3, [pc, #28]	; (8003be0 <FLASH_MassErase+0x20>)
 8003bc2:	691a      	ldr	r2, [r3, #16]
 8003bc4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003bc8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 8003bca:	691a      	ldr	r2, [r3, #16]
 8003bcc:	f042 0204 	orr.w	r2, r2, #4
 8003bd0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8003bd2:	691a      	ldr	r2, [r3, #16]
 8003bd4:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 8003bd8:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8003bdc:	6118      	str	r0, [r3, #16]
}
 8003bde:	4770      	bx	lr
 8003be0:	40023c00 	.word	0x40023c00

08003be4 <FLASH_Erase_Sector>:
{
 8003be4:	b410      	push	{r4}
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003be6:	b149      	cbz	r1, 8003bfc <FLASH_Erase_Sector+0x18>
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003be8:	2901      	cmp	r1, #1
 8003bea:	d025      	beq.n	8003c38 <FLASH_Erase_Sector+0x54>
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8003bec:	2902      	cmp	r1, #2
 8003bee:	d002      	beq.n	8003bf6 <FLASH_Erase_Sector+0x12>
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003bf0:	f44f 7440 	mov.w	r4, #768	; 0x300
 8003bf4:	e003      	b.n	8003bfe <FLASH_Erase_Sector+0x1a>
    tmp_psize = FLASH_PSIZE_WORD;
 8003bf6:	f44f 7400 	mov.w	r4, #512	; 0x200
 8003bfa:	e000      	b.n	8003bfe <FLASH_Erase_Sector+0x1a>
     tmp_psize = FLASH_PSIZE_BYTE;
 8003bfc:	2400      	movs	r4, #0
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003bfe:	4b10      	ldr	r3, [pc, #64]	; (8003c40 <FLASH_Erase_Sector+0x5c>)
 8003c00:	6919      	ldr	r1, [r3, #16]
 8003c02:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8003c06:	6119      	str	r1, [r3, #16]
  FLASH->CR |= tmp_psize;
 8003c08:	691a      	ldr	r2, [r3, #16]
 8003c0a:	4322      	orrs	r2, r4
 8003c0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003c0e:	691a      	ldr	r2, [r3, #16]
 8003c10:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8003c14:	611a      	str	r2, [r3, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c16:	22f8      	movs	r2, #248	; 0xf8
 8003c18:	fa92 f2a2 	rbit	r2, r2
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8003c1c:	fab2 f282 	clz	r2, r2
 8003c20:	4090      	lsls	r0, r2
 8003c22:	f040 0002 	orr.w	r0, r0, #2
 8003c26:	691a      	ldr	r2, [r3, #16]
 8003c28:	4310      	orrs	r0, r2
 8003c2a:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003c2c:	691a      	ldr	r2, [r3, #16]
 8003c2e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003c32:	611a      	str	r2, [r3, #16]
}
 8003c34:	bc10      	pop	{r4}
 8003c36:	4770      	bx	lr
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003c38:	f44f 7480 	mov.w	r4, #256	; 0x100
 8003c3c:	e7df      	b.n	8003bfe <FLASH_Erase_Sector+0x1a>
 8003c3e:	bf00      	nop
 8003c40:	40023c00 	.word	0x40023c00

08003c44 <FLASH_FlushCaches>:
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8003c44:	4b16      	ldr	r3, [pc, #88]	; (8003ca0 <FLASH_FlushCaches+0x5c>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f413 7f00 	tst.w	r3, #512	; 0x200
 8003c4c:	d010      	beq.n	8003c70 <FLASH_FlushCaches+0x2c>
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003c4e:	4b14      	ldr	r3, [pc, #80]	; (8003ca0 <FLASH_FlushCaches+0x5c>)
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003c56:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c66:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c6e:	601a      	str	r2, [r3, #0]
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003c70:	4b0b      	ldr	r3, [pc, #44]	; (8003ca0 <FLASH_FlushCaches+0x5c>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003c78:	d010      	beq.n	8003c9c <FLASH_FlushCaches+0x58>
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8003c7a:	4b09      	ldr	r3, [pc, #36]	; (8003ca0 <FLASH_FlushCaches+0x5c>)
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c82:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_RESET();
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c8a:	601a      	str	r2, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003c92:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c9a:	601a      	str	r2, [r3, #0]
}
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	40023c00 	.word	0x40023c00

08003ca4 <HAL_FLASHEx_Erase>:
{
 8003ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8003ca6:	4b22      	ldr	r3, [pc, #136]	; (8003d30 <HAL_FLASHEx_Erase+0x8c>)
 8003ca8:	7e1b      	ldrb	r3, [r3, #24]
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d03e      	beq.n	8003d2c <HAL_FLASHEx_Erase+0x88>
 8003cae:	460e      	mov	r6, r1
 8003cb0:	4604      	mov	r4, r0
 8003cb2:	4b1f      	ldr	r3, [pc, #124]	; (8003d30 <HAL_FLASHEx_Erase+0x8c>)
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	761a      	strb	r2, [r3, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003cb8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003cbc:	f7ff ff0e 	bl	8003adc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8003cc0:	4607      	mov	r7, r0
 8003cc2:	bb70      	cbnz	r0, 8003d22 <HAL_FLASHEx_Erase+0x7e>
    *SectorError = 0xFFFFFFFFU;
 8003cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc8:	6033      	str	r3, [r6, #0]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003cca:	6823      	ldr	r3, [r4, #0]
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d016      	beq.n	8003cfe <HAL_FLASHEx_Erase+0x5a>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003cd0:	68a5      	ldr	r5, [r4, #8]
 8003cd2:	68e3      	ldr	r3, [r4, #12]
 8003cd4:	68a2      	ldr	r2, [r4, #8]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	42ab      	cmp	r3, r5
 8003cda:	d920      	bls.n	8003d1e <HAL_FLASHEx_Erase+0x7a>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8003cdc:	7c21      	ldrb	r1, [r4, #16]
 8003cde:	4628      	mov	r0, r5
 8003ce0:	f7ff ff80 	bl	8003be4 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003ce4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ce8:	f7ff fef8 	bl	8003adc <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8003cec:	4a11      	ldr	r2, [pc, #68]	; (8003d34 <HAL_FLASHEx_Erase+0x90>)
 8003cee:	6913      	ldr	r3, [r2, #16]
 8003cf0:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8003cf4:	6113      	str	r3, [r2, #16]
        if(status != HAL_OK) 
 8003cf6:	4607      	mov	r7, r0
 8003cf8:	b980      	cbnz	r0, 8003d1c <HAL_FLASHEx_Erase+0x78>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003cfa:	3501      	adds	r5, #1
 8003cfc:	e7e9      	b.n	8003cd2 <HAL_FLASHEx_Erase+0x2e>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003cfe:	6861      	ldr	r1, [r4, #4]
 8003d00:	7c20      	ldrb	r0, [r4, #16]
 8003d02:	f7ff ff5d 	bl	8003bc0 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003d06:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003d0a:	f7ff fee7 	bl	8003adc <FLASH_WaitForLastOperation>
 8003d0e:	4607      	mov	r7, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 8003d10:	4a08      	ldr	r2, [pc, #32]	; (8003d34 <HAL_FLASHEx_Erase+0x90>)
 8003d12:	6913      	ldr	r3, [r2, #16]
 8003d14:	f023 0304 	bic.w	r3, r3, #4
 8003d18:	6113      	str	r3, [r2, #16]
 8003d1a:	e000      	b.n	8003d1e <HAL_FLASHEx_Erase+0x7a>
          *SectorError = index;
 8003d1c:	6035      	str	r5, [r6, #0]
    FLASH_FlushCaches();    
 8003d1e:	f7ff ff91 	bl	8003c44 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8003d22:	4b03      	ldr	r3, [pc, #12]	; (8003d30 <HAL_FLASHEx_Erase+0x8c>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	761a      	strb	r2, [r3, #24]
}
 8003d28:	4638      	mov	r0, r7
 8003d2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(&pFlash);
 8003d2c:	2702      	movs	r7, #2
 8003d2e:	e7fb      	b.n	8003d28 <HAL_FLASHEx_Erase+0x84>
 8003d30:	20001110 	.word	0x20001110
 8003d34:	40023c00 	.word	0x40023c00

08003d38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d3a:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 8003d3c:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d3e:	e036      	b.n	8003dae <HAL_GPIO_Init+0x76>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003d40:	2408      	movs	r4, #8
 8003d42:	e000      	b.n	8003d46 <HAL_GPIO_Init+0xe>
 8003d44:	2400      	movs	r4, #0
 8003d46:	40b4      	lsls	r4, r6
 8003d48:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003d4a:	3502      	adds	r5, #2
 8003d4c:	4e69      	ldr	r6, [pc, #420]	; (8003ef4 <HAL_GPIO_Init+0x1bc>)
 8003d4e:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d52:	4c69      	ldr	r4, [pc, #420]	; (8003ef8 <HAL_GPIO_Init+0x1c0>)
 8003d54:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8003d56:	43d4      	mvns	r4, r2
 8003d58:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d5c:	684f      	ldr	r7, [r1, #4]
 8003d5e:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8003d62:	d001      	beq.n	8003d68 <HAL_GPIO_Init+0x30>
        {
          temp |= iocurrent;
 8003d64:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR = temp;
 8003d68:	4d63      	ldr	r5, [pc, #396]	; (8003ef8 <HAL_GPIO_Init+0x1c0>)
 8003d6a:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8003d6c:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8003d6e:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d72:	684f      	ldr	r7, [r1, #4]
 8003d74:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8003d78:	d001      	beq.n	8003d7e <HAL_GPIO_Init+0x46>
        {
          temp |= iocurrent;
 8003d7a:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR = temp;
 8003d7e:	4d5e      	ldr	r5, [pc, #376]	; (8003ef8 <HAL_GPIO_Init+0x1c0>)
 8003d80:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d82:	68ad      	ldr	r5, [r5, #8]
        temp &= ~(iocurrent);
 8003d84:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d88:	684f      	ldr	r7, [r1, #4]
 8003d8a:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8003d8e:	d001      	beq.n	8003d94 <HAL_GPIO_Init+0x5c>
        {
          temp |= iocurrent;
 8003d90:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR = temp;
 8003d94:	4d58      	ldr	r5, [pc, #352]	; (8003ef8 <HAL_GPIO_Init+0x1c0>)
 8003d96:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8003d98:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8003d9a:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d9c:	684e      	ldr	r6, [r1, #4]
 8003d9e:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8003da2:	d001      	beq.n	8003da8 <HAL_GPIO_Init+0x70>
        {
          temp |= iocurrent;
 8003da4:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR = temp;
 8003da8:	4a53      	ldr	r2, [pc, #332]	; (8003ef8 <HAL_GPIO_Init+0x1c0>)
 8003daa:	60d4      	str	r4, [r2, #12]
      }
    }

    position++;
 8003dac:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003dae:	680a      	ldr	r2, [r1, #0]
 8003db0:	fa32 f403 	lsrs.w	r4, r2, r3
 8003db4:	f000 809b 	beq.w	8003eee <HAL_GPIO_Init+0x1b6>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003db8:	2401      	movs	r4, #1
 8003dba:	409c      	lsls	r4, r3
    if (iocurrent != 0x00u)
 8003dbc:	4022      	ands	r2, r4
 8003dbe:	d0f5      	beq.n	8003dac <HAL_GPIO_Init+0x74>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003dc0:	684d      	ldr	r5, [r1, #4]
 8003dc2:	1e6e      	subs	r6, r5, #1
 8003dc4:	2e01      	cmp	r6, #1
 8003dc6:	d903      	bls.n	8003dd0 <HAL_GPIO_Init+0x98>
 8003dc8:	2d11      	cmp	r5, #17
 8003dca:	d001      	beq.n	8003dd0 <HAL_GPIO_Init+0x98>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003dcc:	2d12      	cmp	r5, #18
 8003dce:	d112      	bne.n	8003df6 <HAL_GPIO_Init+0xbe>
        temp = GPIOx->OSPEEDR;
 8003dd0:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003dd2:	005f      	lsls	r7, r3, #1
 8003dd4:	2503      	movs	r5, #3
 8003dd6:	40bd      	lsls	r5, r7
 8003dd8:	ea26 0605 	bic.w	r6, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ddc:	68cd      	ldr	r5, [r1, #12]
 8003dde:	40bd      	lsls	r5, r7
 8003de0:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8003de2:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8003de4:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003de6:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003dea:	684d      	ldr	r5, [r1, #4]
 8003dec:	f3c5 1400 	ubfx	r4, r5, #4, #1
 8003df0:	409c      	lsls	r4, r3
 8003df2:	4334      	orrs	r4, r6
        GPIOx->OTYPER = temp;
 8003df4:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 8003df6:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003df8:	005f      	lsls	r7, r3, #1
 8003dfa:	2403      	movs	r4, #3
 8003dfc:	40bc      	lsls	r4, r7
 8003dfe:	43e4      	mvns	r4, r4
 8003e00:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003e02:	688e      	ldr	r6, [r1, #8]
 8003e04:	40be      	lsls	r6, r7
 8003e06:	432e      	orrs	r6, r5
      GPIOx->PUPDR = temp;
 8003e08:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e0a:	684d      	ldr	r5, [r1, #4]
 8003e0c:	2d02      	cmp	r5, #2
 8003e0e:	d001      	beq.n	8003e14 <HAL_GPIO_Init+0xdc>
 8003e10:	2d12      	cmp	r5, #18
 8003e12:	d113      	bne.n	8003e3c <HAL_GPIO_Init+0x104>
        temp = GPIOx->AFR[position >> 3u];
 8003e14:	08de      	lsrs	r6, r3, #3
 8003e16:	3608      	adds	r6, #8
 8003e18:	f850 e026 	ldr.w	lr, [r0, r6, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e1c:	f003 0507 	and.w	r5, r3, #7
 8003e20:	ea4f 0c85 	mov.w	ip, r5, lsl #2
 8003e24:	250f      	movs	r5, #15
 8003e26:	fa05 f50c 	lsl.w	r5, r5, ip
 8003e2a:	ea2e 0e05 	bic.w	lr, lr, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e2e:	690d      	ldr	r5, [r1, #16]
 8003e30:	fa05 f50c 	lsl.w	r5, r5, ip
 8003e34:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3u] = temp;
 8003e38:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8003e3c:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e3e:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e40:	684d      	ldr	r5, [r1, #4]
 8003e42:	f005 0503 	and.w	r5, r5, #3
 8003e46:	40bd      	lsls	r5, r7
 8003e48:	432c      	orrs	r4, r5
      GPIOx->MODER = temp;
 8003e4a:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e4c:	684c      	ldr	r4, [r1, #4]
 8003e4e:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8003e52:	d0ab      	beq.n	8003dac <HAL_GPIO_Init+0x74>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e54:	2400      	movs	r4, #0
 8003e56:	9401      	str	r4, [sp, #4]
 8003e58:	4c28      	ldr	r4, [pc, #160]	; (8003efc <HAL_GPIO_Init+0x1c4>)
 8003e5a:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8003e5c:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
 8003e60:	6465      	str	r5, [r4, #68]	; 0x44
 8003e62:	6c64      	ldr	r4, [r4, #68]	; 0x44
 8003e64:	f404 4480 	and.w	r4, r4, #16384	; 0x4000
 8003e68:	9401      	str	r4, [sp, #4]
 8003e6a:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003e6c:	089d      	lsrs	r5, r3, #2
 8003e6e:	1cae      	adds	r6, r5, #2
 8003e70:	4c20      	ldr	r4, [pc, #128]	; (8003ef4 <HAL_GPIO_Init+0x1bc>)
 8003e72:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e76:	f003 0403 	and.w	r4, r3, #3
 8003e7a:	00a6      	lsls	r6, r4, #2
 8003e7c:	240f      	movs	r4, #15
 8003e7e:	40b4      	lsls	r4, r6
 8003e80:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003e84:	4c1e      	ldr	r4, [pc, #120]	; (8003f00 <HAL_GPIO_Init+0x1c8>)
 8003e86:	42a0      	cmp	r0, r4
 8003e88:	f43f af5c 	beq.w	8003d44 <HAL_GPIO_Init+0xc>
 8003e8c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003e90:	42a0      	cmp	r0, r4
 8003e92:	d01e      	beq.n	8003ed2 <HAL_GPIO_Init+0x19a>
 8003e94:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003e98:	42a0      	cmp	r0, r4
 8003e9a:	d01c      	beq.n	8003ed6 <HAL_GPIO_Init+0x19e>
 8003e9c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003ea0:	42a0      	cmp	r0, r4
 8003ea2:	d01a      	beq.n	8003eda <HAL_GPIO_Init+0x1a2>
 8003ea4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003ea8:	42a0      	cmp	r0, r4
 8003eaa:	d018      	beq.n	8003ede <HAL_GPIO_Init+0x1a6>
 8003eac:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003eb0:	42a0      	cmp	r0, r4
 8003eb2:	d016      	beq.n	8003ee2 <HAL_GPIO_Init+0x1aa>
 8003eb4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003eb8:	42a0      	cmp	r0, r4
 8003eba:	d014      	beq.n	8003ee6 <HAL_GPIO_Init+0x1ae>
 8003ebc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003ec0:	42a0      	cmp	r0, r4
 8003ec2:	d012      	beq.n	8003eea <HAL_GPIO_Init+0x1b2>
 8003ec4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003ec8:	42a0      	cmp	r0, r4
 8003eca:	f43f af39 	beq.w	8003d40 <HAL_GPIO_Init+0x8>
 8003ece:	2409      	movs	r4, #9
 8003ed0:	e739      	b.n	8003d46 <HAL_GPIO_Init+0xe>
 8003ed2:	2401      	movs	r4, #1
 8003ed4:	e737      	b.n	8003d46 <HAL_GPIO_Init+0xe>
 8003ed6:	2402      	movs	r4, #2
 8003ed8:	e735      	b.n	8003d46 <HAL_GPIO_Init+0xe>
 8003eda:	2403      	movs	r4, #3
 8003edc:	e733      	b.n	8003d46 <HAL_GPIO_Init+0xe>
 8003ede:	2404      	movs	r4, #4
 8003ee0:	e731      	b.n	8003d46 <HAL_GPIO_Init+0xe>
 8003ee2:	2405      	movs	r4, #5
 8003ee4:	e72f      	b.n	8003d46 <HAL_GPIO_Init+0xe>
 8003ee6:	2406      	movs	r4, #6
 8003ee8:	e72d      	b.n	8003d46 <HAL_GPIO_Init+0xe>
 8003eea:	2407      	movs	r4, #7
 8003eec:	e72b      	b.n	8003d46 <HAL_GPIO_Init+0xe>
  }
}
 8003eee:	b003      	add	sp, #12
 8003ef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	40013800 	.word	0x40013800
 8003ef8:	40013c00 	.word	0x40013c00
 8003efc:	40023800 	.word	0x40023800
 8003f00:	40020000 	.word	0x40020000

08003f04 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f04:	6903      	ldr	r3, [r0, #16]
 8003f06:	4219      	tst	r1, r3
 8003f08:	d101      	bne.n	8003f0e <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f0a:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8003f0c:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 8003f0e:	2001      	movs	r0, #1
 8003f10:	4770      	bx	lr

08003f12 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f12:	b912      	cbnz	r2, 8003f1a <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f14:	0409      	lsls	r1, r1, #16
 8003f16:	6181      	str	r1, [r0, #24]
  }
}
 8003f18:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8003f1a:	6181      	str	r1, [r0, #24]
 8003f1c:	4770      	bx	lr

08003f1e <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003f1e:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f20:	ea01 0203 	and.w	r2, r1, r3
 8003f24:	ea21 0103 	bic.w	r1, r1, r3
 8003f28:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003f2c:	6181      	str	r1, [r0, #24]
}
 8003f2e:	4770      	bx	lr

08003f30 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f30:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003f32:	4b05      	ldr	r3, [pc, #20]	; (8003f48 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	4203      	tst	r3, r0
 8003f38:	d100      	bne.n	8003f3c <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 8003f3a:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f3c:	4b02      	ldr	r3, [pc, #8]	; (8003f48 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8003f3e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f40:	f7fd f9ea 	bl	8001318 <HAL_GPIO_EXTI_Callback>
}
 8003f44:	e7f9      	b.n	8003f3a <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003f46:	bf00      	nop
 8003f48:	40013c00 	.word	0x40013c00

08003f4c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f50:	b082      	sub	sp, #8
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f52:	6807      	ldr	r7, [r0, #0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8003f54:	00ca      	lsls	r2, r1, #3
 8003f56:	1a52      	subs	r2, r2, r1
 8003f58:	0093      	lsls	r3, r2, #2
 8003f5a:	4403      	add	r3, r0
 8003f5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003f5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d857      	bhi.n	8004014 <PCD_WriteEmptyTxFifo+0xc8>
 8003f64:	46b8      	mov	r8, r7
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8003f66:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 8003f68:	ebc1 04c1 	rsb	r4, r1, r1, lsl #3
 8003f6c:	00a2      	lsls	r2, r4, #2
 8003f6e:	4402      	add	r2, r0
 8003f70:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003f72:	429a      	cmp	r2, r3
 8003f74:	d300      	bcc.n	8003f78 <PCD_WriteEmptyTxFifo+0x2c>
  len = ep->xfer_len - ep->xfer_count;
 8003f76:	461a      	mov	r2, r3
 8003f78:	460c      	mov	r4, r1
 8003f7a:	4606      	mov	r6, r0
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 8003f7c:	f102 0a03 	add.w	sl, r2, #3
 8003f80:	ea4f 0a9a 	mov.w	sl, sl, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f84:	e016      	b.n	8003fb4 <PCD_WriteEmptyTxFifo+0x68>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8003f86:	f109 0a03 	add.w	sl, r9, #3
 8003f8a:	ea4f 0a9a 	mov.w	sl, sl, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003f8e:	00e3      	lsls	r3, r4, #3
 8003f90:	1b1b      	subs	r3, r3, r4
 8003f92:	009d      	lsls	r5, r3, #2
 8003f94:	4435      	add	r5, r6
 8003f96:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 8003f98:	7c33      	ldrb	r3, [r6, #16]
 8003f9a:	9300      	str	r3, [sp, #0]
 8003f9c:	fa1f f389 	uxth.w	r3, r9
 8003fa0:	b2e2      	uxtb	r2, r4
 8003fa2:	4638      	mov	r0, r7
 8003fa4:	f003 fb3a 	bl	800761c <USB_WritePacket>
                          (uint8_t)hpcd->Init.dma_enable);

    ep->xfer_buff  += len;
 8003fa8:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8003faa:	444b      	add	r3, r9
 8003fac:	64ab      	str	r3, [r5, #72]	; 0x48
    ep->xfer_count += len;
 8003fae:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8003fb0:	444b      	add	r3, r9
 8003fb2:	656b      	str	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003fb4:	eb08 1344 	add.w	r3, r8, r4, lsl #5
 8003fb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	4553      	cmp	r3, sl
 8003fc2:	d313      	bcc.n	8003fec <PCD_WriteEmptyTxFifo+0xa0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003fc4:	00e3      	lsls	r3, r4, #3
 8003fc6:	1b1b      	subs	r3, r3, r4
 8003fc8:	009a      	lsls	r2, r3, #2
 8003fca:	4432      	add	r2, r6
 8003fcc:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8003fce:	6d13      	ldr	r3, [r2, #80]	; 0x50
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003fd0:	4299      	cmp	r1, r3
 8003fd2:	d20b      	bcs.n	8003fec <PCD_WriteEmptyTxFifo+0xa0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003fd4:	b153      	cbz	r3, 8003fec <PCD_WriteEmptyTxFifo+0xa0>
    len = ep->xfer_len - ep->xfer_count;
 8003fd6:	1a5b      	subs	r3, r3, r1
    if (len > ep->maxpacket)
 8003fd8:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
 8003fdc:	008a      	lsls	r2, r1, #2
 8003fde:	4432      	add	r2, r6
 8003fe0:	f8d2 9044 	ldr.w	r9, [r2, #68]	; 0x44
 8003fe4:	4599      	cmp	r9, r3
 8003fe6:	d3ce      	bcc.n	8003f86 <PCD_WriteEmptyTxFifo+0x3a>
    len = ep->xfer_len - ep->xfer_count;
 8003fe8:	4699      	mov	r9, r3
 8003fea:	e7cc      	b.n	8003f86 <PCD_WriteEmptyTxFifo+0x3a>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003fec:	00e3      	lsls	r3, r4, #3
 8003fee:	1b1b      	subs	r3, r3, r4
 8003ff0:	0098      	lsls	r0, r3, #2
 8003ff2:	4406      	add	r6, r0
 8003ff4:	6d32      	ldr	r2, [r6, #80]	; 0x50
 8003ff6:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d80f      	bhi.n	800401c <PCD_WriteEmptyTxFifo+0xd0>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003ffc:	f004 040f 	and.w	r4, r4, #15
 8004000:	2101      	movs	r1, #1
 8004002:	40a1      	lsls	r1, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004004:	f8d7 4834 	ldr.w	r4, [r7, #2100]	; 0x834
 8004008:	ea24 0401 	bic.w	r4, r4, r1
 800400c:	f8c7 4834 	str.w	r4, [r7, #2100]	; 0x834
  }

  return HAL_OK;
 8004010:	2000      	movs	r0, #0
 8004012:	e000      	b.n	8004016 <PCD_WriteEmptyTxFifo+0xca>
    return HAL_ERROR;
 8004014:	2001      	movs	r0, #1
}
 8004016:	b002      	add	sp, #8
 8004018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  return HAL_OK;
 800401c:	2000      	movs	r0, #0
 800401e:	e7fa      	b.n	8004016 <PCD_WriteEmptyTxFifo+0xca>

08004020 <HAL_PCD_Init>:
{
 8004020:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004022:	b08b      	sub	sp, #44	; 0x2c
  if (hpcd == NULL)
 8004024:	2800      	cmp	r0, #0
 8004026:	f000 808a 	beq.w	800413e <HAL_PCD_Init+0x11e>
 800402a:	4604      	mov	r4, r0
  USBx = hpcd->Instance;
 800402c:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800402e:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8004032:	b323      	cbz	r3, 800407e <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8004034:	2303      	movs	r3, #3
 8004036:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800403a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800403c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004040:	d101      	bne.n	8004046 <HAL_PCD_Init+0x26>
    hpcd->Init.dma_enable = 0U;
 8004042:	2300      	movs	r3, #0
 8004044:	6123      	str	r3, [r4, #16]
  __HAL_PCD_DISABLE(hpcd);
 8004046:	6820      	ldr	r0, [r4, #0]
 8004048:	f003 f87c 	bl	8007144 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800404c:	4625      	mov	r5, r4
 800404e:	f855 7b10 	ldr.w	r7, [r5], #16
 8004052:	466e      	mov	r6, sp
 8004054:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004056:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8004058:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800405a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800405c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004060:	e886 0003 	stmia.w	r6, {r0, r1}
 8004064:	1d23      	adds	r3, r4, #4
 8004066:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004068:	4638      	mov	r0, r7
 800406a:	f002 ffb1 	bl	8006fd0 <USB_CoreInit>
 800406e:	b158      	cbz	r0, 8004088 <HAL_PCD_Init+0x68>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004070:	2302      	movs	r3, #2
 8004072:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 8004076:	2501      	movs	r5, #1
}
 8004078:	4628      	mov	r0, r5
 800407a:	b00b      	add	sp, #44	; 0x2c
 800407c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 800407e:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 8004082:	f007 fda7 	bl	800bbd4 <HAL_PCD_MspInit>
 8004086:	e7d5      	b.n	8004034 <HAL_PCD_Init+0x14>
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004088:	2100      	movs	r1, #0
 800408a:	6820      	ldr	r0, [r4, #0]
 800408c:	f003 f860 	bl	8007150 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004090:	2300      	movs	r3, #0
 8004092:	e015      	b.n	80040c0 <HAL_PCD_Init+0xa0>
    hpcd->IN_ep[i].is_in = 1U;
 8004094:	00d9      	lsls	r1, r3, #3
 8004096:	1ac8      	subs	r0, r1, r3
 8004098:	0082      	lsls	r2, r0, #2
 800409a:	4422      	add	r2, r4
 800409c:	2001      	movs	r0, #1
 800409e:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 80040a2:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 80040a6:	f8a2 3042 	strh.w	r3, [r2, #66]	; 0x42
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80040aa:	2000      	movs	r0, #0
 80040ac:	f882 003f 	strb.w	r0, [r2, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 80040b0:	6450      	str	r0, [r2, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 80040b2:	6490      	str	r0, [r2, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 80040b4:	1aca      	subs	r2, r1, r3
 80040b6:	0091      	lsls	r1, r2, #2
 80040b8:	4421      	add	r1, r4
 80040ba:	6508      	str	r0, [r1, #80]	; 0x50
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040bc:	3301      	adds	r3, #1
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	6865      	ldr	r5, [r4, #4]
 80040c2:	42ab      	cmp	r3, r5
 80040c4:	d3e6      	bcc.n	8004094 <HAL_PCD_Init+0x74>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040c6:	2300      	movs	r3, #0
 80040c8:	e015      	b.n	80040f6 <HAL_PCD_Init+0xd6>
    hpcd->OUT_ep[i].is_in = 0U;
 80040ca:	00d8      	lsls	r0, r3, #3
 80040cc:	1ac1      	subs	r1, r0, r3
 80040ce:	008a      	lsls	r2, r1, #2
 80040d0:	4422      	add	r2, r4
 80040d2:	2100      	movs	r1, #0
 80040d4:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 80040d8:	f882 31fc 	strb.w	r3, [r2, #508]	; 0x1fc
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80040dc:	f882 11ff 	strb.w	r1, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 80040e0:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80040e4:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 80040e8:	1ac2      	subs	r2, r0, r3
 80040ea:	0090      	lsls	r0, r2, #2
 80040ec:	4420      	add	r0, r4
 80040ee:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040f2:	3301      	adds	r3, #1
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	429d      	cmp	r5, r3
 80040f8:	d8e7      	bhi.n	80040ca <HAL_PCD_Init+0xaa>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040fa:	4625      	mov	r5, r4
 80040fc:	f855 7b10 	ldr.w	r7, [r5], #16
 8004100:	466e      	mov	r6, sp
 8004102:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004104:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8004106:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004108:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800410a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800410e:	e886 0003 	stmia.w	r6, {r0, r1}
 8004112:	1d23      	adds	r3, r4, #4
 8004114:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004116:	4638      	mov	r0, r7
 8004118:	f003 f860 	bl	80071dc <USB_DevInit>
 800411c:	4605      	mov	r5, r0
 800411e:	b120      	cbz	r0, 800412a <HAL_PCD_Init+0x10a>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004120:	2302      	movs	r3, #2
 8004122:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 8004126:	2501      	movs	r5, #1
 8004128:	e7a6      	b.n	8004078 <HAL_PCD_Init+0x58>
  hpcd->USB_Address = 0U;
 800412a:	2300      	movs	r3, #0
 800412c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004130:	2301      	movs	r3, #1
 8004132:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8004136:	6820      	ldr	r0, [r4, #0]
 8004138:	f003 fc1e 	bl	8007978 <USB_DevDisconnect>
  return HAL_OK;
 800413c:	e79c      	b.n	8004078 <HAL_PCD_Init+0x58>
    return HAL_ERROR;
 800413e:	2501      	movs	r5, #1
 8004140:	e79a      	b.n	8004078 <HAL_PCD_Init+0x58>

08004142 <HAL_PCD_Start>:
  __HAL_LOCK(hpcd);
 8004142:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8004146:	2b01      	cmp	r3, #1
 8004148:	d00e      	beq.n	8004168 <HAL_PCD_Start+0x26>
{
 800414a:	b510      	push	{r4, lr}
 800414c:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 800414e:	2301      	movs	r3, #1
 8004150:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 8004154:	6800      	ldr	r0, [r0, #0]
 8004156:	f002 ffef 	bl	8007138 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800415a:	6820      	ldr	r0, [r4, #0]
 800415c:	f003 fbfe 	bl	800795c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004160:	2000      	movs	r0, #0
 8004162:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8004166:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8004168:	2002      	movs	r0, #2
}
 800416a:	4770      	bx	lr

0800416c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800416c:	b570      	push	{r4, r5, r6, lr}
 800416e:	4604      	mov	r4, r0
 8004170:	460d      	mov	r5, r1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004172:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004174:	6c06      	ldr	r6, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004176:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 800417a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800417e:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004180:	6921      	ldr	r1, [r4, #16]
 8004182:	2901      	cmp	r1, #1
 8004184:	d011      	beq.n	80041aa <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004186:	4937      	ldr	r1, [pc, #220]	; (8004264 <PCD_EP_OutXfrComplete_int+0xf8>)
 8004188:	428e      	cmp	r6, r1
 800418a:	d054      	beq.n	8004236 <PCD_EP_OutXfrComplete_int+0xca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800418c:	b93d      	cbnz	r5, 800419e <PCD_EP_OutXfrComplete_int+0x32>
 800418e:	ebc5 02c5 	rsb	r2, r5, r5, lsl #3
 8004192:	0093      	lsls	r3, r2, #2
 8004194:	4423      	add	r3, r4
 8004196:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800419a:	2b00      	cmp	r3, #0
 800419c:	d05c      	beq.n	8004258 <PCD_EP_OutXfrComplete_int+0xec>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800419e:	b2e9      	uxtb	r1, r5
 80041a0:	4620      	mov	r0, r4
 80041a2:	f007 fd6b 	bl	800bc7c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 80041a6:	2000      	movs	r0, #0
 80041a8:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80041aa:	f012 0f08 	tst.w	r2, #8
 80041ae:	d009      	beq.n	80041c4 <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041b0:	492d      	ldr	r1, [pc, #180]	; (8004268 <PCD_EP_OutXfrComplete_int+0xfc>)
 80041b2:	428e      	cmp	r6, r1
 80041b4:	d9f7      	bls.n	80041a6 <PCD_EP_OutXfrComplete_int+0x3a>
 80041b6:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80041ba:	d0f4      	beq.n	80041a6 <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80041bc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80041c0:	609a      	str	r2, [r3, #8]
 80041c2:	e7f0      	b.n	80041a6 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80041c4:	f012 0f20 	tst.w	r2, #32
 80041c8:	d128      	bne.n	800421c <PCD_EP_OutXfrComplete_int+0xb0>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80041ca:	f012 0f28 	tst.w	r2, #40	; 0x28
 80041ce:	d1ea      	bne.n	80041a6 <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041d0:	4925      	ldr	r1, [pc, #148]	; (8004268 <PCD_EP_OutXfrComplete_int+0xfc>)
 80041d2:	428e      	cmp	r6, r1
 80041d4:	d902      	bls.n	80041dc <PCD_EP_OutXfrComplete_int+0x70>
 80041d6:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80041da:	d122      	bne.n	8004222 <PCD_EP_OutXfrComplete_int+0xb6>
          hpcd->OUT_ep[epnum].maxpacket -
 80041dc:	00e9      	lsls	r1, r5, #3
 80041de:	1b49      	subs	r1, r1, r5
 80041e0:	008a      	lsls	r2, r1, #2
 80041e2:	4422      	add	r2, r4
 80041e4:	f8d2 1204 	ldr.w	r1, [r2, #516]	; 0x204
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80041e8:	691b      	ldr	r3, [r3, #16]
 80041ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80041ee:	1ac9      	subs	r1, r1, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80041f0:	f8c2 1214 	str.w	r1, [r2, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80041f4:	f8d2 1204 	ldr.w	r1, [r2, #516]	; 0x204
 80041f8:	f8d2 3208 	ldr.w	r3, [r2, #520]	; 0x208
 80041fc:	440b      	add	r3, r1
 80041fe:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004202:	b935      	cbnz	r5, 8004212 <PCD_EP_OutXfrComplete_int+0xa6>
 8004204:	ebc5 02c5 	rsb	r2, r5, r5, lsl #3
 8004208:	0093      	lsls	r3, r2, #2
 800420a:	4423      	add	r3, r4
 800420c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004210:	b15b      	cbz	r3, 800422a <PCD_EP_OutXfrComplete_int+0xbe>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004212:	b2e9      	uxtb	r1, r5
 8004214:	4620      	mov	r0, r4
 8004216:	f007 fd31 	bl	800bc7c <HAL_PCD_DataOutStageCallback>
 800421a:	e7c4      	b.n	80041a6 <PCD_EP_OutXfrComplete_int+0x3a>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800421c:	2220      	movs	r2, #32
 800421e:	609a      	str	r2, [r3, #8]
 8004220:	e7c1      	b.n	80041a6 <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004222:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004226:	609a      	str	r2, [r3, #8]
 8004228:	e7bd      	b.n	80041a6 <PCD_EP_OutXfrComplete_int+0x3a>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800422a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800422e:	2101      	movs	r1, #1
 8004230:	f003 fbf4 	bl	8007a1c <USB_EP0_OutStart>
 8004234:	e7ed      	b.n	8004212 <PCD_EP_OutXfrComplete_int+0xa6>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004236:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800423a:	d109      	bne.n	8004250 <PCD_EP_OutXfrComplete_int+0xe4>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800423c:	f012 0f20 	tst.w	r2, #32
 8004240:	d001      	beq.n	8004246 <PCD_EP_OutXfrComplete_int+0xda>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004242:	2220      	movs	r2, #32
 8004244:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004246:	b2e9      	uxtb	r1, r5
 8004248:	4620      	mov	r0, r4
 800424a:	f007 fd17 	bl	800bc7c <HAL_PCD_DataOutStageCallback>
 800424e:	e7aa      	b.n	80041a6 <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004250:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004254:	609a      	str	r2, [r3, #8]
 8004256:	e7a6      	b.n	80041a6 <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004258:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800425c:	2100      	movs	r1, #0
 800425e:	f003 fbdd 	bl	8007a1c <USB_EP0_OutStart>
 8004262:	e79c      	b.n	800419e <PCD_EP_OutXfrComplete_int+0x32>
 8004264:	4f54310a 	.word	0x4f54310a
 8004268:	4f54300a 	.word	0x4f54300a

0800426c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800426c:	b538      	push	{r3, r4, r5, lr}
 800426e:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004270:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004272:	6c1d      	ldr	r5, [r3, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004274:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8004278:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800427c:	4b0e      	ldr	r3, [pc, #56]	; (80042b8 <PCD_EP_OutSetupPacket_int+0x4c>)
 800427e:	429d      	cmp	r5, r3
 8004280:	d907      	bls.n	8004292 <PCD_EP_OutSetupPacket_int+0x26>
 8004282:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004286:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800428a:	d002      	beq.n	8004292 <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800428c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004290:	608b      	str	r3, [r1, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004292:	4620      	mov	r0, r4
 8004294:	f007 fcea 	bl	800bc6c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004298:	4b07      	ldr	r3, [pc, #28]	; (80042b8 <PCD_EP_OutSetupPacket_int+0x4c>)
 800429a:	429d      	cmp	r5, r3
 800429c:	d902      	bls.n	80042a4 <PCD_EP_OutSetupPacket_int+0x38>
 800429e:	6923      	ldr	r3, [r4, #16]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d001      	beq.n	80042a8 <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 80042a4:	2000      	movs	r0, #0
 80042a6:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80042a8:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80042ac:	2101      	movs	r1, #1
 80042ae:	6820      	ldr	r0, [r4, #0]
 80042b0:	f003 fbb4 	bl	8007a1c <USB_EP0_OutStart>
 80042b4:	e7f6      	b.n	80042a4 <PCD_EP_OutSetupPacket_int+0x38>
 80042b6:	bf00      	nop
 80042b8:	4f54300a 	.word	0x4f54300a

080042bc <HAL_PCD_IRQHandler>:
{
 80042bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042c0:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042c2:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80042c4:	4628      	mov	r0, r5
 80042c6:	f003 fb95 	bl	80079f4 <USB_GetMode>
 80042ca:	b108      	cbz	r0, 80042d0 <HAL_PCD_IRQHandler+0x14>
}
 80042cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042d0:	462f      	mov	r7, r5
 80042d2:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80042d4:	6820      	ldr	r0, [r4, #0]
 80042d6:	f003 fb5d 	bl	8007994 <USB_ReadInterrupts>
 80042da:	2800      	cmp	r0, #0
 80042dc:	d0f6      	beq.n	80042cc <HAL_PCD_IRQHandler+0x10>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80042de:	6820      	ldr	r0, [r4, #0]
 80042e0:	f003 fb58 	bl	8007994 <USB_ReadInterrupts>
 80042e4:	f010 0f02 	tst.w	r0, #2
 80042e8:	d004      	beq.n	80042f4 <HAL_PCD_IRQHandler+0x38>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80042ea:	6822      	ldr	r2, [r4, #0]
 80042ec:	6953      	ldr	r3, [r2, #20]
 80042ee:	f003 0302 	and.w	r3, r3, #2
 80042f2:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80042f4:	6820      	ldr	r0, [r4, #0]
 80042f6:	f003 fb4d 	bl	8007994 <USB_ReadInterrupts>
 80042fa:	f010 0f10 	tst.w	r0, #16
 80042fe:	d014      	beq.n	800432a <HAL_PCD_IRQHandler+0x6e>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004300:	6822      	ldr	r2, [r4, #0]
 8004302:	6993      	ldr	r3, [r2, #24]
 8004304:	f023 0310 	bic.w	r3, r3, #16
 8004308:	6193      	str	r3, [r2, #24]
      temp = USBx->GRXSTSP;
 800430a:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800430e:	f008 090f 	and.w	r9, r8, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004312:	f3c8 4343 	ubfx	r3, r8, #17, #4
 8004316:	2b02      	cmp	r3, #2
 8004318:	d068      	beq.n	80043ec <HAL_PCD_IRQHandler+0x130>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800431a:	2b06      	cmp	r3, #6
 800431c:	f000 8088 	beq.w	8004430 <HAL_PCD_IRQHandler+0x174>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004320:	6822      	ldr	r2, [r4, #0]
 8004322:	6993      	ldr	r3, [r2, #24]
 8004324:	f043 0310 	orr.w	r3, r3, #16
 8004328:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800432a:	6820      	ldr	r0, [r4, #0]
 800432c:	f003 fb32 	bl	8007994 <USB_ReadInterrupts>
 8004330:	f410 2f00 	tst.w	r0, #524288	; 0x80000
 8004334:	f040 8090 	bne.w	8004458 <HAL_PCD_IRQHandler+0x19c>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004338:	6820      	ldr	r0, [r4, #0]
 800433a:	f003 fb2b 	bl	8007994 <USB_ReadInterrupts>
 800433e:	f410 2f80 	tst.w	r0, #262144	; 0x40000
 8004342:	f040 80d4 	bne.w	80044ee <HAL_PCD_IRQHandler+0x232>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004346:	6820      	ldr	r0, [r4, #0]
 8004348:	f003 fb24 	bl	8007994 <USB_ReadInterrupts>
 800434c:	2800      	cmp	r0, #0
 800434e:	f2c0 8142 	blt.w	80045d6 <HAL_PCD_IRQHandler+0x31a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004352:	6820      	ldr	r0, [r4, #0]
 8004354:	f003 fb1e 	bl	8007994 <USB_ReadInterrupts>
 8004358:	f410 6f00 	tst.w	r0, #2048	; 0x800
 800435c:	d00a      	beq.n	8004374 <HAL_PCD_IRQHandler+0xb8>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800435e:	f8d5 3808 	ldr.w	r3, [r5, #2056]	; 0x808
 8004362:	f013 0f01 	tst.w	r3, #1
 8004366:	f040 8145 	bne.w	80045f4 <HAL_PCD_IRQHandler+0x338>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800436a:	6822      	ldr	r2, [r4, #0]
 800436c:	6953      	ldr	r3, [r2, #20]
 800436e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004372:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004374:	6820      	ldr	r0, [r4, #0]
 8004376:	f003 fb0d 	bl	8007994 <USB_ReadInterrupts>
 800437a:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 800437e:	f040 813d 	bne.w	80045fc <HAL_PCD_IRQHandler+0x340>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004382:	6820      	ldr	r0, [r4, #0]
 8004384:	f003 fb06 	bl	8007994 <USB_ReadInterrupts>
 8004388:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 800438c:	f040 819c 	bne.w	80046c8 <HAL_PCD_IRQHandler+0x40c>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004390:	6820      	ldr	r0, [r4, #0]
 8004392:	f003 faff 	bl	8007994 <USB_ReadInterrupts>
 8004396:	f010 0f08 	tst.w	r0, #8
 800439a:	f040 81ad 	bne.w	80046f8 <HAL_PCD_IRQHandler+0x43c>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800439e:	6820      	ldr	r0, [r4, #0]
 80043a0:	f003 faf8 	bl	8007994 <USB_ReadInterrupts>
 80043a4:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 80043a8:	f040 81af 	bne.w	800470a <HAL_PCD_IRQHandler+0x44e>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80043ac:	6820      	ldr	r0, [r4, #0]
 80043ae:	f003 faf1 	bl	8007994 <USB_ReadInterrupts>
 80043b2:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 80043b6:	f040 81b2 	bne.w	800471e <HAL_PCD_IRQHandler+0x462>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80043ba:	6820      	ldr	r0, [r4, #0]
 80043bc:	f003 faea 	bl	8007994 <USB_ReadInterrupts>
 80043c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80043c4:	f040 81b5 	bne.w	8004732 <HAL_PCD_IRQHandler+0x476>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80043c8:	6820      	ldr	r0, [r4, #0]
 80043ca:	f003 fae3 	bl	8007994 <USB_ReadInterrupts>
 80043ce:	f010 0f04 	tst.w	r0, #4
 80043d2:	f43f af7b 	beq.w	80042cc <HAL_PCD_IRQHandler+0x10>
      temp = hpcd->Instance->GOTGINT;
 80043d6:	6823      	ldr	r3, [r4, #0]
 80043d8:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80043da:	f015 0f04 	tst.w	r5, #4
 80043de:	f040 81b1 	bne.w	8004744 <HAL_PCD_IRQHandler+0x488>
      hpcd->Instance->GOTGINT |= temp;
 80043e2:	6822      	ldr	r2, [r4, #0]
 80043e4:	6853      	ldr	r3, [r2, #4]
 80043e6:	432b      	orrs	r3, r5
 80043e8:	6053      	str	r3, [r2, #4]
 80043ea:	e76f      	b.n	80042cc <HAL_PCD_IRQHandler+0x10>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80043ec:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80043f0:	ea18 0f03 	tst.w	r8, r3
 80043f4:	d094      	beq.n	8004320 <HAL_PCD_IRQHandler+0x64>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80043f6:	ea4f 0bc9 	mov.w	fp, r9, lsl #3
 80043fa:	ebab 0309 	sub.w	r3, fp, r9
 80043fe:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8004402:	44a2      	add	sl, r4
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004404:	ea4f 1818 	mov.w	r8, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004408:	f3c8 020a 	ubfx	r2, r8, #0, #11
 800440c:	f8da 1208 	ldr.w	r1, [sl, #520]	; 0x208
 8004410:	4628      	mov	r0, r5
 8004412:	f003 fa25 	bl	8007860 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004416:	f3c8 080a 	ubfx	r8, r8, #0, #11
 800441a:	f8da 3208 	ldr.w	r3, [sl, #520]	; 0x208
 800441e:	4443      	add	r3, r8
 8004420:	f8ca 3208 	str.w	r3, [sl, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004424:	f8da 3214 	ldr.w	r3, [sl, #532]	; 0x214
 8004428:	4443      	add	r3, r8
 800442a:	f8ca 3214 	str.w	r3, [sl, #532]	; 0x214
 800442e:	e777      	b.n	8004320 <HAL_PCD_IRQHandler+0x64>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004430:	2208      	movs	r2, #8
 8004432:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8004436:	4628      	mov	r0, r5
 8004438:	f003 fa12 	bl	8007860 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800443c:	f3c8 180a 	ubfx	r8, r8, #4, #11
 8004440:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004444:	eba3 0109 	sub.w	r1, r3, r9
 8004448:	008a      	lsls	r2, r1, #2
 800444a:	4422      	add	r2, r4
 800444c:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 8004450:	4443      	add	r3, r8
 8004452:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 8004456:	e763      	b.n	8004320 <HAL_PCD_IRQHandler+0x64>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004458:	6820      	ldr	r0, [r4, #0]
 800445a:	f003 fa9f 	bl	800799c <USB_ReadDevAllOutEpInterrupt>
 800445e:	4680      	mov	r8, r0
      epnum = 0U;
 8004460:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8004462:	e017      	b.n	8004494 <HAL_PCD_IRQHandler+0x1d8>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004464:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8004468:	2201      	movs	r2, #1
 800446a:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800446e:	4649      	mov	r1, r9
 8004470:	4620      	mov	r0, r4
 8004472:	f7ff fe7b 	bl	800416c <PCD_EP_OutXfrComplete_int>
 8004476:	e01d      	b.n	80044b4 <HAL_PCD_IRQHandler+0x1f8>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004478:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 800447c:	2208      	movs	r2, #8
 800447e:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004482:	4649      	mov	r1, r9
 8004484:	4620      	mov	r0, r4
 8004486:	f7ff fef1 	bl	800426c <PCD_EP_OutSetupPacket_int>
 800448a:	e016      	b.n	80044ba <HAL_PCD_IRQHandler+0x1fe>
        epnum++;
 800448c:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8004490:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8004494:	f1b8 0f00 	cmp.w	r8, #0
 8004498:	f43f af4e 	beq.w	8004338 <HAL_PCD_IRQHandler+0x7c>
        if ((ep_intr & 0x1U) != 0U)
 800449c:	f018 0f01 	tst.w	r8, #1
 80044a0:	d0f4      	beq.n	800448c <HAL_PCD_IRQHandler+0x1d0>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80044a2:	fa5f f189 	uxtb.w	r1, r9
 80044a6:	6820      	ldr	r0, [r4, #0]
 80044a8:	f003 fa88 	bl	80079bc <USB_ReadDevOutEPInterrupt>
 80044ac:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80044ae:	f010 0f01 	tst.w	r0, #1
 80044b2:	d1d7      	bne.n	8004464 <HAL_PCD_IRQHandler+0x1a8>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80044b4:	f01a 0f08 	tst.w	sl, #8
 80044b8:	d1de      	bne.n	8004478 <HAL_PCD_IRQHandler+0x1bc>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80044ba:	f01a 0f10 	tst.w	sl, #16
 80044be:	d004      	beq.n	80044ca <HAL_PCD_IRQHandler+0x20e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80044c0:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 80044c4:	2210      	movs	r2, #16
 80044c6:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80044ca:	f01a 0f20 	tst.w	sl, #32
 80044ce:	d004      	beq.n	80044da <HAL_PCD_IRQHandler+0x21e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80044d0:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 80044d4:	2220      	movs	r2, #32
 80044d6:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80044da:	f41a 5f00 	tst.w	sl, #8192	; 0x2000
 80044de:	d0d5      	beq.n	800448c <HAL_PCD_IRQHandler+0x1d0>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80044e0:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 80044e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80044e8:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
 80044ec:	e7ce      	b.n	800448c <HAL_PCD_IRQHandler+0x1d0>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80044ee:	6820      	ldr	r0, [r4, #0]
 80044f0:	f003 fa5c 	bl	80079ac <USB_ReadDevAllInEpInterrupt>
 80044f4:	4680      	mov	r8, r0
      epnum = 0U;
 80044f6:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 80044f8:	e02a      	b.n	8004550 <HAL_PCD_IRQHandler+0x294>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80044fa:	4659      	mov	r1, fp
 80044fc:	4620      	mov	r0, r4
 80044fe:	f007 fbc9 	bl	800bc94 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004502:	f01a 0f08 	tst.w	sl, #8
 8004506:	d004      	beq.n	8004512 <HAL_PCD_IRQHandler+0x256>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004508:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 800450c:	2208      	movs	r2, #8
 800450e:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004512:	f01a 0f10 	tst.w	sl, #16
 8004516:	d004      	beq.n	8004522 <HAL_PCD_IRQHandler+0x266>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004518:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 800451c:	2210      	movs	r2, #16
 800451e:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004522:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004526:	d004      	beq.n	8004532 <HAL_PCD_IRQHandler+0x276>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004528:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 800452c:	2240      	movs	r2, #64	; 0x40
 800452e:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004532:	f01a 0f02 	tst.w	sl, #2
 8004536:	d004      	beq.n	8004542 <HAL_PCD_IRQHandler+0x286>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004538:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 800453c:	2202      	movs	r2, #2
 800453e:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004542:	f01a 0f80 	tst.w	sl, #128	; 0x80
 8004546:	d141      	bne.n	80045cc <HAL_PCD_IRQHandler+0x310>
        epnum++;
 8004548:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 800454c:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8004550:	f1b8 0f00 	cmp.w	r8, #0
 8004554:	f43f aef7 	beq.w	8004346 <HAL_PCD_IRQHandler+0x8a>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004558:	f018 0f01 	tst.w	r8, #1
 800455c:	d0f4      	beq.n	8004548 <HAL_PCD_IRQHandler+0x28c>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800455e:	fa5f fb89 	uxtb.w	fp, r9
 8004562:	4659      	mov	r1, fp
 8004564:	6820      	ldr	r0, [r4, #0]
 8004566:	f003 fa32 	bl	80079ce <USB_ReadDevInEPInterrupt>
 800456a:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800456c:	f010 0f01 	tst.w	r0, #1
 8004570:	d0c7      	beq.n	8004502 <HAL_PCD_IRQHandler+0x246>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004572:	f009 030f 	and.w	r3, r9, #15
 8004576:	2101      	movs	r1, #1
 8004578:	fa01 f203 	lsl.w	r2, r1, r3
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800457c:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 8004580:	ea23 0302 	bic.w	r3, r3, r2
 8004584:	f8c7 3834 	str.w	r3, [r7, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004588:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 800458c:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
            if (hpcd->Init.dma_enable == 1U)
 8004590:	6923      	ldr	r3, [r4, #16]
 8004592:	428b      	cmp	r3, r1
 8004594:	d1b1      	bne.n	80044fa <HAL_PCD_IRQHandler+0x23e>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004596:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800459a:	eba2 0209 	sub.w	r2, r2, r9
 800459e:	0093      	lsls	r3, r2, #2
 80045a0:	4423      	add	r3, r4
 80045a2:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80045a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80045a6:	440a      	add	r2, r1
 80045a8:	649a      	str	r2, [r3, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80045aa:	f1b9 0f00 	cmp.w	r9, #0
 80045ae:	d1a4      	bne.n	80044fa <HAL_PCD_IRQHandler+0x23e>
 80045b0:	ebc9 02c9 	rsb	r2, r9, r9, lsl #3
 80045b4:	0093      	lsls	r3, r2, #2
 80045b6:	4423      	add	r3, r4
 80045b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d19d      	bne.n	80044fa <HAL_PCD_IRQHandler+0x23e>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80045be:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80045c2:	2101      	movs	r1, #1
 80045c4:	6820      	ldr	r0, [r4, #0]
 80045c6:	f003 fa29 	bl	8007a1c <USB_EP0_OutStart>
 80045ca:	e796      	b.n	80044fa <HAL_PCD_IRQHandler+0x23e>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80045cc:	4649      	mov	r1, r9
 80045ce:	4620      	mov	r0, r4
 80045d0:	f7ff fcbc 	bl	8003f4c <PCD_WriteEmptyTxFifo>
 80045d4:	e7b8      	b.n	8004548 <HAL_PCD_IRQHandler+0x28c>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80045d6:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 80045da:	f023 0301 	bic.w	r3, r3, #1
 80045de:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804
      HAL_PCD_ResumeCallback(hpcd);
 80045e2:	4620      	mov	r0, r4
 80045e4:	f007 fb96 	bl	800bd14 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80045e8:	6822      	ldr	r2, [r4, #0]
 80045ea:	6953      	ldr	r3, [r2, #20]
 80045ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80045f0:	6153      	str	r3, [r2, #20]
 80045f2:	e6ae      	b.n	8004352 <HAL_PCD_IRQHandler+0x96>
        HAL_PCD_SuspendCallback(hpcd);
 80045f4:	4620      	mov	r0, r4
 80045f6:	f007 fb75 	bl	800bce4 <HAL_PCD_SuspendCallback>
 80045fa:	e6b6      	b.n	800436a <HAL_PCD_IRQHandler+0xae>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80045fc:	f505 6800 	add.w	r8, r5, #2048	; 0x800
 8004600:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8004604:	f023 0301 	bic.w	r3, r3, #1
 8004608:	f8c8 3004 	str.w	r3, [r8, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800460c:	2110      	movs	r1, #16
 800460e:	6820      	ldr	r0, [r4, #0]
 8004610:	f002 fdb6 	bl	8007180 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004614:	e020      	b.n	8004658 <HAL_PCD_IRQHandler+0x39c>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004616:	eb07 1346 	add.w	r3, r7, r6, lsl #5
 800461a:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 800461e:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004622:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8004626:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800462a:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800462e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8004632:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8004636:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800463a:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800463e:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8004642:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8004646:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800464a:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800464e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8004652:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004656:	3601      	adds	r6, #1
 8004658:	6863      	ldr	r3, [r4, #4]
 800465a:	42b3      	cmp	r3, r6
 800465c:	d8db      	bhi.n	8004616 <HAL_PCD_IRQHandler+0x35a>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800465e:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8004662:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004666:	f8c8 301c 	str.w	r3, [r8, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800466a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800466c:	b1eb      	cbz	r3, 80046aa <HAL_PCD_IRQHandler+0x3ee>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800466e:	f8d8 3084 	ldr.w	r3, [r8, #132]	; 0x84
 8004672:	f043 030b 	orr.w	r3, r3, #11
 8004676:	f8c8 3084 	str.w	r3, [r8, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800467a:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 800467e:	f043 030b 	orr.w	r3, r3, #11
 8004682:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004686:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
 800468a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800468e:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004692:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8004696:	7c21      	ldrb	r1, [r4, #16]
 8004698:	6820      	ldr	r0, [r4, #0]
 800469a:	f003 f9bf 	bl	8007a1c <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800469e:	6822      	ldr	r2, [r4, #0]
 80046a0:	6953      	ldr	r3, [r2, #20]
 80046a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046a6:	6153      	str	r3, [r2, #20]
 80046a8:	e66b      	b.n	8004382 <HAL_PCD_IRQHandler+0xc6>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80046aa:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80046ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80046b2:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80046b6:	f8c8 3014 	str.w	r3, [r8, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80046ba:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80046be:	f043 030b 	orr.w	r3, r3, #11
 80046c2:	f8c8 3010 	str.w	r3, [r8, #16]
 80046c6:	e7de      	b.n	8004686 <HAL_PCD_IRQHandler+0x3ca>
      (void)USB_ActivateSetup(hpcd->Instance);
 80046c8:	6820      	ldr	r0, [r4, #0]
 80046ca:	f003 f997 	bl	80079fc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80046ce:	6820      	ldr	r0, [r4, #0]
 80046d0:	f002 fe4c 	bl	800736c <USB_GetDevSpeed>
 80046d4:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80046d6:	6825      	ldr	r5, [r4, #0]
 80046d8:	f000 fcc2 	bl	8005060 <HAL_RCC_GetHCLKFreq>
 80046dc:	7b22      	ldrb	r2, [r4, #12]
 80046de:	4601      	mov	r1, r0
 80046e0:	4628      	mov	r0, r5
 80046e2:	f002 fcb3 	bl	800704c <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 80046e6:	4620      	mov	r0, r4
 80046e8:	f007 fae5 	bl	800bcb6 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80046ec:	6822      	ldr	r2, [r4, #0]
 80046ee:	6953      	ldr	r3, [r2, #20]
 80046f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046f4:	6153      	str	r3, [r2, #20]
 80046f6:	e64b      	b.n	8004390 <HAL_PCD_IRQHandler+0xd4>
      HAL_PCD_SOFCallback(hpcd);
 80046f8:	4620      	mov	r0, r4
 80046fa:	f007 fad6 	bl	800bcaa <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80046fe:	6822      	ldr	r2, [r4, #0]
 8004700:	6953      	ldr	r3, [r2, #20]
 8004702:	f003 0308 	and.w	r3, r3, #8
 8004706:	6153      	str	r3, [r2, #20]
 8004708:	e649      	b.n	800439e <HAL_PCD_IRQHandler+0xe2>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800470a:	2100      	movs	r1, #0
 800470c:	4620      	mov	r0, r4
 800470e:	f007 fb0d 	bl	800bd2c <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004712:	6822      	ldr	r2, [r4, #0]
 8004714:	6953      	ldr	r3, [r2, #20]
 8004716:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800471a:	6153      	str	r3, [r2, #20]
 800471c:	e646      	b.n	80043ac <HAL_PCD_IRQHandler+0xf0>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800471e:	2100      	movs	r1, #0
 8004720:	4620      	mov	r0, r4
 8004722:	f007 fafd 	bl	800bd20 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004726:	6822      	ldr	r2, [r4, #0]
 8004728:	6953      	ldr	r3, [r2, #20]
 800472a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800472e:	6153      	str	r3, [r2, #20]
 8004730:	e643      	b.n	80043ba <HAL_PCD_IRQHandler+0xfe>
      HAL_PCD_ConnectCallback(hpcd);
 8004732:	4620      	mov	r0, r4
 8004734:	f007 fb00 	bl	800bd38 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004738:	6822      	ldr	r2, [r4, #0]
 800473a:	6953      	ldr	r3, [r2, #20]
 800473c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004740:	6153      	str	r3, [r2, #20]
 8004742:	e641      	b.n	80043c8 <HAL_PCD_IRQHandler+0x10c>
        HAL_PCD_DisconnectCallback(hpcd);
 8004744:	4620      	mov	r0, r4
 8004746:	f007 fafd 	bl	800bd44 <HAL_PCD_DisconnectCallback>
 800474a:	e64a      	b.n	80043e2 <HAL_PCD_IRQHandler+0x126>

0800474c <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 800474c:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8004750:	2b01      	cmp	r3, #1
 8004752:	d00d      	beq.n	8004770 <HAL_PCD_SetAddress+0x24>
{
 8004754:	b510      	push	{r4, lr}
 8004756:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8004758:	2301      	movs	r3, #1
 800475a:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800475e:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004762:	6800      	ldr	r0, [r0, #0]
 8004764:	f003 f8ea 	bl	800793c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004768:	2000      	movs	r0, #0
 800476a:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 800476e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8004770:	2002      	movs	r0, #2
}
 8004772:	4770      	bx	lr

08004774 <HAL_PCD_EP_Open>:
{
 8004774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((ep_addr & 0x80U) == 0x80U)
 8004776:	f011 0f80 	tst.w	r1, #128	; 0x80
 800477a:	d128      	bne.n	80047ce <HAL_PCD_EP_Open+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800477c:	f001 060f 	and.w	r6, r1, #15
 8004780:	00f5      	lsls	r5, r6, #3
 8004782:	1baf      	subs	r7, r5, r6
 8004784:	00bc      	lsls	r4, r7, #2
 8004786:	4627      	mov	r7, r4
 8004788:	f504 74fc 	add.w	r4, r4, #504	; 0x1f8
 800478c:	4404      	add	r4, r0
 800478e:	3404      	adds	r4, #4
    ep->is_in = 0U;
 8004790:	463e      	mov	r6, r7
 8004792:	4406      	add	r6, r0
 8004794:	2500      	movs	r5, #0
 8004796:	f886 51fd 	strb.w	r5, [r6, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 800479a:	f001 010f 	and.w	r1, r1, #15
 800479e:	7021      	strb	r1, [r4, #0]
  ep->maxpacket = ep_mps;
 80047a0:	60a2      	str	r2, [r4, #8]
  ep->type = ep_type;
 80047a2:	70e3      	strb	r3, [r4, #3]
  if (ep->is_in != 0U)
 80047a4:	7862      	ldrb	r2, [r4, #1]
 80047a6:	b102      	cbz	r2, 80047aa <HAL_PCD_EP_Open+0x36>
    ep->tx_fifo_num = ep->num;
 80047a8:	80e1      	strh	r1, [r4, #6]
  if (ep_type == EP_TYPE_BULK)
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d01e      	beq.n	80047ec <HAL_PCD_EP_Open+0x78>
  __HAL_LOCK(hpcd);
 80047ae:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d01d      	beq.n	80047f2 <HAL_PCD_EP_Open+0x7e>
 80047b6:	4605      	mov	r5, r0
 80047b8:	2301      	movs	r3, #1
 80047ba:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80047be:	4621      	mov	r1, r4
 80047c0:	6800      	ldr	r0, [r0, #0]
 80047c2:	f002 fde4 	bl	800738e <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80047c6:	2000      	movs	r0, #0
 80047c8:	f885 03bc 	strb.w	r0, [r5, #956]	; 0x3bc
}
 80047cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047ce:	f001 060f 	and.w	r6, r1, #15
 80047d2:	00f5      	lsls	r5, r6, #3
 80047d4:	1baf      	subs	r7, r5, r6
 80047d6:	00bc      	lsls	r4, r7, #2
 80047d8:	4627      	mov	r7, r4
 80047da:	3438      	adds	r4, #56	; 0x38
 80047dc:	4404      	add	r4, r0
 80047de:	3404      	adds	r4, #4
    ep->is_in = 1U;
 80047e0:	463e      	mov	r6, r7
 80047e2:	4406      	add	r6, r0
 80047e4:	2501      	movs	r5, #1
 80047e6:	f886 503d 	strb.w	r5, [r6, #61]	; 0x3d
 80047ea:	e7d6      	b.n	800479a <HAL_PCD_EP_Open+0x26>
    ep->data_pid_start = 0U;
 80047ec:	2300      	movs	r3, #0
 80047ee:	7123      	strb	r3, [r4, #4]
 80047f0:	e7dd      	b.n	80047ae <HAL_PCD_EP_Open+0x3a>
  __HAL_LOCK(hpcd);
 80047f2:	2002      	movs	r0, #2
 80047f4:	e7ea      	b.n	80047cc <HAL_PCD_EP_Open+0x58>

080047f6 <HAL_PCD_EP_Close>:
{
 80047f6:	b538      	push	{r3, r4, r5, lr}
  if ((ep_addr & 0x80U) == 0x80U)
 80047f8:	f011 0f80 	tst.w	r1, #128	; 0x80
 80047fc:	d121      	bne.n	8004842 <HAL_PCD_EP_Close+0x4c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80047fe:	f001 050f 	and.w	r5, r1, #15
 8004802:	00ea      	lsls	r2, r5, #3
 8004804:	1b54      	subs	r4, r2, r5
 8004806:	00a3      	lsls	r3, r4, #2
 8004808:	461c      	mov	r4, r3
 800480a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800480e:	4403      	add	r3, r0
 8004810:	3304      	adds	r3, #4
    ep->is_in = 0U;
 8004812:	4625      	mov	r5, r4
 8004814:	4405      	add	r5, r0
 8004816:	2200      	movs	r2, #0
 8004818:	f885 21fd 	strb.w	r2, [r5, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 800481c:	f001 010f 	and.w	r1, r1, #15
 8004820:	7019      	strb	r1, [r3, #0]
  __HAL_LOCK(hpcd);
 8004822:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8004826:	2a01      	cmp	r2, #1
 8004828:	d01a      	beq.n	8004860 <HAL_PCD_EP_Close+0x6a>
 800482a:	4604      	mov	r4, r0
 800482c:	2201      	movs	r2, #1
 800482e:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004832:	4619      	mov	r1, r3
 8004834:	6800      	ldr	r0, [r0, #0]
 8004836:	f002 fdf5 	bl	8007424 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800483a:	2000      	movs	r0, #0
 800483c:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8004840:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004842:	f001 040f 	and.w	r4, r1, #15
 8004846:	00e2      	lsls	r2, r4, #3
 8004848:	1b15      	subs	r5, r2, r4
 800484a:	00ab      	lsls	r3, r5, #2
 800484c:	461d      	mov	r5, r3
 800484e:	3338      	adds	r3, #56	; 0x38
 8004850:	4403      	add	r3, r0
 8004852:	3304      	adds	r3, #4
    ep->is_in = 1U;
 8004854:	462c      	mov	r4, r5
 8004856:	4404      	add	r4, r0
 8004858:	2201      	movs	r2, #1
 800485a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 800485e:	e7dd      	b.n	800481c <HAL_PCD_EP_Close+0x26>
  __HAL_LOCK(hpcd);
 8004860:	2002      	movs	r0, #2
 8004862:	e7ed      	b.n	8004840 <HAL_PCD_EP_Close+0x4a>

08004864 <HAL_PCD_EP_Receive>:
{
 8004864:	b570      	push	{r4, r5, r6, lr}
 8004866:	f001 050f 	and.w	r5, r1, #15
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800486a:	00ee      	lsls	r6, r5, #3
 800486c:	1b71      	subs	r1, r6, r5
 800486e:	008c      	lsls	r4, r1, #2
 8004870:	f504 74fc 	add.w	r4, r4, #504	; 0x1f8
 8004874:	4404      	add	r4, r0
 8004876:	1d21      	adds	r1, r4, #4
  ep->xfer_buff = pBuf;
 8004878:	1b76      	subs	r6, r6, r5
 800487a:	00b4      	lsls	r4, r6, #2
 800487c:	4404      	add	r4, r0
 800487e:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 8004882:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->xfer_count = 0U;
 8004886:	2300      	movs	r3, #0
 8004888:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
  ep->is_in = 0U;
 800488c:	f884 31fd 	strb.w	r3, [r4, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8004890:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  if (hpcd->Init.dma_enable == 1U)
 8004894:	6903      	ldr	r3, [r0, #16]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d006      	beq.n	80048a8 <HAL_PCD_EP_Receive+0x44>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800489a:	b165      	cbz	r5, 80048b6 <HAL_PCD_EP_Receive+0x52>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800489c:	b2da      	uxtb	r2, r3
 800489e:	6800      	ldr	r0, [r0, #0]
 80048a0:	f002 fed0 	bl	8007644 <USB_EPStartXfer>
}
 80048a4:	2000      	movs	r0, #0
 80048a6:	bd70      	pop	{r4, r5, r6, pc}
    ep->dma_addr = (uint32_t)pBuf;
 80048a8:	ebc5 06c5 	rsb	r6, r5, r5, lsl #3
 80048ac:	00b4      	lsls	r4, r6, #2
 80048ae:	4404      	add	r4, r0
 80048b0:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
 80048b4:	e7f1      	b.n	800489a <HAL_PCD_EP_Receive+0x36>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80048b6:	b2da      	uxtb	r2, r3
 80048b8:	6800      	ldr	r0, [r0, #0]
 80048ba:	f002 fe21 	bl	8007500 <USB_EP0StartXfer>
 80048be:	e7f1      	b.n	80048a4 <HAL_PCD_EP_Receive+0x40>

080048c0 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80048c0:	f001 010f 	and.w	r1, r1, #15
 80048c4:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 80048c8:	008b      	lsls	r3, r1, #2
 80048ca:	4418      	add	r0, r3
}
 80048cc:	f8d0 0214 	ldr.w	r0, [r0, #532]	; 0x214
 80048d0:	4770      	bx	lr

080048d2 <HAL_PCD_EP_Transmit>:
{
 80048d2:	b570      	push	{r4, r5, r6, lr}
 80048d4:	f001 050f 	and.w	r5, r1, #15
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048d8:	00ee      	lsls	r6, r5, #3
 80048da:	1b71      	subs	r1, r6, r5
 80048dc:	008c      	lsls	r4, r1, #2
 80048de:	3438      	adds	r4, #56	; 0x38
 80048e0:	4404      	add	r4, r0
 80048e2:	1d21      	adds	r1, r4, #4
  ep->xfer_buff = pBuf;
 80048e4:	1b76      	subs	r6, r6, r5
 80048e6:	00b4      	lsls	r4, r6, #2
 80048e8:	4404      	add	r4, r0
 80048ea:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 80048ec:	6523      	str	r3, [r4, #80]	; 0x50
  ep->xfer_count = 0U;
 80048ee:	2300      	movs	r3, #0
 80048f0:	6563      	str	r3, [r4, #84]	; 0x54
  ep->is_in = 1U;
 80048f2:	2301      	movs	r3, #1
 80048f4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 80048f8:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (hpcd->Init.dma_enable == 1U)
 80048fc:	6903      	ldr	r3, [r0, #16]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d006      	beq.n	8004910 <HAL_PCD_EP_Transmit+0x3e>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004902:	b15d      	cbz	r5, 800491c <HAL_PCD_EP_Transmit+0x4a>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004904:	b2da      	uxtb	r2, r3
 8004906:	6800      	ldr	r0, [r0, #0]
 8004908:	f002 fe9c 	bl	8007644 <USB_EPStartXfer>
}
 800490c:	2000      	movs	r0, #0
 800490e:	bd70      	pop	{r4, r5, r6, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8004910:	ebc5 06c5 	rsb	r6, r5, r5, lsl #3
 8004914:	00b4      	lsls	r4, r6, #2
 8004916:	4404      	add	r4, r0
 8004918:	64e2      	str	r2, [r4, #76]	; 0x4c
 800491a:	e7f2      	b.n	8004902 <HAL_PCD_EP_Transmit+0x30>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800491c:	b2da      	uxtb	r2, r3
 800491e:	6800      	ldr	r0, [r0, #0]
 8004920:	f002 fdee 	bl	8007500 <USB_EP0StartXfer>
 8004924:	e7f2      	b.n	800490c <HAL_PCD_EP_Transmit+0x3a>

08004926 <HAL_PCD_EP_SetStall>:
{
 8004926:	b538      	push	{r3, r4, r5, lr}
 8004928:	f001 050f 	and.w	r5, r1, #15
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800492c:	6843      	ldr	r3, [r0, #4]
 800492e:	429d      	cmp	r5, r3
 8004930:	d836      	bhi.n	80049a0 <HAL_PCD_EP_SetStall+0x7a>
  if ((0x80U & ep_addr) == 0x80U)
 8004932:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004936:	d120      	bne.n	800497a <HAL_PCD_EP_SetStall+0x54>
    ep = &hpcd->OUT_ep[ep_addr];
 8004938:	00ca      	lsls	r2, r1, #3
 800493a:	1a54      	subs	r4, r2, r1
 800493c:	00a3      	lsls	r3, r4, #2
 800493e:	461c      	mov	r4, r3
 8004940:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004944:	4403      	add	r3, r0
 8004946:	3304      	adds	r3, #4
    ep->is_in = 0U;
 8004948:	4622      	mov	r2, r4
 800494a:	4402      	add	r2, r0
 800494c:	2100      	movs	r1, #0
 800494e:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
  ep->is_stall = 1U;
 8004952:	2201      	movs	r2, #1
 8004954:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004956:	701d      	strb	r5, [r3, #0]
  __HAL_LOCK(hpcd);
 8004958:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 800495c:	2a01      	cmp	r2, #1
 800495e:	d021      	beq.n	80049a4 <HAL_PCD_EP_SetStall+0x7e>
 8004960:	4604      	mov	r4, r0
 8004962:	2201      	movs	r2, #1
 8004964:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004968:	4619      	mov	r1, r3
 800496a:	6800      	ldr	r0, [r0, #0]
 800496c:	f002 ff8b 	bl	8007886 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004970:	b17d      	cbz	r5, 8004992 <HAL_PCD_EP_SetStall+0x6c>
  __HAL_UNLOCK(hpcd);
 8004972:	2000      	movs	r0, #0
 8004974:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 8004978:	e013      	b.n	80049a2 <HAL_PCD_EP_SetStall+0x7c>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800497a:	00ea      	lsls	r2, r5, #3
 800497c:	1b51      	subs	r1, r2, r5
 800497e:	008b      	lsls	r3, r1, #2
 8004980:	4619      	mov	r1, r3
 8004982:	3338      	adds	r3, #56	; 0x38
 8004984:	4403      	add	r3, r0
 8004986:	3304      	adds	r3, #4
    ep->is_in = 1U;
 8004988:	4401      	add	r1, r0
 800498a:	2201      	movs	r2, #1
 800498c:	f881 203d 	strb.w	r2, [r1, #61]	; 0x3d
 8004990:	e7df      	b.n	8004952 <HAL_PCD_EP_SetStall+0x2c>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004992:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8004996:	7c21      	ldrb	r1, [r4, #16]
 8004998:	6820      	ldr	r0, [r4, #0]
 800499a:	f003 f83f 	bl	8007a1c <USB_EP0_OutStart>
 800499e:	e7e8      	b.n	8004972 <HAL_PCD_EP_SetStall+0x4c>
    return HAL_ERROR;
 80049a0:	2001      	movs	r0, #1
}
 80049a2:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 80049a4:	2002      	movs	r0, #2
 80049a6:	e7fc      	b.n	80049a2 <HAL_PCD_EP_SetStall+0x7c>

080049a8 <HAL_PCD_EP_ClrStall>:
{
 80049a8:	b510      	push	{r4, lr}
 80049aa:	f001 040f 	and.w	r4, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80049ae:	6843      	ldr	r3, [r0, #4]
 80049b0:	429c      	cmp	r4, r3
 80049b2:	d82c      	bhi.n	8004a0e <HAL_PCD_EP_ClrStall+0x66>
  if ((0x80U & ep_addr) == 0x80U)
 80049b4:	f011 0f80 	tst.w	r1, #128	; 0x80
 80049b8:	d11d      	bne.n	80049f6 <HAL_PCD_EP_ClrStall+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049ba:	00e3      	lsls	r3, r4, #3
 80049bc:	1b1a      	subs	r2, r3, r4
 80049be:	0091      	lsls	r1, r2, #2
 80049c0:	460a      	mov	r2, r1
 80049c2:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
 80049c6:	4401      	add	r1, r0
 80049c8:	3104      	adds	r1, #4
    ep->is_in = 0U;
 80049ca:	4402      	add	r2, r0
 80049cc:	2300      	movs	r3, #0
 80049ce:	f882 31fd 	strb.w	r3, [r2, #509]	; 0x1fd
  ep->is_stall = 0U;
 80049d2:	2300      	movs	r3, #0
 80049d4:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80049d6:	700c      	strb	r4, [r1, #0]
  __HAL_LOCK(hpcd);
 80049d8:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d018      	beq.n	8004a12 <HAL_PCD_EP_ClrStall+0x6a>
 80049e0:	4604      	mov	r4, r0
 80049e2:	2301      	movs	r3, #1
 80049e4:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80049e8:	6800      	ldr	r0, [r0, #0]
 80049ea:	f002 ff79 	bl	80078e0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80049ee:	2000      	movs	r0, #0
 80049f0:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 80049f4:	e00c      	b.n	8004a10 <HAL_PCD_EP_ClrStall+0x68>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049f6:	00e3      	lsls	r3, r4, #3
 80049f8:	1b1a      	subs	r2, r3, r4
 80049fa:	0091      	lsls	r1, r2, #2
 80049fc:	460a      	mov	r2, r1
 80049fe:	3138      	adds	r1, #56	; 0x38
 8004a00:	4401      	add	r1, r0
 8004a02:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8004a04:	4402      	add	r2, r0
 8004a06:	2301      	movs	r3, #1
 8004a08:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
 8004a0c:	e7e1      	b.n	80049d2 <HAL_PCD_EP_ClrStall+0x2a>
    return HAL_ERROR;
 8004a0e:	2001      	movs	r0, #1
}
 8004a10:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8004a12:	2002      	movs	r0, #2
 8004a14:	e7fc      	b.n	8004a10 <HAL_PCD_EP_ClrStall+0x68>

08004a16 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004a16:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004a18:	6804      	ldr	r4, [r0, #0]
 8004a1a:	6a60      	ldr	r0, [r4, #36]	; 0x24

  if (fifo == 0U)
 8004a1c:	b129      	cbz	r1, 8004a2a <HAL_PCDEx_SetTxFiFo+0x14>
 8004a1e:	460d      	mov	r5, r1
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004a20:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004a22:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8004a26:	2300      	movs	r3, #0
 8004a28:	e00c      	b.n	8004a44 <HAL_PCDEx_SetTxFiFo+0x2e>
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004a2a:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8004a2e:	62a0      	str	r0, [r4, #40]	; 0x28
 8004a30:	e012      	b.n	8004a58 <HAL_PCDEx_SetTxFiFo+0x42>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004a32:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8004a36:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8004a3a:	6849      	ldr	r1, [r1, #4]
 8004a3c:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8004a40:	3301      	adds	r3, #1
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	1e69      	subs	r1, r5, #1
 8004a46:	428b      	cmp	r3, r1
 8004a48:	d3f3      	bcc.n	8004a32 <HAL_PCDEx_SetTxFiFo+0x1c>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004a4a:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8004a4e:	f105 013f 	add.w	r1, r5, #63	; 0x3f
 8004a52:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8004a56:	6048      	str	r0, [r1, #4]
  }

  return HAL_OK;
}
 8004a58:	2000      	movs	r0, #0
 8004a5a:	bc30      	pop	{r4, r5}
 8004a5c:	4770      	bx	lr

08004a5e <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8004a5e:	6803      	ldr	r3, [r0, #0]
 8004a60:	6259      	str	r1, [r3, #36]	; 0x24

  return HAL_OK;
}
 8004a62:	2000      	movs	r0, #0
 8004a64:	4770      	bx	lr
	...

08004a68 <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a68:	2800      	cmp	r0, #0
 8004a6a:	f000 81ca 	beq.w	8004e02 <HAL_RCC_OscConfig+0x39a>
{
 8004a6e:	b570      	push	{r4, r5, r6, lr}
 8004a70:	b082      	sub	sp, #8
 8004a72:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a74:	6803      	ldr	r3, [r0, #0]
 8004a76:	f013 0f01 	tst.w	r3, #1
 8004a7a:	d02e      	beq.n	8004ada <HAL_RCC_OscConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a7c:	4ba5      	ldr	r3, [pc, #660]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	f003 030c 	and.w	r3, r3, #12
 8004a84:	2b04      	cmp	r3, #4
 8004a86:	d01f      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a88:	4ba2      	ldr	r3, [pc, #648]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a90:	2b08      	cmp	r3, #8
 8004a92:	d014      	beq.n	8004abe <HAL_RCC_OscConfig+0x56>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a94:	7922      	ldrb	r2, [r4, #4]
 8004a96:	4ba0      	ldr	r3, [pc, #640]	; (8004d18 <HAL_RCC_OscConfig+0x2b0>)
 8004a98:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a9a:	6863      	ldr	r3, [r4, #4]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d040      	beq.n	8004b22 <HAL_RCC_OscConfig+0xba>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aa0:	f7fd fa8e 	bl	8001fc0 <HAL_GetTick>
 8004aa4:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aa6:	4b9b      	ldr	r3, [pc, #620]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004aae:	d114      	bne.n	8004ada <HAL_RCC_OscConfig+0x72>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ab0:	f7fd fa86 	bl	8001fc0 <HAL_GetTick>
 8004ab4:	1b40      	subs	r0, r0, r5
 8004ab6:	2864      	cmp	r0, #100	; 0x64
 8004ab8:	d9f5      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x3e>
          {
            return HAL_TIMEOUT;
 8004aba:	2003      	movs	r0, #3
 8004abc:	e1a6      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004abe:	4b95      	ldr	r3, [pc, #596]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8004ac6:	d0e5      	beq.n	8004a94 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ac8:	4b92      	ldr	r3, [pc, #584]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004ad0:	d003      	beq.n	8004ada <HAL_RCC_OscConfig+0x72>
 8004ad2:	6863      	ldr	r3, [r4, #4]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	f000 8196 	beq.w	8004e06 <HAL_RCC_OscConfig+0x39e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ada:	6823      	ldr	r3, [r4, #0]
 8004adc:	f013 0f02 	tst.w	r3, #2
 8004ae0:	d04b      	beq.n	8004b7a <HAL_RCC_OscConfig+0x112>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004ae2:	4b8c      	ldr	r3, [pc, #560]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	f013 0f0c 	tst.w	r3, #12
 8004aea:	d02e      	beq.n	8004b4a <HAL_RCC_OscConfig+0xe2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004aec:	4b89      	ldr	r3, [pc, #548]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004af4:	2b08      	cmp	r3, #8
 8004af6:	d023      	beq.n	8004b40 <HAL_RCC_OscConfig+0xd8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004af8:	68e3      	ldr	r3, [r4, #12]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d064      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x160>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004afe:	4b87      	ldr	r3, [pc, #540]	; (8004d1c <HAL_RCC_OscConfig+0x2b4>)
 8004b00:	2201      	movs	r2, #1
 8004b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b04:	f7fd fa5c 	bl	8001fc0 <HAL_GetTick>
 8004b08:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b0a:	4b82      	ldr	r3, [pc, #520]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f013 0f02 	tst.w	r3, #2
 8004b12:	d14a      	bne.n	8004baa <HAL_RCC_OscConfig+0x142>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b14:	f7fd fa54 	bl	8001fc0 <HAL_GetTick>
 8004b18:	1b40      	subs	r0, r0, r5
 8004b1a:	2802      	cmp	r0, #2
 8004b1c:	d9f5      	bls.n	8004b0a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_TIMEOUT;
 8004b1e:	2003      	movs	r0, #3
 8004b20:	e174      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
        tickstart = HAL_GetTick();
 8004b22:	f7fd fa4d 	bl	8001fc0 <HAL_GetTick>
 8004b26:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b28:	4b7a      	ldr	r3, [pc, #488]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004b30:	d0d3      	beq.n	8004ada <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b32:	f7fd fa45 	bl	8001fc0 <HAL_GetTick>
 8004b36:	1b40      	subs	r0, r0, r5
 8004b38:	2864      	cmp	r0, #100	; 0x64
 8004b3a:	d9f5      	bls.n	8004b28 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 8004b3c:	2003      	movs	r0, #3
 8004b3e:	e165      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b40:	4b74      	ldr	r3, [pc, #464]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8004b48:	d1d6      	bne.n	8004af8 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b4a:	4b72      	ldr	r3, [pc, #456]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f013 0f02 	tst.w	r3, #2
 8004b52:	d004      	beq.n	8004b5e <HAL_RCC_OscConfig+0xf6>
 8004b54:	68e3      	ldr	r3, [r4, #12]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d001      	beq.n	8004b5e <HAL_RCC_OscConfig+0xf6>
        return HAL_ERROR;
 8004b5a:	2001      	movs	r0, #1
 8004b5c:	e156      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b5e:	486d      	ldr	r0, [pc, #436]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004b60:	6803      	ldr	r3, [r0, #0]
 8004b62:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004b66:	6921      	ldr	r1, [r4, #16]
 8004b68:	22f8      	movs	r2, #248	; 0xf8
 8004b6a:	fa92 f2a2 	rbit	r2, r2
 8004b6e:	fab2 f282 	clz	r2, r2
 8004b72:	fa01 f202 	lsl.w	r2, r1, r2
 8004b76:	4313      	orrs	r3, r2
 8004b78:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b7a:	6823      	ldr	r3, [r4, #0]
 8004b7c:	f013 0f08 	tst.w	r3, #8
 8004b80:	d046      	beq.n	8004c10 <HAL_RCC_OscConfig+0x1a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b82:	6963      	ldr	r3, [r4, #20]
 8004b84:	b393      	cbz	r3, 8004bec <HAL_RCC_OscConfig+0x184>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b86:	4b66      	ldr	r3, [pc, #408]	; (8004d20 <HAL_RCC_OscConfig+0x2b8>)
 8004b88:	2201      	movs	r2, #1
 8004b8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b8c:	f7fd fa18 	bl	8001fc0 <HAL_GetTick>
 8004b90:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b92:	4b60      	ldr	r3, [pc, #384]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004b94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b96:	f013 0f02 	tst.w	r3, #2
 8004b9a:	d139      	bne.n	8004c10 <HAL_RCC_OscConfig+0x1a8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b9c:	f7fd fa10 	bl	8001fc0 <HAL_GetTick>
 8004ba0:	1b40      	subs	r0, r0, r5
 8004ba2:	2802      	cmp	r0, #2
 8004ba4:	d9f5      	bls.n	8004b92 <HAL_RCC_OscConfig+0x12a>
        {
          return HAL_TIMEOUT;
 8004ba6:	2003      	movs	r0, #3
 8004ba8:	e130      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004baa:	485a      	ldr	r0, [pc, #360]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004bac:	6803      	ldr	r3, [r0, #0]
 8004bae:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004bb2:	6921      	ldr	r1, [r4, #16]
 8004bb4:	22f8      	movs	r2, #248	; 0xf8
 8004bb6:	fa92 f2a2 	rbit	r2, r2
 8004bba:	fab2 f282 	clz	r2, r2
 8004bbe:	fa01 f202 	lsl.w	r2, r1, r2
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	6003      	str	r3, [r0, #0]
 8004bc6:	e7d8      	b.n	8004b7a <HAL_RCC_OscConfig+0x112>
        __HAL_RCC_HSI_DISABLE();
 8004bc8:	4b54      	ldr	r3, [pc, #336]	; (8004d1c <HAL_RCC_OscConfig+0x2b4>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004bce:	f7fd f9f7 	bl	8001fc0 <HAL_GetTick>
 8004bd2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bd4:	4b4f      	ldr	r3, [pc, #316]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f013 0f02 	tst.w	r3, #2
 8004bdc:	d0cd      	beq.n	8004b7a <HAL_RCC_OscConfig+0x112>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bde:	f7fd f9ef 	bl	8001fc0 <HAL_GetTick>
 8004be2:	1b40      	subs	r0, r0, r5
 8004be4:	2802      	cmp	r0, #2
 8004be6:	d9f5      	bls.n	8004bd4 <HAL_RCC_OscConfig+0x16c>
            return HAL_TIMEOUT;
 8004be8:	2003      	movs	r0, #3
 8004bea:	e10f      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bec:	4b4c      	ldr	r3, [pc, #304]	; (8004d20 <HAL_RCC_OscConfig+0x2b8>)
 8004bee:	2200      	movs	r2, #0
 8004bf0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bf2:	f7fd f9e5 	bl	8001fc0 <HAL_GetTick>
 8004bf6:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bf8:	4b46      	ldr	r3, [pc, #280]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004bfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bfc:	f013 0f02 	tst.w	r3, #2
 8004c00:	d006      	beq.n	8004c10 <HAL_RCC_OscConfig+0x1a8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c02:	f7fd f9dd 	bl	8001fc0 <HAL_GetTick>
 8004c06:	1b40      	subs	r0, r0, r5
 8004c08:	2802      	cmp	r0, #2
 8004c0a:	d9f5      	bls.n	8004bf8 <HAL_RCC_OscConfig+0x190>
        {
          return HAL_TIMEOUT;
 8004c0c:	2003      	movs	r0, #3
 8004c0e:	e0fd      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c10:	6823      	ldr	r3, [r4, #0]
 8004c12:	f013 0f04 	tst.w	r3, #4
 8004c16:	d058      	beq.n	8004cca <HAL_RCC_OscConfig+0x262>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c18:	4b3e      	ldr	r3, [pc, #248]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8004c20:	d12b      	bne.n	8004c7a <HAL_RCC_OscConfig+0x212>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c22:	2300      	movs	r3, #0
 8004c24:	9301      	str	r3, [sp, #4]
 8004c26:	4b3b      	ldr	r3, [pc, #236]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004c28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c2a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004c2e:	641a      	str	r2, [r3, #64]	; 0x40
 8004c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c36:	9301      	str	r3, [sp, #4]
 8004c38:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004c3a:	2501      	movs	r5, #1
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004c3c:	4b39      	ldr	r3, [pc, #228]	; (8004d24 <HAL_RCC_OscConfig+0x2bc>)
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c44:	601a      	str	r2, [r3, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004c4c:	d017      	beq.n	8004c7e <HAL_RCC_OscConfig+0x216>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c4e:	7a22      	ldrb	r2, [r4, #8]
 8004c50:	4b35      	ldr	r3, [pc, #212]	; (8004d28 <HAL_RCC_OscConfig+0x2c0>)
 8004c52:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c54:	68a3      	ldr	r3, [r4, #8]
 8004c56:	b333      	cbz	r3, 8004ca6 <HAL_RCC_OscConfig+0x23e>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c58:	f7fd f9b2 	bl	8001fc0 <HAL_GetTick>
 8004c5c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c5e:	4b2d      	ldr	r3, [pc, #180]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c62:	f013 0f02 	tst.w	r3, #2
 8004c66:	d12f      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x260>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c68:	f7fd f9aa 	bl	8001fc0 <HAL_GetTick>
 8004c6c:	1b80      	subs	r0, r0, r6
 8004c6e:	f241 3388 	movw	r3, #5000	; 0x1388
 8004c72:	4298      	cmp	r0, r3
 8004c74:	d9f3      	bls.n	8004c5e <HAL_RCC_OscConfig+0x1f6>
        {
          return HAL_TIMEOUT;
 8004c76:	2003      	movs	r0, #3
 8004c78:	e0c8      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
    FlagStatus       pwrclkchanged = RESET;
 8004c7a:	2500      	movs	r5, #0
 8004c7c:	e7de      	b.n	8004c3c <HAL_RCC_OscConfig+0x1d4>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c7e:	4a29      	ldr	r2, [pc, #164]	; (8004d24 <HAL_RCC_OscConfig+0x2bc>)
 8004c80:	6813      	ldr	r3, [r2, #0]
 8004c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c86:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004c88:	f7fd f99a 	bl	8001fc0 <HAL_GetTick>
 8004c8c:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c8e:	4b25      	ldr	r3, [pc, #148]	; (8004d24 <HAL_RCC_OscConfig+0x2bc>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004c96:	d1da      	bne.n	8004c4e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c98:	f7fd f992 	bl	8001fc0 <HAL_GetTick>
 8004c9c:	1b80      	subs	r0, r0, r6
 8004c9e:	2802      	cmp	r0, #2
 8004ca0:	d9f5      	bls.n	8004c8e <HAL_RCC_OscConfig+0x226>
          return HAL_TIMEOUT;
 8004ca2:	2003      	movs	r0, #3
 8004ca4:	e0b2      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ca6:	f7fd f98b 	bl	8001fc0 <HAL_GetTick>
 8004caa:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cac:	4b19      	ldr	r3, [pc, #100]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb0:	f013 0f02 	tst.w	r3, #2
 8004cb4:	d008      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x260>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cb6:	f7fd f983 	bl	8001fc0 <HAL_GetTick>
 8004cba:	1b80      	subs	r0, r0, r6
 8004cbc:	f241 3388 	movw	r3, #5000	; 0x1388
 8004cc0:	4298      	cmp	r0, r3
 8004cc2:	d9f3      	bls.n	8004cac <HAL_RCC_OscConfig+0x244>
        {
          return HAL_TIMEOUT;
 8004cc4:	2003      	movs	r0, #3
 8004cc6:	e0a1      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cc8:	b9ed      	cbnz	r5, 8004d06 <HAL_RCC_OscConfig+0x29e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cca:	69a3      	ldr	r3, [r4, #24]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 809c 	beq.w	8004e0a <HAL_RCC_OscConfig+0x3a2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004cd2:	4a10      	ldr	r2, [pc, #64]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004cd4:	6892      	ldr	r2, [r2, #8]
 8004cd6:	f002 020c 	and.w	r2, r2, #12
 8004cda:	2a08      	cmp	r2, #8
 8004cdc:	d06a      	beq.n	8004db4 <HAL_RCC_OscConfig+0x34c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d026      	beq.n	8004d30 <HAL_RCC_OscConfig+0x2c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ce2:	4b12      	ldr	r3, [pc, #72]	; (8004d2c <HAL_RCC_OscConfig+0x2c4>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce8:	f7fd f96a 	bl	8001fc0 <HAL_GetTick>
 8004cec:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cee:	4b09      	ldr	r3, [pc, #36]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004cf6:	d05b      	beq.n	8004db0 <HAL_RCC_OscConfig+0x348>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cf8:	f7fd f962 	bl	8001fc0 <HAL_GetTick>
 8004cfc:	1b00      	subs	r0, r0, r4
 8004cfe:	2864      	cmp	r0, #100	; 0x64
 8004d00:	d9f5      	bls.n	8004cee <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8004d02:	2003      	movs	r0, #3
 8004d04:	e082      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d06:	4a03      	ldr	r2, [pc, #12]	; (8004d14 <HAL_RCC_OscConfig+0x2ac>)
 8004d08:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004d0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d0e:	6413      	str	r3, [r2, #64]	; 0x40
 8004d10:	e7db      	b.n	8004cca <HAL_RCC_OscConfig+0x262>
 8004d12:	bf00      	nop
 8004d14:	40023800 	.word	0x40023800
 8004d18:	40023802 	.word	0x40023802
 8004d1c:	42470000 	.word	0x42470000
 8004d20:	42470e80 	.word	0x42470e80
 8004d24:	40007000 	.word	0x40007000
 8004d28:	40023870 	.word	0x40023870
 8004d2c:	42470060 	.word	0x42470060
        __HAL_RCC_PLL_DISABLE();
 8004d30:	4b39      	ldr	r3, [pc, #228]	; (8004e18 <HAL_RCC_OscConfig+0x3b0>)
 8004d32:	2200      	movs	r2, #0
 8004d34:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004d36:	f7fd f943 	bl	8001fc0 <HAL_GetTick>
 8004d3a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d3c:	4b37      	ldr	r3, [pc, #220]	; (8004e1c <HAL_RCC_OscConfig+0x3b4>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004d44:	d006      	beq.n	8004d54 <HAL_RCC_OscConfig+0x2ec>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d46:	f7fd f93b 	bl	8001fc0 <HAL_GetTick>
 8004d4a:	1b40      	subs	r0, r0, r5
 8004d4c:	2864      	cmp	r0, #100	; 0x64
 8004d4e:	d9f5      	bls.n	8004d3c <HAL_RCC_OscConfig+0x2d4>
            return HAL_TIMEOUT;
 8004d50:	2003      	movs	r0, #3
 8004d52:	e05b      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d54:	4831      	ldr	r0, [pc, #196]	; (8004e1c <HAL_RCC_OscConfig+0x3b4>)
 8004d56:	6842      	ldr	r2, [r0, #4]
 8004d58:	f022 6274 	bic.w	r2, r2, #255852544	; 0xf400000
 8004d5c:	f422 325f 	bic.w	r2, r2, #228352	; 0x37c00
 8004d60:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 8004d64:	f022 0203 	bic.w	r2, r2, #3
 8004d68:	69e3      	ldr	r3, [r4, #28]
 8004d6a:	6a21      	ldr	r1, [r4, #32]
 8004d6c:	430b      	orrs	r3, r1
 8004d6e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004d70:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8004d74:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004d76:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004d7a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004d7c:	0849      	lsrs	r1, r1, #1
 8004d7e:	3901      	subs	r1, #1
 8004d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004d84:	4313      	orrs	r3, r2
 8004d86:	6043      	str	r3, [r0, #4]
        __HAL_RCC_PLL_ENABLE();
 8004d88:	4b23      	ldr	r3, [pc, #140]	; (8004e18 <HAL_RCC_OscConfig+0x3b0>)
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004d8e:	f7fd f917 	bl	8001fc0 <HAL_GetTick>
 8004d92:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d94:	4b21      	ldr	r3, [pc, #132]	; (8004e1c <HAL_RCC_OscConfig+0x3b4>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004d9c:	d106      	bne.n	8004dac <HAL_RCC_OscConfig+0x344>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d9e:	f7fd f90f 	bl	8001fc0 <HAL_GetTick>
 8004da2:	1b00      	subs	r0, r0, r4
 8004da4:	2864      	cmp	r0, #100	; 0x64
 8004da6:	d9f5      	bls.n	8004d94 <HAL_RCC_OscConfig+0x32c>
            return HAL_TIMEOUT;
 8004da8:	2003      	movs	r0, #3
 8004daa:	e02f      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004dac:	2000      	movs	r0, #0
 8004dae:	e02d      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
 8004db0:	2000      	movs	r0, #0
 8004db2:	e02b      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d02b      	beq.n	8004e10 <HAL_RCC_OscConfig+0x3a8>
        uint32_t pllcfgr = RCC->PLLCFGR;
 8004db8:	4b18      	ldr	r3, [pc, #96]	; (8004e1c <HAL_RCC_OscConfig+0x3b4>)
 8004dba:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dbc:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 8004dc0:	69e2      	ldr	r2, [r4, #28]
 8004dc2:	4291      	cmp	r1, r2
 8004dc4:	d001      	beq.n	8004dca <HAL_RCC_OscConfig+0x362>
          return HAL_ERROR;
 8004dc6:	2001      	movs	r0, #1
 8004dc8:	e020      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004dca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004dce:	6a21      	ldr	r1, [r4, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dd0:	428a      	cmp	r2, r1
 8004dd2:	d001      	beq.n	8004dd8 <HAL_RCC_OscConfig+0x370>
          return HAL_ERROR;
 8004dd4:	2001      	movs	r0, #1
 8004dd6:	e019      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004dd8:	f3c3 1288 	ubfx	r2, r3, #6, #9
 8004ddc:	6a61      	ldr	r1, [r4, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004dde:	428a      	cmp	r2, r1
 8004de0:	d001      	beq.n	8004de6 <HAL_RCC_OscConfig+0x37e>
          return HAL_ERROR;
 8004de2:	2001      	movs	r0, #1
 8004de4:	e012      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004de6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004dea:	6aa1      	ldr	r1, [r4, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004dec:	428a      	cmp	r2, r1
 8004dee:	d001      	beq.n	8004df4 <HAL_RCC_OscConfig+0x38c>
          return HAL_ERROR;
 8004df0:	2001      	movs	r0, #1
 8004df2:	e00b      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004df4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8004df8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d00a      	beq.n	8004e14 <HAL_RCC_OscConfig+0x3ac>
          return HAL_ERROR;
 8004dfe:	2001      	movs	r0, #1
 8004e00:	e004      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
    return HAL_ERROR;
 8004e02:	2001      	movs	r0, #1
}
 8004e04:	4770      	bx	lr
        return HAL_ERROR;
 8004e06:	2001      	movs	r0, #1
 8004e08:	e000      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
  return HAL_OK;
 8004e0a:	2000      	movs	r0, #0
}
 8004e0c:	b002      	add	sp, #8
 8004e0e:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8004e10:	2001      	movs	r0, #1
 8004e12:	e7fb      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
  return HAL_OK;
 8004e14:	2000      	movs	r0, #0
 8004e16:	e7f9      	b.n	8004e0c <HAL_RCC_OscConfig+0x3a4>
 8004e18:	42470060 	.word	0x42470060
 8004e1c:	40023800 	.word	0x40023800

08004e20 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e20:	4b32      	ldr	r3, [pc, #200]	; (8004eec <HAL_RCC_GetSysClockFreq+0xcc>)
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	f003 030c 	and.w	r3, r3, #12
 8004e28:	2b04      	cmp	r3, #4
 8004e2a:	d05c      	beq.n	8004ee6 <HAL_RCC_GetSysClockFreq+0xc6>
 8004e2c:	2b08      	cmp	r3, #8
 8004e2e:	d001      	beq.n	8004e34 <HAL_RCC_GetSysClockFreq+0x14>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e30:	482f      	ldr	r0, [pc, #188]	; (8004ef0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004e32:	4770      	bx	lr
{
 8004e34:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e38:	4b2c      	ldr	r3, [pc, #176]	; (8004eec <HAL_RCC_GetSysClockFreq+0xcc>)
 8004e3a:	685a      	ldr	r2, [r3, #4]
 8004e3c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8004e46:	d02b      	beq.n	8004ea0 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e48:	4b28      	ldr	r3, [pc, #160]	; (8004eec <HAL_RCC_GetSysClockFreq+0xcc>)
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8004e50:	461e      	mov	r6, r3
 8004e52:	2700      	movs	r7, #0
 8004e54:	015c      	lsls	r4, r3, #5
 8004e56:	2500      	movs	r5, #0
 8004e58:	1ae4      	subs	r4, r4, r3
 8004e5a:	eb65 0507 	sbc.w	r5, r5, r7
 8004e5e:	01a9      	lsls	r1, r5, #6
 8004e60:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8004e64:	01a0      	lsls	r0, r4, #6
 8004e66:	1b00      	subs	r0, r0, r4
 8004e68:	eb61 0105 	sbc.w	r1, r1, r5
 8004e6c:	00cb      	lsls	r3, r1, #3
 8004e6e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004e72:	00c4      	lsls	r4, r0, #3
 8004e74:	19a0      	adds	r0, r4, r6
 8004e76:	eb43 0107 	adc.w	r1, r3, r7
 8004e7a:	024b      	lsls	r3, r1, #9
 8004e7c:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8004e80:	0244      	lsls	r4, r0, #9
 8004e82:	4620      	mov	r0, r4
 8004e84:	4619      	mov	r1, r3
 8004e86:	2300      	movs	r3, #0
 8004e88:	f7fb fe3a 	bl	8000b00 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004e8c:	4b17      	ldr	r3, [pc, #92]	; (8004eec <HAL_RCC_GetSysClockFreq+0xcc>)
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004e94:	3301      	adds	r3, #1
 8004e96:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8004e98:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004e9c:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ea0:	4b12      	ldr	r3, [pc, #72]	; (8004eec <HAL_RCC_GetSysClockFreq+0xcc>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8004ea8:	461e      	mov	r6, r3
 8004eaa:	2700      	movs	r7, #0
 8004eac:	015c      	lsls	r4, r3, #5
 8004eae:	2500      	movs	r5, #0
 8004eb0:	1ae4      	subs	r4, r4, r3
 8004eb2:	eb65 0507 	sbc.w	r5, r5, r7
 8004eb6:	01a9      	lsls	r1, r5, #6
 8004eb8:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8004ebc:	01a0      	lsls	r0, r4, #6
 8004ebe:	1b00      	subs	r0, r0, r4
 8004ec0:	eb61 0105 	sbc.w	r1, r1, r5
 8004ec4:	00cb      	lsls	r3, r1, #3
 8004ec6:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004eca:	00c4      	lsls	r4, r0, #3
 8004ecc:	19a0      	adds	r0, r4, r6
 8004ece:	eb43 0107 	adc.w	r1, r3, r7
 8004ed2:	028b      	lsls	r3, r1, #10
 8004ed4:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8004ed8:	0284      	lsls	r4, r0, #10
 8004eda:	4620      	mov	r0, r4
 8004edc:	4619      	mov	r1, r3
 8004ede:	2300      	movs	r3, #0
 8004ee0:	f7fb fe0e 	bl	8000b00 <__aeabi_uldivmod>
 8004ee4:	e7d2      	b.n	8004e8c <HAL_RCC_GetSysClockFreq+0x6c>
      sysclockfreq = HSE_VALUE;
 8004ee6:	4803      	ldr	r0, [pc, #12]	; (8004ef4 <HAL_RCC_GetSysClockFreq+0xd4>)
}
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	40023800 	.word	0x40023800
 8004ef0:	00f42400 	.word	0x00f42400
 8004ef4:	007a1200 	.word	0x007a1200

08004ef8 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004ef8:	2800      	cmp	r0, #0
 8004efa:	f000 80a3 	beq.w	8005044 <HAL_RCC_ClockConfig+0x14c>
{
 8004efe:	b570      	push	{r4, r5, r6, lr}
 8004f00:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f02:	4b52      	ldr	r3, [pc, #328]	; (800504c <HAL_RCC_ClockConfig+0x154>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 030f 	and.w	r3, r3, #15
 8004f0a:	428b      	cmp	r3, r1
 8004f0c:	d209      	bcs.n	8004f22 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f0e:	b2cb      	uxtb	r3, r1
 8004f10:	4a4e      	ldr	r2, [pc, #312]	; (800504c <HAL_RCC_ClockConfig+0x154>)
 8004f12:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f14:	6813      	ldr	r3, [r2, #0]
 8004f16:	f003 030f 	and.w	r3, r3, #15
 8004f1a:	428b      	cmp	r3, r1
 8004f1c:	d001      	beq.n	8004f22 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 8004f1e:	2001      	movs	r0, #1
}
 8004f20:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f22:	6823      	ldr	r3, [r4, #0]
 8004f24:	f013 0f02 	tst.w	r3, #2
 8004f28:	d017      	beq.n	8004f5a <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f2a:	f013 0f04 	tst.w	r3, #4
 8004f2e:	d004      	beq.n	8004f3a <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f30:	4a47      	ldr	r2, [pc, #284]	; (8005050 <HAL_RCC_ClockConfig+0x158>)
 8004f32:	6893      	ldr	r3, [r2, #8]
 8004f34:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f38:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f3a:	6823      	ldr	r3, [r4, #0]
 8004f3c:	f013 0f08 	tst.w	r3, #8
 8004f40:	d004      	beq.n	8004f4c <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8004f42:	4a43      	ldr	r2, [pc, #268]	; (8005050 <HAL_RCC_ClockConfig+0x158>)
 8004f44:	6893      	ldr	r3, [r2, #8]
 8004f46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f4a:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f4c:	4a40      	ldr	r2, [pc, #256]	; (8005050 <HAL_RCC_ClockConfig+0x158>)
 8004f4e:	6893      	ldr	r3, [r2, #8]
 8004f50:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f54:	68a0      	ldr	r0, [r4, #8]
 8004f56:	4303      	orrs	r3, r0
 8004f58:	6093      	str	r3, [r2, #8]
 8004f5a:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f5c:	6823      	ldr	r3, [r4, #0]
 8004f5e:	f013 0f01 	tst.w	r3, #1
 8004f62:	d031      	beq.n	8004fc8 <HAL_RCC_ClockConfig+0xd0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f64:	6863      	ldr	r3, [r4, #4]
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d020      	beq.n	8004fac <HAL_RCC_ClockConfig+0xb4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d025      	beq.n	8004fba <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f6e:	4a38      	ldr	r2, [pc, #224]	; (8005050 <HAL_RCC_ClockConfig+0x158>)
 8004f70:	6812      	ldr	r2, [r2, #0]
 8004f72:	f012 0f02 	tst.w	r2, #2
 8004f76:	d067      	beq.n	8005048 <HAL_RCC_ClockConfig+0x150>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f78:	4935      	ldr	r1, [pc, #212]	; (8005050 <HAL_RCC_ClockConfig+0x158>)
 8004f7a:	688a      	ldr	r2, [r1, #8]
 8004f7c:	f022 0203 	bic.w	r2, r2, #3
 8004f80:	4313      	orrs	r3, r2
 8004f82:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8004f84:	f7fd f81c 	bl	8001fc0 <HAL_GetTick>
 8004f88:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f8a:	4b31      	ldr	r3, [pc, #196]	; (8005050 <HAL_RCC_ClockConfig+0x158>)
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	f003 030c 	and.w	r3, r3, #12
 8004f92:	6862      	ldr	r2, [r4, #4]
 8004f94:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004f98:	d016      	beq.n	8004fc8 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f9a:	f7fd f811 	bl	8001fc0 <HAL_GetTick>
 8004f9e:	1b80      	subs	r0, r0, r6
 8004fa0:	f241 3388 	movw	r3, #5000	; 0x1388
 8004fa4:	4298      	cmp	r0, r3
 8004fa6:	d9f0      	bls.n	8004f8a <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8004fa8:	2003      	movs	r0, #3
 8004faa:	e7b9      	b.n	8004f20 <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fac:	4a28      	ldr	r2, [pc, #160]	; (8005050 <HAL_RCC_ClockConfig+0x158>)
 8004fae:	6812      	ldr	r2, [r2, #0]
 8004fb0:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8004fb4:	d1e0      	bne.n	8004f78 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8004fb6:	2001      	movs	r0, #1
 8004fb8:	e7b2      	b.n	8004f20 <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fba:	4a25      	ldr	r2, [pc, #148]	; (8005050 <HAL_RCC_ClockConfig+0x158>)
 8004fbc:	6812      	ldr	r2, [r2, #0]
 8004fbe:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8004fc2:	d1d9      	bne.n	8004f78 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8004fc4:	2001      	movs	r0, #1
 8004fc6:	e7ab      	b.n	8004f20 <HAL_RCC_ClockConfig+0x28>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fc8:	4b20      	ldr	r3, [pc, #128]	; (800504c <HAL_RCC_ClockConfig+0x154>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 030f 	and.w	r3, r3, #15
 8004fd0:	42ab      	cmp	r3, r5
 8004fd2:	d909      	bls.n	8004fe8 <HAL_RCC_ClockConfig+0xf0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fd4:	b2ea      	uxtb	r2, r5
 8004fd6:	4b1d      	ldr	r3, [pc, #116]	; (800504c <HAL_RCC_ClockConfig+0x154>)
 8004fd8:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 030f 	and.w	r3, r3, #15
 8004fe0:	42ab      	cmp	r3, r5
 8004fe2:	d001      	beq.n	8004fe8 <HAL_RCC_ClockConfig+0xf0>
      return HAL_ERROR;
 8004fe4:	2001      	movs	r0, #1
 8004fe6:	e79b      	b.n	8004f20 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fe8:	6823      	ldr	r3, [r4, #0]
 8004fea:	f013 0f04 	tst.w	r3, #4
 8004fee:	d006      	beq.n	8004ffe <HAL_RCC_ClockConfig+0x106>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ff0:	4a17      	ldr	r2, [pc, #92]	; (8005050 <HAL_RCC_ClockConfig+0x158>)
 8004ff2:	6893      	ldr	r3, [r2, #8]
 8004ff4:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8004ff8:	68e1      	ldr	r1, [r4, #12]
 8004ffa:	430b      	orrs	r3, r1
 8004ffc:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ffe:	6823      	ldr	r3, [r4, #0]
 8005000:	f013 0f08 	tst.w	r3, #8
 8005004:	d007      	beq.n	8005016 <HAL_RCC_ClockConfig+0x11e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005006:	4a12      	ldr	r2, [pc, #72]	; (8005050 <HAL_RCC_ClockConfig+0x158>)
 8005008:	6893      	ldr	r3, [r2, #8]
 800500a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800500e:	6921      	ldr	r1, [r4, #16]
 8005010:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005014:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8005016:	f7ff ff03 	bl	8004e20 <HAL_RCC_GetSysClockFreq>
 800501a:	4b0d      	ldr	r3, [pc, #52]	; (8005050 <HAL_RCC_ClockConfig+0x158>)
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005022:	22f0      	movs	r2, #240	; 0xf0
 8005024:	fa92 f2a2 	rbit	r2, r2
 8005028:	fab2 f282 	clz	r2, r2
 800502c:	40d3      	lsrs	r3, r2
 800502e:	4a09      	ldr	r2, [pc, #36]	; (8005054 <HAL_RCC_ClockConfig+0x15c>)
 8005030:	5cd3      	ldrb	r3, [r2, r3]
 8005032:	40d8      	lsrs	r0, r3
 8005034:	4b08      	ldr	r3, [pc, #32]	; (8005058 <HAL_RCC_ClockConfig+0x160>)
 8005036:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8005038:	4b08      	ldr	r3, [pc, #32]	; (800505c <HAL_RCC_ClockConfig+0x164>)
 800503a:	6818      	ldr	r0, [r3, #0]
 800503c:	f7fc ff74 	bl	8001f28 <HAL_InitTick>
  return HAL_OK;
 8005040:	2000      	movs	r0, #0
 8005042:	e76d      	b.n	8004f20 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8005044:	2001      	movs	r0, #1
}
 8005046:	4770      	bx	lr
        return HAL_ERROR;
 8005048:	2001      	movs	r0, #1
 800504a:	e769      	b.n	8004f20 <HAL_RCC_ClockConfig+0x28>
 800504c:	40023c00 	.word	0x40023c00
 8005050:	40023800 	.word	0x40023800
 8005054:	0800ea3c 	.word	0x0800ea3c
 8005058:	20000004 	.word	0x20000004
 800505c:	2000000c 	.word	0x2000000c

08005060 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8005060:	4b01      	ldr	r3, [pc, #4]	; (8005068 <HAL_RCC_GetHCLKFreq+0x8>)
 8005062:	6818      	ldr	r0, [r3, #0]
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	20000004 	.word	0x20000004

0800506c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800506c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800506e:	f7ff fff7 	bl	8005060 <HAL_RCC_GetHCLKFreq>
 8005072:	4b07      	ldr	r3, [pc, #28]	; (8005090 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800507a:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800507e:	fa92 f2a2 	rbit	r2, r2
 8005082:	fab2 f282 	clz	r2, r2
 8005086:	40d3      	lsrs	r3, r2
 8005088:	4a02      	ldr	r2, [pc, #8]	; (8005094 <HAL_RCC_GetPCLK1Freq+0x28>)
 800508a:	5cd3      	ldrb	r3, [r2, r3]
}
 800508c:	40d8      	lsrs	r0, r3
 800508e:	bd08      	pop	{r3, pc}
 8005090:	40023800 	.word	0x40023800
 8005094:	0800ea4c 	.word	0x0800ea4c

08005098 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005098:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800509a:	f7ff ffe1 	bl	8005060 <HAL_RCC_GetHCLKFreq>
 800509e:	4b07      	ldr	r3, [pc, #28]	; (80050bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80050a6:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80050aa:	fa92 f2a2 	rbit	r2, r2
 80050ae:	fab2 f282 	clz	r2, r2
 80050b2:	40d3      	lsrs	r3, r2
 80050b4:	4a02      	ldr	r2, [pc, #8]	; (80050c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80050b6:	5cd3      	ldrb	r3, [r2, r3]
}
 80050b8:	40d8      	lsrs	r0, r3
 80050ba:	bd08      	pop	{r3, pc}
 80050bc:	40023800 	.word	0x40023800
 80050c0:	0800ea4c 	.word	0x0800ea4c

080050c4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80050c4:	b570      	push	{r4, r5, r6, lr}
 80050c6:	b082      	sub	sp, #8
 80050c8:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 80050ca:	2300      	movs	r3, #0
 80050cc:	9301      	str	r3, [sp, #4]
  uint32_t response = 0U, validvoltage = 0U;
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80050ce:	6800      	ldr	r0, [r0, #0]
 80050d0:	f001 fe16 	bl	8006d00 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 80050d4:	4606      	mov	r6, r0
 80050d6:	b110      	cbz	r0, 80050de <SD_PowerON+0x1a>
    hsd->SdCard.CardType = CARD_SDSC;
  }


  return HAL_SD_ERROR_NONE;
}
 80050d8:	4630      	mov	r0, r6
 80050da:	b002      	add	sp, #8
 80050dc:	bd70      	pop	{r4, r5, r6, pc}
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80050de:	6820      	ldr	r0, [r4, #0]
 80050e0:	f001 fe21 	bl	8006d26 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 80050e4:	b938      	cbnz	r0, 80050f6 <SD_PowerON+0x32>
    hsd->SdCard.CardVersion = CARD_V2_X;
 80050e6:	2301      	movs	r3, #1
 80050e8:	64a3      	str	r3, [r4, #72]	; 0x48
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80050ea:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d00b      	beq.n	8005108 <SD_PowerON+0x44>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80050f0:	4635      	mov	r5, r6
 80050f2:	4630      	mov	r0, r6
 80050f4:	e014      	b.n	8005120 <SD_PowerON+0x5c>
    hsd->SdCard.CardVersion = CARD_V1_X;
 80050f6:	2300      	movs	r3, #0
 80050f8:	64a3      	str	r3, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80050fa:	6820      	ldr	r0, [r4, #0]
 80050fc:	f001 fe00 	bl	8006d00 <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 8005100:	2800      	cmp	r0, #0
 8005102:	d0f2      	beq.n	80050ea <SD_PowerON+0x26>
      return errorstate;
 8005104:	4606      	mov	r6, r0
 8005106:	e7e7      	b.n	80050d8 <SD_PowerON+0x14>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005108:	2100      	movs	r1, #0
 800510a:	6820      	ldr	r0, [r4, #0]
 800510c:	f001 fe22 	bl	8006d54 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8005110:	2800      	cmp	r0, #0
 8005112:	d0ed      	beq.n	80050f0 <SD_PowerON+0x2c>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005114:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 8005118:	e7de      	b.n	80050d8 <SD_PowerON+0x14>
    count++;
 800511a:	9b01      	ldr	r3, [sp, #4]
 800511c:	3301      	adds	r3, #1
 800511e:	9301      	str	r3, [sp, #4]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005120:	9a01      	ldr	r2, [sp, #4]
 8005122:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8005126:	429a      	cmp	r2, r3
 8005128:	d813      	bhi.n	8005152 <SD_PowerON+0x8e>
 800512a:	b995      	cbnz	r5, 8005152 <SD_PowerON+0x8e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800512c:	2100      	movs	r1, #0
 800512e:	6820      	ldr	r0, [r4, #0]
 8005130:	f001 fe10 	bl	8006d54 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8005134:	b9d8      	cbnz	r0, 800516e <SD_PowerON+0xaa>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005136:	4912      	ldr	r1, [pc, #72]	; (8005180 <SD_PowerON+0xbc>)
 8005138:	6820      	ldr	r0, [r4, #0]
 800513a:	f001 fe23 	bl	8006d84 <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800513e:	4605      	mov	r5, r0
 8005140:	b9b8      	cbnz	r0, 8005172 <SD_PowerON+0xae>
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005142:	2100      	movs	r1, #0
 8005144:	6820      	ldr	r0, [r4, #0]
 8005146:	f001 fc1d 	bl	8006984 <SDIO_GetResponse>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800514a:	0fc3      	lsrs	r3, r0, #31
 800514c:	d0e5      	beq.n	800511a <SD_PowerON+0x56>
 800514e:	461d      	mov	r5, r3
 8005150:	e7e3      	b.n	800511a <SD_PowerON+0x56>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005152:	9a01      	ldr	r2, [sp, #4]
 8005154:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8005158:	429a      	cmp	r2, r3
 800515a:	d80d      	bhi.n	8005178 <SD_PowerON+0xb4>
  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800515c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005160:	d102      	bne.n	8005168 <SD_PowerON+0xa4>
    hsd->SdCard.CardType = CARD_SDSC;
 8005162:	2300      	movs	r3, #0
 8005164:	6463      	str	r3, [r4, #68]	; 0x44
 8005166:	e7b7      	b.n	80050d8 <SD_PowerON+0x14>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005168:	2301      	movs	r3, #1
 800516a:	6463      	str	r3, [r4, #68]	; 0x44
 800516c:	e7b4      	b.n	80050d8 <SD_PowerON+0x14>
      return errorstate;
 800516e:	4606      	mov	r6, r0
 8005170:	e7b2      	b.n	80050d8 <SD_PowerON+0x14>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005172:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 8005176:	e7af      	b.n	80050d8 <SD_PowerON+0x14>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005178:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
 800517c:	e7ac      	b.n	80050d8 <SD_PowerON+0x14>
 800517e:	bf00      	nop
 8005180:	c1100000 	.word	0xc1100000

08005184 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8005184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8005186:	6a84      	ldr	r4, [r0, #40]	; 0x28
  dataremaining = hsd->RxXferSize;
 8005188:	6ac6      	ldr	r6, [r0, #44]	; 0x2c

  if (dataremaining > 0U)
 800518a:	b1ae      	cbz	r6, 80051b8 <SD_Read_IT+0x34>
 800518c:	4607      	mov	r7, r0
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800518e:	2500      	movs	r5, #0
 8005190:	e00e      	b.n	80051b0 <SD_Read_IT+0x2c>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005192:	6838      	ldr	r0, [r7, #0]
 8005194:	f001 fbcd 	bl	8006932 <SDIO_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
 8005198:	7020      	strb	r0, [r4, #0]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800519a:	f3c0 2307 	ubfx	r3, r0, #8, #8
 800519e:	7063      	strb	r3, [r4, #1]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80051a0:	f3c0 4307 	ubfx	r3, r0, #16, #8
 80051a4:	70a3      	strb	r3, [r4, #2]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80051a6:	0e00      	lsrs	r0, r0, #24
 80051a8:	70e0      	strb	r0, [r4, #3]
      tmp++;
 80051aa:	3404      	adds	r4, #4
      dataremaining--;
 80051ac:	3e04      	subs	r6, #4
    for(count = 0U; count < 8U; count++)
 80051ae:	3501      	adds	r5, #1
 80051b0:	2d07      	cmp	r5, #7
 80051b2:	d9ee      	bls.n	8005192 <SD_Read_IT+0xe>
    }

    hsd->pRxBuffPtr = tmp;
 80051b4:	62bc      	str	r4, [r7, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80051b6:	62fe      	str	r6, [r7, #44]	; 0x2c
  }
}
 80051b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080051ba <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80051ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051bc:	b083      	sub	sp, #12
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80051be:	6a04      	ldr	r4, [r0, #32]
  dataremaining = hsd->TxXferSize;
 80051c0:	6a46      	ldr	r6, [r0, #36]	; 0x24

  if (dataremaining > 0U)
 80051c2:	b1e6      	cbz	r6, 80051fe <SD_Write_IT+0x44>
 80051c4:	4607      	mov	r7, r0
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80051c6:	2500      	movs	r5, #0
 80051c8:	e015      	b.n	80051f6 <SD_Write_IT+0x3c>
    {
      data = (uint32_t)(*tmp);
 80051ca:	7823      	ldrb	r3, [r4, #0]
 80051cc:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 8U);
 80051ce:	7862      	ldrb	r2, [r4, #1]
 80051d0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80051d4:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 16U);
 80051d6:	78a2      	ldrb	r2, [r4, #2]
 80051d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051dc:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 24U);
 80051de:	78e2      	ldrb	r2, [r4, #3]
 80051e0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80051e4:	a902      	add	r1, sp, #8
 80051e6:	f841 3d04 	str.w	r3, [r1, #-4]!
      tmp++;
 80051ea:	3404      	adds	r4, #4
      dataremaining--;
 80051ec:	3e04      	subs	r6, #4
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80051ee:	6838      	ldr	r0, [r7, #0]
 80051f0:	f001 fba2 	bl	8006938 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80051f4:	3501      	adds	r5, #1
 80051f6:	2d07      	cmp	r5, #7
 80051f8:	d9e7      	bls.n	80051ca <SD_Write_IT+0x10>
    }

    hsd->pTxBuffPtr = tmp;
 80051fa:	623c      	str	r4, [r7, #32]
    hsd->TxXferSize = dataremaining;
 80051fc:	627e      	str	r6, [r7, #36]	; 0x24
  }
}
 80051fe:	b003      	add	sp, #12
 8005200:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005202 <SD_FindSCR>:
{
 8005202:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005206:	b088      	sub	sp, #32
 8005208:	4604      	mov	r4, r0
 800520a:	460f      	mov	r7, r1
  uint32_t tickstart = HAL_GetTick();
 800520c:	f7fc fed8 	bl	8001fc0 <HAL_GetTick>
 8005210:	4606      	mov	r6, r0
  uint32_t tempscr[2U] = {0U, 0U};
 8005212:	2300      	movs	r3, #0
 8005214:	9300      	str	r3, [sp, #0]
 8005216:	9301      	str	r3, [sp, #4]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8005218:	2108      	movs	r1, #8
 800521a:	6820      	ldr	r0, [r4, #0]
 800521c:	f001 fcc6 	bl	8006bac <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005220:	4605      	mov	r5, r0
 8005222:	b118      	cbz	r0, 800522c <SD_FindSCR+0x2a>
}
 8005224:	4628      	mov	r0, r5
 8005226:	b008      	add	sp, #32
 8005228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800522c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800522e:	0409      	lsls	r1, r1, #16
 8005230:	6820      	ldr	r0, [r4, #0]
 8005232:	f001 fd8f 	bl	8006d54 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005236:	4605      	mov	r5, r0
 8005238:	2800      	cmp	r0, #0
 800523a:	d1f3      	bne.n	8005224 <SD_FindSCR+0x22>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800523c:	f04f 33ff 	mov.w	r3, #4294967295
 8005240:	9302      	str	r3, [sp, #8]
  config.DataLength    = 8U;
 8005242:	2308      	movs	r3, #8
 8005244:	9303      	str	r3, [sp, #12]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8005246:	2330      	movs	r3, #48	; 0x30
 8005248:	9304      	str	r3, [sp, #16]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800524a:	2302      	movs	r3, #2
 800524c:	9305      	str	r3, [sp, #20]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800524e:	2300      	movs	r3, #0
 8005250:	9306      	str	r3, [sp, #24]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8005252:	2301      	movs	r3, #1
 8005254:	9307      	str	r3, [sp, #28]
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8005256:	a902      	add	r1, sp, #8
 8005258:	6820      	ldr	r0, [r4, #0]
 800525a:	f001 fc95 	bl	8006b88 <SDIO_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800525e:	6820      	ldr	r0, [r4, #0]
 8005260:	f001 fdc1 	bl	8006de6 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005264:	4605      	mov	r5, r0
 8005266:	2800      	cmp	r0, #0
 8005268:	d1dc      	bne.n	8005224 <SD_FindSCR+0x22>
  uint32_t index = 0U;
 800526a:	4680      	mov	r8, r0
 800526c:	e005      	b.n	800527a <SD_FindSCR+0x78>
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800526e:	f7fc fea7 	bl	8001fc0 <HAL_GetTick>
 8005272:	1b80      	subs	r0, r0, r6
 8005274:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005278:	d043      	beq.n	8005302 <SD_FindSCR+0x100>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800527a:	6820      	ldr	r0, [r4, #0]
 800527c:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800527e:	f240 432a 	movw	r3, #1066	; 0x42a
 8005282:	421a      	tst	r2, r3
 8005284:	d10a      	bne.n	800529c <SD_FindSCR+0x9a>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8005286:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005288:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 800528c:	d0ef      	beq.n	800526e <SD_FindSCR+0x6c>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800528e:	f001 fb50 	bl	8006932 <SDIO_ReadFIFO>
 8005292:	f84d 0028 	str.w	r0, [sp, r8, lsl #2]
      index++;
 8005296:	f108 0801 	add.w	r8, r8, #1
 800529a:	e7e8      	b.n	800526e <SD_FindSCR+0x6c>
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800529c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800529e:	f013 0f08 	tst.w	r3, #8
 80052a2:	d125      	bne.n	80052f0 <SD_FindSCR+0xee>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80052a4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80052a6:	f013 0f02 	tst.w	r3, #2
 80052aa:	d124      	bne.n	80052f6 <SD_FindSCR+0xf4>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80052ac:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80052ae:	f013 0f20 	tst.w	r3, #32
 80052b2:	d123      	bne.n	80052fc <SD_FindSCR+0xfa>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80052b4:	f240 533a 	movw	r3, #1338	; 0x53a
 80052b8:	6383      	str	r3, [r0, #56]	; 0x38
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80052ba:	9a01      	ldr	r2, [sp, #4]
 80052bc:	0213      	lsls	r3, r2, #8
 80052be:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80052c2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80052c6:	0a11      	lsrs	r1, r2, #8
 80052c8:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80052cc:	430b      	orrs	r3, r1
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80052ce:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80052d2:	603b      	str	r3, [r7, #0]
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80052d4:	9a00      	ldr	r2, [sp, #0]
 80052d6:	0213      	lsls	r3, r2, #8
 80052d8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80052dc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80052e0:	0a11      	lsrs	r1, r2, #8
 80052e2:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80052e6:	430b      	orrs	r3, r1
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80052e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80052ec:	607b      	str	r3, [r7, #4]
  return HAL_SD_ERROR_NONE;
 80052ee:	e799      	b.n	8005224 <SD_FindSCR+0x22>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80052f0:	2508      	movs	r5, #8
 80052f2:	6385      	str	r5, [r0, #56]	; 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 80052f4:	e796      	b.n	8005224 <SD_FindSCR+0x22>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80052f6:	2502      	movs	r5, #2
 80052f8:	6385      	str	r5, [r0, #56]	; 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80052fa:	e793      	b.n	8005224 <SD_FindSCR+0x22>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80052fc:	2520      	movs	r5, #32
 80052fe:	6385      	str	r5, [r0, #56]	; 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 8005300:	e790      	b.n	8005224 <SD_FindSCR+0x22>
      return HAL_SD_ERROR_TIMEOUT;
 8005302:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 8005306:	e78d      	b.n	8005224 <SD_FindSCR+0x22>

08005308 <SD_WideBus_Enable>:
{
 8005308:	b510      	push	{r4, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0U, 0U};
 800530e:	2100      	movs	r1, #0
 8005310:	9100      	str	r1, [sp, #0]
 8005312:	9101      	str	r1, [sp, #4]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005314:	6800      	ldr	r0, [r0, #0]
 8005316:	f001 fb35 	bl	8006984 <SDIO_GetResponse>
 800531a:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 800531e:	d116      	bne.n	800534e <SD_WideBus_Enable+0x46>
  errorstate = SD_FindSCR(hsd, scr);
 8005320:	4669      	mov	r1, sp
 8005322:	4620      	mov	r0, r4
 8005324:	f7ff ff6d 	bl	8005202 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005328:	4603      	mov	r3, r0
 800532a:	b990      	cbnz	r0, 8005352 <SD_WideBus_Enable+0x4a>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800532c:	9b01      	ldr	r3, [sp, #4]
 800532e:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8005332:	d011      	beq.n	8005358 <SD_WideBus_Enable+0x50>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005334:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8005336:	0409      	lsls	r1, r1, #16
 8005338:	6820      	ldr	r0, [r4, #0]
 800533a:	f001 fd0b 	bl	8006d54 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 800533e:	4603      	mov	r3, r0
 8005340:	b938      	cbnz	r0, 8005352 <SD_WideBus_Enable+0x4a>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8005342:	2102      	movs	r1, #2
 8005344:	6820      	ldr	r0, [r4, #0]
 8005346:	f001 fd36 	bl	8006db6 <SDMMC_CmdBusWidth>
 800534a:	4603      	mov	r3, r0
 800534c:	e001      	b.n	8005352 <SD_WideBus_Enable+0x4a>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800534e:	f44f 6300 	mov.w	r3, #2048	; 0x800
}
 8005352:	4618      	mov	r0, r3
 8005354:	b002      	add	sp, #8
 8005356:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005358:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800535c:	e7f9      	b.n	8005352 <SD_WideBus_Enable+0x4a>

0800535e <SD_WideBus_Disable>:
{
 800535e:	b510      	push	{r4, lr}
 8005360:	b082      	sub	sp, #8
 8005362:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0U, 0U};
 8005364:	2100      	movs	r1, #0
 8005366:	9100      	str	r1, [sp, #0]
 8005368:	9101      	str	r1, [sp, #4]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800536a:	6800      	ldr	r0, [r0, #0]
 800536c:	f001 fb0a 	bl	8006984 <SDIO_GetResponse>
 8005370:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 8005374:	d116      	bne.n	80053a4 <SD_WideBus_Disable+0x46>
  errorstate = SD_FindSCR(hsd, scr);
 8005376:	4669      	mov	r1, sp
 8005378:	4620      	mov	r0, r4
 800537a:	f7ff ff42 	bl	8005202 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 800537e:	4603      	mov	r3, r0
 8005380:	b990      	cbnz	r0, 80053a8 <SD_WideBus_Disable+0x4a>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005382:	9b01      	ldr	r3, [sp, #4]
 8005384:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8005388:	d011      	beq.n	80053ae <SD_WideBus_Disable+0x50>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800538a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800538c:	0409      	lsls	r1, r1, #16
 800538e:	6820      	ldr	r0, [r4, #0]
 8005390:	f001 fce0 	bl	8006d54 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8005394:	4603      	mov	r3, r0
 8005396:	b938      	cbnz	r0, 80053a8 <SD_WideBus_Disable+0x4a>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005398:	2100      	movs	r1, #0
 800539a:	6820      	ldr	r0, [r4, #0]
 800539c:	f001 fd0b 	bl	8006db6 <SDMMC_CmdBusWidth>
 80053a0:	4603      	mov	r3, r0
 80053a2:	e001      	b.n	80053a8 <SD_WideBus_Disable+0x4a>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80053a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	b002      	add	sp, #8
 80053ac:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80053ae:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80053b2:	e7f9      	b.n	80053a8 <SD_WideBus_Disable+0x4a>

080053b4 <SD_SendStatus>:
{
 80053b4:	b570      	push	{r4, r5, r6, lr}
  if(pCardStatus == NULL)
 80053b6:	b181      	cbz	r1, 80053da <SD_SendStatus+0x26>
 80053b8:	460d      	mov	r5, r1
 80053ba:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80053bc:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80053be:	0409      	lsls	r1, r1, #16
 80053c0:	6800      	ldr	r0, [r0, #0]
 80053c2:	f001 fd6a 	bl	8006e9a <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 80053c6:	4606      	mov	r6, r0
 80053c8:	b108      	cbz	r0, 80053ce <SD_SendStatus+0x1a>
}
 80053ca:	4630      	mov	r0, r6
 80053cc:	bd70      	pop	{r4, r5, r6, pc}
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80053ce:	2100      	movs	r1, #0
 80053d0:	6820      	ldr	r0, [r4, #0]
 80053d2:	f001 fad7 	bl	8006984 <SDIO_GetResponse>
 80053d6:	6028      	str	r0, [r5, #0]
  return HAL_SD_ERROR_NONE;
 80053d8:	e7f7      	b.n	80053ca <SD_SendStatus+0x16>
    return HAL_SD_ERROR_PARAM;
 80053da:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
 80053de:	e7f4      	b.n	80053ca <SD_SendStatus+0x16>

080053e0 <HAL_SD_ReadBlocks>:
{
 80053e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053e4:	b086      	sub	sp, #24
 80053e6:	4604      	mov	r4, r0
 80053e8:	460d      	mov	r5, r1
 80053ea:	4690      	mov	r8, r2
 80053ec:	461e      	mov	r6, r3
  uint32_t tickstart = HAL_GetTick();
 80053ee:	f7fc fde7 	bl	8001fc0 <HAL_GetTick>
  if(NULL == pData)
 80053f2:	b16d      	cbz	r5, 8005410 <HAL_SD_ReadBlocks+0x30>
 80053f4:	4607      	mov	r7, r0
  if(hsd->State == HAL_SD_STATE_READY)
 80053f6:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d00d      	beq.n	800541c <HAL_SD_ReadBlocks+0x3c>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005400:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005402:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005406:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8005408:	2001      	movs	r0, #1
}
 800540a:	b006      	add	sp, #24
 800540c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005410:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005412:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005416:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8005418:	2001      	movs	r0, #1
 800541a:	e7f6      	b.n	800540a <HAL_SD_ReadBlocks+0x2a>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800541c:	2300      	movs	r3, #0
 800541e:	63a3      	str	r3, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005420:	eb08 0306 	add.w	r3, r8, r6
 8005424:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005426:	4293      	cmp	r3, r2
 8005428:	d81b      	bhi.n	8005462 <HAL_SD_ReadBlocks+0x82>
    hsd->State = HAL_SD_STATE_BUSY;
 800542a:	2303      	movs	r3, #3
 800542c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8005430:	6823      	ldr	r3, [r4, #0]
 8005432:	2200      	movs	r2, #0
 8005434:	62da      	str	r2, [r3, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005436:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005438:	2b01      	cmp	r3, #1
 800543a:	d001      	beq.n	8005440 <HAL_SD_ReadBlocks+0x60>
      add *= 512U;
 800543c:	ea4f 2848 	mov.w	r8, r8, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005440:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005444:	6820      	ldr	r0, [r4, #0]
 8005446:	f001 fbb1 	bl	8006bac <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 800544a:	4603      	mov	r3, r0
 800544c:	b178      	cbz	r0, 800546e <HAL_SD_ReadBlocks+0x8e>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800544e:	6822      	ldr	r2, [r4, #0]
 8005450:	497c      	ldr	r1, [pc, #496]	; (8005644 <HAL_SD_ReadBlocks+0x264>)
 8005452:	6391      	str	r1, [r2, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005454:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005456:	4318      	orrs	r0, r3
 8005458:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800545a:	2001      	movs	r0, #1
 800545c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 8005460:	e7d3      	b.n	800540a <HAL_SD_ReadBlocks+0x2a>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005462:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005464:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005468:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 800546a:	2001      	movs	r0, #1
 800546c:	e7cd      	b.n	800540a <HAL_SD_ReadBlocks+0x2a>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800546e:	f04f 33ff 	mov.w	r3, #4294967295
 8005472:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005474:	0273      	lsls	r3, r6, #9
 8005476:	9301      	str	r3, [sp, #4]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005478:	2390      	movs	r3, #144	; 0x90
 800547a:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800547c:	2302      	movs	r3, #2
 800547e:	9303      	str	r3, [sp, #12]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005480:	2300      	movs	r3, #0
 8005482:	9304      	str	r3, [sp, #16]
    config.DPSM          = SDIO_DPSM_ENABLE;
 8005484:	2301      	movs	r3, #1
 8005486:	9305      	str	r3, [sp, #20]
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8005488:	4669      	mov	r1, sp
 800548a:	6820      	ldr	r0, [r4, #0]
 800548c:	f001 fb7c 	bl	8006b88 <SDIO_ConfigData>
    if(NumberOfBlocks > 1U)
 8005490:	2e01      	cmp	r6, #1
 8005492:	d90c      	bls.n	80054ae <HAL_SD_ReadBlocks+0xce>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8005494:	2302      	movs	r3, #2
 8005496:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005498:	4641      	mov	r1, r8
 800549a:	6820      	ldr	r0, [r4, #0]
 800549c:	f001 fbb6 	bl	8006c0c <SDMMC_CmdReadMultiBlock>
 80054a0:	4682      	mov	sl, r0
    if(errorstate != HAL_SD_ERROR_NONE)
 80054a2:	f1ba 0f00 	cmp.w	sl, #0
 80054a6:	d10a      	bne.n	80054be <HAL_SD_ReadBlocks+0xde>
    dataremaining = config.DataLength;
 80054a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80054ac:	e02f      	b.n	800550e <HAL_SD_ReadBlocks+0x12e>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80054ae:	2301      	movs	r3, #1
 80054b0:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80054b2:	4641      	mov	r1, r8
 80054b4:	6820      	ldr	r0, [r4, #0]
 80054b6:	f001 fb91 	bl	8006bdc <SDMMC_CmdReadSingleBlock>
 80054ba:	4682      	mov	sl, r0
 80054bc:	e7f1      	b.n	80054a2 <HAL_SD_ReadBlocks+0xc2>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80054be:	6823      	ldr	r3, [r4, #0]
 80054c0:	4a60      	ldr	r2, [pc, #384]	; (8005644 <HAL_SD_ReadBlocks+0x264>)
 80054c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80054c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80054c6:	ea43 030a 	orr.w	r3, r3, sl
 80054ca:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80054cc:	2001      	movs	r0, #1
 80054ce:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80054d2:	2300      	movs	r3, #0
 80054d4:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80054d6:	e798      	b.n	800540a <HAL_SD_ReadBlocks+0x2a>
          data = SDIO_ReadFIFO(hsd->Instance);
 80054d8:	6820      	ldr	r0, [r4, #0]
 80054da:	f001 fa2a 	bl	8006932 <SDIO_ReadFIFO>
          *tempbuff = (uint8_t)(data & 0xFFU);
 80054de:	7028      	strb	r0, [r5, #0]
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80054e0:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80054e4:	706b      	strb	r3, [r5, #1]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80054e6:	f3c0 4307 	ubfx	r3, r0, #16, #8
 80054ea:	70ab      	strb	r3, [r5, #2]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80054ec:	0e00      	lsrs	r0, r0, #24
 80054ee:	70e8      	strb	r0, [r5, #3]
          tempbuff++;
 80054f0:	3504      	adds	r5, #4
          dataremaining--;
 80054f2:	f1a9 0904 	sub.w	r9, r9, #4
        for(count = 0U; count < 8U; count++)
 80054f6:	f108 0801 	add.w	r8, r8, #1
 80054fa:	f1b8 0f07 	cmp.w	r8, #7
 80054fe:	d9eb      	bls.n	80054d8 <HAL_SD_ReadBlocks+0xf8>
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005500:	f7fc fd5e 	bl	8001fc0 <HAL_GetTick>
 8005504:	1bc0      	subs	r0, r0, r7
 8005506:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005508:	4298      	cmp	r0, r3
 800550a:	d20f      	bcs.n	800552c <HAL_SD_ReadBlocks+0x14c>
 800550c:	b173      	cbz	r3, 800552c <HAL_SD_ReadBlocks+0x14c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800550e:	6820      	ldr	r0, [r4, #0]
 8005510:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8005512:	f240 332a 	movw	r3, #810	; 0x32a
 8005516:	421a      	tst	r2, r3
 8005518:	d116      	bne.n	8005548 <HAL_SD_ReadBlocks+0x168>
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800551a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800551c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8005520:	d0ee      	beq.n	8005500 <HAL_SD_ReadBlocks+0x120>
 8005522:	f1b9 0f00 	cmp.w	r9, #0
 8005526:	d0eb      	beq.n	8005500 <HAL_SD_ReadBlocks+0x120>
        for(count = 0U; count < 8U; count++)
 8005528:	46d0      	mov	r8, sl
 800552a:	e7e6      	b.n	80054fa <HAL_SD_ReadBlocks+0x11a>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800552c:	6823      	ldr	r3, [r4, #0]
 800552e:	4a45      	ldr	r2, [pc, #276]	; (8005644 <HAL_SD_ReadBlocks+0x264>)
 8005530:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005532:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005534:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005538:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800553a:	2301      	movs	r3, #1
 800553c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005540:	2300      	movs	r3, #0
 8005542:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8005544:	2003      	movs	r0, #3
 8005546:	e760      	b.n	800540a <HAL_SD_ReadBlocks+0x2a>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005548:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800554a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800554e:	d008      	beq.n	8005562 <HAL_SD_ReadBlocks+0x182>
 8005550:	2e01      	cmp	r6, #1
 8005552:	d906      	bls.n	8005562 <HAL_SD_ReadBlocks+0x182>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005554:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005556:	2b03      	cmp	r3, #3
 8005558:	d003      	beq.n	8005562 <HAL_SD_ReadBlocks+0x182>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800555a:	f001 fb9f 	bl	8006c9c <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800555e:	2800      	cmp	r0, #0
 8005560:	d137      	bne.n	80055d2 <HAL_SD_ReadBlocks+0x1f2>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005562:	6823      	ldr	r3, [r4, #0]
 8005564:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005566:	f012 0f08 	tst.w	r2, #8
 800556a:	d13e      	bne.n	80055ea <HAL_SD_ReadBlocks+0x20a>
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800556c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800556e:	f012 0f02 	tst.w	r2, #2
 8005572:	d146      	bne.n	8005602 <HAL_SD_ReadBlocks+0x222>
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005576:	f012 0f20 	tst.w	r2, #32
 800557a:	d14e      	bne.n	800561a <HAL_SD_ReadBlocks+0x23a>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800557c:	6820      	ldr	r0, [r4, #0]
 800557e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005580:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8005584:	d055      	beq.n	8005632 <HAL_SD_ReadBlocks+0x252>
 8005586:	f1b9 0f00 	cmp.w	r9, #0
 800558a:	d052      	beq.n	8005632 <HAL_SD_ReadBlocks+0x252>
      data = SDIO_ReadFIFO(hsd->Instance);
 800558c:	f001 f9d1 	bl	8006932 <SDIO_ReadFIFO>
      *tempbuff = (uint8_t)(data & 0xFFU);
 8005590:	7028      	strb	r0, [r5, #0]
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005592:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8005596:	706b      	strb	r3, [r5, #1]
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8005598:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800559c:	70ab      	strb	r3, [r5, #2]
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800559e:	0e00      	lsrs	r0, r0, #24
 80055a0:	70e8      	strb	r0, [r5, #3]
      tempbuff++;
 80055a2:	3504      	adds	r5, #4
      dataremaining--;
 80055a4:	f1a9 0904 	sub.w	r9, r9, #4
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80055a8:	f7fc fd0a 	bl	8001fc0 <HAL_GetTick>
 80055ac:	1bc0      	subs	r0, r0, r7
 80055ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055b0:	4298      	cmp	r0, r3
 80055b2:	d201      	bcs.n	80055b8 <HAL_SD_ReadBlocks+0x1d8>
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d1e1      	bne.n	800557c <HAL_SD_ReadBlocks+0x19c>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80055b8:	6823      	ldr	r3, [r4, #0]
 80055ba:	4a22      	ldr	r2, [pc, #136]	; (8005644 <HAL_SD_ReadBlocks+0x264>)
 80055bc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80055be:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80055c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80055c4:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80055c6:	2001      	movs	r0, #1
 80055c8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80055cc:	2300      	movs	r3, #0
 80055ce:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 80055d0:	e71b      	b.n	800540a <HAL_SD_ReadBlocks+0x2a>
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80055d2:	6823      	ldr	r3, [r4, #0]
 80055d4:	491b      	ldr	r1, [pc, #108]	; (8005644 <HAL_SD_ReadBlocks+0x264>)
 80055d6:	6399      	str	r1, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80055d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80055da:	4303      	orrs	r3, r0
 80055dc:	63a3      	str	r3, [r4, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80055de:	2001      	movs	r0, #1
 80055e0:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80055e4:	2300      	movs	r3, #0
 80055e6:	6323      	str	r3, [r4, #48]	; 0x30
          return HAL_ERROR;
 80055e8:	e70f      	b.n	800540a <HAL_SD_ReadBlocks+0x2a>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80055ea:	4a16      	ldr	r2, [pc, #88]	; (8005644 <HAL_SD_ReadBlocks+0x264>)
 80055ec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80055ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80055f0:	f043 0308 	orr.w	r3, r3, #8
 80055f4:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80055f6:	2001      	movs	r0, #1
 80055f8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80055fc:	2300      	movs	r3, #0
 80055fe:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8005600:	e703      	b.n	800540a <HAL_SD_ReadBlocks+0x2a>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005602:	4a10      	ldr	r2, [pc, #64]	; (8005644 <HAL_SD_ReadBlocks+0x264>)
 8005604:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005606:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005608:	f043 0302 	orr.w	r3, r3, #2
 800560c:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800560e:	2001      	movs	r0, #1
 8005610:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005614:	2300      	movs	r3, #0
 8005616:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8005618:	e6f7      	b.n	800540a <HAL_SD_ReadBlocks+0x2a>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800561a:	4a0a      	ldr	r2, [pc, #40]	; (8005644 <HAL_SD_ReadBlocks+0x264>)
 800561c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800561e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005620:	f043 0320 	orr.w	r3, r3, #32
 8005624:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005626:	2001      	movs	r0, #1
 8005628:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800562c:	2300      	movs	r3, #0
 800562e:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8005630:	e6eb      	b.n	800540a <HAL_SD_ReadBlocks+0x2a>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005632:	f240 533a 	movw	r3, #1338	; 0x53a
 8005636:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005638:	2301      	movs	r3, #1
 800563a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 800563e:	2000      	movs	r0, #0
 8005640:	e6e3      	b.n	800540a <HAL_SD_ReadBlocks+0x2a>
 8005642:	bf00      	nop
 8005644:	004005ff 	.word	0x004005ff

08005648 <HAL_SD_WriteBlocks>:
{
 8005648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800564c:	b088      	sub	sp, #32
 800564e:	4604      	mov	r4, r0
 8005650:	460d      	mov	r5, r1
 8005652:	4690      	mov	r8, r2
 8005654:	461e      	mov	r6, r3
  uint32_t tickstart = HAL_GetTick();
 8005656:	f7fc fcb3 	bl	8001fc0 <HAL_GetTick>
  if(NULL == pData)
 800565a:	b16d      	cbz	r5, 8005678 <HAL_SD_WriteBlocks+0x30>
 800565c:	4607      	mov	r7, r0
  if(hsd->State == HAL_SD_STATE_READY)
 800565e:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8005662:	b2db      	uxtb	r3, r3
 8005664:	2b01      	cmp	r3, #1
 8005666:	d00d      	beq.n	8005684 <HAL_SD_WriteBlocks+0x3c>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005668:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800566a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800566e:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8005670:	2001      	movs	r0, #1
}
 8005672:	b008      	add	sp, #32
 8005674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005678:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800567a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800567e:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8005680:	2001      	movs	r0, #1
 8005682:	e7f6      	b.n	8005672 <HAL_SD_WriteBlocks+0x2a>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005684:	2300      	movs	r3, #0
 8005686:	63a3      	str	r3, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005688:	eb08 0306 	add.w	r3, r8, r6
 800568c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800568e:	4293      	cmp	r3, r2
 8005690:	d81b      	bhi.n	80056ca <HAL_SD_WriteBlocks+0x82>
    hsd->State = HAL_SD_STATE_BUSY;
 8005692:	2303      	movs	r3, #3
 8005694:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8005698:	6823      	ldr	r3, [r4, #0]
 800569a:	2200      	movs	r2, #0
 800569c:	62da      	str	r2, [r3, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800569e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d001      	beq.n	80056a8 <HAL_SD_WriteBlocks+0x60>
      add *= 512U;
 80056a4:	ea4f 2848 	mov.w	r8, r8, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80056a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80056ac:	6820      	ldr	r0, [r4, #0]
 80056ae:	f001 fa7d 	bl	8006bac <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 80056b2:	4603      	mov	r3, r0
 80056b4:	b178      	cbz	r0, 80056d6 <HAL_SD_WriteBlocks+0x8e>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80056b6:	6822      	ldr	r2, [r4, #0]
 80056b8:	4967      	ldr	r1, [pc, #412]	; (8005858 <HAL_SD_WriteBlocks+0x210>)
 80056ba:	6391      	str	r1, [r2, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80056bc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80056be:	4318      	orrs	r0, r3
 80056c0:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80056c2:	2001      	movs	r0, #1
 80056c4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 80056c8:	e7d3      	b.n	8005672 <HAL_SD_WriteBlocks+0x2a>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80056ca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80056cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80056d0:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 80056d2:	2001      	movs	r0, #1
 80056d4:	e7cd      	b.n	8005672 <HAL_SD_WriteBlocks+0x2a>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80056d6:	f04f 33ff 	mov.w	r3, #4294967295
 80056da:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80056dc:	0273      	lsls	r3, r6, #9
 80056de:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80056e0:	2390      	movs	r3, #144	; 0x90
 80056e2:	9304      	str	r3, [sp, #16]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80056e4:	2300      	movs	r3, #0
 80056e6:	9305      	str	r3, [sp, #20]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80056e8:	9306      	str	r3, [sp, #24]
    config.DPSM          = SDIO_DPSM_ENABLE;
 80056ea:	2301      	movs	r3, #1
 80056ec:	9307      	str	r3, [sp, #28]
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80056ee:	a902      	add	r1, sp, #8
 80056f0:	6820      	ldr	r0, [r4, #0]
 80056f2:	f001 fa49 	bl	8006b88 <SDIO_ConfigData>
    if(NumberOfBlocks > 1U)
 80056f6:	2e01      	cmp	r6, #1
 80056f8:	d90c      	bls.n	8005714 <HAL_SD_WriteBlocks+0xcc>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80056fa:	2320      	movs	r3, #32
 80056fc:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80056fe:	4641      	mov	r1, r8
 8005700:	6820      	ldr	r0, [r4, #0]
 8005702:	f001 fab3 	bl	8006c6c <SDMMC_CmdWriteMultiBlock>
 8005706:	4682      	mov	sl, r0
    if(errorstate != HAL_SD_ERROR_NONE)
 8005708:	f1ba 0f00 	cmp.w	sl, #0
 800570c:	d10a      	bne.n	8005724 <HAL_SD_WriteBlocks+0xdc>
    dataremaining = config.DataLength;
 800570e:	f8dd 900c 	ldr.w	r9, [sp, #12]
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005712:	e033      	b.n	800577c <HAL_SD_WriteBlocks+0x134>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8005714:	2310      	movs	r3, #16
 8005716:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005718:	4641      	mov	r1, r8
 800571a:	6820      	ldr	r0, [r4, #0]
 800571c:	f001 fa8e 	bl	8006c3c <SDMMC_CmdWriteSingleBlock>
 8005720:	4682      	mov	sl, r0
 8005722:	e7f1      	b.n	8005708 <HAL_SD_WriteBlocks+0xc0>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005724:	6823      	ldr	r3, [r4, #0]
 8005726:	4a4c      	ldr	r2, [pc, #304]	; (8005858 <HAL_SD_WriteBlocks+0x210>)
 8005728:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800572a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800572c:	ea43 030a 	orr.w	r3, r3, sl
 8005730:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005732:	2001      	movs	r0, #1
 8005734:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005738:	2300      	movs	r3, #0
 800573a:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 800573c:	e799      	b.n	8005672 <HAL_SD_WriteBlocks+0x2a>
          data = (uint32_t)(*tempbuff);
 800573e:	782b      	ldrb	r3, [r5, #0]
          data |= ((uint32_t)(*tempbuff) << 8U);
 8005740:	786a      	ldrb	r2, [r5, #1]
 8005742:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
          data |= ((uint32_t)(*tempbuff) << 16U);
 8005746:	78aa      	ldrb	r2, [r5, #2]
 8005748:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
          data |= ((uint32_t)(*tempbuff) << 24U);
 800574c:	78ea      	ldrb	r2, [r5, #3]
 800574e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005752:	a908      	add	r1, sp, #32
 8005754:	f841 3d1c 	str.w	r3, [r1, #-28]!
          tempbuff++;
 8005758:	3504      	adds	r5, #4
          dataremaining--;
 800575a:	f1a9 0904 	sub.w	r9, r9, #4
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800575e:	6820      	ldr	r0, [r4, #0]
 8005760:	f001 f8ea 	bl	8006938 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8005764:	f108 0801 	add.w	r8, r8, #1
 8005768:	f1b8 0f07 	cmp.w	r8, #7
 800576c:	d9e7      	bls.n	800573e <HAL_SD_WriteBlocks+0xf6>
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800576e:	f7fc fc27 	bl	8001fc0 <HAL_GetTick>
 8005772:	1bc0      	subs	r0, r0, r7
 8005774:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005776:	4298      	cmp	r0, r3
 8005778:	d20f      	bcs.n	800579a <HAL_SD_WriteBlocks+0x152>
 800577a:	b173      	cbz	r3, 800579a <HAL_SD_WriteBlocks+0x152>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800577c:	6820      	ldr	r0, [r4, #0]
 800577e:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8005780:	f240 331a 	movw	r3, #794	; 0x31a
 8005784:	421a      	tst	r2, r3
 8005786:	d116      	bne.n	80057b6 <HAL_SD_WriteBlocks+0x16e>
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8005788:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800578a:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800578e:	d0ee      	beq.n	800576e <HAL_SD_WriteBlocks+0x126>
 8005790:	f1b9 0f00 	cmp.w	r9, #0
 8005794:	d0eb      	beq.n	800576e <HAL_SD_WriteBlocks+0x126>
        for(count = 0U; count < 8U; count++)
 8005796:	46d0      	mov	r8, sl
 8005798:	e7e6      	b.n	8005768 <HAL_SD_WriteBlocks+0x120>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800579a:	6823      	ldr	r3, [r4, #0]
 800579c:	4a2e      	ldr	r2, [pc, #184]	; (8005858 <HAL_SD_WriteBlocks+0x210>)
 800579e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80057a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80057a2:	ea43 030a 	orr.w	r3, r3, sl
 80057a6:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80057a8:	2301      	movs	r3, #1
 80057aa:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80057ae:	2300      	movs	r3, #0
 80057b0:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 80057b2:	2003      	movs	r0, #3
 80057b4:	e75d      	b.n	8005672 <HAL_SD_WriteBlocks+0x2a>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80057b6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80057b8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80057bc:	d007      	beq.n	80057ce <HAL_SD_WriteBlocks+0x186>
 80057be:	2e01      	cmp	r6, #1
 80057c0:	d905      	bls.n	80057ce <HAL_SD_WriteBlocks+0x186>
      if(hsd->SdCard.CardType != CARD_SECURED)
 80057c2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80057c4:	2b03      	cmp	r3, #3
 80057c6:	d002      	beq.n	80057ce <HAL_SD_WriteBlocks+0x186>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80057c8:	f001 fa68 	bl	8006c9c <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80057cc:	b9c0      	cbnz	r0, 8005800 <HAL_SD_WriteBlocks+0x1b8>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80057ce:	6823      	ldr	r3, [r4, #0]
 80057d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057d2:	f012 0f08 	tst.w	r2, #8
 80057d6:	d11f      	bne.n	8005818 <HAL_SD_WriteBlocks+0x1d0>
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80057d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057da:	f012 0f02 	tst.w	r2, #2
 80057de:	d127      	bne.n	8005830 <HAL_SD_WriteBlocks+0x1e8>
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80057e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057e2:	f012 0f10 	tst.w	r2, #16
 80057e6:	d02f      	beq.n	8005848 <HAL_SD_WriteBlocks+0x200>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80057e8:	4a1b      	ldr	r2, [pc, #108]	; (8005858 <HAL_SD_WriteBlocks+0x210>)
 80057ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80057ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80057ee:	f043 0310 	orr.w	r3, r3, #16
 80057f2:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80057f4:	2001      	movs	r0, #1
 80057f6:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80057fa:	2300      	movs	r3, #0
 80057fc:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80057fe:	e738      	b.n	8005672 <HAL_SD_WriteBlocks+0x2a>
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005800:	6823      	ldr	r3, [r4, #0]
 8005802:	4915      	ldr	r1, [pc, #84]	; (8005858 <HAL_SD_WriteBlocks+0x210>)
 8005804:	6399      	str	r1, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005806:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005808:	4303      	orrs	r3, r0
 800580a:	63a3      	str	r3, [r4, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800580c:	2001      	movs	r0, #1
 800580e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005812:	2300      	movs	r3, #0
 8005814:	6323      	str	r3, [r4, #48]	; 0x30
          return HAL_ERROR;
 8005816:	e72c      	b.n	8005672 <HAL_SD_WriteBlocks+0x2a>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005818:	4a0f      	ldr	r2, [pc, #60]	; (8005858 <HAL_SD_WriteBlocks+0x210>)
 800581a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800581c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800581e:	f043 0308 	orr.w	r3, r3, #8
 8005822:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005824:	2001      	movs	r0, #1
 8005826:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800582a:	2300      	movs	r3, #0
 800582c:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 800582e:	e720      	b.n	8005672 <HAL_SD_WriteBlocks+0x2a>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005830:	4a09      	ldr	r2, [pc, #36]	; (8005858 <HAL_SD_WriteBlocks+0x210>)
 8005832:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005834:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005836:	f043 0302 	orr.w	r3, r3, #2
 800583a:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800583c:	2001      	movs	r0, #1
 800583e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005842:	2300      	movs	r3, #0
 8005844:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8005846:	e714      	b.n	8005672 <HAL_SD_WriteBlocks+0x2a>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005848:	f240 523a 	movw	r2, #1338	; 0x53a
 800584c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800584e:	2301      	movs	r3, #1
 8005850:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 8005854:	2000      	movs	r0, #0
 8005856:	e70c      	b.n	8005672 <HAL_SD_WriteBlocks+0x2a>
 8005858:	004005ff 	.word	0x004005ff

0800585c <HAL_SD_ErrorCallback>:
}
 800585c:	4770      	bx	lr
	...

08005860 <HAL_SD_GetCardCSD>:
{
 8005860:	b410      	push	{r4}
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005862:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8005864:	0f9b      	lsrs	r3, r3, #30
 8005866:	700b      	strb	r3, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005868:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800586a:	f3c3 6383 	ubfx	r3, r3, #26, #4
 800586e:	704b      	strb	r3, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005870:	f890 3067 	ldrb.w	r3, [r0, #103]	; 0x67
 8005874:	f003 0303 	and.w	r3, r3, #3
 8005878:	708b      	strb	r3, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800587a:	f890 3066 	ldrb.w	r3, [r0, #102]	; 0x66
 800587e:	70cb      	strb	r3, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005880:	f890 3065 	ldrb.w	r3, [r0, #101]	; 0x65
 8005884:	710b      	strb	r3, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005886:	f890 3064 	ldrb.w	r3, [r0, #100]	; 0x64
 800588a:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800588c:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800588e:	0d1b      	lsrs	r3, r3, #20
 8005890:	80cb      	strh	r3, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005892:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 8005896:	f003 030f 	and.w	r3, r3, #15
 800589a:	720b      	strb	r3, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800589c:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800589e:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 80058a2:	724b      	strb	r3, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80058a4:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80058a6:	f3c3 3380 	ubfx	r3, r3, #14, #1
 80058aa:	728b      	strb	r3, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80058ac:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80058ae:	f3c3 3340 	ubfx	r3, r3, #13, #1
 80058b2:	72cb      	strb	r3, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80058b4:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80058b6:	f3c3 3300 	ubfx	r3, r3, #12, #1
 80058ba:	730b      	strb	r3, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 80058bc:	2300      	movs	r3, #0
 80058be:	734b      	strb	r3, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 80058c0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	f040 8087 	bne.w	80059d6 <HAL_SD_GetCardCSD+0x176>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80058c8:	6e82      	ldr	r2, [r0, #104]	; 0x68
 80058ca:	f640 73fc 	movw	r3, #4092	; 0xffc
 80058ce:	ea03 0382 	and.w	r3, r3, r2, lsl #2
 80058d2:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80058d4:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 80058d8:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80058da:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80058dc:	f3c3 63c2 	ubfx	r3, r3, #27, #3
 80058e0:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80058e2:	f890 306f 	ldrb.w	r3, [r0, #111]	; 0x6f
 80058e6:	f003 0307 	and.w	r3, r3, #7
 80058ea:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80058ec:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80058ee:	f3c3 5342 	ubfx	r3, r3, #21, #3
 80058f2:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80058f4:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80058f6:	f3c3 4382 	ubfx	r3, r3, #18, #3
 80058fa:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80058fc:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80058fe:	f3c3 33c2 	ubfx	r3, r3, #15, #3
 8005902:	760b      	strb	r3, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005904:	690b      	ldr	r3, [r1, #16]
 8005906:	3301      	adds	r3, #1
 8005908:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800590a:	7e0a      	ldrb	r2, [r1, #24]
 800590c:	f002 0207 	and.w	r2, r2, #7
 8005910:	3202      	adds	r2, #2
 8005912:	fa03 f202 	lsl.w	r2, r3, r2
 8005916:	6542      	str	r2, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005918:	7a0b      	ldrb	r3, [r1, #8]
 800591a:	f003 040f 	and.w	r4, r3, #15
 800591e:	2301      	movs	r3, #1
 8005920:	40a3      	lsls	r3, r4
 8005922:	6583      	str	r3, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005924:	0a5b      	lsrs	r3, r3, #9
 8005926:	fb03 f302 	mul.w	r3, r3, r2
 800592a:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800592c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005930:	6603      	str	r3, [r0, #96]	; 0x60
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005932:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8005934:	f3c3 3380 	ubfx	r3, r3, #14, #1
 8005938:	764b      	strb	r3, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800593a:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800593c:	f3c3 13c6 	ubfx	r3, r3, #7, #7
 8005940:	768b      	strb	r3, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005942:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8005944:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005948:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800594a:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800594c:	0fdb      	lsrs	r3, r3, #31
 800594e:	770b      	strb	r3, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005950:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8005952:	f3c3 7341 	ubfx	r3, r3, #29, #2
 8005956:	774b      	strb	r3, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005958:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800595a:	f3c3 6382 	ubfx	r3, r3, #26, #3
 800595e:	778b      	strb	r3, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005960:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8005962:	f3c3 5383 	ubfx	r3, r3, #22, #4
 8005966:	77cb      	strb	r3, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005968:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800596a:	f3c3 5340 	ubfx	r3, r3, #21, #1
 800596e:	f881 3020 	strb.w	r3, [r1, #32]
  pCSD->Reserved3 = 0;
 8005972:	2300      	movs	r3, #0
 8005974:	f881 3021 	strb.w	r3, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005978:	f8b0 2072 	ldrh.w	r2, [r0, #114]	; 0x72
 800597c:	f002 0201 	and.w	r2, r2, #1
 8005980:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005984:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8005986:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 800598a:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800598e:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8005990:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8005994:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005998:	6f02      	ldr	r2, [r0, #112]	; 0x70
 800599a:	f3c2 3240 	ubfx	r2, r2, #13, #1
 800599e:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80059a2:	6f02      	ldr	r2, [r0, #112]	; 0x70
 80059a4:	f3c2 3200 	ubfx	r2, r2, #12, #1
 80059a8:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80059ac:	6f02      	ldr	r2, [r0, #112]	; 0x70
 80059ae:	f3c2 2281 	ubfx	r2, r2, #10, #2
 80059b2:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80059b6:	6f02      	ldr	r2, [r0, #112]	; 0x70
 80059b8:	f3c2 2201 	ubfx	r2, r2, #8, #2
 80059bc:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80059c0:	6f02      	ldr	r2, [r0, #112]	; 0x70
 80059c2:	f3c2 0246 	ubfx	r2, r2, #1, #7
 80059c6:	f881 2029 	strb.w	r2, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 80059ca:	2201      	movs	r2, #1
 80059cc:	f881 202a 	strb.w	r2, [r1, #42]	; 0x2a
  return HAL_OK;
 80059d0:	4618      	mov	r0, r3
}
 80059d2:	bc10      	pop	{r4}
 80059d4:	4770      	bx	lr
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d00b      	beq.n	80059f2 <HAL_SD_GetCardCSD+0x192>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80059da:	6803      	ldr	r3, [r0, #0]
 80059dc:	4a0e      	ldr	r2, [pc, #56]	; (8005a18 <HAL_SD_GetCardCSD+0x1b8>)
 80059de:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80059e0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80059e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059e6:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80059e8:	2301      	movs	r3, #1
 80059ea:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 80059ee:	4618      	mov	r0, r3
 80059f0:	e7ef      	b.n	80059d2 <HAL_SD_GetCardCSD+0x172>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80059f2:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80059f4:	041b      	lsls	r3, r3, #16
 80059f6:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80059fa:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 80059fe:	4313      	orrs	r3, r2
 8005a00:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005a02:	690b      	ldr	r3, [r1, #16]
 8005a04:	3301      	adds	r3, #1
 8005a06:	029b      	lsls	r3, r3, #10
 8005a08:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005a0a:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005a0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a10:	6583      	str	r3, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005a12:	6603      	str	r3, [r0, #96]	; 0x60
 8005a14:	e78d      	b.n	8005932 <HAL_SD_GetCardCSD+0xd2>
 8005a16:	bf00      	nop
 8005a18:	004005ff 	.word	0x004005ff

08005a1c <SD_InitCard>:
{
 8005a1c:	b570      	push	{r4, r5, r6, lr}
 8005a1e:	b090      	sub	sp, #64	; 0x40
 8005a20:	4604      	mov	r4, r0
  uint16_t sd_rca = 1U;
 8005a22:	2301      	movs	r3, #1
 8005a24:	f8ad 3012 	strh.w	r3, [sp, #18]
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8005a28:	6800      	ldr	r0, [r0, #0]
 8005a2a:	f000 ff92 	bl	8006952 <SDIO_GetPowerState>
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	d06c      	beq.n	8005b0c <SD_InitCard+0xf0>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005a32:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005a34:	2b03      	cmp	r3, #3
 8005a36:	d145      	bne.n	8005ac4 <SD_InitCard+0xa8>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005a38:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005a3a:	2b03      	cmp	r3, #3
 8005a3c:	d15d      	bne.n	8005afa <SD_InitCard+0xde>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005a3e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005a40:	2b03      	cmp	r3, #3
 8005a42:	d01d      	beq.n	8005a80 <SD_InitCard+0x64>
    hsd->SdCard.RelCardAdd = sd_rca;
 8005a44:	f8bd 1012 	ldrh.w	r1, [sp, #18]
 8005a48:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005a4a:	0409      	lsls	r1, r1, #16
 8005a4c:	6820      	ldr	r0, [r4, #0]
 8005a4e:	f001 f9f7 	bl	8006e40 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8005a52:	4605      	mov	r5, r0
 8005a54:	2800      	cmp	r0, #0
 8005a56:	d15b      	bne.n	8005b10 <SD_InitCard+0xf4>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005a58:	2100      	movs	r1, #0
 8005a5a:	6820      	ldr	r0, [r4, #0]
 8005a5c:	f000 ff92 	bl	8006984 <SDIO_GetResponse>
 8005a60:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005a62:	2104      	movs	r1, #4
 8005a64:	6820      	ldr	r0, [r4, #0]
 8005a66:	f000 ff8d 	bl	8006984 <SDIO_GetResponse>
 8005a6a:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005a6c:	2108      	movs	r1, #8
 8005a6e:	6820      	ldr	r0, [r4, #0]
 8005a70:	f000 ff88 	bl	8006984 <SDIO_GetResponse>
 8005a74:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005a76:	210c      	movs	r1, #12
 8005a78:	6820      	ldr	r0, [r4, #0]
 8005a7a:	f000 ff83 	bl	8006984 <SDIO_GetResponse>
 8005a7e:	6720      	str	r0, [r4, #112]	; 0x70
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005a80:	2104      	movs	r1, #4
 8005a82:	6820      	ldr	r0, [r4, #0]
 8005a84:	f000 ff7e 	bl	8006984 <SDIO_GetResponse>
 8005a88:	0d00      	lsrs	r0, r0, #20
 8005a8a:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005a8c:	a905      	add	r1, sp, #20
 8005a8e:	4620      	mov	r0, r4
 8005a90:	f7ff fee6 	bl	8005860 <HAL_SD_GetCardCSD>
 8005a94:	2800      	cmp	r0, #0
 8005a96:	d13e      	bne.n	8005b16 <SD_InitCard+0xfa>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005a98:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8005a9a:	0412      	lsls	r2, r2, #16
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	6820      	ldr	r0, [r4, #0]
 8005aa0:	f001 f916 	bl	8006cd0 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005aa4:	4605      	mov	r5, r0
 8005aa6:	bb98      	cbnz	r0, 8005b10 <SD_InitCard+0xf4>
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8005aa8:	4623      	mov	r3, r4
 8005aaa:	f853 6b10 	ldr.w	r6, [r3], #16
 8005aae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005ab2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8005ab6:	3404      	adds	r4, #4
 8005ab8:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8005abc:	4630      	mov	r0, r6
 8005abe:	f000 ff1d 	bl	80068fc <SDIO_Init>
  return HAL_SD_ERROR_NONE;
 8005ac2:	e025      	b.n	8005b10 <SD_InitCard+0xf4>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005ac4:	6820      	ldr	r0, [r4, #0]
 8005ac6:	f001 f9a6 	bl	8006e16 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8005aca:	4605      	mov	r5, r0
 8005acc:	bb00      	cbnz	r0, 8005b10 <SD_InitCard+0xf4>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005ace:	2100      	movs	r1, #0
 8005ad0:	6820      	ldr	r0, [r4, #0]
 8005ad2:	f000 ff57 	bl	8006984 <SDIO_GetResponse>
 8005ad6:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005ad8:	2104      	movs	r1, #4
 8005ada:	6820      	ldr	r0, [r4, #0]
 8005adc:	f000 ff52 	bl	8006984 <SDIO_GetResponse>
 8005ae0:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005ae2:	2108      	movs	r1, #8
 8005ae4:	6820      	ldr	r0, [r4, #0]
 8005ae6:	f000 ff4d 	bl	8006984 <SDIO_GetResponse>
 8005aea:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005aec:	210c      	movs	r1, #12
 8005aee:	6820      	ldr	r0, [r4, #0]
 8005af0:	f000 ff48 	bl	8006984 <SDIO_GetResponse>
 8005af4:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
 8005af8:	e79e      	b.n	8005a38 <SD_InitCard+0x1c>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005afa:	f10d 0112 	add.w	r1, sp, #18
 8005afe:	6820      	ldr	r0, [r4, #0]
 8005b00:	f001 f9b3 	bl	8006e6a <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8005b04:	4605      	mov	r5, r0
 8005b06:	2800      	cmp	r0, #0
 8005b08:	d099      	beq.n	8005a3e <SD_InitCard+0x22>
 8005b0a:	e001      	b.n	8005b10 <SD_InitCard+0xf4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005b0c:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
}
 8005b10:	4628      	mov	r0, r5
 8005b12:	b010      	add	sp, #64	; 0x40
 8005b14:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005b16:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8005b1a:	e7f9      	b.n	8005b10 <SD_InitCard+0xf4>

08005b1c <HAL_SD_InitCard>:
{
 8005b1c:	b570      	push	{r4, r5, r6, lr}
 8005b1e:	b08a      	sub	sp, #40	; 0x28
 8005b20:	4605      	mov	r5, r0
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005b22:	2300      	movs	r3, #0
 8005b24:	9304      	str	r3, [sp, #16]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005b26:	9305      	str	r3, [sp, #20]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005b28:	9306      	str	r3, [sp, #24]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8005b2a:	9307      	str	r3, [sp, #28]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005b2c:	9308      	str	r3, [sp, #32]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005b2e:	2376      	movs	r3, #118	; 0x76
 8005b30:	9309      	str	r3, [sp, #36]	; 0x24
  status = SDIO_Init(hsd->Instance, Init);
 8005b32:	ab0a      	add	r3, sp, #40	; 0x28
 8005b34:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8005b38:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8005b3c:	ab04      	add	r3, sp, #16
 8005b3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005b40:	6828      	ldr	r0, [r5, #0]
 8005b42:	f000 fedb 	bl	80068fc <SDIO_Init>
  if(status != HAL_OK)
 8005b46:	b118      	cbz	r0, 8005b50 <HAL_SD_InitCard+0x34>
    return HAL_ERROR;
 8005b48:	2401      	movs	r4, #1
}
 8005b4a:	4620      	mov	r0, r4
 8005b4c:	b00a      	add	sp, #40	; 0x28
 8005b4e:	bd70      	pop	{r4, r5, r6, pc}
 8005b50:	4604      	mov	r4, r0
  __HAL_SD_DISABLE(hsd);
 8005b52:	4e10      	ldr	r6, [pc, #64]	; (8005b94 <HAL_SD_InitCard+0x78>)
 8005b54:	2300      	movs	r3, #0
 8005b56:	6033      	str	r3, [r6, #0]
  (void)SDIO_PowerState_ON(hsd->Instance);
 8005b58:	6828      	ldr	r0, [r5, #0]
 8005b5a:	f000 fef2 	bl	8006942 <SDIO_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 8005b5e:	2301      	movs	r3, #1
 8005b60:	6033      	str	r3, [r6, #0]
  errorstate = SD_PowerON(hsd);
 8005b62:	4628      	mov	r0, r5
 8005b64:	f7ff faae 	bl	80050c4 <SD_PowerON>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005b68:	4603      	mov	r3, r0
 8005b6a:	b130      	cbz	r0, 8005b7a <HAL_SD_InitCard+0x5e>
    hsd->State = HAL_SD_STATE_READY;
 8005b6c:	2401      	movs	r4, #1
 8005b6e:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005b72:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8005b74:	4318      	orrs	r0, r3
 8005b76:	63a8      	str	r0, [r5, #56]	; 0x38
    return HAL_ERROR;
 8005b78:	e7e7      	b.n	8005b4a <HAL_SD_InitCard+0x2e>
  errorstate = SD_InitCard(hsd);
 8005b7a:	4628      	mov	r0, r5
 8005b7c:	f7ff ff4e 	bl	8005a1c <SD_InitCard>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005b80:	4603      	mov	r3, r0
 8005b82:	2800      	cmp	r0, #0
 8005b84:	d0e1      	beq.n	8005b4a <HAL_SD_InitCard+0x2e>
    hsd->State = HAL_SD_STATE_READY;
 8005b86:	2401      	movs	r4, #1
 8005b88:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005b8c:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8005b8e:	4318      	orrs	r0, r3
 8005b90:	63a8      	str	r0, [r5, #56]	; 0x38
    return HAL_ERROR;
 8005b92:	e7da      	b.n	8005b4a <HAL_SD_InitCard+0x2e>
 8005b94:	422580a0 	.word	0x422580a0

08005b98 <HAL_SD_Init>:
  if(hsd == NULL)
 8005b98:	b1c0      	cbz	r0, 8005bcc <HAL_SD_Init+0x34>
{
 8005b9a:	b510      	push	{r4, lr}
 8005b9c:	4604      	mov	r4, r0
  if(hsd->State == HAL_SD_STATE_RESET)
 8005b9e:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8005ba2:	b17b      	cbz	r3, 8005bc4 <HAL_SD_Init+0x2c>
  hsd->State = HAL_SD_STATE_BUSY;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005baa:	4620      	mov	r0, r4
 8005bac:	f7ff ffb6 	bl	8005b1c <HAL_SD_InitCard>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	b970      	cbnz	r0, 8005bd2 <HAL_SD_Init+0x3a>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	63a2      	str	r2, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8005bb8:	6322      	str	r2, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	bd10      	pop	{r4, pc}
    hsd->Lock = HAL_UNLOCKED;
 8005bc4:	7703      	strb	r3, [r0, #28]
    HAL_SD_MspInit(hsd);
 8005bc6:	f7fb fe0d 	bl	80017e4 <HAL_SD_MspInit>
 8005bca:	e7eb      	b.n	8005ba4 <HAL_SD_Init+0xc>
    return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	4770      	bx	lr
    return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e7f4      	b.n	8005bc0 <HAL_SD_Init+0x28>

08005bd6 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005bd6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005bd8:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005bda:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8005bdc:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005bde:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8005be0:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005be2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005be4:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005be6:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005be8:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005bea:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8005bec:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005bee:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8005bf0:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005bf2:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8005bf4:	61cb      	str	r3, [r1, #28]
}
 8005bf6:	2000      	movs	r0, #0
 8005bf8:	4770      	bx	lr
	...

08005bfc <HAL_SD_ConfigWideBusOperation>:
{
 8005bfc:	b530      	push	{r4, r5, lr}
 8005bfe:	b08b      	sub	sp, #44	; 0x2c
 8005c00:	4604      	mov	r4, r0
 8005c02:	460d      	mov	r5, r1
  hsd->State = HAL_SD_STATE_BUSY;
 8005c04:	2303      	movs	r3, #3
 8005c06:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005c0a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005c0c:	2b03      	cmp	r3, #3
 8005c0e:	d01c      	beq.n	8005c4a <HAL_SD_ConfigWideBusOperation+0x4e>
    if(WideMode == SDIO_BUS_WIDE_8B)
 8005c10:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8005c14:	d008      	beq.n	8005c28 <HAL_SD_ConfigWideBusOperation+0x2c>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8005c16:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8005c1a:	d00a      	beq.n	8005c32 <HAL_SD_ConfigWideBusOperation+0x36>
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005c1c:	b179      	cbz	r1, 8005c3e <HAL_SD_ConfigWideBusOperation+0x42>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005c1e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005c20:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005c24:	6383      	str	r3, [r0, #56]	; 0x38
 8005c26:	e014      	b.n	8005c52 <HAL_SD_ConfigWideBusOperation+0x56>
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005c28:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005c2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c2e:	6383      	str	r3, [r0, #56]	; 0x38
 8005c30:	e00f      	b.n	8005c52 <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Enable(hsd);
 8005c32:	f7ff fb69 	bl	8005308 <SD_WideBus_Enable>
      hsd->ErrorCode |= errorstate;
 8005c36:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005c38:	4318      	orrs	r0, r3
 8005c3a:	63a0      	str	r0, [r4, #56]	; 0x38
 8005c3c:	e009      	b.n	8005c52 <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Disable(hsd);
 8005c3e:	f7ff fb8e 	bl	800535e <SD_WideBus_Disable>
      hsd->ErrorCode |= errorstate;
 8005c42:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005c44:	4318      	orrs	r0, r3
 8005c46:	63a0      	str	r0, [r4, #56]	; 0x38
 8005c48:	e003      	b.n	8005c52 <HAL_SD_ConfigWideBusOperation+0x56>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005c4a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005c4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c50:	6383      	str	r3, [r0, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005c52:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005c54:	b13b      	cbz	r3, 8005c66 <HAL_SD_ConfigWideBusOperation+0x6a>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005c56:	6823      	ldr	r3, [r4, #0]
 8005c58:	4a10      	ldr	r2, [pc, #64]	; (8005c9c <HAL_SD_ConfigWideBusOperation+0xa0>)
 8005c5a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005c5c:	2001      	movs	r0, #1
 8005c5e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 8005c62:	b00b      	add	sp, #44	; 0x2c
 8005c64:	bd30      	pop	{r4, r5, pc}
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005c66:	6863      	ldr	r3, [r4, #4]
 8005c68:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005c6a:	68a3      	ldr	r3, [r4, #8]
 8005c6c:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005c6e:	68e3      	ldr	r3, [r4, #12]
 8005c70:	9306      	str	r3, [sp, #24]
    Init.BusWide             = WideMode;
 8005c72:	9507      	str	r5, [sp, #28]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005c74:	6963      	ldr	r3, [r4, #20]
 8005c76:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005c78:	69a3      	ldr	r3, [r4, #24]
 8005c7a:	9309      	str	r3, [sp, #36]	; 0x24
    (void)SDIO_Init(hsd->Instance, Init);
 8005c7c:	ab0a      	add	r3, sp, #40	; 0x28
 8005c7e:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8005c82:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8005c86:	ab04      	add	r3, sp, #16
 8005c88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005c8a:	6820      	ldr	r0, [r4, #0]
 8005c8c:	f000 fe36 	bl	80068fc <SDIO_Init>
  hsd->State = HAL_SD_STATE_READY;
 8005c90:	2301      	movs	r3, #1
 8005c92:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8005c96:	2000      	movs	r0, #0
 8005c98:	e7e3      	b.n	8005c62 <HAL_SD_ConfigWideBusOperation+0x66>
 8005c9a:	bf00      	nop
 8005c9c:	004005ff 	.word	0x004005ff

08005ca0 <HAL_SD_GetCardState>:
{
 8005ca0:	b510      	push	{r4, lr}
 8005ca2:	b082      	sub	sp, #8
 8005ca4:	4604      	mov	r4, r0
  uint32_t resp1 = 0;
 8005ca6:	a902      	add	r1, sp, #8
 8005ca8:	2300      	movs	r3, #0
 8005caa:	f841 3d04 	str.w	r3, [r1, #-4]!
  errorstate = SD_SendStatus(hsd, &resp1);
 8005cae:	f7ff fb81 	bl	80053b4 <SD_SendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005cb2:	b118      	cbz	r0, 8005cbc <HAL_SD_GetCardState+0x1c>
 8005cb4:	4603      	mov	r3, r0
    hsd->ErrorCode |= errorstate;
 8005cb6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005cb8:	4318      	orrs	r0, r3
 8005cba:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8005cbc:	9801      	ldr	r0, [sp, #4]
 8005cbe:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8005cc2:	b002      	add	sp, #8
 8005cc4:	bd10      	pop	{r4, pc}

08005cc6 <SD_DMATxAbort>:
{
 8005cc6:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005cc8:	6b84      	ldr	r4, [r0, #56]	; 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005cca:	6823      	ldr	r3, [r4, #0]
 8005ccc:	f240 523a 	movw	r2, #1338	; 0x53a
 8005cd0:	639a      	str	r2, [r3, #56]	; 0x38
  CardState = HAL_SD_GetCardState(hsd);
 8005cd2:	4620      	mov	r0, r4
 8005cd4:	f7ff ffe4 	bl	8005ca0 <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	6323      	str	r3, [r4, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005ce2:	3805      	subs	r0, #5
 8005ce4:	2801      	cmp	r0, #1
 8005ce6:	d905      	bls.n	8005cf4 <SD_DMATxAbort+0x2e>
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005ce8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005cea:	b153      	cbz	r3, 8005d02 <SD_DMATxAbort+0x3c>
    HAL_SD_ErrorCallback(hsd);
 8005cec:	4620      	mov	r0, r4
 8005cee:	f7ff fdb5 	bl	800585c <HAL_SD_ErrorCallback>
}
 8005cf2:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005cf4:	6820      	ldr	r0, [r4, #0]
 8005cf6:	f000 ffd1 	bl	8006c9c <SDMMC_CmdStopTransfer>
 8005cfa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005cfc:	4318      	orrs	r0, r3
 8005cfe:	63a0      	str	r0, [r4, #56]	; 0x38
 8005d00:	e7f2      	b.n	8005ce8 <SD_DMATxAbort+0x22>
    HAL_SD_AbortCallback(hsd);
 8005d02:	4620      	mov	r0, r4
 8005d04:	f001 fef9 	bl	8007afa <HAL_SD_AbortCallback>
 8005d08:	e7f3      	b.n	8005cf2 <SD_DMATxAbort+0x2c>

08005d0a <SD_DMARxAbort>:
{
 8005d0a:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005d0c:	6b84      	ldr	r4, [r0, #56]	; 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005d0e:	6823      	ldr	r3, [r4, #0]
 8005d10:	f240 523a 	movw	r2, #1338	; 0x53a
 8005d14:	639a      	str	r2, [r3, #56]	; 0x38
  CardState = HAL_SD_GetCardState(hsd);
 8005d16:	4620      	mov	r0, r4
 8005d18:	f7ff ffc2 	bl	8005ca0 <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005d22:	2300      	movs	r3, #0
 8005d24:	6323      	str	r3, [r4, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005d26:	3805      	subs	r0, #5
 8005d28:	2801      	cmp	r0, #1
 8005d2a:	d905      	bls.n	8005d38 <SD_DMARxAbort+0x2e>
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005d2c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005d2e:	b153      	cbz	r3, 8005d46 <SD_DMARxAbort+0x3c>
    HAL_SD_ErrorCallback(hsd);
 8005d30:	4620      	mov	r0, r4
 8005d32:	f7ff fd93 	bl	800585c <HAL_SD_ErrorCallback>
}
 8005d36:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005d38:	6820      	ldr	r0, [r4, #0]
 8005d3a:	f000 ffaf 	bl	8006c9c <SDMMC_CmdStopTransfer>
 8005d3e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005d40:	4318      	orrs	r0, r3
 8005d42:	63a0      	str	r0, [r4, #56]	; 0x38
 8005d44:	e7f2      	b.n	8005d2c <SD_DMARxAbort+0x22>
    HAL_SD_AbortCallback(hsd);
 8005d46:	4620      	mov	r0, r4
 8005d48:	f001 fed7 	bl	8007afa <HAL_SD_AbortCallback>
 8005d4c:	e7f3      	b.n	8005d36 <SD_DMARxAbort+0x2c>
	...

08005d50 <HAL_SD_IRQHandler>:
{
 8005d50:	b538      	push	{r3, r4, r5, lr}
 8005d52:	4604      	mov	r4, r0
  uint32_t context = hsd->Context;
 8005d54:	6b05      	ldr	r5, [r0, #48]	; 0x30
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005d56:	6803      	ldr	r3, [r0, #0]
 8005d58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d5a:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8005d5e:	d002      	beq.n	8005d66 <HAL_SD_IRQHandler+0x16>
 8005d60:	f015 0f08 	tst.w	r5, #8
 8005d64:	d128      	bne.n	8005db8 <HAL_SD_IRQHandler+0x68>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8005d66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d68:	f412 7f80 	tst.w	r2, #256	; 0x100
 8005d6c:	d05a      	beq.n	8005e24 <HAL_SD_IRQHandler+0xd4>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8005d6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d72:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005d74:	6822      	ldr	r2, [r4, #0]
 8005d76:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8005d78:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8005d7c:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8005d80:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8005d82:	6822      	ldr	r2, [r4, #0]
 8005d84:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005d86:	f023 0301 	bic.w	r3, r3, #1
 8005d8a:	62d3      	str	r3, [r2, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 8005d8c:	f015 0f08 	tst.w	r5, #8
 8005d90:	d026      	beq.n	8005de0 <HAL_SD_IRQHandler+0x90>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005d92:	f015 0f22 	tst.w	r5, #34	; 0x22
 8005d96:	d112      	bne.n	8005dbe <HAL_SD_IRQHandler+0x6e>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005d98:	6823      	ldr	r3, [r4, #0]
 8005d9a:	f240 523a 	movw	r2, #1338	; 0x53a
 8005d9e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005da0:	2301      	movs	r3, #1
 8005da2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005da6:	2300      	movs	r3, #0
 8005da8:	6323      	str	r3, [r4, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005daa:	f015 0f03 	tst.w	r5, #3
 8005dae:	d013      	beq.n	8005dd8 <HAL_SD_IRQHandler+0x88>
        HAL_SD_RxCpltCallback(hsd);
 8005db0:	4620      	mov	r0, r4
 8005db2:	f001 feac 	bl	8007b0e <HAL_SD_RxCpltCallback>
 8005db6:	e001      	b.n	8005dbc <HAL_SD_IRQHandler+0x6c>
    SD_Read_IT(hsd);
 8005db8:	f7ff f9e4 	bl	8005184 <SD_Read_IT>
}
 8005dbc:	bd38      	pop	{r3, r4, r5, pc}
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005dbe:	6820      	ldr	r0, [r4, #0]
 8005dc0:	f000 ff6c 	bl	8006c9c <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2800      	cmp	r0, #0
 8005dc8:	d0e6      	beq.n	8005d98 <HAL_SD_IRQHandler+0x48>
          hsd->ErrorCode |= errorstate;
 8005dca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	63a3      	str	r3, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	f7ff fd43 	bl	800585c <HAL_SD_ErrorCallback>
 8005dd6:	e7df      	b.n	8005d98 <HAL_SD_IRQHandler+0x48>
        HAL_SD_TxCpltCallback(hsd);
 8005dd8:	4620      	mov	r0, r4
 8005dda:	f001 fe93 	bl	8007b04 <HAL_SD_TxCpltCallback>
 8005dde:	e7ed      	b.n	8005dbc <HAL_SD_IRQHandler+0x6c>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005de0:	f015 0f80 	tst.w	r5, #128	; 0x80
 8005de4:	d0ea      	beq.n	8005dbc <HAL_SD_IRQHandler+0x6c>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005de6:	f015 0f20 	tst.w	r5, #32
 8005dea:	d10e      	bne.n	8005e0a <HAL_SD_IRQHandler+0xba>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8005dec:	f015 0f03 	tst.w	r5, #3
 8005df0:	d1e4      	bne.n	8005dbc <HAL_SD_IRQHandler+0x6c>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005df2:	6822      	ldr	r2, [r4, #0]
 8005df4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005df6:	f023 0308 	bic.w	r3, r3, #8
 8005dfa:	62d3      	str	r3, [r2, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8005e02:	4620      	mov	r0, r4
 8005e04:	f001 fe7e 	bl	8007b04 <HAL_SD_TxCpltCallback>
 8005e08:	e7d8      	b.n	8005dbc <HAL_SD_IRQHandler+0x6c>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005e0a:	6820      	ldr	r0, [r4, #0]
 8005e0c:	f000 ff46 	bl	8006c9c <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8005e10:	4603      	mov	r3, r0
 8005e12:	2800      	cmp	r0, #0
 8005e14:	d0ea      	beq.n	8005dec <HAL_SD_IRQHandler+0x9c>
          hsd->ErrorCode |= errorstate;
 8005e16:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	63a3      	str	r3, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	f7ff fd1d 	bl	800585c <HAL_SD_ErrorCallback>
 8005e22:	e7e3      	b.n	8005dec <HAL_SD_IRQHandler+0x9c>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005e24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e26:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8005e2a:	d002      	beq.n	8005e32 <HAL_SD_IRQHandler+0xe2>
 8005e2c:	f015 0f08 	tst.w	r5, #8
 8005e30:	d14c      	bne.n	8005ecc <HAL_SD_IRQHandler+0x17c>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8005e32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e34:	f012 0f3a 	tst.w	r2, #58	; 0x3a
 8005e38:	d0c0      	beq.n	8005dbc <HAL_SD_IRQHandler+0x6c>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8005e3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e3c:	f012 0f02 	tst.w	r2, #2
 8005e40:	d003      	beq.n	8005e4a <HAL_SD_IRQHandler+0xfa>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005e42:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005e44:	f042 0202 	orr.w	r2, r2, #2
 8005e48:	63a2      	str	r2, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8005e4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e4c:	f012 0f08 	tst.w	r2, #8
 8005e50:	d003      	beq.n	8005e5a <HAL_SD_IRQHandler+0x10a>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005e52:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005e54:	f042 0208 	orr.w	r2, r2, #8
 8005e58:	63a2      	str	r2, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8005e5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e5c:	f012 0f20 	tst.w	r2, #32
 8005e60:	d003      	beq.n	8005e6a <HAL_SD_IRQHandler+0x11a>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005e62:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005e64:	f042 0220 	orr.w	r2, r2, #32
 8005e68:	63a2      	str	r2, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8005e6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e6c:	f012 0f10 	tst.w	r2, #16
 8005e70:	d003      	beq.n	8005e7a <HAL_SD_IRQHandler+0x12a>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005e72:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005e74:	f042 0210 	orr.w	r2, r2, #16
 8005e78:	63a2      	str	r2, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8005e7a:	f240 723a 	movw	r2, #1850	; 0x73a
 8005e7e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005e80:	6822      	ldr	r2, [r4, #0]
 8005e82:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8005e84:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8005e88:	f023 0302 	bic.w	r3, r3, #2
 8005e8c:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005e8e:	6820      	ldr	r0, [r4, #0]
 8005e90:	f000 ff04 	bl	8006c9c <SDMMC_CmdStopTransfer>
 8005e94:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005e96:	4318      	orrs	r0, r3
 8005e98:	63a0      	str	r0, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8005e9a:	f015 0f08 	tst.w	r5, #8
 8005e9e:	d119      	bne.n	8005ed4 <HAL_SD_IRQHandler+0x184>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005ea0:	f015 0f80 	tst.w	r5, #128	; 0x80
 8005ea4:	d08a      	beq.n	8005dbc <HAL_SD_IRQHandler+0x6c>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005ea6:	f015 0f30 	tst.w	r5, #48	; 0x30
 8005eaa:	d11c      	bne.n	8005ee6 <HAL_SD_IRQHandler+0x196>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005eac:	f015 0f03 	tst.w	r5, #3
 8005eb0:	d026      	beq.n	8005f00 <HAL_SD_IRQHandler+0x1b0>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8005eb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005eb4:	4a17      	ldr	r2, [pc, #92]	; (8005f14 <HAL_SD_IRQHandler+0x1c4>)
 8005eb6:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005eb8:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8005eba:	f7fc ff59 	bl	8002d70 <HAL_DMA_Abort_IT>
 8005ebe:	2800      	cmp	r0, #0
 8005ec0:	f43f af7c 	beq.w	8005dbc <HAL_SD_IRQHandler+0x6c>
          SD_DMARxAbort(hsd->hdmarx);
 8005ec4:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8005ec6:	f7ff ff20 	bl	8005d0a <SD_DMARxAbort>
 8005eca:	e777      	b.n	8005dbc <HAL_SD_IRQHandler+0x6c>
    SD_Write_IT(hsd);
 8005ecc:	4620      	mov	r0, r4
 8005ece:	f7ff f974 	bl	80051ba <SD_Write_IT>
 8005ed2:	e773      	b.n	8005dbc <HAL_SD_IRQHandler+0x6c>
      hsd->State = HAL_SD_STATE_READY;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005eda:	2300      	movs	r3, #0
 8005edc:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8005ede:	4620      	mov	r0, r4
 8005ee0:	f7ff fcbc 	bl	800585c <HAL_SD_ErrorCallback>
 8005ee4:	e76a      	b.n	8005dbc <HAL_SD_IRQHandler+0x6c>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8005ee6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005ee8:	4a0b      	ldr	r2, [pc, #44]	; (8005f18 <HAL_SD_IRQHandler+0x1c8>)
 8005eea:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005eec:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005eee:	f7fc ff3f 	bl	8002d70 <HAL_DMA_Abort_IT>
 8005ef2:	2800      	cmp	r0, #0
 8005ef4:	f43f af62 	beq.w	8005dbc <HAL_SD_IRQHandler+0x6c>
          SD_DMATxAbort(hsd->hdmatx);
 8005ef8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005efa:	f7ff fee4 	bl	8005cc6 <SD_DMATxAbort>
 8005efe:	e75d      	b.n	8005dbc <HAL_SD_IRQHandler+0x6c>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005f00:	2300      	movs	r3, #0
 8005f02:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005f04:	2201      	movs	r2, #1
 8005f06:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005f0a:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8005f0c:	4620      	mov	r0, r4
 8005f0e:	f001 fdf4 	bl	8007afa <HAL_SD_AbortCallback>
}
 8005f12:	e753      	b.n	8005dbc <HAL_SD_IRQHandler+0x6c>
 8005f14:	08005d0b 	.word	0x08005d0b
 8005f18:	08005cc7 	.word	0x08005cc7

08005f1c <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f1c:	2800      	cmp	r0, #0
 8005f1e:	d05a      	beq.n	8005fd6 <HAL_SPI_Init+0xba>
{
 8005f20:	b510      	push	{r4, lr}
 8005f22:	4604      	mov	r4, r0
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f24:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005f26:	b933      	cbnz	r3, 8005f36 <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f28:	6843      	ldr	r3, [r0, #4]
 8005f2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f2e:	d005      	beq.n	8005f3c <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f30:	2300      	movs	r3, #0
 8005f32:	61c3      	str	r3, [r0, #28]
 8005f34:	e002      	b.n	8005f3c <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f36:	2300      	movs	r3, #0
 8005f38:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005f3a:	6143      	str	r3, [r0, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f40:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d040      	beq.n	8005fca <HAL_SPI_Init+0xae>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f48:	2302      	movs	r3, #2
 8005f4a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f4e:	6822      	ldr	r2, [r4, #0]
 8005f50:	6813      	ldr	r3, [r2, #0]
 8005f52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f56:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f58:	6863      	ldr	r3, [r4, #4]
 8005f5a:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8005f5e:	68a2      	ldr	r2, [r4, #8]
 8005f60:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 8005f64:	4313      	orrs	r3, r2
 8005f66:	68e2      	ldr	r2, [r4, #12]
 8005f68:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	6922      	ldr	r2, [r4, #16]
 8005f70:	f002 0202 	and.w	r2, r2, #2
 8005f74:	4313      	orrs	r3, r2
 8005f76:	6962      	ldr	r2, [r4, #20]
 8005f78:	f002 0201 	and.w	r2, r2, #1
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	69a2      	ldr	r2, [r4, #24]
 8005f80:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005f84:	4313      	orrs	r3, r2
 8005f86:	69e2      	ldr	r2, [r4, #28]
 8005f88:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	6a22      	ldr	r2, [r4, #32]
 8005f90:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005f94:	4313      	orrs	r3, r2
 8005f96:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005f98:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005f9c:	6821      	ldr	r1, [r4, #0]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	600b      	str	r3, [r1, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005fa2:	8b63      	ldrh	r3, [r4, #26]
 8005fa4:	f003 0304 	and.w	r3, r3, #4
 8005fa8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005faa:	f002 0210 	and.w	r2, r2, #16
 8005fae:	6821      	ldr	r1, [r4, #0]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005fb4:	6822      	ldr	r2, [r4, #0]
 8005fb6:	69d3      	ldr	r3, [r2, #28]
 8005fb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fbc:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005fbe:	2000      	movs	r0, #0
 8005fc0:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
}
 8005fc8:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8005fca:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8005fce:	4620      	mov	r0, r4
 8005fd0:	f7fb fcd4 	bl	800197c <HAL_SPI_MspInit>
 8005fd4:	e7b8      	b.n	8005f48 <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 8005fd6:	2001      	movs	r0, #1
}
 8005fd8:	4770      	bx	lr

08005fda <HAL_SPI_ErrorCallback>:
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005fda:	4770      	bx	lr

08005fdc <HAL_SPI_IRQHandler>:
{
 8005fdc:	b530      	push	{r4, r5, lr}
 8005fde:	b085      	sub	sp, #20
 8005fe0:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8005fe2:	6802      	ldr	r2, [r0, #0]
 8005fe4:	6850      	ldr	r0, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8005fe6:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005fe8:	f3c3 1180 	ubfx	r1, r3, #6, #1
 8005fec:	b949      	cbnz	r1, 8006002 <HAL_SPI_IRQHandler+0x26>
 8005fee:	f013 0f01 	tst.w	r3, #1
 8005ff2:	d006      	beq.n	8006002 <HAL_SPI_IRQHandler+0x26>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005ff4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005ff8:	d003      	beq.n	8006002 <HAL_SPI_IRQHandler+0x26>
    hspi->RxISR(hspi);
 8005ffa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005ffc:	4620      	mov	r0, r4
 8005ffe:	4798      	blx	r3
    return;
 8006000:	e008      	b.n	8006014 <HAL_SPI_IRQHandler+0x38>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006002:	f013 0f02 	tst.w	r3, #2
 8006006:	d007      	beq.n	8006018 <HAL_SPI_IRQHandler+0x3c>
 8006008:	f010 0f80 	tst.w	r0, #128	; 0x80
 800600c:	d004      	beq.n	8006018 <HAL_SPI_IRQHandler+0x3c>
    hspi->TxISR(hspi);
 800600e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006010:	4620      	mov	r0, r4
 8006012:	4798      	blx	r3
}
 8006014:	b005      	add	sp, #20
 8006016:	bd30      	pop	{r4, r5, pc}
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006018:	f3c3 1540 	ubfx	r5, r3, #5, #1
 800601c:	b91d      	cbnz	r5, 8006026 <HAL_SPI_IRQHandler+0x4a>
 800601e:	b911      	cbnz	r1, 8006026 <HAL_SPI_IRQHandler+0x4a>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006020:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006024:	d0f6      	beq.n	8006014 <HAL_SPI_IRQHandler+0x38>
 8006026:	f010 0f20 	tst.w	r0, #32
 800602a:	d0f3      	beq.n	8006014 <HAL_SPI_IRQHandler+0x38>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800602c:	b179      	cbz	r1, 800604e <HAL_SPI_IRQHandler+0x72>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800602e:	f894 1051 	ldrb.w	r1, [r4, #81]	; 0x51
 8006032:	b2c9      	uxtb	r1, r1
 8006034:	2903      	cmp	r1, #3
 8006036:	d053      	beq.n	80060e0 <HAL_SPI_IRQHandler+0x104>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006038:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800603a:	f041 0104 	orr.w	r1, r1, #4
 800603e:	6561      	str	r1, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006040:	2100      	movs	r1, #0
 8006042:	9100      	str	r1, [sp, #0]
 8006044:	68d1      	ldr	r1, [r2, #12]
 8006046:	9100      	str	r1, [sp, #0]
 8006048:	6891      	ldr	r1, [r2, #8]
 800604a:	9100      	str	r1, [sp, #0]
 800604c:	9900      	ldr	r1, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800604e:	b165      	cbz	r5, 800606a <HAL_SPI_IRQHandler+0x8e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006050:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8006052:	f041 0101 	orr.w	r1, r1, #1
 8006056:	6561      	str	r1, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006058:	2100      	movs	r1, #0
 800605a:	9102      	str	r1, [sp, #8]
 800605c:	6891      	ldr	r1, [r2, #8]
 800605e:	9102      	str	r1, [sp, #8]
 8006060:	6811      	ldr	r1, [r2, #0]
 8006062:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8006066:	6011      	str	r1, [r2, #0]
 8006068:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800606a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800606e:	d009      	beq.n	8006084 <HAL_SPI_IRQHandler+0xa8>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006070:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006072:	f043 0308 	orr.w	r3, r3, #8
 8006076:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006078:	2300      	movs	r3, #0
 800607a:	9303      	str	r3, [sp, #12]
 800607c:	6823      	ldr	r3, [r4, #0]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	9303      	str	r3, [sp, #12]
 8006082:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006084:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006086:	2b00      	cmp	r3, #0
 8006088:	d0c4      	beq.n	8006014 <HAL_SPI_IRQHandler+0x38>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800608a:	6822      	ldr	r2, [r4, #0]
 800608c:	6853      	ldr	r3, [r2, #4]
 800608e:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8006092:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8006094:	2301      	movs	r3, #1
 8006096:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800609a:	f010 0f03 	tst.w	r0, #3
 800609e:	d027      	beq.n	80060f0 <HAL_SPI_IRQHandler+0x114>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80060a0:	6822      	ldr	r2, [r4, #0]
 80060a2:	6853      	ldr	r3, [r2, #4]
 80060a4:	f023 0303 	bic.w	r3, r3, #3
 80060a8:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 80060aa:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80060ac:	b14b      	cbz	r3, 80060c2 <HAL_SPI_IRQHandler+0xe6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80060ae:	4a12      	ldr	r2, [pc, #72]	; (80060f8 <HAL_SPI_IRQHandler+0x11c>)
 80060b0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80060b2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80060b4:	f7fc fe5c 	bl	8002d70 <HAL_DMA_Abort_IT>
 80060b8:	b118      	cbz	r0, 80060c2 <HAL_SPI_IRQHandler+0xe6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80060ba:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80060bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060c0:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80060c2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d0a5      	beq.n	8006014 <HAL_SPI_IRQHandler+0x38>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80060c8:	4a0b      	ldr	r2, [pc, #44]	; (80060f8 <HAL_SPI_IRQHandler+0x11c>)
 80060ca:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80060cc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80060ce:	f7fc fe4f 	bl	8002d70 <HAL_DMA_Abort_IT>
 80060d2:	2800      	cmp	r0, #0
 80060d4:	d09e      	beq.n	8006014 <HAL_SPI_IRQHandler+0x38>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80060d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80060d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060dc:	6563      	str	r3, [r4, #84]	; 0x54
 80060de:	e799      	b.n	8006014 <HAL_SPI_IRQHandler+0x38>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80060e0:	2300      	movs	r3, #0
 80060e2:	9301      	str	r3, [sp, #4]
 80060e4:	68d3      	ldr	r3, [r2, #12]
 80060e6:	9301      	str	r3, [sp, #4]
 80060e8:	6893      	ldr	r3, [r2, #8]
 80060ea:	9301      	str	r3, [sp, #4]
 80060ec:	9b01      	ldr	r3, [sp, #4]
        return;
 80060ee:	e791      	b.n	8006014 <HAL_SPI_IRQHandler+0x38>
        HAL_SPI_ErrorCallback(hspi);
 80060f0:	4620      	mov	r0, r4
 80060f2:	f7ff ff72 	bl	8005fda <HAL_SPI_ErrorCallback>
 80060f6:	e78d      	b.n	8006014 <HAL_SPI_IRQHandler+0x38>
 80060f8:	080060fd 	.word	0x080060fd

080060fc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060fc:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80060fe:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 8006100:	2300      	movs	r3, #0
 8006102:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006104:	86c3      	strh	r3, [r0, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006106:	f7ff ff68 	bl	8005fda <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800610a:	bd08      	pop	{r3, pc}

0800610c <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800610c:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800610e:	4a30      	ldr	r2, [pc, #192]	; (80061d0 <TIM_Base_SetConfig+0xc4>)
 8006110:	4290      	cmp	r0, r2
 8006112:	d012      	beq.n	800613a <TIM_Base_SetConfig+0x2e>
 8006114:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006118:	d00f      	beq.n	800613a <TIM_Base_SetConfig+0x2e>
 800611a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800611e:	4290      	cmp	r0, r2
 8006120:	d00b      	beq.n	800613a <TIM_Base_SetConfig+0x2e>
 8006122:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006126:	4290      	cmp	r0, r2
 8006128:	d007      	beq.n	800613a <TIM_Base_SetConfig+0x2e>
 800612a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800612e:	4290      	cmp	r0, r2
 8006130:	d003      	beq.n	800613a <TIM_Base_SetConfig+0x2e>
 8006132:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8006136:	4290      	cmp	r0, r2
 8006138:	d103      	bne.n	8006142 <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800613a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800613e:	684a      	ldr	r2, [r1, #4]
 8006140:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006142:	4a23      	ldr	r2, [pc, #140]	; (80061d0 <TIM_Base_SetConfig+0xc4>)
 8006144:	4290      	cmp	r0, r2
 8006146:	d02a      	beq.n	800619e <TIM_Base_SetConfig+0x92>
 8006148:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800614c:	d027      	beq.n	800619e <TIM_Base_SetConfig+0x92>
 800614e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8006152:	4290      	cmp	r0, r2
 8006154:	d023      	beq.n	800619e <TIM_Base_SetConfig+0x92>
 8006156:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800615a:	4290      	cmp	r0, r2
 800615c:	d01f      	beq.n	800619e <TIM_Base_SetConfig+0x92>
 800615e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006162:	4290      	cmp	r0, r2
 8006164:	d01b      	beq.n	800619e <TIM_Base_SetConfig+0x92>
 8006166:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800616a:	4290      	cmp	r0, r2
 800616c:	d017      	beq.n	800619e <TIM_Base_SetConfig+0x92>
 800616e:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8006172:	4290      	cmp	r0, r2
 8006174:	d013      	beq.n	800619e <TIM_Base_SetConfig+0x92>
 8006176:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800617a:	4290      	cmp	r0, r2
 800617c:	d00f      	beq.n	800619e <TIM_Base_SetConfig+0x92>
 800617e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006182:	4290      	cmp	r0, r2
 8006184:	d00b      	beq.n	800619e <TIM_Base_SetConfig+0x92>
 8006186:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800618a:	4290      	cmp	r0, r2
 800618c:	d007      	beq.n	800619e <TIM_Base_SetConfig+0x92>
 800618e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006192:	4290      	cmp	r0, r2
 8006194:	d003      	beq.n	800619e <TIM_Base_SetConfig+0x92>
 8006196:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800619a:	4290      	cmp	r0, r2
 800619c:	d103      	bne.n	80061a6 <TIM_Base_SetConfig+0x9a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800619e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061a2:	68ca      	ldr	r2, [r1, #12]
 80061a4:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061aa:	694a      	ldr	r2, [r1, #20]
 80061ac:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80061ae:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061b0:	688b      	ldr	r3, [r1, #8]
 80061b2:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061b4:	680b      	ldr	r3, [r1, #0]
 80061b6:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061b8:	4b05      	ldr	r3, [pc, #20]	; (80061d0 <TIM_Base_SetConfig+0xc4>)
 80061ba:	4298      	cmp	r0, r3
 80061bc:	d003      	beq.n	80061c6 <TIM_Base_SetConfig+0xba>
 80061be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80061c2:	4298      	cmp	r0, r3
 80061c4:	d101      	bne.n	80061ca <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061c6:	690b      	ldr	r3, [r1, #16]
 80061c8:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061ca:	2301      	movs	r3, #1
 80061cc:	6143      	str	r3, [r0, #20]
}
 80061ce:	4770      	bx	lr
 80061d0:	40010000 	.word	0x40010000

080061d4 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 80061d4:	2800      	cmp	r0, #0
 80061d6:	d053      	beq.n	8006280 <HAL_TIM_Encoder_Init+0xac>
{
 80061d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061da:	4604      	mov	r4, r0
 80061dc:	460d      	mov	r5, r1
  if (htim->State == HAL_TIM_STATE_RESET)
 80061de:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d047      	beq.n	8006276 <HAL_TIM_Encoder_Init+0xa2>
  htim->State = HAL_TIM_STATE_BUSY;
 80061e6:	2302      	movs	r3, #2
 80061e8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80061ec:	4621      	mov	r1, r4
 80061ee:	f851 2b04 	ldr.w	r2, [r1], #4
 80061f2:	6893      	ldr	r3, [r2, #8]
 80061f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80061f8:	f023 0307 	bic.w	r3, r3, #7
 80061fc:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061fe:	6820      	ldr	r0, [r4, #0]
 8006200:	f7ff ff84 	bl	800610c <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8006204:	6821      	ldr	r1, [r4, #0]
 8006206:	688a      	ldr	r2, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8006208:	698e      	ldr	r6, [r1, #24]
  tmpccer = htim->Instance->CCER;
 800620a:	6a0f      	ldr	r7, [r1, #32]
  tmpsmcr |= sConfig->EncoderMode;
 800620c:	6828      	ldr	r0, [r5, #0]
 800620e:	4310      	orrs	r0, r2
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006210:	f426 7640 	bic.w	r6, r6, #768	; 0x300
 8006214:	f026 0603 	bic.w	r6, r6, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006218:	68aa      	ldr	r2, [r5, #8]
 800621a:	69ab      	ldr	r3, [r5, #24]
 800621c:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8006220:	4333      	orrs	r3, r6
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006222:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
 8006226:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800622a:	68ee      	ldr	r6, [r5, #12]
 800622c:	69ea      	ldr	r2, [r5, #28]
 800622e:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
 8006232:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006234:	6a2a      	ldr	r2, [r5, #32]
 8006236:	0313      	lsls	r3, r2, #12
 8006238:	692a      	ldr	r2, [r5, #16]
 800623a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800623e:	4333      	orrs	r3, r6
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006240:	f027 07aa 	bic.w	r7, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006244:	686a      	ldr	r2, [r5, #4]
 8006246:	696d      	ldr	r5, [r5, #20]
 8006248:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 800624c:	433a      	orrs	r2, r7
  htim->Instance->SMCR = tmpsmcr;
 800624e:	6088      	str	r0, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8006250:	6821      	ldr	r1, [r4, #0]
 8006252:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 8006254:	6823      	ldr	r3, [r4, #0]
 8006256:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006258:	2301      	movs	r3, #1
 800625a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800625e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006262:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006266:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800626a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  htim->State = HAL_TIM_STATE_READY;
 800626e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006272:	2000      	movs	r0, #0
}
 8006274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 8006276:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800627a:	f7fb fc15 	bl	8001aa8 <HAL_TIM_Encoder_MspInit>
 800627e:	e7b2      	b.n	80061e6 <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 8006280:	2001      	movs	r0, #1
}
 8006282:	4770      	bx	lr

08006284 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006284:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006286:	f001 011f 	and.w	r1, r1, #31
 800628a:	2301      	movs	r3, #1
 800628c:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006290:	6a03      	ldr	r3, [r0, #32]
 8006292:	ea23 0304 	bic.w	r3, r3, r4
 8006296:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006298:	6a03      	ldr	r3, [r0, #32]
 800629a:	408a      	lsls	r2, r1
 800629c:	4313      	orrs	r3, r2
 800629e:	6203      	str	r3, [r0, #32]
}
 80062a0:	bc10      	pop	{r4}
 80062a2:	4770      	bx	lr

080062a4 <HAL_TIM_Encoder_Start>:
{
 80062a4:	b570      	push	{r4, r5, r6, lr}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80062a6:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80062aa:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80062ac:	f890 203f 	ldrb.w	r2, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80062b0:	f890 4042 	ldrb.w	r4, [r0, #66]	; 0x42
 80062b4:	b2e4      	uxtb	r4, r4
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80062b6:	f890 5043 	ldrb.w	r5, [r0, #67]	; 0x43
  if (Channel == TIM_CHANNEL_1)
 80062ba:	460e      	mov	r6, r1
 80062bc:	b9d9      	cbnz	r1, 80062f6 <HAL_TIM_Encoder_Start+0x52>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d001      	beq.n	80062c6 <HAL_TIM_Encoder_Start+0x22>
      return HAL_ERROR;
 80062c2:	2001      	movs	r0, #1
}
 80062c4:	bd70      	pop	{r4, r5, r6, pc}
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80062c6:	2c01      	cmp	r4, #1
 80062c8:	d001      	beq.n	80062ce <HAL_TIM_Encoder_Start+0x2a>
      return HAL_ERROR;
 80062ca:	2001      	movs	r0, #1
 80062cc:	e7fa      	b.n	80062c4 <HAL_TIM_Encoder_Start+0x20>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062ce:	2302      	movs	r3, #2
 80062d0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062d4:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 80062d8:	4604      	mov	r4, r0
  switch (Channel)
 80062da:	b3c6      	cbz	r6, 800634e <HAL_TIM_Encoder_Start+0xaa>
 80062dc:	2e04      	cmp	r6, #4
 80062de:	d042      	beq.n	8006366 <HAL_TIM_Encoder_Start+0xc2>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80062e0:	2201      	movs	r2, #1
 80062e2:	2100      	movs	r1, #0
 80062e4:	6800      	ldr	r0, [r0, #0]
 80062e6:	f7ff ffcd 	bl	8006284 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80062ea:	2201      	movs	r2, #1
 80062ec:	2104      	movs	r1, #4
 80062ee:	6820      	ldr	r0, [r4, #0]
 80062f0:	f7ff ffc8 	bl	8006284 <TIM_CCxChannelCmd>
      break;
 80062f4:	e030      	b.n	8006358 <HAL_TIM_Encoder_Start+0xb4>
 80062f6:	b2d2      	uxtb	r2, r2
 80062f8:	b2ed      	uxtb	r5, r5
  else if (Channel == TIM_CHANNEL_2)
 80062fa:	2904      	cmp	r1, #4
 80062fc:	d003      	beq.n	8006306 <HAL_TIM_Encoder_Start+0x62>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d00f      	beq.n	8006322 <HAL_TIM_Encoder_Start+0x7e>
      return HAL_ERROR;
 8006302:	2001      	movs	r0, #1
 8006304:	e7de      	b.n	80062c4 <HAL_TIM_Encoder_Start+0x20>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006306:	2a01      	cmp	r2, #1
 8006308:	d001      	beq.n	800630e <HAL_TIM_Encoder_Start+0x6a>
      return HAL_ERROR;
 800630a:	2001      	movs	r0, #1
 800630c:	e7da      	b.n	80062c4 <HAL_TIM_Encoder_Start+0x20>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800630e:	2d01      	cmp	r5, #1
 8006310:	d001      	beq.n	8006316 <HAL_TIM_Encoder_Start+0x72>
      return HAL_ERROR;
 8006312:	2001      	movs	r0, #1
 8006314:	e7d6      	b.n	80062c4 <HAL_TIM_Encoder_Start+0x20>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006316:	2302      	movs	r3, #2
 8006318:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800631c:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 8006320:	e7da      	b.n	80062d8 <HAL_TIM_Encoder_Start+0x34>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006322:	2a01      	cmp	r2, #1
 8006324:	d001      	beq.n	800632a <HAL_TIM_Encoder_Start+0x86>
      return HAL_ERROR;
 8006326:	2001      	movs	r0, #1
 8006328:	e7cc      	b.n	80062c4 <HAL_TIM_Encoder_Start+0x20>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800632a:	2c01      	cmp	r4, #1
 800632c:	d001      	beq.n	8006332 <HAL_TIM_Encoder_Start+0x8e>
      return HAL_ERROR;
 800632e:	2001      	movs	r0, #1
 8006330:	e7c8      	b.n	80062c4 <HAL_TIM_Encoder_Start+0x20>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006332:	2d01      	cmp	r5, #1
 8006334:	d001      	beq.n	800633a <HAL_TIM_Encoder_Start+0x96>
      return HAL_ERROR;
 8006336:	2001      	movs	r0, #1
 8006338:	e7c4      	b.n	80062c4 <HAL_TIM_Encoder_Start+0x20>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800633a:	2302      	movs	r3, #2
 800633c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006340:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006344:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006348:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 800634c:	e7c4      	b.n	80062d8 <HAL_TIM_Encoder_Start+0x34>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800634e:	2201      	movs	r2, #1
 8006350:	2100      	movs	r1, #0
 8006352:	6800      	ldr	r0, [r0, #0]
 8006354:	f7ff ff96 	bl	8006284 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8006358:	6822      	ldr	r2, [r4, #0]
 800635a:	6813      	ldr	r3, [r2, #0]
 800635c:	f043 0301 	orr.w	r3, r3, #1
 8006360:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8006362:	2000      	movs	r0, #0
 8006364:	e7ae      	b.n	80062c4 <HAL_TIM_Encoder_Start+0x20>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006366:	2201      	movs	r2, #1
 8006368:	2104      	movs	r1, #4
 800636a:	6800      	ldr	r0, [r0, #0]
 800636c:	f7ff ff8a 	bl	8006284 <TIM_CCxChannelCmd>
      break;
 8006370:	e7f2      	b.n	8006358 <HAL_TIM_Encoder_Start+0xb4>
	...

08006374 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006374:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006378:	2b01      	cmp	r3, #1
 800637a:	d03b      	beq.n	80063f4 <HAL_TIMEx_MasterConfigSynchronization+0x80>
{
 800637c:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 800637e:	2301      	movs	r3, #1
 8006380:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006384:	2302      	movs	r3, #2
 8006386:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800638a:	6803      	ldr	r3, [r0, #0]
 800638c:	685c      	ldr	r4, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800638e:	689d      	ldr	r5, [r3, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006390:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006394:	680a      	ldr	r2, [r1, #0]
 8006396:	4322      	orrs	r2, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006398:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800639a:	6803      	ldr	r3, [r0, #0]
 800639c:	4a16      	ldr	r2, [pc, #88]	; (80063f8 <HAL_TIMEx_MasterConfigSynchronization+0x84>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d01a      	beq.n	80063d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80063a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063a6:	d017      	beq.n	80063d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80063a8:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d013      	beq.n	80063d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80063b0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d00f      	beq.n	80063d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80063b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80063bc:	4293      	cmp	r3, r2
 80063be:	d00b      	beq.n	80063d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80063c0:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d007      	beq.n	80063d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80063c8:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d003      	beq.n	80063d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80063d0:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d104      	bne.n	80063e2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80063d8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063dc:	684a      	ldr	r2, [r1, #4]
 80063de:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063e0:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063e2:	2301      	movs	r3, #1
 80063e4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063e8:	2300      	movs	r3, #0
 80063ea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80063ee:	4618      	mov	r0, r3
}
 80063f0:	bc30      	pop	{r4, r5}
 80063f2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80063f4:	2002      	movs	r0, #2
}
 80063f6:	4770      	bx	lr
 80063f8:	40010000 	.word	0x40010000

080063fc <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063fc:	6802      	ldr	r2, [r0, #0]
 80063fe:	68d3      	ldr	r3, [r2, #12]
 8006400:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006404:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006406:	6802      	ldr	r2, [r0, #0]
 8006408:	6953      	ldr	r3, [r2, #20]
 800640a:	f023 0301 	bic.w	r3, r3, #1
 800640e:	6153      	str	r3, [r2, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006410:	2320      	movs	r3, #32
 8006412:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 8006416:	4770      	bx	lr

08006418 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006418:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800641c:	b2db      	uxtb	r3, r3
 800641e:	2b21      	cmp	r3, #33	; 0x21
 8006420:	d127      	bne.n	8006472 <UART_Transmit_IT+0x5a>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006422:	6883      	ldr	r3, [r0, #8]
 8006424:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006428:	d016      	beq.n	8006458 <UART_Transmit_IT+0x40>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
      huart->pTxBuffPtr += 2U;
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800642a:	6a03      	ldr	r3, [r0, #32]
 800642c:	1c5a      	adds	r2, r3, #1
 800642e:	6202      	str	r2, [r0, #32]
 8006430:	781a      	ldrb	r2, [r3, #0]
 8006432:	6803      	ldr	r3, [r0, #0]
 8006434:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006436:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8006438:	3b01      	subs	r3, #1
 800643a:	b29b      	uxth	r3, r3
 800643c:	84c3      	strh	r3, [r0, #38]	; 0x26
 800643e:	b9d3      	cbnz	r3, 8006476 <UART_Transmit_IT+0x5e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006440:	6802      	ldr	r2, [r0, #0]
 8006442:	68d3      	ldr	r3, [r2, #12]
 8006444:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006448:	60d3      	str	r3, [r2, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800644a:	6802      	ldr	r2, [r0, #0]
 800644c:	68d3      	ldr	r3, [r2, #12]
 800644e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006452:	60d3      	str	r3, [r2, #12]
    }
    return HAL_OK;
 8006454:	2000      	movs	r0, #0
 8006456:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006458:	6903      	ldr	r3, [r0, #16]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1e5      	bne.n	800642a <UART_Transmit_IT+0x12>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800645e:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006460:	881b      	ldrh	r3, [r3, #0]
 8006462:	6802      	ldr	r2, [r0, #0]
 8006464:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006468:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 800646a:	6a03      	ldr	r3, [r0, #32]
 800646c:	3302      	adds	r3, #2
 800646e:	6203      	str	r3, [r0, #32]
 8006470:	e7e1      	b.n	8006436 <UART_Transmit_IT+0x1e>
  }
  else
  {
    return HAL_BUSY;
 8006472:	2002      	movs	r0, #2
 8006474:	4770      	bx	lr
    return HAL_OK;
 8006476:	2000      	movs	r0, #0
  }
}
 8006478:	4770      	bx	lr
	...

0800647c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800647c:	b538      	push	{r3, r4, r5, lr}
 800647e:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006480:	6802      	ldr	r2, [r0, #0]
 8006482:	6913      	ldr	r3, [r2, #16]
 8006484:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006488:	68c1      	ldr	r1, [r0, #12]
 800648a:	430b      	orrs	r3, r1
 800648c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800648e:	6883      	ldr	r3, [r0, #8]
 8006490:	6902      	ldr	r2, [r0, #16]
 8006492:	4313      	orrs	r3, r2
 8006494:	6942      	ldr	r2, [r0, #20]
 8006496:	4313      	orrs	r3, r2
 8006498:	69c2      	ldr	r2, [r0, #28]
 800649a:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 800649c:	6801      	ldr	r1, [r0, #0]
 800649e:	68cb      	ldr	r3, [r1, #12]
 80064a0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80064a4:	f023 030c 	bic.w	r3, r3, #12
 80064a8:	4313      	orrs	r3, r2
 80064aa:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80064ac:	6802      	ldr	r2, [r0, #0]
 80064ae:	6953      	ldr	r3, [r2, #20]
 80064b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064b4:	6981      	ldr	r1, [r0, #24]
 80064b6:	430b      	orrs	r3, r1
 80064b8:	6153      	str	r3, [r2, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 80064ba:	6803      	ldr	r3, [r0, #0]
 80064bc:	4a26      	ldr	r2, [pc, #152]	; (8006558 <UART_SetConfig+0xdc>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d006      	beq.n	80064d0 <UART_SetConfig+0x54>
 80064c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d002      	beq.n	80064d0 <UART_SetConfig+0x54>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80064ca:	f7fe fdcf 	bl	800506c <HAL_RCC_GetPCLK1Freq>
 80064ce:	e001      	b.n	80064d4 <UART_SetConfig+0x58>
    pclk = HAL_RCC_GetPCLK2Freq();
 80064d0:	f7fe fde2 	bl	8005098 <HAL_RCC_GetPCLK2Freq>
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064d4:	69e3      	ldr	r3, [r4, #28]
 80064d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064da:	d01d      	beq.n	8006518 <UART_SetConfig+0x9c>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064dc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80064e0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80064e4:	6863      	ldr	r3, [r4, #4]
 80064e6:	009b      	lsls	r3, r3, #2
 80064e8:	fbb0 f0f3 	udiv	r0, r0, r3
 80064ec:	4d1b      	ldr	r5, [pc, #108]	; (800655c <UART_SetConfig+0xe0>)
 80064ee:	fba5 3200 	umull	r3, r2, r5, r0
 80064f2:	0951      	lsrs	r1, r2, #5
 80064f4:	2264      	movs	r2, #100	; 0x64
 80064f6:	fb02 0211 	mls	r2, r2, r1, r0
 80064fa:	0113      	lsls	r3, r2, #4
 80064fc:	3332      	adds	r3, #50	; 0x32
 80064fe:	fba5 2303 	umull	r2, r3, r5, r3
 8006502:	095b      	lsrs	r3, r3, #5
 8006504:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006508:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800650c:	f003 030f 	and.w	r3, r3, #15
 8006510:	6821      	ldr	r1, [r4, #0]
 8006512:	4413      	add	r3, r2
 8006514:	608b      	str	r3, [r1, #8]
  }
}
 8006516:	bd38      	pop	{r3, r4, r5, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006518:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800651c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006520:	6863      	ldr	r3, [r4, #4]
 8006522:	005b      	lsls	r3, r3, #1
 8006524:	fbb0 f0f3 	udiv	r0, r0, r3
 8006528:	4d0c      	ldr	r5, [pc, #48]	; (800655c <UART_SetConfig+0xe0>)
 800652a:	fba5 3200 	umull	r3, r2, r5, r0
 800652e:	0951      	lsrs	r1, r2, #5
 8006530:	2264      	movs	r2, #100	; 0x64
 8006532:	fb02 0211 	mls	r2, r2, r1, r0
 8006536:	00d3      	lsls	r3, r2, #3
 8006538:	3332      	adds	r3, #50	; 0x32
 800653a:	fba5 2303 	umull	r2, r3, r5, r3
 800653e:	095b      	lsrs	r3, r3, #5
 8006540:	005a      	lsls	r2, r3, #1
 8006542:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8006546:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800654a:	f003 0307 	and.w	r3, r3, #7
 800654e:	6821      	ldr	r1, [r4, #0]
 8006550:	4413      	add	r3, r2
 8006552:	608b      	str	r3, [r1, #8]
 8006554:	e7df      	b.n	8006516 <UART_SetConfig+0x9a>
 8006556:	bf00      	nop
 8006558:	40011000 	.word	0x40011000
 800655c:	51eb851f 	.word	0x51eb851f

08006560 <HAL_UART_Init>:
  if (huart == NULL)
 8006560:	b358      	cbz	r0, 80065ba <HAL_UART_Init+0x5a>
{
 8006562:	b510      	push	{r4, lr}
 8006564:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006566:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800656a:	b30b      	cbz	r3, 80065b0 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800656c:	2324      	movs	r3, #36	; 0x24
 800656e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8006572:	6822      	ldr	r2, [r4, #0]
 8006574:	68d3      	ldr	r3, [r2, #12]
 8006576:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800657a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800657c:	4620      	mov	r0, r4
 800657e:	f7ff ff7d 	bl	800647c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006582:	6822      	ldr	r2, [r4, #0]
 8006584:	6913      	ldr	r3, [r2, #16]
 8006586:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800658a:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800658c:	6822      	ldr	r2, [r4, #0]
 800658e:	6953      	ldr	r3, [r2, #20]
 8006590:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8006594:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8006596:	6822      	ldr	r2, [r4, #0]
 8006598:	68d3      	ldr	r3, [r2, #12]
 800659a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800659e:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065a0:	2000      	movs	r0, #0
 80065a2:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80065a4:	2320      	movs	r3, #32
 80065a6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80065aa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 80065ae:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80065b0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80065b4:	f7fb faae 	bl	8001b14 <HAL_UART_MspInit>
 80065b8:	e7d8      	b.n	800656c <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80065ba:	2001      	movs	r0, #1
}
 80065bc:	4770      	bx	lr

080065be <HAL_UART_TxCpltCallback>:
}
 80065be:	4770      	bx	lr

080065c0 <UART_EndTransmit_IT>:
{
 80065c0:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065c2:	6801      	ldr	r1, [r0, #0]
 80065c4:	68cb      	ldr	r3, [r1, #12]
 80065c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065ca:	60cb      	str	r3, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 80065cc:	2320      	movs	r3, #32
 80065ce:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80065d2:	f7ff fff4 	bl	80065be <HAL_UART_TxCpltCallback>
}
 80065d6:	2000      	movs	r0, #0
 80065d8:	bd08      	pop	{r3, pc}

080065da <HAL_UART_RxCpltCallback>:
}
 80065da:	4770      	bx	lr

080065dc <UART_Receive_IT>:
{
 80065dc:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065de:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	2b22      	cmp	r3, #34	; 0x22
 80065e6:	d140      	bne.n	800666a <UART_Receive_IT+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065e8:	6883      	ldr	r3, [r0, #8]
 80065ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065ee:	d013      	beq.n	8006618 <UART_Receive_IT+0x3c>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80065f0:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80065f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065f6:	d002      	beq.n	80065fe <UART_Receive_IT+0x22>
 80065f8:	b9db      	cbnz	r3, 8006632 <UART_Receive_IT+0x56>
 80065fa:	6903      	ldr	r3, [r0, #16]
 80065fc:	b9cb      	cbnz	r3, 8006632 <UART_Receive_IT+0x56>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80065fe:	6803      	ldr	r3, [r0, #0]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8006604:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006606:	3301      	adds	r3, #1
 8006608:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 800660a:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 800660c:	3b01      	subs	r3, #1
 800660e:	b29b      	uxth	r3, r3
 8006610:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8006612:	b1a3      	cbz	r3, 800663e <UART_Receive_IT+0x62>
    return HAL_OK;
 8006614:	2000      	movs	r0, #0
 8006616:	e029      	b.n	800666c <UART_Receive_IT+0x90>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006618:	6902      	ldr	r2, [r0, #16]
 800661a:	2a00      	cmp	r2, #0
 800661c:	d1e8      	bne.n	80065f0 <UART_Receive_IT+0x14>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800661e:	6a82      	ldr	r2, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006620:	6803      	ldr	r3, [r0, #0]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006628:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 800662a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800662c:	3302      	adds	r3, #2
 800662e:	6283      	str	r3, [r0, #40]	; 0x28
 8006630:	e7eb      	b.n	800660a <UART_Receive_IT+0x2e>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006632:	6803      	ldr	r3, [r0, #0]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800663a:	7013      	strb	r3, [r2, #0]
 800663c:	e7e2      	b.n	8006604 <UART_Receive_IT+0x28>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800663e:	6802      	ldr	r2, [r0, #0]
 8006640:	68d3      	ldr	r3, [r2, #12]
 8006642:	f023 0320 	bic.w	r3, r3, #32
 8006646:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006648:	6802      	ldr	r2, [r0, #0]
 800664a:	68d3      	ldr	r3, [r2, #12]
 800664c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006650:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006652:	6802      	ldr	r2, [r0, #0]
 8006654:	6953      	ldr	r3, [r2, #20]
 8006656:	f023 0301 	bic.w	r3, r3, #1
 800665a:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800665c:	2320      	movs	r3, #32
 800665e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8006662:	f7ff ffba 	bl	80065da <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8006666:	2000      	movs	r0, #0
 8006668:	e000      	b.n	800666c <UART_Receive_IT+0x90>
    return HAL_BUSY;
 800666a:	2002      	movs	r0, #2
}
 800666c:	bd08      	pop	{r3, pc}

0800666e <HAL_UART_ErrorCallback>:
}
 800666e:	4770      	bx	lr

08006670 <HAL_UART_IRQHandler>:
{
 8006670:	b510      	push	{r4, lr}
 8006672:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006674:	6802      	ldr	r2, [r0, #0]
 8006676:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006678:	68d1      	ldr	r1, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800667a:	6952      	ldr	r2, [r2, #20]
  if (errorflags == RESET)
 800667c:	f013 000f 	ands.w	r0, r3, #15
 8006680:	d105      	bne.n	800668e <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006682:	f013 0f20 	tst.w	r3, #32
 8006686:	d002      	beq.n	800668e <HAL_UART_IRQHandler+0x1e>
 8006688:	f011 0f20 	tst.w	r1, #32
 800668c:	d156      	bne.n	800673c <HAL_UART_IRQHandler+0xcc>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800668e:	2800      	cmp	r0, #0
 8006690:	d06a      	beq.n	8006768 <HAL_UART_IRQHandler+0xf8>
 8006692:	f012 0201 	ands.w	r2, r2, #1
 8006696:	d102      	bne.n	800669e <HAL_UART_IRQHandler+0x2e>
 8006698:	f411 7f90 	tst.w	r1, #288	; 0x120
 800669c:	d064      	beq.n	8006768 <HAL_UART_IRQHandler+0xf8>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800669e:	f013 0f01 	tst.w	r3, #1
 80066a2:	d006      	beq.n	80066b2 <HAL_UART_IRQHandler+0x42>
 80066a4:	f411 7f80 	tst.w	r1, #256	; 0x100
 80066a8:	d003      	beq.n	80066b2 <HAL_UART_IRQHandler+0x42>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80066aa:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80066ac:	f040 0001 	orr.w	r0, r0, #1
 80066b0:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066b2:	f013 0f04 	tst.w	r3, #4
 80066b6:	d004      	beq.n	80066c2 <HAL_UART_IRQHandler+0x52>
 80066b8:	b11a      	cbz	r2, 80066c2 <HAL_UART_IRQHandler+0x52>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066ba:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80066bc:	f040 0002 	orr.w	r0, r0, #2
 80066c0:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066c2:	f013 0f02 	tst.w	r3, #2
 80066c6:	d004      	beq.n	80066d2 <HAL_UART_IRQHandler+0x62>
 80066c8:	b11a      	cbz	r2, 80066d2 <HAL_UART_IRQHandler+0x62>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80066ca:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80066cc:	f040 0004 	orr.w	r0, r0, #4
 80066d0:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80066d2:	f013 0f08 	tst.w	r3, #8
 80066d6:	d007      	beq.n	80066e8 <HAL_UART_IRQHandler+0x78>
 80066d8:	f011 0f20 	tst.w	r1, #32
 80066dc:	d100      	bne.n	80066e0 <HAL_UART_IRQHandler+0x70>
 80066de:	b11a      	cbz	r2, 80066e8 <HAL_UART_IRQHandler+0x78>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066e0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80066e2:	f042 0208 	orr.w	r2, r2, #8
 80066e6:	63e2      	str	r2, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066e8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80066ea:	2a00      	cmp	r2, #0
 80066ec:	d048      	beq.n	8006780 <HAL_UART_IRQHandler+0x110>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80066ee:	f013 0f20 	tst.w	r3, #32
 80066f2:	d002      	beq.n	80066fa <HAL_UART_IRQHandler+0x8a>
 80066f4:	f011 0f20 	tst.w	r1, #32
 80066f8:	d124      	bne.n	8006744 <HAL_UART_IRQHandler+0xd4>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80066fa:	6823      	ldr	r3, [r4, #0]
 80066fc:	695b      	ldr	r3, [r3, #20]
 80066fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006702:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8006704:	f012 0f08 	tst.w	r2, #8
 8006708:	d100      	bne.n	800670c <HAL_UART_IRQHandler+0x9c>
 800670a:	b33b      	cbz	r3, 800675c <HAL_UART_IRQHandler+0xec>
        UART_EndRxTransfer(huart);
 800670c:	4620      	mov	r0, r4
 800670e:	f7ff fe75 	bl	80063fc <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006712:	6823      	ldr	r3, [r4, #0]
 8006714:	695a      	ldr	r2, [r3, #20]
 8006716:	f012 0f40 	tst.w	r2, #64	; 0x40
 800671a:	d01b      	beq.n	8006754 <HAL_UART_IRQHandler+0xe4>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800671c:	695a      	ldr	r2, [r3, #20]
 800671e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006722:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8006724:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006726:	b18b      	cbz	r3, 800674c <HAL_UART_IRQHandler+0xdc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006728:	4a1a      	ldr	r2, [pc, #104]	; (8006794 <HAL_UART_IRQHandler+0x124>)
 800672a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800672c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800672e:	f7fc fb1f 	bl	8002d70 <HAL_DMA_Abort_IT>
 8006732:	b328      	cbz	r0, 8006780 <HAL_UART_IRQHandler+0x110>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006734:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8006736:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8006738:	4798      	blx	r3
 800673a:	e021      	b.n	8006780 <HAL_UART_IRQHandler+0x110>
      UART_Receive_IT(huart);
 800673c:	4620      	mov	r0, r4
 800673e:	f7ff ff4d 	bl	80065dc <UART_Receive_IT>
      return;
 8006742:	e01d      	b.n	8006780 <HAL_UART_IRQHandler+0x110>
        UART_Receive_IT(huart);
 8006744:	4620      	mov	r0, r4
 8006746:	f7ff ff49 	bl	80065dc <UART_Receive_IT>
 800674a:	e7d6      	b.n	80066fa <HAL_UART_IRQHandler+0x8a>
            HAL_UART_ErrorCallback(huart);
 800674c:	4620      	mov	r0, r4
 800674e:	f7ff ff8e 	bl	800666e <HAL_UART_ErrorCallback>
 8006752:	e015      	b.n	8006780 <HAL_UART_IRQHandler+0x110>
          HAL_UART_ErrorCallback(huart);
 8006754:	4620      	mov	r0, r4
 8006756:	f7ff ff8a 	bl	800666e <HAL_UART_ErrorCallback>
 800675a:	e011      	b.n	8006780 <HAL_UART_IRQHandler+0x110>
        HAL_UART_ErrorCallback(huart);
 800675c:	4620      	mov	r0, r4
 800675e:	f7ff ff86 	bl	800666e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006762:	2300      	movs	r3, #0
 8006764:	63e3      	str	r3, [r4, #60]	; 0x3c
 8006766:	e00b      	b.n	8006780 <HAL_UART_IRQHandler+0x110>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006768:	f013 0f80 	tst.w	r3, #128	; 0x80
 800676c:	d002      	beq.n	8006774 <HAL_UART_IRQHandler+0x104>
 800676e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006772:	d106      	bne.n	8006782 <HAL_UART_IRQHandler+0x112>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006774:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006778:	d002      	beq.n	8006780 <HAL_UART_IRQHandler+0x110>
 800677a:	f011 0f40 	tst.w	r1, #64	; 0x40
 800677e:	d104      	bne.n	800678a <HAL_UART_IRQHandler+0x11a>
}
 8006780:	bd10      	pop	{r4, pc}
    UART_Transmit_IT(huart);
 8006782:	4620      	mov	r0, r4
 8006784:	f7ff fe48 	bl	8006418 <UART_Transmit_IT>
    return;
 8006788:	e7fa      	b.n	8006780 <HAL_UART_IRQHandler+0x110>
    UART_EndTransmit_IT(huart);
 800678a:	4620      	mov	r0, r4
 800678c:	f7ff ff18 	bl	80065c0 <UART_EndTransmit_IT>
    return;
 8006790:	e7f6      	b.n	8006780 <HAL_UART_IRQHandler+0x110>
 8006792:	bf00      	nop
 8006794:	08006799 	.word	0x08006799

08006798 <UART_DMAAbortOnError>:
{
 8006798:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800679a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 800679c:	2300      	movs	r3, #0
 800679e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80067a0:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80067a2:	f7ff ff64 	bl	800666e <HAL_UART_ErrorCallback>
}
 80067a6:	bd08      	pop	{r3, pc}

080067a8 <SDMMC_GetCmdError>:
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80067a8:	4b0b      	ldr	r3, [pc, #44]	; (80067d8 <SDMMC_GetCmdError+0x30>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a0b      	ldr	r2, [pc, #44]	; (80067dc <SDMMC_GetCmdError+0x34>)
 80067ae:	fba2 2303 	umull	r2, r3, r2, r3
 80067b2:	0a5a      	lsrs	r2, r3, #9
 80067b4:	f241 3388 	movw	r3, #5000	; 0x1388
 80067b8:	fb03 f302 	mul.w	r3, r3, r2
  
  do
  {
    if (count-- == 0U)
 80067bc:	1e5a      	subs	r2, r3, #1
 80067be:	b143      	cbz	r3, 80067d2 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80067c0:	6b41      	ldr	r1, [r0, #52]	; 0x34
    if (count-- == 0U)
 80067c2:	4613      	mov	r3, r2
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80067c4:	f011 0f80 	tst.w	r1, #128	; 0x80
 80067c8:	d0f8      	beq.n	80067bc <SDMMC_GetCmdError+0x14>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80067ca:	23c5      	movs	r3, #197	; 0xc5
 80067cc:	6383      	str	r3, [r0, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80067ce:	2000      	movs	r0, #0
 80067d0:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80067d2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80067d6:	4770      	bx	lr
 80067d8:	20000004 	.word	0x20000004
 80067dc:	10624dd3 	.word	0x10624dd3

080067e0 <SDMMC_GetCmdResp2>:
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80067e0:	4b15      	ldr	r3, [pc, #84]	; (8006838 <SDMMC_GetCmdResp2+0x58>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a15      	ldr	r2, [pc, #84]	; (800683c <SDMMC_GetCmdResp2+0x5c>)
 80067e6:	fba2 2303 	umull	r2, r3, r2, r3
 80067ea:	0a5a      	lsrs	r2, r3, #9
 80067ec:	f241 3388 	movw	r3, #5000	; 0x1388
 80067f0:	fb03 f302 	mul.w	r3, r3, r2
  
  do
  {
    if (count-- == 0U)
 80067f4:	1e5a      	subs	r2, r3, #1
 80067f6:	b1db      	cbz	r3, 8006830 <SDMMC_GetCmdResp2+0x50>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 80067f8:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80067fa:	4613      	mov	r3, r2
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80067fc:	f011 0f45 	tst.w	r1, #69	; 0x45
 8006800:	d0f8      	beq.n	80067f4 <SDMMC_GetCmdResp2+0x14>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006802:	f411 6f00 	tst.w	r1, #2048	; 0x800
 8006806:	d1f5      	bne.n	80067f4 <SDMMC_GetCmdResp2+0x14>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006808:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800680a:	f013 0f04 	tst.w	r3, #4
 800680e:	d107      	bne.n	8006820 <SDMMC_GetCmdResp2+0x40>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006810:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006812:	f013 0f01 	tst.w	r3, #1
 8006816:	d107      	bne.n	8006828 <SDMMC_GetCmdResp2+0x48>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006818:	23c5      	movs	r3, #197	; 0xc5
 800681a:	6383      	str	r3, [r0, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800681c:	2000      	movs	r0, #0
 800681e:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006820:	2304      	movs	r3, #4
 8006822:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006824:	4618      	mov	r0, r3
 8006826:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006828:	2301      	movs	r3, #1
 800682a:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800682c:	4618      	mov	r0, r3
 800682e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006830:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	20000004 	.word	0x20000004
 800683c:	10624dd3 	.word	0x10624dd3

08006840 <SDMMC_GetCmdResp3>:
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006840:	4b11      	ldr	r3, [pc, #68]	; (8006888 <SDMMC_GetCmdResp3+0x48>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a11      	ldr	r2, [pc, #68]	; (800688c <SDMMC_GetCmdResp3+0x4c>)
 8006846:	fba2 2303 	umull	r2, r3, r2, r3
 800684a:	0a5a      	lsrs	r2, r3, #9
 800684c:	f241 3388 	movw	r3, #5000	; 0x1388
 8006850:	fb03 f302 	mul.w	r3, r3, r2
  
  do
  {
    if (count-- == 0U)
 8006854:	1e5a      	subs	r2, r3, #1
 8006856:	b19b      	cbz	r3, 8006880 <SDMMC_GetCmdResp3+0x40>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 8006858:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800685a:	4613      	mov	r3, r2
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800685c:	f011 0f45 	tst.w	r1, #69	; 0x45
 8006860:	d0f8      	beq.n	8006854 <SDMMC_GetCmdResp3+0x14>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006862:	f411 6f00 	tst.w	r1, #2048	; 0x800
 8006866:	d1f5      	bne.n	8006854 <SDMMC_GetCmdResp3+0x14>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006868:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800686a:	f013 0f04 	tst.w	r3, #4
 800686e:	d103      	bne.n	8006878 <SDMMC_GetCmdResp3+0x38>
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006870:	23c5      	movs	r3, #197	; 0xc5
 8006872:	6383      	str	r3, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006874:	2000      	movs	r0, #0
 8006876:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006878:	2304      	movs	r3, #4
 800687a:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800687c:	4618      	mov	r0, r3
 800687e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006880:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006884:	4770      	bx	lr
 8006886:	bf00      	nop
 8006888:	20000004 	.word	0x20000004
 800688c:	10624dd3 	.word	0x10624dd3

08006890 <SDMMC_GetCmdResp7>:
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006890:	4b18      	ldr	r3, [pc, #96]	; (80068f4 <SDMMC_GetCmdResp7+0x64>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a18      	ldr	r2, [pc, #96]	; (80068f8 <SDMMC_GetCmdResp7+0x68>)
 8006896:	fba2 2303 	umull	r2, r3, r2, r3
 800689a:	0a5a      	lsrs	r2, r3, #9
 800689c:	f241 3388 	movw	r3, #5000	; 0x1388
 80068a0:	fb03 f302 	mul.w	r3, r3, r2
  
  do
  {
    if (count-- == 0U)
 80068a4:	1e5a      	subs	r2, r3, #1
 80068a6:	b1fb      	cbz	r3, 80068e8 <SDMMC_GetCmdResp7+0x58>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 80068a8:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80068aa:	4613      	mov	r3, r2
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80068ac:	f011 0f45 	tst.w	r1, #69	; 0x45
 80068b0:	d0f8      	beq.n	80068a4 <SDMMC_GetCmdResp7+0x14>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80068b2:	f411 6f00 	tst.w	r1, #2048	; 0x800
 80068b6:	d1f5      	bne.n	80068a4 <SDMMC_GetCmdResp7+0x14>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80068b8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80068ba:	f013 0f04 	tst.w	r3, #4
 80068be:	d10b      	bne.n	80068d8 <SDMMC_GetCmdResp7+0x48>
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80068c0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80068c2:	f013 0f01 	tst.w	r3, #1
 80068c6:	d10b      	bne.n	80068e0 <SDMMC_GetCmdResp7+0x50>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80068c8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80068ca:	f013 0f40 	tst.w	r3, #64	; 0x40
 80068ce:	d00e      	beq.n	80068ee <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80068d0:	2340      	movs	r3, #64	; 0x40
 80068d2:	6383      	str	r3, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80068d4:	2000      	movs	r0, #0
 80068d6:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80068d8:	2304      	movs	r3, #4
 80068da:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80068dc:	4618      	mov	r0, r3
 80068de:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80068e0:	2301      	movs	r3, #1
 80068e2:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80068e4:	4618      	mov	r0, r3
 80068e6:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80068e8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80068ec:	4770      	bx	lr
  return SDMMC_ERROR_NONE;
 80068ee:	2000      	movs	r0, #0
  
}
 80068f0:	4770      	bx	lr
 80068f2:	bf00      	nop
 80068f4:	20000004 	.word	0x20000004
 80068f8:	10624dd3 	.word	0x10624dd3

080068fc <SDIO_Init>:
{
 80068fc:	b084      	sub	sp, #16
 80068fe:	b410      	push	{r4}
 8006900:	ac02      	add	r4, sp, #8
 8006902:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 8006906:	460b      	mov	r3, r1
 8006908:	9a03      	ldr	r2, [sp, #12]
 800690a:	4313      	orrs	r3, r2
             Init.ClockPowerSave      |\
 800690c:	9a04      	ldr	r2, [sp, #16]
             Init.ClockBypass         |\
 800690e:	4313      	orrs	r3, r2
             Init.BusWide             |\
 8006910:	9a05      	ldr	r2, [sp, #20]
             Init.ClockPowerSave      |\
 8006912:	4313      	orrs	r3, r2
             Init.HardwareFlowControl |\
 8006914:	9a06      	ldr	r2, [sp, #24]
             Init.BusWide             |\
 8006916:	4313      	orrs	r3, r2
             Init.ClockDiv
 8006918:	9a07      	ldr	r2, [sp, #28]
             Init.HardwareFlowControl |\
 800691a:	4313      	orrs	r3, r2
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800691c:	6842      	ldr	r2, [r0, #4]
 800691e:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
 8006922:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8006926:	4313      	orrs	r3, r2
 8006928:	6043      	str	r3, [r0, #4]
}
 800692a:	2000      	movs	r0, #0
 800692c:	bc10      	pop	{r4}
 800692e:	b004      	add	sp, #16
 8006930:	4770      	bx	lr

08006932 <SDIO_ReadFIFO>:
  return (SDIOx->FIFO);
 8006932:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
}
 8006936:	4770      	bx	lr

08006938 <SDIO_WriteFIFO>:
  SDIOx->FIFO = *pWriteData;
 8006938:	680b      	ldr	r3, [r1, #0]
 800693a:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 800693e:	2000      	movs	r0, #0
 8006940:	4770      	bx	lr

08006942 <SDIO_PowerState_ON>:
{  
 8006942:	b508      	push	{r3, lr}
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8006944:	2303      	movs	r3, #3
 8006946:	6003      	str	r3, [r0, #0]
  HAL_Delay(2);
 8006948:	2002      	movs	r0, #2
 800694a:	f7fb fb3f 	bl	8001fcc <HAL_Delay>
}
 800694e:	2000      	movs	r0, #0
 8006950:	bd08      	pop	{r3, pc}

08006952 <SDIO_GetPowerState>:
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8006952:	6800      	ldr	r0, [r0, #0]
}
 8006954:	f000 0003 	and.w	r0, r0, #3
 8006958:	4770      	bx	lr

0800695a <SDIO_SendCommand>:
  SDIOx->ARG = Command->Argument;
 800695a:	680b      	ldr	r3, [r1, #0]
 800695c:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800695e:	684b      	ldr	r3, [r1, #4]
                       Command->Response         |\
 8006960:	688a      	ldr	r2, [r1, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006962:	4313      	orrs	r3, r2
                       Command->WaitForInterrupt |\
 8006964:	68ca      	ldr	r2, [r1, #12]
                       Command->Response         |\
 8006966:	4313      	orrs	r3, r2
                       Command->CPSM);
 8006968:	690a      	ldr	r2, [r1, #16]
                       Command->WaitForInterrupt |\
 800696a:	4313      	orrs	r3, r2
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800696c:	68c2      	ldr	r2, [r0, #12]
 800696e:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8006972:	f022 020f 	bic.w	r2, r2, #15
 8006976:	4313      	orrs	r3, r2
 8006978:	60c3      	str	r3, [r0, #12]
}
 800697a:	2000      	movs	r0, #0
 800697c:	4770      	bx	lr

0800697e <SDIO_GetCommandResponse>:
  return (uint8_t)(SDIOx->RESPCMD);
 800697e:	6900      	ldr	r0, [r0, #16]
}
 8006980:	b2c0      	uxtb	r0, r0
 8006982:	4770      	bx	lr

08006984 <SDIO_GetResponse>:
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8006984:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 8006986:	5840      	ldr	r0, [r0, r1]
}  
 8006988:	4770      	bx	lr
	...

0800698c <SDMMC_GetCmdResp1>:
{
 800698c:	b538      	push	{r3, r4, r5, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800698e:	4b52      	ldr	r3, [pc, #328]	; (8006ad8 <SDMMC_GetCmdResp1+0x14c>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4c52      	ldr	r4, [pc, #328]	; (8006adc <SDMMC_GetCmdResp1+0x150>)
 8006994:	fba4 4303 	umull	r4, r3, r4, r3
 8006998:	0a5b      	lsrs	r3, r3, #9
 800699a:	fb02 f203 	mul.w	r2, r2, r3
    if (count-- == 0U)
 800699e:	1e53      	subs	r3, r2, #1
 80069a0:	2a00      	cmp	r2, #0
 80069a2:	d060      	beq.n	8006a66 <SDMMC_GetCmdResp1+0xda>
    sta_reg = SDIOx->STA;
 80069a4:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80069a6:	461a      	mov	r2, r3
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80069a8:	f014 0f45 	tst.w	r4, #69	; 0x45
 80069ac:	d0f7      	beq.n	800699e <SDMMC_GetCmdResp1+0x12>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80069ae:	f414 6f00 	tst.w	r4, #2048	; 0x800
 80069b2:	d1f4      	bne.n	800699e <SDMMC_GetCmdResp1+0x12>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80069b4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80069b6:	f013 0f04 	tst.w	r3, #4
 80069ba:	d107      	bne.n	80069cc <SDMMC_GetCmdResp1+0x40>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80069bc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80069be:	f013 0f01 	tst.w	r3, #1
 80069c2:	d007      	beq.n	80069d4 <SDMMC_GetCmdResp1+0x48>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80069c4:	2301      	movs	r3, #1
 80069c6:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80069c8:	4618      	mov	r0, r3
 80069ca:	e04e      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80069cc:	2304      	movs	r3, #4
 80069ce:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80069d0:	4618      	mov	r0, r3
 80069d2:	e04a      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
 80069d4:	460d      	mov	r5, r1
 80069d6:	4604      	mov	r4, r0
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80069d8:	23c5      	movs	r3, #197	; 0xc5
 80069da:	6383      	str	r3, [r0, #56]	; 0x38
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80069dc:	f7ff ffcf 	bl	800697e <SDIO_GetCommandResponse>
 80069e0:	42a8      	cmp	r0, r5
 80069e2:	d001      	beq.n	80069e8 <SDMMC_GetCmdResp1+0x5c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80069e4:	2001      	movs	r0, #1
 80069e6:	e040      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80069e8:	2100      	movs	r1, #0
 80069ea:	4620      	mov	r0, r4
 80069ec:	f7ff ffca 	bl	8006984 <SDIO_GetResponse>
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80069f0:	4b3b      	ldr	r3, [pc, #236]	; (8006ae0 <SDMMC_GetCmdResp1+0x154>)
 80069f2:	4003      	ands	r3, r0
 80069f4:	b3d3      	cbz	r3, 8006a6c <SDMMC_GetCmdResp1+0xe0>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80069f6:	2800      	cmp	r0, #0
 80069f8:	db3a      	blt.n	8006a70 <SDMMC_GetCmdResp1+0xe4>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80069fa:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80069fe:	d13a      	bne.n	8006a76 <SDMMC_GetCmdResp1+0xea>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006a00:	f010 5f00 	tst.w	r0, #536870912	; 0x20000000
 8006a04:	d139      	bne.n	8006a7a <SDMMC_GetCmdResp1+0xee>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006a06:	f010 5f80 	tst.w	r0, #268435456	; 0x10000000
 8006a0a:	d138      	bne.n	8006a7e <SDMMC_GetCmdResp1+0xf2>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006a0c:	f010 6f00 	tst.w	r0, #134217728	; 0x8000000
 8006a10:	d138      	bne.n	8006a84 <SDMMC_GetCmdResp1+0xf8>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006a12:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8006a16:	d138      	bne.n	8006a8a <SDMMC_GetCmdResp1+0xfe>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006a18:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8006a1c:	d138      	bne.n	8006a90 <SDMMC_GetCmdResp1+0x104>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006a1e:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8006a22:	d138      	bne.n	8006a96 <SDMMC_GetCmdResp1+0x10a>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006a24:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 8006a28:	d138      	bne.n	8006a9c <SDMMC_GetCmdResp1+0x110>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006a2a:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 8006a2e:	d138      	bne.n	8006aa2 <SDMMC_GetCmdResp1+0x116>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006a30:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 8006a34:	d138      	bne.n	8006aa8 <SDMMC_GetCmdResp1+0x11c>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006a36:	f410 2f80 	tst.w	r0, #262144	; 0x40000
 8006a3a:	d138      	bne.n	8006aae <SDMMC_GetCmdResp1+0x122>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006a3c:	f410 3f00 	tst.w	r0, #131072	; 0x20000
 8006a40:	d138      	bne.n	8006ab4 <SDMMC_GetCmdResp1+0x128>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006a42:	f410 3f80 	tst.w	r0, #65536	; 0x10000
 8006a46:	d138      	bne.n	8006aba <SDMMC_GetCmdResp1+0x12e>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006a48:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 8006a4c:	d138      	bne.n	8006ac0 <SDMMC_GetCmdResp1+0x134>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006a4e:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 8006a52:	d138      	bne.n	8006ac6 <SDMMC_GetCmdResp1+0x13a>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006a54:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 8006a58:	d138      	bne.n	8006acc <SDMMC_GetCmdResp1+0x140>
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8006a5a:	f010 0f08 	tst.w	r0, #8
 8006a5e:	d038      	beq.n	8006ad2 <SDMMC_GetCmdResp1+0x146>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006a60:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8006a64:	e001      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
      return SDMMC_ERROR_TIMEOUT;
 8006a66:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006a6a:	bd38      	pop	{r3, r4, r5, pc}
    return SDMMC_ERROR_NONE;
 8006a6c:	2000      	movs	r0, #0
 8006a6e:	e7fc      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006a70:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8006a74:	e7f9      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006a76:	2040      	movs	r0, #64	; 0x40
 8006a78:	e7f7      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006a7a:	2080      	movs	r0, #128	; 0x80
 8006a7c:	e7f5      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006a7e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006a82:	e7f2      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006a84:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006a88:	e7ef      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006a8a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8006a8e:	e7ec      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006a90:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006a94:	e7e9      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006a96:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006a9a:	e7e6      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006a9c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006aa0:	e7e3      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006aa2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006aa6:	e7e0      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_CC_ERR;
 8006aa8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006aac:	e7dd      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006aae:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006ab2:	e7da      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006ab4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006ab8:	e7d7      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006aba:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006abe:	e7d4      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006ac0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006ac4:	e7d1      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006ac6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8006aca:	e7ce      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_ERASE_RESET;
 8006acc:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8006ad0:	e7cb      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006ad2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8006ad6:	e7c8      	b.n	8006a6a <SDMMC_GetCmdResp1+0xde>
 8006ad8:	20000004 	.word	0x20000004
 8006adc:	10624dd3 	.word	0x10624dd3
 8006ae0:	fdffe008 	.word	0xfdffe008

08006ae4 <SDMMC_GetCmdResp6>:
{
 8006ae4:	b570      	push	{r4, r5, r6, lr}
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006ae6:	4b26      	ldr	r3, [pc, #152]	; (8006b80 <SDMMC_GetCmdResp6+0x9c>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4c26      	ldr	r4, [pc, #152]	; (8006b84 <SDMMC_GetCmdResp6+0xa0>)
 8006aec:	fba4 4303 	umull	r4, r3, r4, r3
 8006af0:	0a5c      	lsrs	r4, r3, #9
 8006af2:	f241 3388 	movw	r3, #5000	; 0x1388
 8006af6:	fb03 f304 	mul.w	r3, r3, r4
    if (count-- == 0U)
 8006afa:	1e5c      	subs	r4, r3, #1
 8006afc:	b3b3      	cbz	r3, 8006b6c <SDMMC_GetCmdResp6+0x88>
    sta_reg = SDIOx->STA;
 8006afe:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8006b00:	4623      	mov	r3, r4
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006b02:	f015 0f45 	tst.w	r5, #69	; 0x45
 8006b06:	d0f8      	beq.n	8006afa <SDMMC_GetCmdResp6+0x16>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006b08:	f415 6f00 	tst.w	r5, #2048	; 0x800
 8006b0c:	d1f5      	bne.n	8006afa <SDMMC_GetCmdResp6+0x16>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006b0e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006b10:	f013 0f04 	tst.w	r3, #4
 8006b14:	d107      	bne.n	8006b26 <SDMMC_GetCmdResp6+0x42>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006b16:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006b18:	f013 0f01 	tst.w	r3, #1
 8006b1c:	d007      	beq.n	8006b2e <SDMMC_GetCmdResp6+0x4a>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006b1e:	2301      	movs	r3, #1
 8006b20:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006b22:	4618      	mov	r0, r3
 8006b24:	e024      	b.n	8006b70 <SDMMC_GetCmdResp6+0x8c>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006b26:	2304      	movs	r3, #4
 8006b28:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	e020      	b.n	8006b70 <SDMMC_GetCmdResp6+0x8c>
 8006b2e:	4616      	mov	r6, r2
 8006b30:	460d      	mov	r5, r1
 8006b32:	4604      	mov	r4, r0
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006b34:	f7ff ff23 	bl	800697e <SDIO_GetCommandResponse>
 8006b38:	42a8      	cmp	r0, r5
 8006b3a:	d001      	beq.n	8006b40 <SDMMC_GetCmdResp6+0x5c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006b3c:	2001      	movs	r0, #1
 8006b3e:	e017      	b.n	8006b70 <SDMMC_GetCmdResp6+0x8c>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006b40:	23c5      	movs	r3, #197	; 0xc5
 8006b42:	63a3      	str	r3, [r4, #56]	; 0x38
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006b44:	2100      	movs	r1, #0
 8006b46:	4620      	mov	r0, r4
 8006b48:	f7ff ff1c 	bl	8006984 <SDIO_GetResponse>
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8006b4c:	f410 4f60 	tst.w	r0, #57344	; 0xe000
 8006b50:	d008      	beq.n	8006b64 <SDMMC_GetCmdResp6+0x80>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006b52:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 8006b56:	d10c      	bne.n	8006b72 <SDMMC_GetCmdResp6+0x8e>
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8006b58:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 8006b5c:	d00c      	beq.n	8006b78 <SDMMC_GetCmdResp6+0x94>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006b5e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006b62:	e005      	b.n	8006b70 <SDMMC_GetCmdResp6+0x8c>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006b64:	0c00      	lsrs	r0, r0, #16
 8006b66:	8030      	strh	r0, [r6, #0]
    return SDMMC_ERROR_NONE;
 8006b68:	2000      	movs	r0, #0
 8006b6a:	e001      	b.n	8006b70 <SDMMC_GetCmdResp6+0x8c>
      return SDMMC_ERROR_TIMEOUT;
 8006b6c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006b70:	bd70      	pop	{r4, r5, r6, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006b72:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006b76:	e7fb      	b.n	8006b70 <SDMMC_GetCmdResp6+0x8c>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006b78:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8006b7c:	e7f8      	b.n	8006b70 <SDMMC_GetCmdResp6+0x8c>
 8006b7e:	bf00      	nop
 8006b80:	20000004 	.word	0x20000004
 8006b84:	10624dd3 	.word	0x10624dd3

08006b88 <SDIO_ConfigData>:
  SDIOx->DTIMER = Data->DataTimeOut;
 8006b88:	680b      	ldr	r3, [r1, #0]
 8006b8a:	6243      	str	r3, [r0, #36]	; 0x24
  SDIOx->DLEN = Data->DataLength;
 8006b8c:	684b      	ldr	r3, [r1, #4]
 8006b8e:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006b90:	688b      	ldr	r3, [r1, #8]
                       Data->TransferDir   |\
 8006b92:	68ca      	ldr	r2, [r1, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006b94:	4313      	orrs	r3, r2
                       Data->TransferMode  |\
 8006b96:	690a      	ldr	r2, [r1, #16]
                       Data->TransferDir   |\
 8006b98:	4313      	orrs	r3, r2
                       Data->DPSM);
 8006b9a:	694a      	ldr	r2, [r1, #20]
                       Data->TransferMode  |\
 8006b9c:	4313      	orrs	r3, r2
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006b9e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8006ba0:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8006ba8:	2000      	movs	r0, #0
 8006baa:	4770      	bx	lr

08006bac <SDMMC_CmdBlockLength>:
{
 8006bac:	b530      	push	{r4, r5, lr}
 8006bae:	b087      	sub	sp, #28
 8006bb0:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006bb2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006bb4:	2410      	movs	r4, #16
 8006bb6:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006bb8:	2340      	movs	r3, #64	; 0x40
 8006bba:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006bc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006bc4:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006bc6:	a901      	add	r1, sp, #4
 8006bc8:	f7ff fec7 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006bcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bd0:	4621      	mov	r1, r4
 8006bd2:	4628      	mov	r0, r5
 8006bd4:	f7ff feda 	bl	800698c <SDMMC_GetCmdResp1>
}
 8006bd8:	b007      	add	sp, #28
 8006bda:	bd30      	pop	{r4, r5, pc}

08006bdc <SDMMC_CmdReadSingleBlock>:
{
 8006bdc:	b530      	push	{r4, r5, lr}
 8006bde:	b087      	sub	sp, #28
 8006be0:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006be2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006be4:	2411      	movs	r4, #17
 8006be6:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006be8:	2340      	movs	r3, #64	; 0x40
 8006bea:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006bec:	2300      	movs	r3, #0
 8006bee:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006bf0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006bf4:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006bf6:	a901      	add	r1, sp, #4
 8006bf8:	f7ff feaf 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c00:	4621      	mov	r1, r4
 8006c02:	4628      	mov	r0, r5
 8006c04:	f7ff fec2 	bl	800698c <SDMMC_GetCmdResp1>
}
 8006c08:	b007      	add	sp, #28
 8006c0a:	bd30      	pop	{r4, r5, pc}

08006c0c <SDMMC_CmdReadMultiBlock>:
{
 8006c0c:	b530      	push	{r4, r5, lr}
 8006c0e:	b087      	sub	sp, #28
 8006c10:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006c12:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006c14:	2412      	movs	r4, #18
 8006c16:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c18:	2340      	movs	r3, #64	; 0x40
 8006c1a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c24:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c26:	a901      	add	r1, sp, #4
 8006c28:	f7ff fe97 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006c2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c30:	4621      	mov	r1, r4
 8006c32:	4628      	mov	r0, r5
 8006c34:	f7ff feaa 	bl	800698c <SDMMC_GetCmdResp1>
}
 8006c38:	b007      	add	sp, #28
 8006c3a:	bd30      	pop	{r4, r5, pc}

08006c3c <SDMMC_CmdWriteSingleBlock>:
{
 8006c3c:	b530      	push	{r4, r5, lr}
 8006c3e:	b087      	sub	sp, #28
 8006c40:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006c42:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006c44:	2418      	movs	r4, #24
 8006c46:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c48:	2340      	movs	r3, #64	; 0x40
 8006c4a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c54:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c56:	a901      	add	r1, sp, #4
 8006c58:	f7ff fe7f 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006c5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c60:	4621      	mov	r1, r4
 8006c62:	4628      	mov	r0, r5
 8006c64:	f7ff fe92 	bl	800698c <SDMMC_GetCmdResp1>
}
 8006c68:	b007      	add	sp, #28
 8006c6a:	bd30      	pop	{r4, r5, pc}

08006c6c <SDMMC_CmdWriteMultiBlock>:
{
 8006c6c:	b530      	push	{r4, r5, lr}
 8006c6e:	b087      	sub	sp, #28
 8006c70:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006c72:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006c74:	2419      	movs	r4, #25
 8006c76:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c78:	2340      	movs	r3, #64	; 0x40
 8006c7a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c84:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c86:	a901      	add	r1, sp, #4
 8006c88:	f7ff fe67 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c90:	4621      	mov	r1, r4
 8006c92:	4628      	mov	r0, r5
 8006c94:	f7ff fe7a 	bl	800698c <SDMMC_GetCmdResp1>
}
 8006c98:	b007      	add	sp, #28
 8006c9a:	bd30      	pop	{r4, r5, pc}

08006c9c <SDMMC_CmdStopTransfer>:
{
 8006c9c:	b530      	push	{r4, r5, lr}
 8006c9e:	b087      	sub	sp, #28
 8006ca0:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006ca6:	240c      	movs	r4, #12
 8006ca8:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006caa:	2240      	movs	r2, #64	; 0x40
 8006cac:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006cae:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006cb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cb4:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006cb6:	a901      	add	r1, sp, #4
 8006cb8:	f7ff fe4f 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8006cbc:	4a03      	ldr	r2, [pc, #12]	; (8006ccc <SDMMC_CmdStopTransfer+0x30>)
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	4628      	mov	r0, r5
 8006cc2:	f7ff fe63 	bl	800698c <SDMMC_GetCmdResp1>
}
 8006cc6:	b007      	add	sp, #28
 8006cc8:	bd30      	pop	{r4, r5, pc}
 8006cca:	bf00      	nop
 8006ccc:	05f5e100 	.word	0x05f5e100

08006cd0 <SDMMC_CmdSelDesel>:
{
 8006cd0:	b530      	push	{r4, r5, lr}
 8006cd2:	b087      	sub	sp, #28
 8006cd4:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006cd6:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006cd8:	2407      	movs	r4, #7
 8006cda:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006cdc:	2340      	movs	r3, #64	; 0x40
 8006cde:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ce4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ce8:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006cea:	a901      	add	r1, sp, #4
 8006cec:	f7ff fe35 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8006cf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cf4:	4621      	mov	r1, r4
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	f7ff fe48 	bl	800698c <SDMMC_GetCmdResp1>
}
 8006cfc:	b007      	add	sp, #28
 8006cfe:	bd30      	pop	{r4, r5, pc}

08006d00 <SDMMC_CmdGoIdleState>:
{
 8006d00:	b510      	push	{r4, lr}
 8006d02:	b086      	sub	sp, #24
 8006d04:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006d06:	2300      	movs	r3, #0
 8006d08:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006d0a:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8006d0c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d0e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d14:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d16:	a901      	add	r1, sp, #4
 8006d18:	f7ff fe1f 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006d1c:	4620      	mov	r0, r4
 8006d1e:	f7ff fd43 	bl	80067a8 <SDMMC_GetCmdError>
}
 8006d22:	b006      	add	sp, #24
 8006d24:	bd10      	pop	{r4, pc}

08006d26 <SDMMC_CmdOperCond>:
{
 8006d26:	b510      	push	{r4, lr}
 8006d28:	b086      	sub	sp, #24
 8006d2a:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006d2c:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006d30:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006d32:	2308      	movs	r3, #8
 8006d34:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d36:	2340      	movs	r3, #64	; 0x40
 8006d38:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d42:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d44:	a901      	add	r1, sp, #4
 8006d46:	f7ff fe08 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8006d4a:	4620      	mov	r0, r4
 8006d4c:	f7ff fda0 	bl	8006890 <SDMMC_GetCmdResp7>
}
 8006d50:	b006      	add	sp, #24
 8006d52:	bd10      	pop	{r4, pc}

08006d54 <SDMMC_CmdAppCommand>:
{
 8006d54:	b530      	push	{r4, r5, lr}
 8006d56:	b087      	sub	sp, #28
 8006d58:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006d5a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006d5c:	2437      	movs	r4, #55	; 0x37
 8006d5e:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d60:	2340      	movs	r3, #64	; 0x40
 8006d62:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d64:	2300      	movs	r3, #0
 8006d66:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d6c:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d6e:	a901      	add	r1, sp, #4
 8006d70:	f7ff fdf3 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006d74:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d78:	4621      	mov	r1, r4
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	f7ff fe06 	bl	800698c <SDMMC_GetCmdResp1>
}
 8006d80:	b007      	add	sp, #28
 8006d82:	bd30      	pop	{r4, r5, pc}

08006d84 <SDMMC_CmdAppOperCommand>:
{
 8006d84:	b510      	push	{r4, lr}
 8006d86:	b086      	sub	sp, #24
 8006d88:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006d8a:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8006d8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006d92:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006d94:	2329      	movs	r3, #41	; 0x29
 8006d96:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d98:	2340      	movs	r3, #64	; 0x40
 8006d9a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006da0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006da4:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006da6:	a901      	add	r1, sp, #4
 8006da8:	f7ff fdd7 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8006dac:	4620      	mov	r0, r4
 8006dae:	f7ff fd47 	bl	8006840 <SDMMC_GetCmdResp3>
}
 8006db2:	b006      	add	sp, #24
 8006db4:	bd10      	pop	{r4, pc}

08006db6 <SDMMC_CmdBusWidth>:
{
 8006db6:	b530      	push	{r4, r5, lr}
 8006db8:	b087      	sub	sp, #28
 8006dba:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006dbc:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006dbe:	2406      	movs	r4, #6
 8006dc0:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006dc2:	2340      	movs	r3, #64	; 0x40
 8006dc4:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006dca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dce:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006dd0:	a901      	add	r1, sp, #4
 8006dd2:	f7ff fdc2 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8006dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dda:	4621      	mov	r1, r4
 8006ddc:	4628      	mov	r0, r5
 8006dde:	f7ff fdd5 	bl	800698c <SDMMC_GetCmdResp1>
}
 8006de2:	b007      	add	sp, #28
 8006de4:	bd30      	pop	{r4, r5, pc}

08006de6 <SDMMC_CmdSendSCR>:
{
 8006de6:	b530      	push	{r4, r5, lr}
 8006de8:	b087      	sub	sp, #28
 8006dea:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006dec:	2300      	movs	r3, #0
 8006dee:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006df0:	2433      	movs	r4, #51	; 0x33
 8006df2:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006df4:	2240      	movs	r2, #64	; 0x40
 8006df6:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006df8:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006dfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dfe:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e00:	a901      	add	r1, sp, #4
 8006e02:	f7ff fdaa 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006e06:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e0a:	4621      	mov	r1, r4
 8006e0c:	4628      	mov	r0, r5
 8006e0e:	f7ff fdbd 	bl	800698c <SDMMC_GetCmdResp1>
}
 8006e12:	b007      	add	sp, #28
 8006e14:	bd30      	pop	{r4, r5, pc}

08006e16 <SDMMC_CmdSendCID>:
{
 8006e16:	b510      	push	{r4, lr}
 8006e18:	b086      	sub	sp, #24
 8006e1a:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006e20:	2202      	movs	r2, #2
 8006e22:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006e24:	22c0      	movs	r2, #192	; 0xc0
 8006e26:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e28:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e2e:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e30:	a901      	add	r1, sp, #4
 8006e32:	f7ff fd92 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006e36:	4620      	mov	r0, r4
 8006e38:	f7ff fcd2 	bl	80067e0 <SDMMC_GetCmdResp2>
}
 8006e3c:	b006      	add	sp, #24
 8006e3e:	bd10      	pop	{r4, pc}

08006e40 <SDMMC_CmdSendCSD>:
{
 8006e40:	b510      	push	{r4, lr}
 8006e42:	b086      	sub	sp, #24
 8006e44:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8006e46:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006e48:	2309      	movs	r3, #9
 8006e4a:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006e4c:	23c0      	movs	r3, #192	; 0xc0
 8006e4e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e50:	2300      	movs	r3, #0
 8006e52:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e58:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e5a:	a901      	add	r1, sp, #4
 8006e5c:	f7ff fd7d 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006e60:	4620      	mov	r0, r4
 8006e62:	f7ff fcbd 	bl	80067e0 <SDMMC_GetCmdResp2>
}
 8006e66:	b006      	add	sp, #24
 8006e68:	bd10      	pop	{r4, pc}

08006e6a <SDMMC_CmdSetRelAdd>:
{
 8006e6a:	b570      	push	{r4, r5, r6, lr}
 8006e6c:	b086      	sub	sp, #24
 8006e6e:	4605      	mov	r5, r0
 8006e70:	460e      	mov	r6, r1
  sdmmc_cmdinit.Argument         = 0U;
 8006e72:	2300      	movs	r3, #0
 8006e74:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006e76:	2403      	movs	r4, #3
 8006e78:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006e7a:	2240      	movs	r2, #64	; 0x40
 8006e7c:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e7e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e84:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e86:	a901      	add	r1, sp, #4
 8006e88:	f7ff fd67 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006e8c:	4632      	mov	r2, r6
 8006e8e:	4621      	mov	r1, r4
 8006e90:	4628      	mov	r0, r5
 8006e92:	f7ff fe27 	bl	8006ae4 <SDMMC_GetCmdResp6>
}
 8006e96:	b006      	add	sp, #24
 8006e98:	bd70      	pop	{r4, r5, r6, pc}

08006e9a <SDMMC_CmdSendStatus>:
{
 8006e9a:	b530      	push	{r4, r5, lr}
 8006e9c:	b087      	sub	sp, #28
 8006e9e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 8006ea0:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006ea2:	240d      	movs	r4, #13
 8006ea4:	9402      	str	r4, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006ea6:	2340      	movs	r3, #64	; 0x40
 8006ea8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006eae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006eb2:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006eb4:	a901      	add	r1, sp, #4
 8006eb6:	f7ff fd50 	bl	800695a <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8006eba:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ebe:	4621      	mov	r1, r4
 8006ec0:	4628      	mov	r0, r5
 8006ec2:	f7ff fd63 	bl	800698c <SDMMC_GetCmdResp1>
}
 8006ec6:	b007      	add	sp, #28
 8006ec8:	bd30      	pop	{r4, r5, pc}
	...

08006ecc <LL_TIM_Init>:
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8006ecc:	6803      	ldr	r3, [r0, #0]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ece:	4a30      	ldr	r2, [pc, #192]	; (8006f90 <LL_TIM_Init+0xc4>)
 8006ed0:	4290      	cmp	r0, r2
 8006ed2:	d012      	beq.n	8006efa <LL_TIM_Init+0x2e>
 8006ed4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006ed8:	d00f      	beq.n	8006efa <LL_TIM_Init+0x2e>
 8006eda:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8006ede:	4290      	cmp	r0, r2
 8006ee0:	d00b      	beq.n	8006efa <LL_TIM_Init+0x2e>
 8006ee2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006ee6:	4290      	cmp	r0, r2
 8006ee8:	d007      	beq.n	8006efa <LL_TIM_Init+0x2e>
 8006eea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006eee:	4290      	cmp	r0, r2
 8006ef0:	d003      	beq.n	8006efa <LL_TIM_Init+0x2e>
 8006ef2:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8006ef6:	4290      	cmp	r0, r2
 8006ef8:	d103      	bne.n	8006f02 <LL_TIM_Init+0x36>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006efe:	684a      	ldr	r2, [r1, #4]
 8006f00:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f02:	4a23      	ldr	r2, [pc, #140]	; (8006f90 <LL_TIM_Init+0xc4>)
 8006f04:	4290      	cmp	r0, r2
 8006f06:	d02a      	beq.n	8006f5e <LL_TIM_Init+0x92>
 8006f08:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006f0c:	d027      	beq.n	8006f5e <LL_TIM_Init+0x92>
 8006f0e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8006f12:	4290      	cmp	r0, r2
 8006f14:	d023      	beq.n	8006f5e <LL_TIM_Init+0x92>
 8006f16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f1a:	4290      	cmp	r0, r2
 8006f1c:	d01f      	beq.n	8006f5e <LL_TIM_Init+0x92>
 8006f1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f22:	4290      	cmp	r0, r2
 8006f24:	d01b      	beq.n	8006f5e <LL_TIM_Init+0x92>
 8006f26:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8006f2a:	4290      	cmp	r0, r2
 8006f2c:	d017      	beq.n	8006f5e <LL_TIM_Init+0x92>
 8006f2e:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8006f32:	4290      	cmp	r0, r2
 8006f34:	d013      	beq.n	8006f5e <LL_TIM_Init+0x92>
 8006f36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f3a:	4290      	cmp	r0, r2
 8006f3c:	d00f      	beq.n	8006f5e <LL_TIM_Init+0x92>
 8006f3e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f42:	4290      	cmp	r0, r2
 8006f44:	d00b      	beq.n	8006f5e <LL_TIM_Init+0x92>
 8006f46:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8006f4a:	4290      	cmp	r0, r2
 8006f4c:	d007      	beq.n	8006f5e <LL_TIM_Init+0x92>
 8006f4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f52:	4290      	cmp	r0, r2
 8006f54:	d003      	beq.n	8006f5e <LL_TIM_Init+0x92>
 8006f56:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f5a:	4290      	cmp	r0, r2
 8006f5c:	d103      	bne.n	8006f66 <LL_TIM_Init+0x9a>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8006f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f62:	68ca      	ldr	r2, [r1, #12]
 8006f64:	4313      	orrs	r3, r2
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006f66:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8006f68:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 8006f6a:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8006f6c:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8006f6e:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f70:	4b07      	ldr	r3, [pc, #28]	; (8006f90 <LL_TIM_Init+0xc4>)
 8006f72:	4298      	cmp	r0, r3
 8006f74:	d003      	beq.n	8006f7e <LL_TIM_Init+0xb2>
 8006f76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f7a:	4298      	cmp	r0, r3
 8006f7c:	d101      	bne.n	8006f82 <LL_TIM_Init+0xb6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8006f7e:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8006f80:	6303      	str	r3, [r0, #48]	; 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8006f82:	6943      	ldr	r3, [r0, #20]
 8006f84:	f043 0301 	orr.w	r3, r3, #1
 8006f88:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8006f8a:	2000      	movs	r0, #0
 8006f8c:	4770      	bx	lr
 8006f8e:	bf00      	nop
 8006f90:	40010000 	.word	0x40010000

08006f94 <USB_CoreReset>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0U;
 8006f94:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006f96:	3301      	adds	r3, #1
 8006f98:	4a0c      	ldr	r2, [pc, #48]	; (8006fcc <USB_CoreReset+0x38>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d811      	bhi.n	8006fc2 <USB_CoreReset+0x2e>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006f9e:	6902      	ldr	r2, [r0, #16]
 8006fa0:	2a00      	cmp	r2, #0
 8006fa2:	daf8      	bge.n	8006f96 <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006fa4:	6903      	ldr	r3, [r0, #16]
 8006fa6:	f043 0301 	orr.w	r3, r3, #1
 8006faa:	6103      	str	r3, [r0, #16]
  count = 0U;
 8006fac:	2300      	movs	r3, #0

  do
  {
    if (++count > 200000U)
 8006fae:	3301      	adds	r3, #1
 8006fb0:	4a06      	ldr	r2, [pc, #24]	; (8006fcc <USB_CoreReset+0x38>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d807      	bhi.n	8006fc6 <USB_CoreReset+0x32>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006fb6:	6902      	ldr	r2, [r0, #16]
 8006fb8:	f012 0f01 	tst.w	r2, #1
 8006fbc:	d1f7      	bne.n	8006fae <USB_CoreReset+0x1a>

  return HAL_OK;
 8006fbe:	2000      	movs	r0, #0
 8006fc0:	4770      	bx	lr
      return HAL_TIMEOUT;
 8006fc2:	2003      	movs	r0, #3
 8006fc4:	4770      	bx	lr
      return HAL_TIMEOUT;
 8006fc6:	2003      	movs	r0, #3
}
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	00030d40 	.word	0x00030d40

08006fd0 <USB_CoreInit>:
{
 8006fd0:	b084      	sub	sp, #16
 8006fd2:	b510      	push	{r4, lr}
 8006fd4:	4604      	mov	r4, r0
 8006fd6:	a803      	add	r0, sp, #12
 8006fd8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006fdc:	9b08      	ldr	r3, [sp, #32]
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d11f      	bne.n	8007022 <USB_CoreInit+0x52>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006fe2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006fe4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fe8:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006fea:	68e3      	ldr	r3, [r4, #12]
 8006fec:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006ff0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ff4:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006ff6:	68e3      	ldr	r3, [r4, #12]
 8006ff8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006ffc:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 8006ffe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007000:	2b01      	cmp	r3, #1
 8007002:	d009      	beq.n	8007018 <USB_CoreInit+0x48>
    ret = USB_CoreReset(USBx);
 8007004:	4620      	mov	r0, r4
 8007006:	f7ff ffc5 	bl	8006f94 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 800700a:	9b06      	ldr	r3, [sp, #24]
 800700c:	2b01      	cmp	r3, #1
 800700e:	d014      	beq.n	800703a <USB_CoreInit+0x6a>
}
 8007010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007014:	b004      	add	sp, #16
 8007016:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007018:	68e3      	ldr	r3, [r4, #12]
 800701a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800701e:	60e3      	str	r3, [r4, #12]
 8007020:	e7f0      	b.n	8007004 <USB_CoreInit+0x34>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007022:	68e3      	ldr	r3, [r4, #12]
 8007024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007028:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 800702a:	4620      	mov	r0, r4
 800702c:	f7ff ffb2 	bl	8006f94 <USB_CoreReset>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007030:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007032:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007036:	63a3      	str	r3, [r4, #56]	; 0x38
 8007038:	e7e7      	b.n	800700a <USB_CoreInit+0x3a>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800703a:	68a3      	ldr	r3, [r4, #8]
 800703c:	f043 0306 	orr.w	r3, r3, #6
 8007040:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007042:	68a3      	ldr	r3, [r4, #8]
 8007044:	f043 0320 	orr.w	r3, r3, #32
 8007048:	60a3      	str	r3, [r4, #8]
 800704a:	e7e1      	b.n	8007010 <USB_CoreInit+0x40>

0800704c <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800704c:	2a02      	cmp	r2, #2
 800704e:	d00a      	beq.n	8007066 <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007050:	2109      	movs	r1, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007052:	68c2      	ldr	r2, [r0, #12]
 8007054:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 8007058:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800705a:	68c3      	ldr	r3, [r0, #12]
 800705c:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8007060:	60c3      	str	r3, [r0, #12]
}
 8007062:	2000      	movs	r0, #0
 8007064:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007066:	4b2a      	ldr	r3, [pc, #168]	; (8007110 <USB_SetTurnaroundTime+0xc4>)
 8007068:	440b      	add	r3, r1
 800706a:	4a2a      	ldr	r2, [pc, #168]	; (8007114 <USB_SetTurnaroundTime+0xc8>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d93f      	bls.n	80070f0 <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007070:	4b29      	ldr	r3, [pc, #164]	; (8007118 <USB_SetTurnaroundTime+0xcc>)
 8007072:	440b      	add	r3, r1
 8007074:	4a29      	ldr	r2, [pc, #164]	; (800711c <USB_SetTurnaroundTime+0xd0>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d93c      	bls.n	80070f4 <USB_SetTurnaroundTime+0xa8>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800707a:	f5a1 0374 	sub.w	r3, r1, #15990784	; 0xf40000
 800707e:	f5a3 5310 	sub.w	r3, r3, #9216	; 0x2400
 8007082:	4a27      	ldr	r2, [pc, #156]	; (8007120 <USB_SetTurnaroundTime+0xd4>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d937      	bls.n	80070f8 <USB_SetTurnaroundTime+0xac>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007088:	f1a1 7383 	sub.w	r3, r1, #17170432	; 0x1060000
 800708c:	f5a3 43e7 	sub.w	r3, r3, #29568	; 0x7380
 8007090:	f502 32c3 	add.w	r2, r2, #99840	; 0x18600
 8007094:	32a0      	adds	r2, #160	; 0xa0
 8007096:	4293      	cmp	r3, r2
 8007098:	d930      	bls.n	80070fc <USB_SetTurnaroundTime+0xb0>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800709a:	4b22      	ldr	r3, [pc, #136]	; (8007124 <USB_SetTurnaroundTime+0xd8>)
 800709c:	440b      	add	r3, r1
 800709e:	4a22      	ldr	r2, [pc, #136]	; (8007128 <USB_SetTurnaroundTime+0xdc>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d92d      	bls.n	8007100 <USB_SetTurnaroundTime+0xb4>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80070a4:	4b21      	ldr	r3, [pc, #132]	; (800712c <USB_SetTurnaroundTime+0xe0>)
 80070a6:	440b      	add	r3, r1
 80070a8:	f502 2292 	add.w	r2, r2, #299008	; 0x49000
 80070ac:	f502 7278 	add.w	r2, r2, #992	; 0x3e0
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d927      	bls.n	8007104 <USB_SetTurnaroundTime+0xb8>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80070b4:	4b1e      	ldr	r3, [pc, #120]	; (8007130 <USB_SetTurnaroundTime+0xe4>)
 80070b6:	440b      	add	r3, r1
 80070b8:	f502 22c3 	add.w	r2, r2, #399360	; 0x61800
 80070bc:	f502 7220 	add.w	r2, r2, #640	; 0x280
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d921      	bls.n	8007108 <USB_SetTurnaroundTime+0xbc>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80070c4:	f1a1 73b7 	sub.w	r3, r1, #23986176	; 0x16e0000
 80070c8:	f5a3 5358 	sub.w	r3, r3, #13824	; 0x3600
 80070cc:	f502 12b7 	add.w	r2, r2, #1499136	; 0x16e000
 80070d0:	f502 7258 	add.w	r2, r2, #864	; 0x360
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d919      	bls.n	800710c <USB_SetTurnaroundTime+0xc0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80070d8:	4b16      	ldr	r3, [pc, #88]	; (8007134 <USB_SetTurnaroundTime+0xe8>)
 80070da:	440b      	add	r3, r1
 80070dc:	f502 2212 	add.w	r2, r2, #598016	; 0x92000
 80070e0:	f502 62f8 	add.w	r2, r2, #1984	; 0x7c0
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d901      	bls.n	80070ec <USB_SetTurnaroundTime+0xa0>
      UsbTrd = 0x6U;
 80070e8:	2106      	movs	r1, #6
 80070ea:	e7b2      	b.n	8007052 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x7U;
 80070ec:	2107      	movs	r1, #7
 80070ee:	e7b0      	b.n	8007052 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 80070f0:	210f      	movs	r1, #15
 80070f2:	e7ae      	b.n	8007052 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 80070f4:	210e      	movs	r1, #14
 80070f6:	e7ac      	b.n	8007052 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 80070f8:	210d      	movs	r1, #13
 80070fa:	e7aa      	b.n	8007052 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 80070fc:	210c      	movs	r1, #12
 80070fe:	e7a8      	b.n	8007052 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 8007100:	210b      	movs	r1, #11
 8007102:	e7a6      	b.n	8007052 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 8007104:	210a      	movs	r1, #10
 8007106:	e7a4      	b.n	8007052 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 8007108:	2109      	movs	r1, #9
 800710a:	e7a2      	b.n	8007052 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 800710c:	2108      	movs	r1, #8
 800710e:	e7a0      	b.n	8007052 <USB_SetTurnaroundTime+0x6>
 8007110:	ff275340 	.word	0xff275340
 8007114:	000c34ff 	.word	0x000c34ff
 8007118:	ff1b1e40 	.word	0xff1b1e40
 800711c:	000f423f 	.word	0x000f423f
 8007120:	00124f7f 	.word	0x00124f7f
 8007124:	fee5b660 	.word	0xfee5b660
 8007128:	0016e35f 	.word	0x0016e35f
 800712c:	feced300 	.word	0xfeced300
 8007130:	feb35bc0 	.word	0xfeb35bc0
 8007134:	fe5954e0 	.word	0xfe5954e0

08007138 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007138:	6883      	ldr	r3, [r0, #8]
 800713a:	f043 0301 	orr.w	r3, r3, #1
 800713e:	6083      	str	r3, [r0, #8]
}
 8007140:	2000      	movs	r0, #0
 8007142:	4770      	bx	lr

08007144 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007144:	6883      	ldr	r3, [r0, #8]
 8007146:	f023 0301 	bic.w	r3, r3, #1
 800714a:	6083      	str	r3, [r0, #8]
}
 800714c:	2000      	movs	r0, #0
 800714e:	4770      	bx	lr

08007150 <USB_SetCurrentMode>:
{
 8007150:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007152:	68c3      	ldr	r3, [r0, #12]
 8007154:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007158:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800715a:	2901      	cmp	r1, #1
 800715c:	d009      	beq.n	8007172 <USB_SetCurrentMode+0x22>
  else if (mode == USB_DEVICE_MODE)
 800715e:	b969      	cbnz	r1, 800717c <USB_SetCurrentMode+0x2c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007160:	68c3      	ldr	r3, [r0, #12]
 8007162:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007166:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 8007168:	2032      	movs	r0, #50	; 0x32
 800716a:	f7fa ff2f 	bl	8001fcc <HAL_Delay>
  return HAL_OK;
 800716e:	2000      	movs	r0, #0
}
 8007170:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007172:	68c3      	ldr	r3, [r0, #12]
 8007174:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007178:	60c3      	str	r3, [r0, #12]
 800717a:	e7f5      	b.n	8007168 <USB_SetCurrentMode+0x18>
    return HAL_ERROR;
 800717c:	2001      	movs	r0, #1
 800717e:	e7f7      	b.n	8007170 <USB_SetCurrentMode+0x20>

08007180 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007180:	0189      	lsls	r1, r1, #6
 8007182:	f041 0120 	orr.w	r1, r1, #32
 8007186:	6101      	str	r1, [r0, #16]
  uint32_t count = 0U;
 8007188:	2300      	movs	r3, #0
    if (++count > 200000U)
 800718a:	3301      	adds	r3, #1
 800718c:	4a05      	ldr	r2, [pc, #20]	; (80071a4 <USB_FlushTxFifo+0x24>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d805      	bhi.n	800719e <USB_FlushTxFifo+0x1e>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007192:	6902      	ldr	r2, [r0, #16]
 8007194:	f012 0f20 	tst.w	r2, #32
 8007198:	d1f7      	bne.n	800718a <USB_FlushTxFifo+0xa>
  return HAL_OK;
 800719a:	2000      	movs	r0, #0
 800719c:	4770      	bx	lr
      return HAL_TIMEOUT;
 800719e:	2003      	movs	r0, #3
}
 80071a0:	4770      	bx	lr
 80071a2:	bf00      	nop
 80071a4:	00030d40 	.word	0x00030d40

080071a8 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80071a8:	2310      	movs	r3, #16
 80071aa:	6103      	str	r3, [r0, #16]
  uint32_t count = 0;
 80071ac:	2300      	movs	r3, #0
    if (++count > 200000U)
 80071ae:	3301      	adds	r3, #1
 80071b0:	4a05      	ldr	r2, [pc, #20]	; (80071c8 <USB_FlushRxFifo+0x20>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d805      	bhi.n	80071c2 <USB_FlushRxFifo+0x1a>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80071b6:	6902      	ldr	r2, [r0, #16]
 80071b8:	f012 0f10 	tst.w	r2, #16
 80071bc:	d1f7      	bne.n	80071ae <USB_FlushRxFifo+0x6>
  return HAL_OK;
 80071be:	2000      	movs	r0, #0
 80071c0:	4770      	bx	lr
      return HAL_TIMEOUT;
 80071c2:	2003      	movs	r0, #3
}
 80071c4:	4770      	bx	lr
 80071c6:	bf00      	nop
 80071c8:	00030d40 	.word	0x00030d40

080071cc <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 80071cc:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80071d0:	4319      	orrs	r1, r3
 80071d2:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 80071d6:	2000      	movs	r0, #0
 80071d8:	4770      	bx	lr
	...

080071dc <USB_DevInit>:
{
 80071dc:	b084      	sub	sp, #16
 80071de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071e2:	4604      	mov	r4, r0
 80071e4:	a807      	add	r0, sp, #28
 80071e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071ea:	4625      	mov	r5, r4
  for (i = 0U; i < 15U; i++)
 80071ec:	2300      	movs	r3, #0
 80071ee:	e006      	b.n	80071fe <USB_DevInit+0x22>
    USBx->DIEPTXF[i] = 0U;
 80071f0:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80071f4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80071f8:	2100      	movs	r1, #0
 80071fa:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 80071fc:	3301      	adds	r3, #1
 80071fe:	2b0e      	cmp	r3, #14
 8007200:	d9f6      	bls.n	80071f0 <USB_DevInit+0x14>
  if (cfg.vbus_sensing_enable == 0U)
 8007202:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007204:	bb23      	cbnz	r3, 8007250 <USB_DevInit+0x74>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007206:	f8d4 3804 	ldr.w	r3, [r4, #2052]	; 0x804
 800720a:	f043 0302 	orr.w	r3, r3, #2
 800720e:	f8c4 3804 	str.w	r3, [r4, #2052]	; 0x804
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007212:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007214:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007218:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800721a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800721c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8007220:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007222:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007224:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007228:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx_PCGCCTL = 0U;
 800722a:	2300      	movs	r3, #0
 800722c:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007230:	f504 6600 	add.w	r6, r4, #2048	; 0x800
 8007234:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8007238:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800723c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800723e:	2b01      	cmp	r3, #1
 8007240:	d114      	bne.n	800726c <USB_DevInit+0x90>
    if (cfg.speed == USBD_HS_SPEED)
 8007242:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007244:	b96b      	cbnz	r3, 8007262 <USB_DevInit+0x86>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007246:	2100      	movs	r1, #0
 8007248:	4620      	mov	r0, r4
 800724a:	f7ff ffbf 	bl	80071cc <USB_SetDevSpeed>
 800724e:	e011      	b.n	8007274 <USB_DevInit+0x98>
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007250:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007252:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007256:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007258:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800725a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800725e:	63a3      	str	r3, [r4, #56]	; 0x38
 8007260:	e7e3      	b.n	800722a <USB_DevInit+0x4e>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007262:	2101      	movs	r1, #1
 8007264:	4620      	mov	r0, r4
 8007266:	f7ff ffb1 	bl	80071cc <USB_SetDevSpeed>
 800726a:	e003      	b.n	8007274 <USB_DevInit+0x98>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800726c:	2103      	movs	r1, #3
 800726e:	4620      	mov	r0, r4
 8007270:	f7ff ffac 	bl	80071cc <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007274:	2110      	movs	r1, #16
 8007276:	4620      	mov	r0, r4
 8007278:	f7ff ff82 	bl	8007180 <USB_FlushTxFifo>
 800727c:	4680      	mov	r8, r0
 800727e:	b108      	cbz	r0, 8007284 <USB_DevInit+0xa8>
    ret = HAL_ERROR;
 8007280:	f04f 0801 	mov.w	r8, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007284:	4620      	mov	r0, r4
 8007286:	f7ff ff8f 	bl	80071a8 <USB_FlushRxFifo>
 800728a:	b108      	cbz	r0, 8007290 <USB_DevInit+0xb4>
    ret = HAL_ERROR;
 800728c:	f04f 0801 	mov.w	r8, #1
  USBx_DEVICE->DIEPMSK = 0U;
 8007290:	2300      	movs	r3, #0
 8007292:	6133      	str	r3, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007294:	6173      	str	r3, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007296:	61f3      	str	r3, [r6, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007298:	e00a      	b.n	80072b0 <USB_DevInit+0xd4>
      if (i == 0U)
 800729a:	b9c3      	cbnz	r3, 80072ce <USB_DevInit+0xf2>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800729c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80072a0:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80072a4:	2200      	movs	r2, #0
 80072a6:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80072a8:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 80072ac:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072ae:	3301      	adds	r3, #1
 80072b0:	9907      	ldr	r1, [sp, #28]
 80072b2:	4299      	cmp	r1, r3
 80072b4:	d910      	bls.n	80072d8 <USB_DevInit+0xfc>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80072b6:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 80072ba:	f502 6110 	add.w	r1, r2, #2304	; 0x900
 80072be:	f8d2 0900 	ldr.w	r0, [r2, #2304]	; 0x900
 80072c2:	2800      	cmp	r0, #0
 80072c4:	dbe9      	blt.n	800729a <USB_DevInit+0xbe>
      USBx_INEP(i)->DIEPCTL = 0U;
 80072c6:	2000      	movs	r0, #0
 80072c8:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 80072cc:	e7ea      	b.n	80072a4 <USB_DevInit+0xc8>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80072ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80072d2:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 80072d6:	e7e5      	b.n	80072a4 <USB_DevInit+0xc8>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072d8:	2300      	movs	r3, #0
 80072da:	e00a      	b.n	80072f2 <USB_DevInit+0x116>
      if (i == 0U)
 80072dc:	b1bb      	cbz	r3, 800730e <USB_DevInit+0x132>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80072de:	f04f 4790 	mov.w	r7, #1207959552	; 0x48000000
 80072e2:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80072e6:	2200      	movs	r2, #0
 80072e8:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80072ea:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 80072ee:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072f0:	3301      	adds	r3, #1
 80072f2:	4299      	cmp	r1, r3
 80072f4:	d910      	bls.n	8007318 <USB_DevInit+0x13c>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80072f6:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 80072fa:	f502 6030 	add.w	r0, r2, #2816	; 0xb00
 80072fe:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	; 0xb00
 8007302:	2f00      	cmp	r7, #0
 8007304:	dbea      	blt.n	80072dc <USB_DevInit+0x100>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007306:	2700      	movs	r7, #0
 8007308:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
 800730c:	e7eb      	b.n	80072e6 <USB_DevInit+0x10a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800730e:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
 8007312:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
 8007316:	e7e6      	b.n	80072e6 <USB_DevInit+0x10a>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007318:	6933      	ldr	r3, [r6, #16]
 800731a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800731e:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 8007320:	2300      	movs	r3, #0
 8007322:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007324:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8007328:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 800732a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800732c:	b91b      	cbnz	r3, 8007336 <USB_DevInit+0x15a>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800732e:	69a3      	ldr	r3, [r4, #24]
 8007330:	f043 0310 	orr.w	r3, r3, #16
 8007334:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007336:	69a2      	ldr	r2, [r4, #24]
 8007338:	4b0b      	ldr	r3, [pc, #44]	; (8007368 <USB_DevInit+0x18c>)
 800733a:	4313      	orrs	r3, r2
 800733c:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 800733e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007340:	b11b      	cbz	r3, 800734a <USB_DevInit+0x16e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007342:	69a3      	ldr	r3, [r4, #24]
 8007344:	f043 0308 	orr.w	r3, r3, #8
 8007348:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800734a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800734c:	2b01      	cmp	r3, #1
 800734e:	d004      	beq.n	800735a <USB_DevInit+0x17e>
}
 8007350:	4640      	mov	r0, r8
 8007352:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007356:	b004      	add	sp, #16
 8007358:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800735a:	69a3      	ldr	r3, [r4, #24]
 800735c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007360:	f043 0304 	orr.w	r3, r3, #4
 8007364:	61a3      	str	r3, [r4, #24]
 8007366:	e7f3      	b.n	8007350 <USB_DevInit+0x174>
 8007368:	803c3800 	.word	0x803c3800

0800736c <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800736c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007370:	f013 0306 	ands.w	r3, r3, #6
 8007374:	d007      	beq.n	8007386 <USB_GetDevSpeed+0x1a>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007376:	2b02      	cmp	r3, #2
 8007378:	d007      	beq.n	800738a <USB_GetDevSpeed+0x1e>
 800737a:	2b06      	cmp	r3, #6
 800737c:	d001      	beq.n	8007382 <USB_GetDevSpeed+0x16>
    speed = 0xFU;
 800737e:	200f      	movs	r0, #15
}
 8007380:	4770      	bx	lr
    speed = USBD_FS_SPEED;
 8007382:	2002      	movs	r0, #2
 8007384:	4770      	bx	lr
    speed = USBD_HS_SPEED;
 8007386:	2000      	movs	r0, #0
 8007388:	4770      	bx	lr
    speed = USBD_FS_SPEED;
 800738a:	2002      	movs	r0, #2
 800738c:	4770      	bx	lr

0800738e <USB_ActivateEndpoint>:
{
 800738e:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 8007390:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8007392:	784a      	ldrb	r2, [r1, #1]
 8007394:	2a01      	cmp	r2, #1
 8007396:	d022      	beq.n	80073de <USB_ActivateEndpoint+0x50>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007398:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800739c:	f003 060f 	and.w	r6, r3, #15
 80073a0:	2401      	movs	r4, #1
 80073a2:	40b4      	lsls	r4, r6
 80073a4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80073a8:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80073ac:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80073b0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80073b4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80073b8:	d10e      	bne.n	80073d8 <USB_ActivateEndpoint+0x4a>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80073ba:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80073be:	688a      	ldr	r2, [r1, #8]
 80073c0:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80073c4:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80073c6:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 80073ca:	4313      	orrs	r3, r2
 80073cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073d4:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 80073d8:	2000      	movs	r0, #0
 80073da:	bc70      	pop	{r4, r5, r6}
 80073dc:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80073de:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
 80073e2:	f003 060f 	and.w	r6, r3, #15
 80073e6:	40b2      	lsls	r2, r6
 80073e8:	b292      	uxth	r2, r2
 80073ea:	4322      	orrs	r2, r4
 80073ec:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80073f0:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80073f4:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80073f8:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80073fc:	d1ec      	bne.n	80073d8 <USB_ActivateEndpoint+0x4a>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80073fe:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8007402:	688c      	ldr	r4, [r1, #8]
 8007404:	f3c4 040a 	ubfx	r4, r4, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007408:	78c9      	ldrb	r1, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800740a:	ea44 4481 	orr.w	r4, r4, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800740e:	ea44 5383 	orr.w	r3, r4, r3, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007412:	4313      	orrs	r3, r2
 8007414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007418:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800741c:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8007420:	e7da      	b.n	80073d8 <USB_ActivateEndpoint+0x4a>
	...

08007424 <USB_DeactivateEndpoint>:
{
 8007424:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 8007426:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8007428:	784a      	ldrb	r2, [r1, #1]
 800742a:	2a01      	cmp	r2, #1
 800742c:	d024      	beq.n	8007478 <USB_DeactivateEndpoint+0x54>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800742e:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8007432:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8007436:	2a00      	cmp	r2, #0
 8007438:	db50      	blt.n	80074dc <USB_DeactivateEndpoint+0xb8>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800743a:	f8d0 583c 	ldr.w	r5, [r0, #2108]	; 0x83c
 800743e:	780a      	ldrb	r2, [r1, #0]
 8007440:	f002 020f 	and.w	r2, r2, #15
 8007444:	2401      	movs	r4, #1
 8007446:	fa04 f202 	lsl.w	r2, r4, r2
 800744a:	ea25 4202 	bic.w	r2, r5, r2, lsl #16
 800744e:	f8c0 283c 	str.w	r2, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007452:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8007456:	7809      	ldrb	r1, [r1, #0]
 8007458:	f001 010f 	and.w	r1, r1, #15
 800745c:	408c      	lsls	r4, r1
 800745e:	ea22 4404 	bic.w	r4, r2, r4, lsl #16
 8007462:	f8c0 481c 	str.w	r4, [r0, #2076]	; 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007466:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	; 0xb00
 800746a:	4a23      	ldr	r2, [pc, #140]	; (80074f8 <USB_DeactivateEndpoint+0xd4>)
 800746c:	400a      	ands	r2, r1
 800746e:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 8007472:	2000      	movs	r0, #0
 8007474:	bc30      	pop	{r4, r5}
 8007476:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007478:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800747c:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8007480:	2a00      	cmp	r2, #0
 8007482:	db1e      	blt.n	80074c2 <USB_DeactivateEndpoint+0x9e>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007484:	f8d0 583c 	ldr.w	r5, [r0, #2108]	; 0x83c
 8007488:	780a      	ldrb	r2, [r1, #0]
 800748a:	f002 020f 	and.w	r2, r2, #15
 800748e:	2401      	movs	r4, #1
 8007490:	fa04 f202 	lsl.w	r2, r4, r2
 8007494:	b292      	uxth	r2, r2
 8007496:	ea25 0202 	bic.w	r2, r5, r2
 800749a:	f8c0 283c 	str.w	r2, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800749e:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 80074a2:	7809      	ldrb	r1, [r1, #0]
 80074a4:	f001 010f 	and.w	r1, r1, #15
 80074a8:	408c      	lsls	r4, r1
 80074aa:	b2a4      	uxth	r4, r4
 80074ac:	ea22 0404 	bic.w	r4, r2, r4
 80074b0:	f8c0 481c 	str.w	r4, [r0, #2076]	; 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80074b4:	f8d3 1900 	ldr.w	r1, [r3, #2304]	; 0x900
 80074b8:	4a10      	ldr	r2, [pc, #64]	; (80074fc <USB_DeactivateEndpoint+0xd8>)
 80074ba:	400a      	ands	r2, r1
 80074bc:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
 80074c0:	e7d7      	b.n	8007472 <USB_DeactivateEndpoint+0x4e>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80074c2:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 80074c6:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80074ca:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80074ce:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 80074d2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80074d6:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
 80074da:	e7d3      	b.n	8007484 <USB_DeactivateEndpoint+0x60>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80074dc:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 80074e0:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80074e4:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80074e8:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 80074ec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80074f0:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
 80074f4:	e7a1      	b.n	800743a <USB_DeactivateEndpoint+0x16>
 80074f6:	bf00      	nop
 80074f8:	eff37800 	.word	0xeff37800
 80074fc:	ec337800 	.word	0xec337800

08007500 <USB_EP0StartXfer>:
{
 8007500:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 8007502:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8007504:	784c      	ldrb	r4, [r1, #1]
 8007506:	2c01      	cmp	r4, #1
 8007508:	d026      	beq.n	8007558 <USB_EP0StartXfer+0x58>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800750a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800750e:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 8007512:	691c      	ldr	r4, [r3, #16]
 8007514:	0ce4      	lsrs	r4, r4, #19
 8007516:	04e4      	lsls	r4, r4, #19
 8007518:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800751a:	691c      	ldr	r4, [r3, #16]
 800751c:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8007520:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8007524:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len > 0U)
 8007526:	694c      	ldr	r4, [r1, #20]
 8007528:	b10c      	cbz	r4, 800752e <USB_EP0StartXfer+0x2e>
      ep->xfer_len = ep->maxpacket;
 800752a:	688c      	ldr	r4, [r1, #8]
 800752c:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800752e:	691c      	ldr	r4, [r3, #16]
 8007530:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8007534:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8007536:	691c      	ldr	r4, [r3, #16]
 8007538:	688d      	ldr	r5, [r1, #8]
 800753a:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800753e:	432c      	orrs	r4, r5
 8007540:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8007542:	2a01      	cmp	r2, #1
 8007544:	d065      	beq.n	8007612 <USB_EP0StartXfer+0x112>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007546:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800754a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800754e:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8007552:	2000      	movs	r0, #0
 8007554:	bc70      	pop	{r4, r5, r6}
 8007556:	4770      	bx	lr
    if (ep->xfer_len == 0U)
 8007558:	694c      	ldr	r4, [r1, #20]
 800755a:	bb6c      	cbnz	r4, 80075b8 <USB_EP0StartXfer+0xb8>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800755c:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8007560:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8007564:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8007568:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800756c:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007570:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8007574:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8007578:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800757c:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8007580:	0ced      	lsrs	r5, r5, #19
 8007582:	04ed      	lsls	r5, r5, #19
 8007584:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
    if (dma == 1U)
 8007588:	2a01      	cmp	r2, #1
 800758a:	d033      	beq.n	80075f4 <USB_EP0StartXfer+0xf4>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800758c:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8007590:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8007594:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8007598:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800759c:	694b      	ldr	r3, [r1, #20]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d0d7      	beq.n	8007552 <USB_EP0StartXfer+0x52>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80075a2:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 80075a6:	7809      	ldrb	r1, [r1, #0]
 80075a8:	f001 040f 	and.w	r4, r1, #15
 80075ac:	2101      	movs	r1, #1
 80075ae:	40a1      	lsls	r1, r4
 80075b0:	430a      	orrs	r2, r1
 80075b2:	f8c0 2834 	str.w	r2, [r0, #2100]	; 0x834
 80075b6:	e7cc      	b.n	8007552 <USB_EP0StartXfer+0x52>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80075b8:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 80075bc:	f504 6410 	add.w	r4, r4, #2304	; 0x900
 80075c0:	6925      	ldr	r5, [r4, #16]
 80075c2:	0ced      	lsrs	r5, r5, #19
 80075c4:	04ed      	lsls	r5, r5, #19
 80075c6:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80075c8:	6925      	ldr	r5, [r4, #16]
 80075ca:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80075ce:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80075d2:	6125      	str	r5, [r4, #16]
      if (ep->xfer_len > ep->maxpacket)
 80075d4:	694e      	ldr	r6, [r1, #20]
 80075d6:	688d      	ldr	r5, [r1, #8]
 80075d8:	42ae      	cmp	r6, r5
 80075da:	d900      	bls.n	80075de <USB_EP0StartXfer+0xde>
        ep->xfer_len = ep->maxpacket;
 80075dc:	614d      	str	r5, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80075de:	6925      	ldr	r5, [r4, #16]
 80075e0:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80075e4:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80075e6:	6925      	ldr	r5, [r4, #16]
 80075e8:	694e      	ldr	r6, [r1, #20]
 80075ea:	f3c6 0612 	ubfx	r6, r6, #0, #19
 80075ee:	4335      	orrs	r5, r6
 80075f0:	6125      	str	r5, [r4, #16]
 80075f2:	e7c9      	b.n	8007588 <USB_EP0StartXfer+0x88>
      if ((uint32_t)ep->dma_addr != 0U)
 80075f4:	690a      	ldr	r2, [r1, #16]
 80075f6:	b11a      	cbz	r2, 8007600 <USB_EP0StartXfer+0x100>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80075f8:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 80075fc:	f8c1 2914 	str.w	r2, [r1, #2324]	; 0x914
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007600:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8007604:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8007608:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800760c:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
 8007610:	e79f      	b.n	8007552 <USB_EP0StartXfer+0x52>
      if ((uint32_t)ep->xfer_buff != 0U)
 8007612:	68ca      	ldr	r2, [r1, #12]
 8007614:	2a00      	cmp	r2, #0
 8007616:	d096      	beq.n	8007546 <USB_EP0StartXfer+0x46>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007618:	615a      	str	r2, [r3, #20]
 800761a:	e794      	b.n	8007546 <USB_EP0StartXfer+0x46>

0800761c <USB_WritePacket>:
{
 800761c:	b470      	push	{r4, r5, r6}
 800761e:	f89d 400c 	ldrb.w	r4, [sp, #12]
  if (dma == 0U)
 8007622:	b964      	cbnz	r4, 800763e <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 8007624:	3303      	adds	r3, #3
 8007626:	089d      	lsrs	r5, r3, #2
    for (i = 0U; i < count32b; i++)
 8007628:	e007      	b.n	800763a <USB_WritePacket+0x1e>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800762a:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 800762e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007632:	f851 6b04 	ldr.w	r6, [r1], #4
 8007636:	601e      	str	r6, [r3, #0]
    for (i = 0U; i < count32b; i++)
 8007638:	3401      	adds	r4, #1
 800763a:	42ac      	cmp	r4, r5
 800763c:	d3f5      	bcc.n	800762a <USB_WritePacket+0xe>
}
 800763e:	2000      	movs	r0, #0
 8007640:	bc70      	pop	{r4, r5, r6}
 8007642:	4770      	bx	lr

08007644 <USB_EPStartXfer>:
{
 8007644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007646:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 8007648:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800764a:	784c      	ldrb	r4, [r1, #1]
 800764c:	2c01      	cmp	r4, #1
 800764e:	d02b      	beq.n	80076a8 <USB_EPStartXfer+0x64>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007650:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8007654:	f503 6430 	add.w	r4, r3, #2816	; 0xb00
 8007658:	6925      	ldr	r5, [r4, #16]
 800765a:	0ced      	lsrs	r5, r5, #19
 800765c:	04ed      	lsls	r5, r5, #19
 800765e:	6125      	str	r5, [r4, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007660:	6925      	ldr	r5, [r4, #16]
 8007662:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8007666:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800766a:	6125      	str	r5, [r4, #16]
    if (ep->xfer_len == 0U)
 800766c:	694d      	ldr	r5, [r1, #20]
 800766e:	2d00      	cmp	r5, #0
 8007670:	f040 80c5 	bne.w	80077fe <USB_EPStartXfer+0x1ba>
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007674:	6925      	ldr	r5, [r4, #16]
 8007676:	688e      	ldr	r6, [r1, #8]
 8007678:	f3c6 0612 	ubfx	r6, r6, #0, #19
 800767c:	4335      	orrs	r5, r6
 800767e:	6125      	str	r5, [r4, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007680:	6925      	ldr	r5, [r4, #16]
 8007682:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8007686:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 8007688:	2a01      	cmp	r2, #1
 800768a:	f000 80cd 	beq.w	8007828 <USB_EPStartXfer+0x1e4>
    if (ep->type == EP_TYPE_ISOC)
 800768e:	78ca      	ldrb	r2, [r1, #3]
 8007690:	2a01      	cmp	r2, #1
 8007692:	f000 80cf 	beq.w	8007834 <USB_EPStartXfer+0x1f0>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007696:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800769a:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800769e:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 80076a2:	2000      	movs	r0, #0
 80076a4:	b003      	add	sp, #12
 80076a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 80076a8:	694c      	ldr	r4, [r1, #20]
 80076aa:	bb84      	cbnz	r4, 800770e <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80076ac:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 80076b0:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 80076b4:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80076b8:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80076bc:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80076c0:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 80076c4:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80076c8:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80076cc:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 80076d0:	0ced      	lsrs	r5, r5, #19
 80076d2:	04ed      	lsls	r5, r5, #19
 80076d4:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
    if (dma == 1U)
 80076d8:	2a01      	cmp	r2, #1
 80076da:	d04c      	beq.n	8007776 <USB_EPStartXfer+0x132>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80076dc:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80076e0:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 80076e4:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 80076e8:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 80076ec:	78cc      	ldrb	r4, [r1, #3]
 80076ee:	2c01      	cmp	r4, #1
 80076f0:	d06a      	beq.n	80077c8 <USB_EPStartXfer+0x184>
        if (ep->xfer_len > 0U)
 80076f2:	694b      	ldr	r3, [r1, #20]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d0d4      	beq.n	80076a2 <USB_EPStartXfer+0x5e>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80076f8:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 80076fc:	7809      	ldrb	r1, [r1, #0]
 80076fe:	f001 040f 	and.w	r4, r1, #15
 8007702:	2101      	movs	r1, #1
 8007704:	40a1      	lsls	r1, r4
 8007706:	430a      	orrs	r2, r1
 8007708:	f8c0 2834 	str.w	r2, [r0, #2100]	; 0x834
 800770c:	e7c9      	b.n	80076a2 <USB_EPStartXfer+0x5e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800770e:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8007712:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8007716:	0ced      	lsrs	r5, r5, #19
 8007718:	04ed      	lsls	r5, r5, #19
 800771a:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800771e:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8007722:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8007726:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800772a:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800772e:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
 8007732:	694d      	ldr	r5, [r1, #20]
 8007734:	688f      	ldr	r7, [r1, #8]
 8007736:	443d      	add	r5, r7
 8007738:	3d01      	subs	r5, #1
 800773a:	fbb5 f5f7 	udiv	r5, r5, r7
 800773e:	4f47      	ldr	r7, [pc, #284]	; (800785c <USB_EPStartXfer+0x218>)
 8007740:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 8007744:	4335      	orrs	r5, r6
 8007746:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800774a:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 800774e:	694e      	ldr	r6, [r1, #20]
 8007750:	f3c6 0612 	ubfx	r6, r6, #0, #19
 8007754:	4335      	orrs	r5, r6
 8007756:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800775a:	f504 6410 	add.w	r4, r4, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 800775e:	78cd      	ldrb	r5, [r1, #3]
 8007760:	2d01      	cmp	r5, #1
 8007762:	d1b9      	bne.n	80076d8 <USB_EPStartXfer+0x94>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007764:	6925      	ldr	r5, [r4, #16]
 8007766:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 800776a:	6125      	str	r5, [r4, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800776c:	6925      	ldr	r5, [r4, #16]
 800776e:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007772:	6125      	str	r5, [r4, #16]
 8007774:	e7b0      	b.n	80076d8 <USB_EPStartXfer+0x94>
      if ((uint32_t)ep->dma_addr != 0U)
 8007776:	690a      	ldr	r2, [r1, #16]
 8007778:	b11a      	cbz	r2, 8007782 <USB_EPStartXfer+0x13e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800777a:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 800777e:	f8c4 2914 	str.w	r2, [r4, #2324]	; 0x914
      if (ep->type == EP_TYPE_ISOC)
 8007782:	78ca      	ldrb	r2, [r1, #3]
 8007784:	2a01      	cmp	r2, #1
 8007786:	d008      	beq.n	800779a <USB_EPStartXfer+0x156>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007788:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800778c:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8007790:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8007794:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
 8007798:	e783      	b.n	80076a2 <USB_EPStartXfer+0x5e>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800779a:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800779e:	f412 7f80 	tst.w	r2, #256	; 0x100
 80077a2:	d108      	bne.n	80077b6 <USB_EPStartXfer+0x172>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80077a4:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 80077a8:	f8d1 2900 	ldr.w	r2, [r1, #2304]	; 0x900
 80077ac:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80077b0:	f8c1 2900 	str.w	r2, [r1, #2304]	; 0x900
 80077b4:	e7e8      	b.n	8007788 <USB_EPStartXfer+0x144>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80077b6:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 80077ba:	f8d1 2900 	ldr.w	r2, [r1, #2304]	; 0x900
 80077be:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80077c2:	f8c1 2900 	str.w	r2, [r1, #2304]	; 0x900
 80077c6:	e7df      	b.n	8007788 <USB_EPStartXfer+0x144>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80077c8:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 80077cc:	f414 7f80 	tst.w	r4, #256	; 0x100
 80077d0:	d10e      	bne.n	80077f0 <USB_EPStartXfer+0x1ac>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80077d2:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 80077d6:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
 80077da:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
 80077de:	4614      	mov	r4, r2
 80077e0:	460b      	mov	r3, r1
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80077e2:	68c9      	ldr	r1, [r1, #12]
 80077e4:	781a      	ldrb	r2, [r3, #0]
 80077e6:	8a9b      	ldrh	r3, [r3, #20]
 80077e8:	9400      	str	r4, [sp, #0]
 80077ea:	f7ff ff17 	bl	800761c <USB_WritePacket>
 80077ee:	e758      	b.n	80076a2 <USB_EPStartXfer+0x5e>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80077f0:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 80077f4:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 80077f8:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
 80077fc:	e7ef      	b.n	80077de <USB_EPStartXfer+0x19a>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80077fe:	688e      	ldr	r6, [r1, #8]
 8007800:	4435      	add	r5, r6
 8007802:	3d01      	subs	r5, #1
 8007804:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007808:	6926      	ldr	r6, [r4, #16]
 800780a:	4f14      	ldr	r7, [pc, #80]	; (800785c <USB_EPStartXfer+0x218>)
 800780c:	ea07 47c5 	and.w	r7, r7, r5, lsl #19
 8007810:	433e      	orrs	r6, r7
 8007812:	6126      	str	r6, [r4, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8007814:	6927      	ldr	r7, [r4, #16]
 8007816:	688e      	ldr	r6, [r1, #8]
 8007818:	b2ad      	uxth	r5, r5
 800781a:	fb06 f505 	mul.w	r5, r6, r5
 800781e:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8007822:	433d      	orrs	r5, r7
 8007824:	6125      	str	r5, [r4, #16]
 8007826:	e72f      	b.n	8007688 <USB_EPStartXfer+0x44>
      if ((uint32_t)ep->xfer_buff != 0U)
 8007828:	68ca      	ldr	r2, [r1, #12]
 800782a:	2a00      	cmp	r2, #0
 800782c:	f43f af2f 	beq.w	800768e <USB_EPStartXfer+0x4a>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007830:	6162      	str	r2, [r4, #20]
 8007832:	e72c      	b.n	800768e <USB_EPStartXfer+0x4a>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007834:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 8007838:	f412 7f80 	tst.w	r2, #256	; 0x100
 800783c:	d106      	bne.n	800784c <USB_EPStartXfer+0x208>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800783e:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8007842:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007846:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
 800784a:	e724      	b.n	8007696 <USB_EPStartXfer+0x52>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800784c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8007850:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007854:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
 8007858:	e71d      	b.n	8007696 <USB_EPStartXfer+0x52>
 800785a:	bf00      	nop
 800785c:	1ff80000 	.word	0x1ff80000

08007860 <USB_ReadPacket>:
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8007860:	3203      	adds	r2, #3
 8007862:	0892      	lsrs	r2, r2, #2
  for (i = 0U; i < count32b; i++)
 8007864:	2300      	movs	r3, #0
 8007866:	4293      	cmp	r3, r2
 8007868:	d20b      	bcs.n	8007882 <USB_ReadPacket+0x22>
{
 800786a:	b410      	push	{r4}
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800786c:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
 8007870:	6824      	ldr	r4, [r4, #0]
 8007872:	f841 4b04 	str.w	r4, [r1], #4
  for (i = 0U; i < count32b; i++)
 8007876:	3301      	adds	r3, #1
 8007878:	4293      	cmp	r3, r2
 800787a:	d3f7      	bcc.n	800786c <USB_ReadPacket+0xc>
}
 800787c:	4608      	mov	r0, r1
 800787e:	bc10      	pop	{r4}
 8007880:	4770      	bx	lr
 8007882:	4608      	mov	r0, r1
 8007884:	4770      	bx	lr

08007886 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8007886:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8007888:	784a      	ldrb	r2, [r1, #1]
 800788a:	2a01      	cmp	r2, #1
 800788c:	d014      	beq.n	80078b8 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800788e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8007892:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8007896:	2a00      	cmp	r2, #0
 8007898:	db06      	blt.n	80078a8 <USB_EPSetStall+0x22>
 800789a:	b12b      	cbz	r3, 80078a8 <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800789c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80078a0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80078a4:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80078a8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80078ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80078b0:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 80078b4:	2000      	movs	r0, #0
 80078b6:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80078b8:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80078bc:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80078c0:	2a00      	cmp	r2, #0
 80078c2:	db06      	blt.n	80078d2 <USB_EPSetStall+0x4c>
 80078c4:	b12b      	cbz	r3, 80078d2 <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80078c6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80078ca:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80078ce:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80078d2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80078d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80078da:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 80078de:	e7e9      	b.n	80078b4 <USB_EPSetStall+0x2e>

080078e0 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 80078e0:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80078e2:	784a      	ldrb	r2, [r1, #1]
 80078e4:	2a01      	cmp	r2, #1
 80078e6:	d00e      	beq.n	8007906 <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80078e8:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80078ec:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80078f0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80078f4:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80078f8:	78cb      	ldrb	r3, [r1, #3]
 80078fa:	3b02      	subs	r3, #2
 80078fc:	b2db      	uxtb	r3, r3
 80078fe:	2b01      	cmp	r3, #1
 8007900:	d915      	bls.n	800792e <USB_EPClearStall+0x4e>
}
 8007902:	2000      	movs	r0, #0
 8007904:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007906:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800790a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800790e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007912:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007916:	78cb      	ldrb	r3, [r1, #3]
 8007918:	3b02      	subs	r3, #2
 800791a:	b2db      	uxtb	r3, r3
 800791c:	2b01      	cmp	r3, #1
 800791e:	d8f0      	bhi.n	8007902 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007920:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8007924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007928:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800792c:	e7e9      	b.n	8007902 <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800792e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8007932:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007936:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800793a:	e7e2      	b.n	8007902 <USB_EPClearStall+0x22>

0800793c <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800793c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8007940:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007944:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007948:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 800794c:	0109      	lsls	r1, r1, #4
 800794e:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8007952:	430b      	orrs	r3, r1
 8007954:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
}
 8007958:	2000      	movs	r0, #0
 800795a:	4770      	bx	lr

0800795c <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800795c:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	; 0xe00
 8007960:	f023 0303 	bic.w	r3, r3, #3
 8007964:	f8c0 3e00 	str.w	r3, [r0, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007968:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800796c:	f023 0302 	bic.w	r3, r3, #2
 8007970:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
}
 8007974:	2000      	movs	r0, #0
 8007976:	4770      	bx	lr

08007978 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007978:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	; 0xe00
 800797c:	f023 0303 	bic.w	r3, r3, #3
 8007980:	f8c0 3e00 	str.w	r3, [r0, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007984:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8007988:	f043 0302 	orr.w	r3, r3, #2
 800798c:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
}
 8007990:	2000      	movs	r0, #0
 8007992:	4770      	bx	lr

08007994 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8007994:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8007996:	6980      	ldr	r0, [r0, #24]
}
 8007998:	4010      	ands	r0, r2
 800799a:	4770      	bx	lr

0800799c <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800799c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 80079a0:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80079a4:	69c0      	ldr	r0, [r0, #28]
 80079a6:	4018      	ands	r0, r3
}
 80079a8:	0c00      	lsrs	r0, r0, #16
 80079aa:	4770      	bx	lr

080079ac <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80079ac:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 80079b0:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80079b4:	69c0      	ldr	r0, [r0, #28]
 80079b6:	4018      	ands	r0, r3
}
 80079b8:	b280      	uxth	r0, r0
 80079ba:	4770      	bx	lr

080079bc <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80079bc:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 80079c0:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80079c4:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80079c8:	6940      	ldr	r0, [r0, #20]
}
 80079ca:	4010      	ands	r0, r2
 80079cc:	4770      	bx	lr

080079ce <USB_ReadDevInEPInterrupt>:
{
 80079ce:	b410      	push	{r4}
  msk = USBx_DEVICE->DIEPMSK;
 80079d0:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 80079d4:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80079d8:	f001 020f 	and.w	r2, r1, #15
 80079dc:	40d3      	lsrs	r3, r2
 80079de:	01db      	lsls	r3, r3, #7
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	4323      	orrs	r3, r4
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80079e4:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 80079e8:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 80079ec:	6880      	ldr	r0, [r0, #8]
}
 80079ee:	4018      	ands	r0, r3
 80079f0:	bc10      	pop	{r4}
 80079f2:	4770      	bx	lr

080079f4 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 80079f4:	6940      	ldr	r0, [r0, #20]
}
 80079f6:	f000 0001 	and.w	r0, r0, #1
 80079fa:	4770      	bx	lr

080079fc <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80079fc:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8007a00:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007a04:	f023 0307 	bic.w	r3, r3, #7
 8007a08:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007a0c:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8007a10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a14:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
}
 8007a18:	2000      	movs	r0, #0
 8007a1a:	4770      	bx	lr

08007a1c <USB_EP0_OutStart>:
{
 8007a1c:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007a1e:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007a20:	4b14      	ldr	r3, [pc, #80]	; (8007a74 <USB_EP0_OutStart+0x58>)
 8007a22:	429c      	cmp	r4, r3
 8007a24:	d903      	bls.n	8007a2e <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007a26:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	db16      	blt.n	8007a5c <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007a2e:	2400      	movs	r4, #0
 8007a30:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007a34:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8007a38:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8007a3c:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007a40:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8007a44:	f044 0418 	orr.w	r4, r4, #24
 8007a48:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007a4c:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8007a50:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 8007a54:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  if (dma == 1U)
 8007a58:	2901      	cmp	r1, #1
 8007a5a:	d002      	beq.n	8007a62 <USB_EP0_OutStart+0x46>
}
 8007a5c:	2000      	movs	r0, #0
 8007a5e:	bc10      	pop	{r4}
 8007a60:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007a62:	f8c0 2b14 	str.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007a66:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8007a6a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007a6e:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8007a72:	e7f3      	b.n	8007a5c <USB_EP0_OutStart+0x40>
 8007a74:	4f54300a 	.word	0x4f54300a

08007a78 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007a78:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8007a7a:	4903      	ldr	r1, [pc, #12]	; (8007a88 <MX_FATFS_Init+0x10>)
 8007a7c:	4803      	ldr	r0, [pc, #12]	; (8007a8c <MX_FATFS_Init+0x14>)
 8007a7e:	f001 f9d3 	bl	8008e28 <FATFS_LinkDriver>
 8007a82:	4b03      	ldr	r3, [pc, #12]	; (8007a90 <MX_FATFS_Init+0x18>)
 8007a84:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007a86:	bd08      	pop	{r3, pc}
 8007a88:	200009b4 	.word	0x200009b4
 8007a8c:	0800eab0 	.word	0x0800eab0
 8007a90:	20001130 	.word	0x20001130

08007a94 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8007a94:	b500      	push	{lr}
 8007a96:	b083      	sub	sp, #12
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8007a98:	9300      	str	r3, [sp, #0]
 8007a9a:	4613      	mov	r3, r2
 8007a9c:	460a      	mov	r2, r1
 8007a9e:	4601      	mov	r1, r0
 8007aa0:	4803      	ldr	r0, [pc, #12]	; (8007ab0 <BSP_SD_ReadBlocks+0x1c>)
 8007aa2:	f7fd fc9d 	bl	80053e0 <HAL_SD_ReadBlocks>
 8007aa6:	b100      	cbz	r0, 8007aaa <BSP_SD_ReadBlocks+0x16>
  {
    sd_state = MSD_ERROR;
 8007aa8:	2001      	movs	r0, #1
  }

  return sd_state;
}
 8007aaa:	b003      	add	sp, #12
 8007aac:	f85d fb04 	ldr.w	pc, [sp], #4
 8007ab0:	20000cb8 	.word	0x20000cb8

08007ab4 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8007ab4:	b500      	push	{lr}
 8007ab6:	b083      	sub	sp, #12
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8007ab8:	9300      	str	r3, [sp, #0]
 8007aba:	4613      	mov	r3, r2
 8007abc:	460a      	mov	r2, r1
 8007abe:	4601      	mov	r1, r0
 8007ac0:	4803      	ldr	r0, [pc, #12]	; (8007ad0 <BSP_SD_WriteBlocks+0x1c>)
 8007ac2:	f7fd fdc1 	bl	8005648 <HAL_SD_WriteBlocks>
 8007ac6:	b100      	cbz	r0, 8007aca <BSP_SD_WriteBlocks+0x16>
  {
    sd_state = MSD_ERROR;
 8007ac8:	2001      	movs	r0, #1
  }

  return sd_state;
}
 8007aca:	b003      	add	sp, #12
 8007acc:	f85d fb04 	ldr.w	pc, [sp], #4
 8007ad0:	20000cb8 	.word	0x20000cb8

08007ad4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8007ad4:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8007ad6:	4803      	ldr	r0, [pc, #12]	; (8007ae4 <BSP_SD_GetCardState+0x10>)
 8007ad8:	f7fe f8e2 	bl	8005ca0 <HAL_SD_GetCardState>
}
 8007adc:	3804      	subs	r0, #4
 8007ade:	bf18      	it	ne
 8007ae0:	2001      	movne	r0, #1
 8007ae2:	bd08      	pop	{r3, pc}
 8007ae4:	20000cb8 	.word	0x20000cb8

08007ae8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8007ae8:	b508      	push	{r3, lr}
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8007aea:	4601      	mov	r1, r0
 8007aec:	4801      	ldr	r0, [pc, #4]	; (8007af4 <BSP_SD_GetCardInfo+0xc>)
 8007aee:	f7fe f872 	bl	8005bd6 <HAL_SD_GetCardInfo>
}
 8007af2:	bd08      	pop	{r3, pc}
 8007af4:	20000cb8 	.word	0x20000cb8

08007af8 <BSP_SD_AbortCallback>:
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{

}
 8007af8:	4770      	bx	lr

08007afa <HAL_SD_AbortCallback>:
{
 8007afa:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 8007afc:	f7ff fffc 	bl	8007af8 <BSP_SD_AbortCallback>
}
 8007b00:	bd08      	pop	{r3, pc}

08007b02 <BSP_SD_WriteCpltCallback>:
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{

}
 8007b02:	4770      	bx	lr

08007b04 <HAL_SD_TxCpltCallback>:
{
 8007b04:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 8007b06:	f7ff fffc 	bl	8007b02 <BSP_SD_WriteCpltCallback>
}
 8007b0a:	bd08      	pop	{r3, pc}

08007b0c <BSP_SD_ReadCpltCallback>:
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{

}
 8007b0c:	4770      	bx	lr

08007b0e <HAL_SD_RxCpltCallback>:
{
 8007b0e:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8007b10:	f7ff fffc 	bl	8007b0c <BSP_SD_ReadCpltCallback>
}
 8007b14:	bd08      	pop	{r3, pc}

08007b16 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8007b16:	b500      	push	{lr}
 8007b18:	b083      	sub	sp, #12
  __IO uint8_t status = SD_PRESENT;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8007b20:	f000 f824 	bl	8007b6c <BSP_PlatformIsDetected>
 8007b24:	b910      	cbnz	r0, 8007b2c <BSP_SD_IsDetected+0x16>
  {
    status = SD_NOT_PRESENT;
 8007b26:	2300      	movs	r3, #0
 8007b28:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  return status;
 8007b2c:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8007b30:	b003      	add	sp, #12
 8007b32:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08007b38 <BSP_SD_Init>:
{
 8007b38:	b510      	push	{r4, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8007b3a:	f7ff ffec 	bl	8007b16 <BSP_SD_IsDetected>
 8007b3e:	2801      	cmp	r0, #1
 8007b40:	d002      	beq.n	8007b48 <BSP_SD_Init+0x10>
    return MSD_ERROR;
 8007b42:	2401      	movs	r4, #1
}
 8007b44:	4620      	mov	r0, r4
 8007b46:	bd10      	pop	{r4, pc}
  sd_state = HAL_SD_Init(&hsd);
 8007b48:	4807      	ldr	r0, [pc, #28]	; (8007b68 <BSP_SD_Init+0x30>)
 8007b4a:	f7fe f825 	bl	8005b98 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 8007b4e:	4604      	mov	r4, r0
 8007b50:	2800      	cmp	r0, #0
 8007b52:	d1f7      	bne.n	8007b44 <BSP_SD_Init+0xc>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8007b54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007b58:	4803      	ldr	r0, [pc, #12]	; (8007b68 <BSP_SD_Init+0x30>)
 8007b5a:	f7fe f84f 	bl	8005bfc <HAL_SD_ConfigWideBusOperation>
 8007b5e:	2800      	cmp	r0, #0
 8007b60:	d0f0      	beq.n	8007b44 <BSP_SD_Init+0xc>
      sd_state = MSD_ERROR;
 8007b62:	2401      	movs	r4, #1
 8007b64:	e7ee      	b.n	8007b44 <BSP_SD_Init+0xc>
 8007b66:	bf00      	nop
 8007b68:	20000cb8 	.word	0x20000cb8

08007b6c <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8007b6c:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8007b6e:	2104      	movs	r1, #4
 8007b70:	4803      	ldr	r0, [pc, #12]	; (8007b80 <BSP_PlatformIsDetected+0x14>)
 8007b72:	f7fc f9c7 	bl	8003f04 <HAL_GPIO_ReadPin>
 8007b76:	b108      	cbz	r0, 8007b7c <BSP_PlatformIsDetected+0x10>
    {
        status = SD_NOT_PRESENT;
 8007b78:	2000      	movs	r0, #0
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 8007b7a:	bd08      	pop	{r3, pc}
    uint8_t status = SD_PRESENT;
 8007b7c:	2001      	movs	r0, #1
 8007b7e:	e7fc      	b.n	8007b7a <BSP_PlatformIsDetected+0xe>
 8007b80:	40021800 	.word	0x40021800

08007b84 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8007b84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b86:	b085      	sub	sp, #20
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8007b88:	4f3c      	ldr	r7, [pc, #240]	; (8007c7c <MX_LWIP_Init+0xf8>)
 8007b8a:	20c0      	movs	r0, #192	; 0xc0
 8007b8c:	7038      	strb	r0, [r7, #0]
  IP_ADDRESS[1] = 168;
 8007b8e:	21a8      	movs	r1, #168	; 0xa8
 8007b90:	7079      	strb	r1, [r7, #1]
  IP_ADDRESS[2] = 1;
 8007b92:	2301      	movs	r3, #1
 8007b94:	70bb      	strb	r3, [r7, #2]
  IP_ADDRESS[3] = 230;
 8007b96:	22e6      	movs	r2, #230	; 0xe6
 8007b98:	70fa      	strb	r2, [r7, #3]
  NETMASK_ADDRESS[0] = 255;
 8007b9a:	4e39      	ldr	r6, [pc, #228]	; (8007c80 <MX_LWIP_Init+0xfc>)
 8007b9c:	22ff      	movs	r2, #255	; 0xff
 8007b9e:	7032      	strb	r2, [r6, #0]
  NETMASK_ADDRESS[1] = 255;
 8007ba0:	7072      	strb	r2, [r6, #1]
  NETMASK_ADDRESS[2] = 255;
 8007ba2:	70b2      	strb	r2, [r6, #2]
  NETMASK_ADDRESS[3] = 0;
 8007ba4:	2400      	movs	r4, #0
 8007ba6:	70f4      	strb	r4, [r6, #3]
  GATEWAY_ADDRESS[0] = 192;
 8007ba8:	4d36      	ldr	r5, [pc, #216]	; (8007c84 <MX_LWIP_Init+0x100>)
 8007baa:	7028      	strb	r0, [r5, #0]
  GATEWAY_ADDRESS[1] = 168;
 8007bac:	7069      	strb	r1, [r5, #1]
  GATEWAY_ADDRESS[2] = 1;
 8007bae:	70ab      	strb	r3, [r5, #2]
  GATEWAY_ADDRESS[3] = 1;
 8007bb0:	70eb      	strb	r3, [r5, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 8007bb2:	f001 f9c2 	bl	8008f3a <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8007bb6:	783a      	ldrb	r2, [r7, #0]
 8007bb8:	787b      	ldrb	r3, [r7, #1]
 8007bba:	041b      	lsls	r3, r3, #16
 8007bbc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007bc0:	78ba      	ldrb	r2, [r7, #2]
 8007bc2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007bc6:	78fa      	ldrb	r2, [r7, #3]
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	021a      	lsls	r2, r3, #8
 8007bcc:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 8007bd0:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
 8007bd4:	0a19      	lsrs	r1, r3, #8
 8007bd6:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
 8007bda:	430a      	orrs	r2, r1
 8007bdc:	ea42 6313 	orr.w	r3, r2, r3, lsr #24
 8007be0:	4929      	ldr	r1, [pc, #164]	; (8007c88 <MX_LWIP_Init+0x104>)
 8007be2:	600b      	str	r3, [r1, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8007be4:	7832      	ldrb	r2, [r6, #0]
 8007be6:	7873      	ldrb	r3, [r6, #1]
 8007be8:	041b      	lsls	r3, r3, #16
 8007bea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007bee:	78b2      	ldrb	r2, [r6, #2]
 8007bf0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007bf4:	78f2      	ldrb	r2, [r6, #3]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	021a      	lsls	r2, r3, #8
 8007bfa:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 8007bfe:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
 8007c02:	0a18      	lsrs	r0, r3, #8
 8007c04:	f400 407f 	and.w	r0, r0, #65280	; 0xff00
 8007c08:	4302      	orrs	r2, r0
 8007c0a:	ea42 6313 	orr.w	r3, r2, r3, lsr #24
 8007c0e:	4a1f      	ldr	r2, [pc, #124]	; (8007c8c <MX_LWIP_Init+0x108>)
 8007c10:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8007c12:	7828      	ldrb	r0, [r5, #0]
 8007c14:	786b      	ldrb	r3, [r5, #1]
 8007c16:	041b      	lsls	r3, r3, #16
 8007c18:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8007c1c:	78a8      	ldrb	r0, [r5, #2]
 8007c1e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8007c22:	78e8      	ldrb	r0, [r5, #3]
 8007c24:	4303      	orrs	r3, r0
 8007c26:	0218      	lsls	r0, r3, #8
 8007c28:	f400 007f 	and.w	r0, r0, #16711680	; 0xff0000
 8007c2c:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8007c30:	0a1d      	lsrs	r5, r3, #8
 8007c32:	f405 457f 	and.w	r5, r5, #65280	; 0xff00
 8007c36:	4328      	orrs	r0, r5
 8007c38:	ea40 6013 	orr.w	r0, r0, r3, lsr #24
 8007c3c:	4b14      	ldr	r3, [pc, #80]	; (8007c90 <MX_LWIP_Init+0x10c>)
 8007c3e:	6018      	str	r0, [r3, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 8007c40:	4d14      	ldr	r5, [pc, #80]	; (8007c94 <MX_LWIP_Init+0x110>)
 8007c42:	4815      	ldr	r0, [pc, #84]	; (8007c98 <MX_LWIP_Init+0x114>)
 8007c44:	9002      	str	r0, [sp, #8]
 8007c46:	4815      	ldr	r0, [pc, #84]	; (8007c9c <MX_LWIP_Init+0x118>)
 8007c48:	9001      	str	r0, [sp, #4]
 8007c4a:	9400      	str	r4, [sp, #0]
 8007c4c:	4628      	mov	r0, r5
 8007c4e:	f001 fc7b 	bl	8009548 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8007c52:	4628      	mov	r0, r5
 8007c54:	f001 fcb8 	bl	80095c8 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8007c58:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 8007c5c:	f013 0f04 	tst.w	r3, #4
 8007c60:	d108      	bne.n	8007c74 <MX_LWIP_Init+0xf0>
    netif_set_up(&gnetif);
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 8007c62:	480c      	ldr	r0, [pc, #48]	; (8007c94 <MX_LWIP_Init+0x110>)
 8007c64:	f001 fcc8 	bl	80095f8 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8007c68:	490d      	ldr	r1, [pc, #52]	; (8007ca0 <MX_LWIP_Init+0x11c>)
 8007c6a:	480a      	ldr	r0, [pc, #40]	; (8007c94 <MX_LWIP_Init+0x110>)
 8007c6c:	f001 fcd5 	bl	800961a <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8007c70:	b005      	add	sp, #20
 8007c72:	bdf0      	pop	{r4, r5, r6, r7, pc}
    netif_set_up(&gnetif);
 8007c74:	4628      	mov	r0, r5
 8007c76:	f001 fcad 	bl	80095d4 <netif_set_up>
 8007c7a:	e7f5      	b.n	8007c68 <MX_LWIP_Init+0xe4>
 8007c7c:	200015d0 	.word	0x200015d0
 8007c80:	200015cc 	.word	0x200015cc
 8007c84:	20001590 	.word	0x20001590
 8007c88:	200015c8 	.word	0x200015c8
 8007c8c:	200015d4 	.word	0x200015d4
 8007c90:	200015d8 	.word	0x200015d8
 8007c94:	20001594 	.word	0x20001594
 8007c98:	0800b651 	.word	0x0800b651
 8007c9c:	08007f99 	.word	0x08007f99
 8007ca0:	08007fed 	.word	0x08007fed

08007ca4 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8007ca4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca8:	468b      	mov	fp, r1
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8007caa:	4b2c      	ldr	r3, [pc, #176]	; (8007d5c <low_level_output+0xb8>)
 8007cac:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8007cae:	f8d6 a008 	ldr.w	sl, [r6, #8]
  uint32_t framelength = 0;
  uint32_t bufferoffset = 0;
  uint32_t byteslefttocopy = 0;
  uint32_t payloadoffset = 0;
  DmaTxDesc = heth.TxDesc;
  bufferoffset = 0;
 8007cb2:	2400      	movs	r4, #0
  uint32_t framelength = 0;
 8007cb4:	4627      	mov	r7, r4

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8007cb6:	f1bb 0f00 	cmp.w	fp, #0
 8007cba:	d032      	beq.n	8007d22 <low_level_output+0x7e>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8007cbc:	6833      	ldr	r3, [r6, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	db35      	blt.n	8007d2e <low_level_output+0x8a>
        errval = ERR_USE;
        goto error;
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 8007cc2:	f8bb 900a 	ldrh.w	r9, [fp, #10]
      payloadoffset = 0;
 8007cc6:	2500      	movs	r5, #0

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8007cc8:	eb04 0809 	add.w	r8, r4, r9
 8007ccc:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8007cd0:	4598      	cmp	r8, r3
 8007cd2:	d919      	bls.n	8007d08 <low_level_output+0x64>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8007cd4:	f8db 1004 	ldr.w	r1, [fp, #4]
 8007cd8:	f5c4 62be 	rsb	r2, r4, #1520	; 0x5f0
 8007cdc:	3204      	adds	r2, #4
 8007cde:	4429      	add	r1, r5
 8007ce0:	eb0a 0004 	add.w	r0, sl, r4
 8007ce4:	f004 f919 	bl	800bf1a <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8007ce8:	68f6      	ldr	r6, [r6, #12]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8007cea:	6833      	ldr	r3, [r6, #0]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	db21      	blt.n	8007d34 <low_level_output+0x90>
        {
          errval = ERR_USE;
          goto error;
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8007cf0:	f8d6 a008 	ldr.w	sl, [r6, #8]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8007cf4:	f2a8 59f4 	subw	r9, r8, #1524	; 0x5f4
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 8007cf8:	1b2d      	subs	r5, r5, r4
 8007cfa:	f205 55f4 	addw	r5, r5, #1524	; 0x5f4
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8007cfe:	1b3f      	subs	r7, r7, r4
 8007d00:	f207 57f4 	addw	r7, r7, #1524	; 0x5f4
        bufferoffset = 0;
 8007d04:	2400      	movs	r4, #0
 8007d06:	e7df      	b.n	8007cc8 <low_level_output+0x24>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8007d08:	f8db 1004 	ldr.w	r1, [fp, #4]
 8007d0c:	464a      	mov	r2, r9
 8007d0e:	4429      	add	r1, r5
 8007d10:	eb0a 0004 	add.w	r0, sl, r4
 8007d14:	f004 f901 	bl	800bf1a <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
      framelength = framelength + byteslefttocopy;
 8007d18:	444f      	add	r7, r9
  for(q = p; q != NULL; q = q->next)
 8007d1a:	f8db b000 	ldr.w	fp, [fp]
      bufferoffset = bufferoffset + byteslefttocopy;
 8007d1e:	4644      	mov	r4, r8
 8007d20:	e7c9      	b.n	8007cb6 <low_level_output+0x12>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 8007d22:	4639      	mov	r1, r7
 8007d24:	480d      	ldr	r0, [pc, #52]	; (8007d5c <low_level_output+0xb8>)
 8007d26:	f7fb fadb 	bl	80032e0 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8007d2a:	2000      	movs	r0, #0
 8007d2c:	e004      	b.n	8007d38 <low_level_output+0x94>
        errval = ERR_USE;
 8007d2e:	f06f 0007 	mvn.w	r0, #7
 8007d32:	e001      	b.n	8007d38 <low_level_output+0x94>
          errval = ERR_USE;
 8007d34:	f06f 0007 	mvn.w	r0, #7

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8007d38:	4b08      	ldr	r3, [pc, #32]	; (8007d5c <low_level_output+0xb8>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f241 0214 	movw	r2, #4116	; 0x1014
 8007d40:	589a      	ldr	r2, [r3, r2]
 8007d42:	f012 0f20 	tst.w	r2, #32
 8007d46:	d007      	beq.n	8007d58 <low_level_output+0xb4>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8007d48:	f241 0214 	movw	r2, #4116	; 0x1014
 8007d4c:	2120      	movs	r1, #32
 8007d4e:	5099      	str	r1, [r3, r2]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8007d50:	f241 0204 	movw	r2, #4100	; 0x1004
 8007d54:	2100      	movs	r1, #0
 8007d56:	5099      	str	r1, [r3, r2]
  }
  return errval;
}
 8007d58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d5c:	20002eac 	.word	0x20002eac

08007d60 <low_level_init>:
{
 8007d60:	b530      	push	{r4, r5, lr}
 8007d62:	b085      	sub	sp, #20
 8007d64:	4604      	mov	r4, r0
  uint32_t regvalue = 0;
 8007d66:	2300      	movs	r3, #0
 8007d68:	9303      	str	r3, [sp, #12]
  heth.Instance = ETH;
 8007d6a:	4836      	ldr	r0, [pc, #216]	; (8007e44 <low_level_init+0xe4>)
 8007d6c:	4a36      	ldr	r2, [pc, #216]	; (8007e48 <low_level_init+0xe8>)
 8007d6e:	6002      	str	r2, [r0, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8007d70:	2201      	movs	r2, #1
 8007d72:	6042      	str	r2, [r0, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 8007d74:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007d78:	6082      	str	r2, [r0, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8007d7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007d7e:	60c2      	str	r2, [r0, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8007d80:	8203      	strh	r3, [r0, #16]
  MACAddr[0] = 0x00;
 8007d82:	f88d 3004 	strb.w	r3, [sp, #4]
  MACAddr[1] = 0x80;
 8007d86:	2280      	movs	r2, #128	; 0x80
 8007d88:	f88d 2005 	strb.w	r2, [sp, #5]
  MACAddr[2] = 0xE1;
 8007d8c:	22e1      	movs	r2, #225	; 0xe1
 8007d8e:	f88d 2006 	strb.w	r2, [sp, #6]
  MACAddr[3] = 0x00;
 8007d92:	f88d 3007 	strb.w	r3, [sp, #7]
  MACAddr[4] = 0x00;
 8007d96:	f88d 3008 	strb.w	r3, [sp, #8]
  MACAddr[5] = 0x00;
 8007d9a:	f88d 3009 	strb.w	r3, [sp, #9]
  heth.Init.MACAddr = &MACAddr[0];
 8007d9e:	aa01      	add	r2, sp, #4
 8007da0:	6142      	str	r2, [r0, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 8007da2:	6183      	str	r3, [r0, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8007da4:	61c3      	str	r3, [r0, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8007da6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007daa:	6203      	str	r3, [r0, #32]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8007dac:	f7fb fbe8 	bl	8003580 <HAL_ETH_Init>
  if (hal_eth_init_status == HAL_OK)
 8007db0:	b928      	cbnz	r0, 8007dbe <low_level_init+0x5e>
    netif->flags |= NETIF_FLAG_LINK_UP;
 8007db2:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
 8007db6:	f043 0304 	orr.w	r3, r3, #4
 8007dba:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8007dbe:	4d21      	ldr	r5, [pc, #132]	; (8007e44 <low_level_init+0xe4>)
 8007dc0:	2304      	movs	r3, #4
 8007dc2:	4a22      	ldr	r2, [pc, #136]	; (8007e4c <low_level_init+0xec>)
 8007dc4:	4922      	ldr	r1, [pc, #136]	; (8007e50 <low_level_init+0xf0>)
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	f7fb fa1a 	bl	8003200 <HAL_ETH_DMATxDescListInit>
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8007dcc:	2304      	movs	r3, #4
 8007dce:	4a21      	ldr	r2, [pc, #132]	; (8007e54 <low_level_init+0xf4>)
 8007dd0:	4921      	ldr	r1, [pc, #132]	; (8007e58 <low_level_init+0xf8>)
 8007dd2:	4628      	mov	r0, r5
 8007dd4:	f7fb fa4d 	bl	8003272 <HAL_ETH_DMARxDescListInit>
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8007dd8:	2306      	movs	r3, #6
 8007dda:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8007dde:	696b      	ldr	r3, [r5, #20]
 8007de0:	781a      	ldrb	r2, [r3, #0]
 8007de2:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8007de6:	785a      	ldrb	r2, [r3, #1]
 8007de8:	f884 202a 	strb.w	r2, [r4, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8007dec:	789a      	ldrb	r2, [r3, #2]
 8007dee:	f884 202b 	strb.w	r2, [r4, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8007df2:	78da      	ldrb	r2, [r3, #3]
 8007df4:	f884 202c 	strb.w	r2, [r4, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8007df8:	791a      	ldrb	r2, [r3, #4]
 8007dfa:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8007dfe:	795b      	ldrb	r3, [r3, #5]
 8007e00:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
  netif->mtu = 1500;
 8007e04:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8007e08:	84e3      	strh	r3, [r4, #38]	; 0x26
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8007e0a:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
 8007e0e:	f043 030a 	orr.w	r3, r3, #10
 8007e12:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
  HAL_ETH_Start(&heth);
 8007e16:	4628      	mov	r0, r5
 8007e18:	f7fb fcd2 	bl	80037c0 <HAL_ETH_Start>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8007e1c:	aa03      	add	r2, sp, #12
 8007e1e:	211d      	movs	r1, #29
 8007e20:	4628      	mov	r0, r5
 8007e22:	f7fb fb36 	bl	8003492 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8007e26:	9a03      	ldr	r2, [sp, #12]
 8007e28:	f042 020b 	orr.w	r2, r2, #11
 8007e2c:	9203      	str	r2, [sp, #12]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8007e2e:	211d      	movs	r1, #29
 8007e30:	4628      	mov	r0, r5
 8007e32:	f7fb fb6a 	bl	800350a <HAL_ETH_WritePHYRegister>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8007e36:	aa03      	add	r2, sp, #12
 8007e38:	211d      	movs	r1, #29
 8007e3a:	4628      	mov	r0, r5
 8007e3c:	f7fb fb29 	bl	8003492 <HAL_ETH_ReadPHYRegister>
}
 8007e40:	b005      	add	sp, #20
 8007e42:	bd30      	pop	{r4, r5, pc}
 8007e44:	20002eac 	.word	0x20002eac
 8007e48:	40028000 	.word	0x40028000
 8007e4c:	20002ef4 	.word	0x20002ef4
 8007e50:	200015dc 	.word	0x200015dc
 8007e54:	2000165c 	.word	0x2000165c
 8007e58:	20002e2c 	.word	0x20002e2c

08007e5c <HAL_ETH_MspInit>:
{
 8007e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e5e:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007e60:	2300      	movs	r3, #0
 8007e62:	9307      	str	r3, [sp, #28]
 8007e64:	9308      	str	r3, [sp, #32]
 8007e66:	9309      	str	r3, [sp, #36]	; 0x24
 8007e68:	930a      	str	r3, [sp, #40]	; 0x28
 8007e6a:	930b      	str	r3, [sp, #44]	; 0x2c
  if(ethHandle->Instance==ETH)
 8007e6c:	6802      	ldr	r2, [r0, #0]
 8007e6e:	4b45      	ldr	r3, [pc, #276]	; (8007f84 <HAL_ETH_MspInit+0x128>)
 8007e70:	429a      	cmp	r2, r3
 8007e72:	d001      	beq.n	8007e78 <HAL_ETH_MspInit+0x1c>
}
 8007e74:	b00d      	add	sp, #52	; 0x34
 8007e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH_CLK_ENABLE();
 8007e78:	2400      	movs	r4, #0
 8007e7a:	9400      	str	r4, [sp, #0]
 8007e7c:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
 8007e80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e82:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8007e86:	631a      	str	r2, [r3, #48]	; 0x30
 8007e88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e8a:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8007e8e:	9200      	str	r2, [sp, #0]
 8007e90:	9a00      	ldr	r2, [sp, #0]
 8007e92:	9401      	str	r4, [sp, #4]
 8007e94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e96:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007e9a:	631a      	str	r2, [r3, #48]	; 0x30
 8007e9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e9e:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8007ea2:	9201      	str	r2, [sp, #4]
 8007ea4:	9a01      	ldr	r2, [sp, #4]
 8007ea6:	9402      	str	r4, [sp, #8]
 8007ea8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007eaa:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8007eae:	631a      	str	r2, [r3, #48]	; 0x30
 8007eb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007eb2:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8007eb6:	9202      	str	r2, [sp, #8]
 8007eb8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007eba:	9403      	str	r4, [sp, #12]
 8007ebc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ebe:	f042 0204 	orr.w	r2, r2, #4
 8007ec2:	631a      	str	r2, [r3, #48]	; 0x30
 8007ec4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ec6:	f002 0204 	and.w	r2, r2, #4
 8007eca:	9203      	str	r2, [sp, #12]
 8007ecc:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007ece:	9404      	str	r4, [sp, #16]
 8007ed0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ed2:	f042 0201 	orr.w	r2, r2, #1
 8007ed6:	631a      	str	r2, [r3, #48]	; 0x30
 8007ed8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007eda:	f002 0201 	and.w	r2, r2, #1
 8007ede:	9204      	str	r2, [sp, #16]
 8007ee0:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007ee2:	9405      	str	r4, [sp, #20]
 8007ee4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ee6:	f042 0202 	orr.w	r2, r2, #2
 8007eea:	631a      	str	r2, [r3, #48]	; 0x30
 8007eec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007eee:	f002 0202 	and.w	r2, r2, #2
 8007ef2:	9205      	str	r2, [sp, #20]
 8007ef4:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007ef6:	9406      	str	r4, [sp, #24]
 8007ef8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007efa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007efe:	631a      	str	r2, [r3, #48]	; 0x30
 8007f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f06:	9306      	str	r3, [sp, #24]
 8007f08:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8007f0a:	2332      	movs	r3, #50	; 0x32
 8007f0c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f0e:	2702      	movs	r7, #2
 8007f10:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f12:	2603      	movs	r6, #3
 8007f14:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007f16:	250b      	movs	r5, #11
 8007f18:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007f1a:	a907      	add	r1, sp, #28
 8007f1c:	481a      	ldr	r0, [pc, #104]	; (8007f88 <HAL_ETH_MspInit+0x12c>)
 8007f1e:	f7fb ff0b 	bl	8003d38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8007f22:	2386      	movs	r3, #134	; 0x86
 8007f24:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f26:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f28:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f2a:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007f2c:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f2e:	a907      	add	r1, sp, #28
 8007f30:	4816      	ldr	r0, [pc, #88]	; (8007f8c <HAL_ETH_MspInit+0x130>)
 8007f32:	f7fb ff01 	bl	8003d38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8007f36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007f3a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f3c:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f3e:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f40:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007f42:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8007f44:	a907      	add	r1, sp, #28
 8007f46:	4812      	ldr	r0, [pc, #72]	; (8007f90 <HAL_ETH_MspInit+0x134>)
 8007f48:	f7fb fef6 	bl	8003d38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8007f4c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8007f50:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f52:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f54:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f56:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007f58:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007f5a:	a907      	add	r1, sp, #28
 8007f5c:	480d      	ldr	r0, [pc, #52]	; (8007f94 <HAL_ETH_MspInit+0x138>)
 8007f5e:	f7fb feeb 	bl	8003d38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 1, 0);
 8007f62:	4622      	mov	r2, r4
 8007f64:	2101      	movs	r1, #1
 8007f66:	203d      	movs	r0, #61	; 0x3d
 8007f68:	f7fa fdde 	bl	8002b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8007f6c:	203d      	movs	r0, #61	; 0x3d
 8007f6e:	f7fa fe0f 	bl	8002b90 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 1, 0);
 8007f72:	4622      	mov	r2, r4
 8007f74:	2101      	movs	r1, #1
 8007f76:	203e      	movs	r0, #62	; 0x3e
 8007f78:	f7fa fdd6 	bl	8002b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 8007f7c:	203e      	movs	r0, #62	; 0x3e
 8007f7e:	f7fa fe07 	bl	8002b90 <HAL_NVIC_EnableIRQ>
}
 8007f82:	e777      	b.n	8007e74 <HAL_ETH_MspInit+0x18>
 8007f84:	40028000 	.word	0x40028000
 8007f88:	40020800 	.word	0x40020800
 8007f8c:	40020000 	.word	0x40020000
 8007f90:	40020400 	.word	0x40020400
 8007f94:	40021800 	.word	0x40021800

08007f98 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8007f98:	b510      	push	{r4, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8007f9a:	4604      	mov	r4, r0
 8007f9c:	b170      	cbz	r0, 8007fbc <ethernetif_init+0x24>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8007f9e:	2373      	movs	r3, #115	; 0x73
 8007fa0:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  netif->name[1] = IFNAME1;
 8007fa4:	2374      	movs	r3, #116	; 0x74
 8007fa6:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8007faa:	4b08      	ldr	r3, [pc, #32]	; (8007fcc <ethernetif_init+0x34>)
 8007fac:	6163      	str	r3, [r4, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8007fae:	4b08      	ldr	r3, [pc, #32]	; (8007fd0 <ethernetif_init+0x38>)
 8007fb0:	61a3      	str	r3, [r4, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8007fb2:	4620      	mov	r0, r4
 8007fb4:	f7ff fed4 	bl	8007d60 <low_level_init>

  return ERR_OK;
}
 8007fb8:	2000      	movs	r0, #0
 8007fba:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8007fbc:	4b05      	ldr	r3, [pc, #20]	; (8007fd4 <ethernetif_init+0x3c>)
 8007fbe:	f240 221b 	movw	r2, #539	; 0x21b
 8007fc2:	4905      	ldr	r1, [pc, #20]	; (8007fd8 <ethernetif_init+0x40>)
 8007fc4:	4805      	ldr	r0, [pc, #20]	; (8007fdc <ethernetif_init+0x44>)
 8007fc6:	f004 fcb1 	bl	800c92c <iprintf>
 8007fca:	e7e8      	b.n	8007f9e <ethernetif_init+0x6>
 8007fcc:	0800a775 	.word	0x0800a775
 8007fd0:	08007ca5 	.word	0x08007ca5
 8007fd4:	0800ea5c 	.word	0x0800ea5c
 8007fd8:	0800ea78 	.word	0x0800ea78
 8007fdc:	0800ea88 	.word	0x0800ea88

08007fe0 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8007fe0:	b508      	push	{r3, lr}
  return HAL_GetTick();
 8007fe2:	f7f9 ffed 	bl	8001fc0 <HAL_GetTick>
}
 8007fe6:	bd08      	pop	{r3, pc}

08007fe8 <ethernetif_notify_conn_changed>:
{
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8007fe8:	4770      	bx	lr
	...

08007fec <ethernetif_update_config>:
{
 8007fec:	b530      	push	{r4, r5, lr}
 8007fee:	b083      	sub	sp, #12
 8007ff0:	4604      	mov	r4, r0
  __IO uint32_t tickstart = 0;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	9301      	str	r3, [sp, #4]
  uint32_t regvalue = 0;
 8007ff6:	9300      	str	r3, [sp, #0]
  if(netif_is_link_up(netif))
 8007ff8:	f890 302f 	ldrb.w	r3, [r0, #47]	; 0x2f
 8007ffc:	f013 0f04 	tst.w	r3, #4
 8008000:	d051      	beq.n	80080a6 <ethernetif_update_config+0xba>
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8008002:	4b2b      	ldr	r3, [pc, #172]	; (80080b0 <ethernetif_update_config+0xc4>)
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d035      	beq.n	8008076 <ethernetif_update_config+0x8a>
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800800a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800800e:	2100      	movs	r1, #0
 8008010:	4827      	ldr	r0, [pc, #156]	; (80080b0 <ethernetif_update_config+0xc4>)
 8008012:	f7fb fa7a 	bl	800350a <HAL_ETH_WritePHYRegister>
      tickstart = HAL_GetTick();
 8008016:	f7f9 ffd3 	bl	8001fc0 <HAL_GetTick>
 800801a:	9001      	str	r0, [sp, #4]
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800801c:	466a      	mov	r2, sp
 800801e:	2101      	movs	r1, #1
 8008020:	4823      	ldr	r0, [pc, #140]	; (80080b0 <ethernetif_update_config+0xc4>)
 8008022:	f7fb fa36 	bl	8003492 <HAL_ETH_ReadPHYRegister>
        if((HAL_GetTick() - tickstart ) > 1000)
 8008026:	f7f9 ffcb 	bl	8001fc0 <HAL_GetTick>
 800802a:	9b01      	ldr	r3, [sp, #4]
 800802c:	1ac0      	subs	r0, r0, r3
 800802e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8008032:	d820      	bhi.n	8008076 <ethernetif_update_config+0x8a>
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8008034:	9b00      	ldr	r3, [sp, #0]
 8008036:	f013 0f20 	tst.w	r3, #32
 800803a:	d0ef      	beq.n	800801c <ethernetif_update_config+0x30>
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800803c:	466a      	mov	r2, sp
 800803e:	211f      	movs	r1, #31
 8008040:	481b      	ldr	r0, [pc, #108]	; (80080b0 <ethernetif_update_config+0xc4>)
 8008042:	f7fb fa26 	bl	8003492 <HAL_ETH_ReadPHYRegister>
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8008046:	9b00      	ldr	r3, [sp, #0]
 8008048:	f013 0f10 	tst.w	r3, #16
 800804c:	d00a      	beq.n	8008064 <ethernetif_update_config+0x78>
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800804e:	4a18      	ldr	r2, [pc, #96]	; (80080b0 <ethernetif_update_config+0xc4>)
 8008050:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008054:	60d1      	str	r1, [r2, #12]
      if(regvalue & PHY_SPEED_STATUS)
 8008056:	f013 0f04 	tst.w	r3, #4
 800805a:	d007      	beq.n	800806c <ethernetif_update_config+0x80>
        heth.Init.Speed = ETH_SPEED_10M;
 800805c:	4b14      	ldr	r3, [pc, #80]	; (80080b0 <ethernetif_update_config+0xc4>)
 800805e:	2200      	movs	r2, #0
 8008060:	609a      	str	r2, [r3, #8]
 8008062:	e013      	b.n	800808c <ethernetif_update_config+0xa0>
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8008064:	4a12      	ldr	r2, [pc, #72]	; (80080b0 <ethernetif_update_config+0xc4>)
 8008066:	2100      	movs	r1, #0
 8008068:	60d1      	str	r1, [r2, #12]
 800806a:	e7f4      	b.n	8008056 <ethernetif_update_config+0x6a>
        heth.Init.Speed = ETH_SPEED_100M;
 800806c:	4b10      	ldr	r3, [pc, #64]	; (80080b0 <ethernetif_update_config+0xc4>)
 800806e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008072:	609a      	str	r2, [r3, #8]
 8008074:	e00a      	b.n	800808c <ethernetif_update_config+0xa0>
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8008076:	480e      	ldr	r0, [pc, #56]	; (80080b0 <ethernetif_update_config+0xc4>)
 8008078:	68c2      	ldr	r2, [r0, #12]
 800807a:	f3c2 02cf 	ubfx	r2, r2, #3, #16
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800807e:	6883      	ldr	r3, [r0, #8]
 8008080:	f3c3 034f 	ubfx	r3, r3, #1, #16
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8008084:	431a      	orrs	r2, r3
 8008086:	2100      	movs	r1, #0
 8008088:	f7fb fa3f 	bl	800350a <HAL_ETH_WritePHYRegister>
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800808c:	4d08      	ldr	r5, [pc, #32]	; (80080b0 <ethernetif_update_config+0xc4>)
 800808e:	2100      	movs	r1, #0
 8008090:	4628      	mov	r0, r5
 8008092:	f7fb fbd9 	bl	8003848 <HAL_ETH_ConfigMAC>
    HAL_ETH_Start(&heth);
 8008096:	4628      	mov	r0, r5
 8008098:	f7fb fb92 	bl	80037c0 <HAL_ETH_Start>
  ethernetif_notify_conn_changed(netif);
 800809c:	4620      	mov	r0, r4
 800809e:	f7ff ffa3 	bl	8007fe8 <ethernetif_notify_conn_changed>
}
 80080a2:	b003      	add	sp, #12
 80080a4:	bd30      	pop	{r4, r5, pc}
    HAL_ETH_Stop(&heth);
 80080a6:	4802      	ldr	r0, [pc, #8]	; (80080b0 <ethernetif_update_config+0xc4>)
 80080a8:	f7fb fbac 	bl	8003804 <HAL_ETH_Stop>
 80080ac:	e7f6      	b.n	800809c <ethernetif_update_config+0xb0>
 80080ae:	bf00      	nop
 80080b0:	20002eac 	.word	0x20002eac

080080b4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80080b4:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80080b6:	f8d0 42b8 	ldr.w	r4, [r0, #696]	; 0x2b8

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80080ba:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 80080be:	b15b      	cbz	r3, 80080d8 <USBD_CDC_EP0_RxReady+0x24>
 80080c0:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 80080c4:	28ff      	cmp	r0, #255	; 0xff
 80080c6:	d007      	beq.n	80080d8 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80080c8:	689b      	ldr	r3, [r3, #8]
 80080ca:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 80080ce:	4621      	mov	r1, r4
 80080d0:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 80080d2:	23ff      	movs	r3, #255	; 0xff
 80080d4:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }
  return USBD_OK;
}
 80080d8:	2000      	movs	r0, #0
 80080da:	bd10      	pop	{r4, pc}

080080dc <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80080dc:	2343      	movs	r3, #67	; 0x43
 80080de:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 80080e0:	4800      	ldr	r0, [pc, #0]	; (80080e4 <USBD_CDC_GetFSCfgDesc+0x8>)
 80080e2:	4770      	bx	lr
 80080e4:	20000048 	.word	0x20000048

080080e8 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80080e8:	2343      	movs	r3, #67	; 0x43
 80080ea:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 80080ec:	4800      	ldr	r0, [pc, #0]	; (80080f0 <USBD_CDC_GetHSCfgDesc+0x8>)
 80080ee:	4770      	bx	lr
 80080f0:	2000008c 	.word	0x2000008c

080080f4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80080f4:	2343      	movs	r3, #67	; 0x43
 80080f6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 80080f8:	4800      	ldr	r0, [pc, #0]	; (80080fc <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80080fa:	4770      	bx	lr
 80080fc:	200000dc 	.word	0x200000dc

08008100 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008100:	230a      	movs	r3, #10
 8008102:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8008104:	4800      	ldr	r0, [pc, #0]	; (8008108 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8008106:	4770      	bx	lr
 8008108:	200000d0 	.word	0x200000d0

0800810c <USBD_CDC_DataOut>:
{
 800810c:	b538      	push	{r3, r4, r5, lr}
 800810e:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008110:	f8d0 52b8 	ldr.w	r5, [r0, #696]	; 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008114:	f003 fe67 	bl	800bde6 <USBD_LL_GetRxDataSize>
 8008118:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  if (pdev->pClassData != NULL)
 800811c:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8008120:	b14b      	cbz	r3, 8008136 <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008122:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 8008126:	68db      	ldr	r3, [r3, #12]
 8008128:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800812c:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 8008130:	4798      	blx	r3
    return USBD_OK;
 8008132:	2000      	movs	r0, #0
}
 8008134:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8008136:	2002      	movs	r0, #2
 8008138:	e7fc      	b.n	8008134 <USBD_CDC_DataOut+0x28>

0800813a <USBD_CDC_DataIn>:
{
 800813a:	b570      	push	{r4, r5, r6, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800813c:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008140:	f8d0 52c0 	ldr.w	r5, [r0, #704]	; 0x2c0
  if (pdev->pClassData != NULL)
 8008144:	b1fa      	cbz	r2, 8008186 <USBD_CDC_DataIn+0x4c>
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008146:	eb01 0481 	add.w	r4, r1, r1, lsl #2
 800814a:	00a3      	lsls	r3, r4, #2
 800814c:	4403      	add	r3, r0
 800814e:	69db      	ldr	r3, [r3, #28]
 8008150:	b14b      	cbz	r3, 8008166 <USBD_CDC_DataIn+0x2c>
 8008152:	ebc1 06c1 	rsb	r6, r1, r1, lsl #3
 8008156:	00b4      	lsls	r4, r6, #2
 8008158:	4425      	add	r5, r4
 800815a:	6c6d      	ldr	r5, [r5, #68]	; 0x44
 800815c:	fbb3 f4f5 	udiv	r4, r3, r5
 8008160:	fb05 3314 	mls	r3, r5, r4, r3
 8008164:	b11b      	cbz	r3, 800816e <USBD_CDC_DataIn+0x34>
      hcdc->TxState = 0U;
 8008166:	2000      	movs	r0, #0
 8008168:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
}
 800816c:	bd70      	pop	{r4, r5, r6, pc}
      pdev->ep_in[epnum].total_length = 0U;
 800816e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8008172:	0093      	lsls	r3, r2, #2
 8008174:	4403      	add	r3, r0
 8008176:	2400      	movs	r4, #0
 8008178:	61dc      	str	r4, [r3, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800817a:	4623      	mov	r3, r4
 800817c:	4622      	mov	r2, r4
 800817e:	f003 fe74 	bl	800be6a <USBD_LL_Transmit>
    return USBD_OK;
 8008182:	4620      	mov	r0, r4
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008184:	e7f2      	b.n	800816c <USBD_CDC_DataIn+0x32>
    return USBD_FAIL;
 8008186:	2002      	movs	r0, #2
 8008188:	e7f0      	b.n	800816c <USBD_CDC_DataIn+0x32>

0800818a <USBD_CDC_Setup>:
{
 800818a:	b570      	push	{r4, r5, r6, lr}
 800818c:	b082      	sub	sp, #8
 800818e:	4605      	mov	r5, r0
 8008190:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008192:	f8d0 62b8 	ldr.w	r6, [r0, #696]	; 0x2b8
  uint8_t ifalt = 0U;
 8008196:	2300      	movs	r3, #0
 8008198:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 800819c:	f8ad 3004 	strh.w	r3, [sp, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80081a0:	780b      	ldrb	r3, [r1, #0]
 80081a2:	f013 0260 	ands.w	r2, r3, #96	; 0x60
 80081a6:	d027      	beq.n	80081f8 <USBD_CDC_Setup+0x6e>
 80081a8:	2a20      	cmp	r2, #32
 80081aa:	d156      	bne.n	800825a <USBD_CDC_Setup+0xd0>
      if (req->wLength)
 80081ac:	88ca      	ldrh	r2, [r1, #6]
 80081ae:	b93a      	cbnz	r2, 80081c0 <USBD_CDC_Setup+0x36>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80081b0:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 80081b4:	689b      	ldr	r3, [r3, #8]
 80081b6:	2200      	movs	r2, #0
 80081b8:	7848      	ldrb	r0, [r1, #1]
 80081ba:	4798      	blx	r3
  uint8_t ret = USBD_OK;
 80081bc:	2000      	movs	r0, #0
 80081be:	e04f      	b.n	8008260 <USBD_CDC_Setup+0xd6>
        if (req->bmRequest & 0x80U)
 80081c0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80081c4:	d00c      	beq.n	80081e0 <USBD_CDC_Setup+0x56>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80081c6:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	4631      	mov	r1, r6
 80081ce:	7860      	ldrb	r0, [r4, #1]
 80081d0:	4798      	blx	r3
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80081d2:	88e2      	ldrh	r2, [r4, #6]
 80081d4:	4631      	mov	r1, r6
 80081d6:	4628      	mov	r0, r5
 80081d8:	f000 fdbe 	bl	8008d58 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 80081dc:	2000      	movs	r0, #0
 80081de:	e03f      	b.n	8008260 <USBD_CDC_Setup+0xd6>
          hcdc->CmdOpCode = req->bRequest;
 80081e0:	784b      	ldrb	r3, [r1, #1]
 80081e2:	f886 3200 	strb.w	r3, [r6, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80081e6:	798b      	ldrb	r3, [r1, #6]
 80081e8:	f886 3201 	strb.w	r3, [r6, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80081ec:	88ca      	ldrh	r2, [r1, #6]
 80081ee:	4631      	mov	r1, r6
 80081f0:	f000 fdc7 	bl	8008d82 <USBD_CtlPrepareRx>
  uint8_t ret = USBD_OK;
 80081f4:	2000      	movs	r0, #0
 80081f6:	e033      	b.n	8008260 <USBD_CDC_Setup+0xd6>
      switch (req->bRequest)
 80081f8:	784b      	ldrb	r3, [r1, #1]
 80081fa:	2b0a      	cmp	r3, #10
 80081fc:	d014      	beq.n	8008228 <USBD_CDC_Setup+0x9e>
 80081fe:	2b0b      	cmp	r3, #11
 8008200:	d021      	beq.n	8008246 <USBD_CDC_Setup+0xbc>
 8008202:	b11b      	cbz	r3, 800820c <USBD_CDC_Setup+0x82>
          USBD_CtlError(pdev, req);
 8008204:	f000 fa88 	bl	8008718 <USBD_CtlError>
          ret = USBD_FAIL;
 8008208:	2002      	movs	r0, #2
          break;
 800820a:	e029      	b.n	8008260 <USBD_CDC_Setup+0xd6>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800820c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008210:	2b03      	cmp	r3, #3
 8008212:	d105      	bne.n	8008220 <USBD_CDC_Setup+0x96>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008214:	2202      	movs	r2, #2
 8008216:	a901      	add	r1, sp, #4
 8008218:	f000 fd9e 	bl	8008d58 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 800821c:	2000      	movs	r0, #0
 800821e:	e01f      	b.n	8008260 <USBD_CDC_Setup+0xd6>
            USBD_CtlError(pdev, req);
 8008220:	f000 fa7a 	bl	8008718 <USBD_CtlError>
            ret = USBD_FAIL;
 8008224:	2002      	movs	r0, #2
 8008226:	e01b      	b.n	8008260 <USBD_CDC_Setup+0xd6>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008228:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800822c:	2b03      	cmp	r3, #3
 800822e:	d106      	bne.n	800823e <USBD_CDC_Setup+0xb4>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008230:	2201      	movs	r2, #1
 8008232:	f10d 0107 	add.w	r1, sp, #7
 8008236:	f000 fd8f 	bl	8008d58 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 800823a:	2000      	movs	r0, #0
 800823c:	e010      	b.n	8008260 <USBD_CDC_Setup+0xd6>
            USBD_CtlError(pdev, req);
 800823e:	f000 fa6b 	bl	8008718 <USBD_CtlError>
            ret = USBD_FAIL;
 8008242:	2002      	movs	r0, #2
 8008244:	e00c      	b.n	8008260 <USBD_CDC_Setup+0xd6>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008246:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800824a:	2b03      	cmp	r3, #3
 800824c:	d101      	bne.n	8008252 <USBD_CDC_Setup+0xc8>
  uint8_t ret = USBD_OK;
 800824e:	2000      	movs	r0, #0
 8008250:	e006      	b.n	8008260 <USBD_CDC_Setup+0xd6>
            USBD_CtlError(pdev, req);
 8008252:	f000 fa61 	bl	8008718 <USBD_CtlError>
            ret = USBD_FAIL;
 8008256:	2002      	movs	r0, #2
 8008258:	e002      	b.n	8008260 <USBD_CDC_Setup+0xd6>
      USBD_CtlError(pdev, req);
 800825a:	f000 fa5d 	bl	8008718 <USBD_CtlError>
      ret = USBD_FAIL;
 800825e:	2002      	movs	r0, #2
}
 8008260:	b002      	add	sp, #8
 8008262:	bd70      	pop	{r4, r5, r6, pc}

08008264 <USBD_CDC_DeInit>:
{
 8008264:	b538      	push	{r3, r4, r5, lr}
 8008266:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008268:	2181      	movs	r1, #129	; 0x81
 800826a:	f003 fdde 	bl	800be2a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800826e:	2500      	movs	r5, #0
 8008270:	62e5      	str	r5, [r4, #44]	; 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008272:	2101      	movs	r1, #1
 8008274:	4620      	mov	r0, r4
 8008276:	f003 fdd8 	bl	800be2a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800827a:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800827e:	2182      	movs	r1, #130	; 0x82
 8008280:	4620      	mov	r0, r4
 8008282:	f003 fdd2 	bl	800be2a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008286:	6425      	str	r5, [r4, #64]	; 0x40
  if (pdev->pClassData != NULL)
 8008288:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800828c:	b14b      	cbz	r3, 80082a2 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800828e:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008296:	f8d4 02b8 	ldr.w	r0, [r4, #696]	; 0x2b8
 800829a:	f003 fe27 	bl	800beec <free>
    pdev->pClassData = NULL;
 800829e:	f8c4 52b8 	str.w	r5, [r4, #696]	; 0x2b8
}
 80082a2:	2000      	movs	r0, #0
 80082a4:	bd38      	pop	{r3, r4, r5, pc}

080082a6 <USBD_CDC_Init>:
{
 80082a6:	b538      	push	{r3, r4, r5, lr}
 80082a8:	4604      	mov	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082aa:	7c03      	ldrb	r3, [r0, #16]
 80082ac:	bba3      	cbnz	r3, 8008318 <USBD_CDC_Init+0x72>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80082ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80082b2:	2202      	movs	r2, #2
 80082b4:	2181      	movs	r1, #129	; 0x81
 80082b6:	f003 fdad 	bl	800be14 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80082ba:	2501      	movs	r5, #1
 80082bc:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80082be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80082c2:	2202      	movs	r2, #2
 80082c4:	4629      	mov	r1, r5
 80082c6:	4620      	mov	r0, r4
 80082c8:	f003 fda4 	bl	800be14 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80082cc:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80082d0:	2308      	movs	r3, #8
 80082d2:	2203      	movs	r2, #3
 80082d4:	2182      	movs	r1, #130	; 0x82
 80082d6:	4620      	mov	r0, r4
 80082d8:	f003 fd9c 	bl	800be14 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80082dc:	2301      	movs	r3, #1
 80082de:	6423      	str	r3, [r4, #64]	; 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80082e0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80082e4:	f003 fdfa 	bl	800bedc <malloc>
 80082e8:	4605      	mov	r5, r0
 80082ea:	f8c4 02b8 	str.w	r0, [r4, #696]	; 0x2b8
  if (pdev->pClassData == NULL)
 80082ee:	b368      	cbz	r0, 800834c <USBD_CDC_Init+0xa6>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80082f0:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4798      	blx	r3
    hcdc->TxState = 0U;
 80082f8:	2300      	movs	r3, #0
 80082fa:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
    hcdc->RxState = 0U;
 80082fe:	f8c5 3218 	str.w	r3, [r5, #536]	; 0x218
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008302:	7c23      	ldrb	r3, [r4, #16]
 8008304:	b1c3      	cbz	r3, 8008338 <USBD_CDC_Init+0x92>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008306:	2340      	movs	r3, #64	; 0x40
 8008308:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800830c:	2101      	movs	r1, #1
 800830e:	4620      	mov	r0, r4
 8008310:	f003 fdb3 	bl	800be7a <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 8008314:	2000      	movs	r0, #0
}
 8008316:	bd38      	pop	{r3, r4, r5, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008318:	2340      	movs	r3, #64	; 0x40
 800831a:	2202      	movs	r2, #2
 800831c:	2181      	movs	r1, #129	; 0x81
 800831e:	f003 fd79 	bl	800be14 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008322:	2501      	movs	r5, #1
 8008324:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008326:	2340      	movs	r3, #64	; 0x40
 8008328:	2202      	movs	r2, #2
 800832a:	4629      	mov	r1, r5
 800832c:	4620      	mov	r0, r4
 800832e:	f003 fd71 	bl	800be14 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008332:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
 8008336:	e7cb      	b.n	80082d0 <USBD_CDC_Init+0x2a>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008338:	f44f 7300 	mov.w	r3, #512	; 0x200
 800833c:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8008340:	2101      	movs	r1, #1
 8008342:	4620      	mov	r0, r4
 8008344:	f003 fd99 	bl	800be7a <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 8008348:	2000      	movs	r0, #0
 800834a:	e7e4      	b.n	8008316 <USBD_CDC_Init+0x70>
    ret = 1U;
 800834c:	2001      	movs	r0, #1
 800834e:	e7e2      	b.n	8008316 <USBD_CDC_Init+0x70>

08008350 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if (fops != NULL)
 8008350:	b119      	cbz	r1, 800835a <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData = fops;
 8008352:	f8c0 12bc 	str.w	r1, [r0, #700]	; 0x2bc
    ret = USBD_OK;
 8008356:	2000      	movs	r0, #0
 8008358:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 800835a:	2002      	movs	r0, #2
  }

  return ret;
}
 800835c:	4770      	bx	lr

0800835e <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800835e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8

  hcdc->TxBuffer = pbuff;
 8008362:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008366:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
}
 800836a:	2000      	movs	r0, #0
 800836c:	4770      	bx	lr

0800836e <USBD_CDC_SetRxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800836e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8

  hcdc->RxBuffer = pbuff;
 8008372:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return USBD_OK;
}
 8008376:	2000      	movs	r0, #0
 8008378:	4770      	bx	lr

0800837a <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800837a:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8

  if (pdev->pClassData != NULL)
 800837e:	b1a2      	cbz	r2, 80083aa <USBD_CDC_TransmitPacket+0x30>
{
 8008380:	b508      	push	{r3, lr}
  {
    if (hcdc->TxState == 0U)
 8008382:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 8008386:	b10b      	cbz	r3, 800838c <USBD_CDC_TransmitPacket+0x12>

      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 8008388:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 800838a:	bd08      	pop	{r3, pc}
      hcdc->TxState = 1U;
 800838c:	2301      	movs	r3, #1
 800838e:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008392:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 8008396:	6303      	str	r3, [r0, #48]	; 0x30
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008398:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 800839c:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 80083a0:	2181      	movs	r1, #129	; 0x81
 80083a2:	f003 fd62 	bl	800be6a <USBD_LL_Transmit>
      return USBD_OK;
 80083a6:	2000      	movs	r0, #0
 80083a8:	e7ef      	b.n	800838a <USBD_CDC_TransmitPacket+0x10>
    return USBD_FAIL;
 80083aa:	2002      	movs	r0, #2
}
 80083ac:	4770      	bx	lr

080083ae <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80083ae:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80083b2:	b19a      	cbz	r2, 80083dc <USBD_CDC_ReceivePacket+0x2e>
{
 80083b4:	b508      	push	{r3, lr}
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083b6:	7c03      	ldrb	r3, [r0, #16]
 80083b8:	b13b      	cbz	r3, 80083ca <USBD_CDC_ReceivePacket+0x1c>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80083ba:	2340      	movs	r3, #64	; 0x40
 80083bc:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 80083c0:	2101      	movs	r1, #1
 80083c2:	f003 fd5a 	bl	800be7a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80083c6:	2000      	movs	r0, #0
  }
  else
  {
    return USBD_FAIL;
  }
}
 80083c8:	bd08      	pop	{r3, pc}
      USBD_LL_PrepareReceive(pdev,
 80083ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80083ce:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 80083d2:	2101      	movs	r1, #1
 80083d4:	f003 fd51 	bl	800be7a <USBD_LL_PrepareReceive>
    return USBD_OK;
 80083d8:	2000      	movs	r0, #0
 80083da:	e7f5      	b.n	80083c8 <USBD_CDC_ReceivePacket+0x1a>
    return USBD_FAIL;
 80083dc:	2002      	movs	r0, #2
}
 80083de:	4770      	bx	lr

080083e0 <USBD_Init>:
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80083e0:	b198      	cbz	r0, 800840a <USBD_Init+0x2a>
{
 80083e2:	b508      	push	{r3, lr}
 80083e4:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80083e6:	f8d0 02b4 	ldr.w	r0, [r0, #692]	; 0x2b4
 80083ea:	b110      	cbz	r0, 80083f2 <USBD_Init+0x12>
  {
    pdev->pClass = NULL;
 80083ec:	2000      	movs	r0, #0
 80083ee:	f8c3 02b4 	str.w	r0, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80083f2:	b109      	cbz	r1, 80083f8 <USBD_Init+0x18>
  {
    pdev->pDesc = pdesc;
 80083f4:	f8c3 12b0 	str.w	r1, [r3, #688]	; 0x2b0
 80083f8:	4618      	mov	r0, r3
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80083fa:	2301      	movs	r3, #1
 80083fc:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  pdev->id = id;
 8008400:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008402:	f003 fca5 	bl	800bd50 <USBD_LL_Init>

  return USBD_OK;
 8008406:	2000      	movs	r0, #0
}
 8008408:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800840a:	2002      	movs	r0, #2
}
 800840c:	4770      	bx	lr

0800840e <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef status = USBD_OK;
  if (pclass != NULL)
 800840e:	b119      	cbz	r1, 8008418 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008410:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
    status = USBD_OK;
 8008414:	2000      	movs	r0, #0
 8008416:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008418:	2002      	movs	r0, #2
  }

  return status;
}
 800841a:	4770      	bx	lr

0800841c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800841c:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800841e:	f003 fcf1 	bl	800be04 <USBD_LL_Start>

  return USBD_OK;
}
 8008422:	2000      	movs	r0, #0
 8008424:	bd08      	pop	{r3, pc}

08008426 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008426:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8008428:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800842c:	b133      	cbz	r3, 800843c <USBD_SetClassConfig+0x16>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4798      	blx	r3
 8008432:	b908      	cbnz	r0, 8008438 <USBD_SetClassConfig+0x12>
    {
      ret = USBD_OK;
 8008434:	2000      	movs	r0, #0
    }
  }

  return ret;
}
 8008436:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008438:	2002      	movs	r0, #2
 800843a:	e7fc      	b.n	8008436 <USBD_SetClassConfig+0x10>
 800843c:	2002      	movs	r0, #2
 800843e:	e7fa      	b.n	8008436 <USBD_SetClassConfig+0x10>

08008440 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008440:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008442:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8008446:	685b      	ldr	r3, [r3, #4]
 8008448:	4798      	blx	r3

  return USBD_OK;
}
 800844a:	2000      	movs	r0, #0
 800844c:	bd08      	pop	{r3, pc}

0800844e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800844e:	b538      	push	{r3, r4, r5, lr}
 8008450:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008452:	f500 752a 	add.w	r5, r0, #680	; 0x2a8
 8008456:	4628      	mov	r0, r5
 8008458:	f000 f94a 	bl	80086f0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800845c:	2301      	movs	r3, #1
 800845e:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008462:	f8b4 32ae 	ldrh.w	r3, [r4, #686]	; 0x2ae
 8008466:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800846a:	f894 12a8 	ldrb.w	r1, [r4, #680]	; 0x2a8
 800846e:	f001 031f 	and.w	r3, r1, #31
 8008472:	2b01      	cmp	r3, #1
 8008474:	d00e      	beq.n	8008494 <USBD_LL_SetupStage+0x46>
 8008476:	b13b      	cbz	r3, 8008488 <USBD_LL_SetupStage+0x3a>
 8008478:	2b02      	cmp	r3, #2
 800847a:	d010      	beq.n	800849e <USBD_LL_SetupStage+0x50>
    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800847c:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8008480:	4620      	mov	r0, r4
 8008482:	f003 fcda 	bl	800be3a <USBD_LL_StallEP>
      break;
 8008486:	e003      	b.n	8008490 <USBD_LL_SetupStage+0x42>
      USBD_StdDevReq(pdev, &pdev->request);
 8008488:	4629      	mov	r1, r5
 800848a:	4620      	mov	r0, r4
 800848c:	f000 fadd 	bl	8008a4a <USBD_StdDevReq>
  }

  return USBD_OK;
}
 8008490:	2000      	movs	r0, #0
 8008492:	bd38      	pop	{r3, r4, r5, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 8008494:	4629      	mov	r1, r5
 8008496:	4620      	mov	r0, r4
 8008498:	f000 fb0b 	bl	8008ab2 <USBD_StdItfReq>
      break;
 800849c:	e7f8      	b.n	8008490 <USBD_LL_SetupStage+0x42>
      USBD_StdEPReq(pdev, &pdev->request);
 800849e:	4629      	mov	r1, r5
 80084a0:	4620      	mov	r0, r4
 80084a2:	f000 fb36 	bl	8008b12 <USBD_StdEPReq>
      break;
 80084a6:	e7f3      	b.n	8008490 <USBD_LL_SetupStage+0x42>

080084a8 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80084a8:	b538      	push	{r3, r4, r5, lr}
 80084aa:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80084ac:	bba1      	cbnz	r1, 8008518 <USBD_LL_DataOutStage+0x70>
 80084ae:	4610      	mov	r0, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80084b0:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 80084b4:	2b03      	cmp	r3, #3
 80084b6:	d003      	beq.n	80084c0 <USBD_LL_DataOutStage+0x18>
        USBD_CtlSendStatus(pdev);
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80084b8:	2b05      	cmp	r3, #5
 80084ba:	d024      	beq.n	8008506 <USBD_LL_DataOutStage+0x5e>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 80084bc:	2000      	movs	r0, #0
 80084be:	e037      	b.n	8008530 <USBD_LL_DataOutStage+0x88>
      if (pep->rem_length > pep->maxpacket)
 80084c0:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
 80084c4:	f8d4 2164 	ldr.w	r2, [r4, #356]	; 0x164
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d90d      	bls.n	80084e8 <USBD_LL_DataOutStage+0x40>
        pep->rem_length -= pep->maxpacket;
 80084cc:	1a9b      	subs	r3, r3, r2
 80084ce:	f8c4 3160 	str.w	r3, [r4, #352]	; 0x160
        USBD_CtlContinueRx(pdev, pdata,
 80084d2:	429a      	cmp	r2, r3
 80084d4:	d906      	bls.n	80084e4 <USBD_LL_DataOutStage+0x3c>
 80084d6:	b29a      	uxth	r2, r3
 80084d8:	4601      	mov	r1, r0
 80084da:	4620      	mov	r0, r4
 80084dc:	f000 fc60 	bl	8008da0 <USBD_CtlContinueRx>
  return USBD_OK;
 80084e0:	2000      	movs	r0, #0
 80084e2:	e025      	b.n	8008530 <USBD_LL_DataOutStage+0x88>
        USBD_CtlContinueRx(pdev, pdata,
 80084e4:	b292      	uxth	r2, r2
 80084e6:	e7f7      	b.n	80084d8 <USBD_LL_DataOutStage+0x30>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80084e8:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	b12b      	cbz	r3, 80084fc <USBD_LL_DataOutStage+0x54>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80084f0:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80084f4:	2a03      	cmp	r2, #3
 80084f6:	d101      	bne.n	80084fc <USBD_LL_DataOutStage+0x54>
          pdev->pClass->EP0_RxReady(pdev);
 80084f8:	4620      	mov	r0, r4
 80084fa:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80084fc:	4620      	mov	r0, r4
 80084fe:	f000 fc57 	bl	8008db0 <USBD_CtlSendStatus>
  return USBD_OK;
 8008502:	2000      	movs	r0, #0
 8008504:	e014      	b.n	8008530 <USBD_LL_DataOutStage+0x88>
        pdev->ep0_state = USBD_EP0_IDLE;
 8008506:	2500      	movs	r5, #0
 8008508:	f8c4 5294 	str.w	r5, [r4, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800850c:	4629      	mov	r1, r5
 800850e:	4620      	mov	r0, r4
 8008510:	f003 fc93 	bl	800be3a <USBD_LL_StallEP>
  return USBD_OK;
 8008514:	4628      	mov	r0, r5
 8008516:	e00b      	b.n	8008530 <USBD_LL_DataOutStage+0x88>
 8008518:	460a      	mov	r2, r1
  else if ((pdev->pClass->DataOut != NULL) &&
 800851a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800851e:	699b      	ldr	r3, [r3, #24]
 8008520:	b13b      	cbz	r3, 8008532 <USBD_LL_DataOutStage+0x8a>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008522:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008526:	2903      	cmp	r1, #3
 8008528:	d105      	bne.n	8008536 <USBD_LL_DataOutStage+0x8e>
    pdev->pClass->DataOut(pdev, epnum);
 800852a:	4611      	mov	r1, r2
 800852c:	4798      	blx	r3
  return USBD_OK;
 800852e:	2000      	movs	r0, #0
}
 8008530:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8008532:	2002      	movs	r0, #2
 8008534:	e7fc      	b.n	8008530 <USBD_LL_DataOutStage+0x88>
 8008536:	2002      	movs	r0, #2
 8008538:	e7fa      	b.n	8008530 <USBD_LL_DataOutStage+0x88>

0800853a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800853a:	b510      	push	{r4, lr}
 800853c:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800853e:	2900      	cmp	r1, #0
 8008540:	d153      	bne.n	80085ea <USBD_LL_DataInStage+0xb0>
 8008542:	4610      	mov	r0, r2
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008544:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 8008548:	2b02      	cmp	r3, #2
 800854a:	d00c      	beq.n	8008566 <USBD_LL_DataInStage+0x2c>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800854c:	2b04      	cmp	r3, #4
 800854e:	d000      	beq.n	8008552 <USBD_LL_DataInStage+0x18>
 8008550:	b91b      	cbnz	r3, 800855a <USBD_LL_DataInStage+0x20>
          (pdev->ep0_state == USBD_EP0_IDLE))
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008552:	2180      	movs	r1, #128	; 0x80
 8008554:	4620      	mov	r0, r4
 8008556:	f003 fc70 	bl	800be3a <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800855a:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800855e:	2b01      	cmp	r3, #1
 8008560:	d03f      	beq.n	80085e2 <USBD_LL_DataInStage+0xa8>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8008562:	2000      	movs	r0, #0
 8008564:	e04d      	b.n	8008602 <USBD_LL_DataInStage+0xc8>
      if (pep->rem_length > pep->maxpacket)
 8008566:	6a23      	ldr	r3, [r4, #32]
 8008568:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800856a:	4293      	cmp	r3, r2
 800856c:	d81d      	bhi.n	80085aa <USBD_LL_DataInStage+0x70>
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800856e:	69e1      	ldr	r1, [r4, #28]
 8008570:	fbb1 f3f2 	udiv	r3, r1, r2
 8008574:	fb02 1313 	mls	r3, r2, r3, r1
 8008578:	b92b      	cbnz	r3, 8008586 <USBD_LL_DataInStage+0x4c>
 800857a:	428a      	cmp	r2, r1
 800857c:	d803      	bhi.n	8008586 <USBD_LL_DataInStage+0x4c>
            (pep->total_length < pdev->ep0_data_len))
 800857e:	f8d4 3298 	ldr.w	r3, [r4, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008582:	4299      	cmp	r1, r3
 8008584:	d31f      	bcc.n	80085c6 <USBD_LL_DataInStage+0x8c>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008586:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 800858a:	68db      	ldr	r3, [r3, #12]
 800858c:	b12b      	cbz	r3, 800859a <USBD_LL_DataInStage+0x60>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800858e:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008592:	2a03      	cmp	r2, #3
 8008594:	d101      	bne.n	800859a <USBD_LL_DataInStage+0x60>
            pdev->pClass->EP0_TxSent(pdev);
 8008596:	4620      	mov	r0, r4
 8008598:	4798      	blx	r3
          USBD_LL_StallEP(pdev, 0x80U);
 800859a:	2180      	movs	r1, #128	; 0x80
 800859c:	4620      	mov	r0, r4
 800859e:	f003 fc4c 	bl	800be3a <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80085a2:	4620      	mov	r0, r4
 80085a4:	f000 fc0f 	bl	8008dc6 <USBD_CtlReceiveStatus>
 80085a8:	e7d7      	b.n	800855a <USBD_LL_DataInStage+0x20>
        pep->rem_length -= pep->maxpacket;
 80085aa:	1a9a      	subs	r2, r3, r2
 80085ac:	6222      	str	r2, [r4, #32]
        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80085ae:	b292      	uxth	r2, r2
 80085b0:	4601      	mov	r1, r0
 80085b2:	4620      	mov	r0, r4
 80085b4:	f000 fbdd 	bl	8008d72 <USBD_CtlContinueSendData>
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80085b8:	2300      	movs	r3, #0
 80085ba:	461a      	mov	r2, r3
 80085bc:	4619      	mov	r1, r3
 80085be:	4620      	mov	r0, r4
 80085c0:	f003 fc5b 	bl	800be7a <USBD_LL_PrepareReceive>
 80085c4:	e7c9      	b.n	800855a <USBD_LL_DataInStage+0x20>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80085c6:	2200      	movs	r2, #0
 80085c8:	4611      	mov	r1, r2
 80085ca:	4620      	mov	r0, r4
 80085cc:	f000 fbd1 	bl	8008d72 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80085d0:	2100      	movs	r1, #0
 80085d2:	f8c4 1298 	str.w	r1, [r4, #664]	; 0x298
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80085d6:	460b      	mov	r3, r1
 80085d8:	460a      	mov	r2, r1
 80085da:	4620      	mov	r0, r4
 80085dc:	f003 fc4d 	bl	800be7a <USBD_LL_PrepareReceive>
 80085e0:	e7bb      	b.n	800855a <USBD_LL_DataInStage+0x20>
      pdev->dev_test_mode = 0U;
 80085e2:	2000      	movs	r0, #0
 80085e4:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
 80085e8:	e00b      	b.n	8008602 <USBD_LL_DataInStage+0xc8>
 80085ea:	460a      	mov	r2, r1
  else if ((pdev->pClass->DataIn != NULL) &&
 80085ec:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80085f0:	695b      	ldr	r3, [r3, #20]
 80085f2:	b13b      	cbz	r3, 8008604 <USBD_LL_DataInStage+0xca>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80085f4:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80085f8:	2903      	cmp	r1, #3
 80085fa:	d105      	bne.n	8008608 <USBD_LL_DataInStage+0xce>
    pdev->pClass->DataIn(pdev, epnum);
 80085fc:	4611      	mov	r1, r2
 80085fe:	4798      	blx	r3
  return USBD_OK;
 8008600:	2000      	movs	r0, #0
}
 8008602:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8008604:	2002      	movs	r0, #2
 8008606:	e7fc      	b.n	8008602 <USBD_LL_DataInStage+0xc8>
 8008608:	2002      	movs	r0, #2
 800860a:	e7fa      	b.n	8008602 <USBD_LL_DataInStage+0xc8>

0800860c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800860c:	b570      	push	{r4, r5, r6, lr}
 800860e:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008610:	2340      	movs	r3, #64	; 0x40
 8008612:	2200      	movs	r2, #0
 8008614:	4611      	mov	r1, r2
 8008616:	f003 fbfd 	bl	800be14 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800861a:	2501      	movs	r5, #1
 800861c:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008620:	2640      	movs	r6, #64	; 0x40
 8008622:	f8c4 6164 	str.w	r6, [r4, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008626:	4633      	mov	r3, r6
 8008628:	2200      	movs	r2, #0
 800862a:	2180      	movs	r1, #128	; 0x80
 800862c:	4620      	mov	r0, r4
 800862e:	f003 fbf1 	bl	800be14 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008632:	61a5      	str	r5, [r4, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008634:	6266      	str	r6, [r4, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008636:	f884 529c 	strb.w	r5, [r4, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800863a:	2300      	movs	r3, #0
 800863c:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  pdev->dev_config = 0U;
 8008640:	6063      	str	r3, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 8008642:	f8c4 32a4 	str.w	r3, [r4, #676]	; 0x2a4

  if (pdev->pClassData)
 8008646:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800864a:	b12b      	cbz	r3, 8008658 <USBD_LL_Reset+0x4c>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800864c:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	2100      	movs	r1, #0
 8008654:	4620      	mov	r0, r4
 8008656:	4798      	blx	r3
  }

  return USBD_OK;
}
 8008658:	2000      	movs	r0, #0
 800865a:	bd70      	pop	{r4, r5, r6, pc}

0800865c <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800865c:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800865e:	2000      	movs	r0, #0
 8008660:	4770      	bx	lr

08008662 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8008662:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008666:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800866a:	2304      	movs	r3, #4
 800866c:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 8008670:	2000      	movs	r0, #0
 8008672:	4770      	bx	lr

08008674 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008674:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008678:	2b04      	cmp	r3, #4
 800867a:	d001      	beq.n	8008680 <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 800867c:	2000      	movs	r0, #0
 800867e:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8008680:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 8008684:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
 8008688:	e7f8      	b.n	800867c <USBD_LL_Resume+0x8>

0800868a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800868a:	b508      	push	{r3, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800868c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008690:	2b03      	cmp	r3, #3
 8008692:	d001      	beq.n	8008698 <USBD_LL_SOF+0xe>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 8008694:	2000      	movs	r0, #0
 8008696:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 8008698:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800869c:	69db      	ldr	r3, [r3, #28]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d0f8      	beq.n	8008694 <USBD_LL_SOF+0xa>
      pdev->pClass->SOF(pdev);
 80086a2:	4798      	blx	r3
 80086a4:	e7f6      	b.n	8008694 <USBD_LL_SOF+0xa>

080086a6 <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 80086a6:	2000      	movs	r0, #0
 80086a8:	4770      	bx	lr

080086aa <USBD_LL_IsoOUTIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 80086aa:	2000      	movs	r0, #0
 80086ac:	4770      	bx	lr

080086ae <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 80086ae:	2000      	movs	r0, #0
 80086b0:	4770      	bx	lr

080086b2 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80086b2:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80086b4:	2201      	movs	r2, #1
 80086b6:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80086ba:	f8d0 22b4 	ldr.w	r2, [r0, #692]	; 0x2b4
 80086be:	6852      	ldr	r2, [r2, #4]
 80086c0:	7901      	ldrb	r1, [r0, #4]
 80086c2:	4790      	blx	r2

  return USBD_OK;
}
 80086c4:	2000      	movs	r0, #0
 80086c6:	bd08      	pop	{r3, pc}

080086c8 <USBD_GetLen>:
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
 80086c8:	2300      	movs	r3, #0

  while (*buf != '\0')
 80086ca:	e002      	b.n	80086d2 <USBD_GetLen+0xa>
  {
    len++;
 80086cc:	3301      	adds	r3, #1
 80086ce:	b2db      	uxtb	r3, r3
    buf++;
 80086d0:	3001      	adds	r0, #1
  while (*buf != '\0')
 80086d2:	7802      	ldrb	r2, [r0, #0]
 80086d4:	2a00      	cmp	r2, #0
 80086d6:	d1f9      	bne.n	80086cc <USBD_GetLen+0x4>
  }

  return len;
}
 80086d8:	4618      	mov	r0, r3
 80086da:	4770      	bx	lr

080086dc <USBD_SetFeature>:
{
 80086dc:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80086de:	884b      	ldrh	r3, [r1, #2]
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d000      	beq.n	80086e6 <USBD_SetFeature+0xa>
}
 80086e4:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 80086e6:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80086ea:	f000 fb61 	bl	8008db0 <USBD_CtlSendStatus>
}
 80086ee:	e7f9      	b.n	80086e4 <USBD_SetFeature+0x8>

080086f0 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 80086f0:	780b      	ldrb	r3, [r1, #0]
 80086f2:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80086f4:	784b      	ldrb	r3, [r1, #1]
 80086f6:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80086f8:	788b      	ldrb	r3, [r1, #2]
 80086fa:	78ca      	ldrb	r2, [r1, #3]
 80086fc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8008700:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008702:	790b      	ldrb	r3, [r1, #4]
 8008704:	794a      	ldrb	r2, [r1, #5]
 8008706:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800870a:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800870c:	798b      	ldrb	r3, [r1, #6]
 800870e:	79ca      	ldrb	r2, [r1, #7]
 8008710:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8008714:	80c3      	strh	r3, [r0, #6]
}
 8008716:	4770      	bx	lr

08008718 <USBD_CtlError>:
{
 8008718:	b510      	push	{r4, lr}
 800871a:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 800871c:	2180      	movs	r1, #128	; 0x80
 800871e:	f003 fb8c 	bl	800be3a <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008722:	2100      	movs	r1, #0
 8008724:	4620      	mov	r0, r4
 8008726:	f003 fb88 	bl	800be3a <USBD_LL_StallEP>
}
 800872a:	bd10      	pop	{r4, pc}

0800872c <USBD_GetDescriptor>:
{
 800872c:	b530      	push	{r4, r5, lr}
 800872e:	b083      	sub	sp, #12
 8008730:	4605      	mov	r5, r0
 8008732:	460c      	mov	r4, r1
  uint16_t len = 0U;
 8008734:	2300      	movs	r3, #0
 8008736:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800873a:	884a      	ldrh	r2, [r1, #2]
 800873c:	0a13      	lsrs	r3, r2, #8
 800873e:	3b01      	subs	r3, #1
 8008740:	2b06      	cmp	r3, #6
 8008742:	f200 80a4 	bhi.w	800888e <USBD_GetDescriptor+0x162>
 8008746:	e8df f003 	tbb	[pc, r3]
 800874a:	1804      	.short	0x1804
 800874c:	86a2a22c 	.word	0x86a2a22c
 8008750:	93          	.byte	0x93
 8008751:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008752:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f10d 0106 	add.w	r1, sp, #6
 800875c:	7c00      	ldrb	r0, [r0, #16]
 800875e:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 8008760:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8008764:	b11a      	cbz	r2, 800876e <USBD_GetDescriptor+0x42>
 8008766:	88e3      	ldrh	r3, [r4, #6]
 8008768:	2b00      	cmp	r3, #0
 800876a:	f040 8094 	bne.w	8008896 <USBD_GetDescriptor+0x16a>
    if (req->wLength == 0U)
 800876e:	88e3      	ldrh	r3, [r4, #6]
 8008770:	2b00      	cmp	r3, #0
 8008772:	f000 809a 	beq.w	80088aa <USBD_GetDescriptor+0x17e>
}
 8008776:	b003      	add	sp, #12
 8008778:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800877a:	7c03      	ldrb	r3, [r0, #16]
 800877c:	b943      	cbnz	r3, 8008790 <USBD_GetDescriptor+0x64>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800877e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8008782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008784:	f10d 0006 	add.w	r0, sp, #6
 8008788:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800878a:	2302      	movs	r3, #2
 800878c:	7043      	strb	r3, [r0, #1]
 800878e:	e7e7      	b.n	8008760 <USBD_GetDescriptor+0x34>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008790:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8008794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008796:	f10d 0006 	add.w	r0, sp, #6
 800879a:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800879c:	2302      	movs	r3, #2
 800879e:	7043      	strb	r3, [r0, #1]
 80087a0:	e7de      	b.n	8008760 <USBD_GetDescriptor+0x34>
      switch ((uint8_t)(req->wValue))
 80087a2:	b2d2      	uxtb	r2, r2
 80087a4:	2a05      	cmp	r2, #5
 80087a6:	d852      	bhi.n	800884e <USBD_GetDescriptor+0x122>
 80087a8:	e8df f002 	tbb	[pc, r2]
 80087ac:	2a1d1003 	.word	0x2a1d1003
 80087b0:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80087b2:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	b123      	cbz	r3, 80087c4 <USBD_GetDescriptor+0x98>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80087ba:	f10d 0106 	add.w	r1, sp, #6
 80087be:	7c00      	ldrb	r0, [r0, #16]
 80087c0:	4798      	blx	r3
 80087c2:	e7cd      	b.n	8008760 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 80087c4:	4621      	mov	r1, r4
 80087c6:	f7ff ffa7 	bl	8008718 <USBD_CtlError>
 80087ca:	e7d4      	b.n	8008776 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80087cc:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 80087d0:	689b      	ldr	r3, [r3, #8]
 80087d2:	b123      	cbz	r3, 80087de <USBD_GetDescriptor+0xb2>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80087d4:	f10d 0106 	add.w	r1, sp, #6
 80087d8:	7c00      	ldrb	r0, [r0, #16]
 80087da:	4798      	blx	r3
 80087dc:	e7c0      	b.n	8008760 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 80087de:	4621      	mov	r1, r4
 80087e0:	f7ff ff9a 	bl	8008718 <USBD_CtlError>
 80087e4:	e7c7      	b.n	8008776 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80087e6:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 80087ea:	68db      	ldr	r3, [r3, #12]
 80087ec:	b123      	cbz	r3, 80087f8 <USBD_GetDescriptor+0xcc>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80087ee:	f10d 0106 	add.w	r1, sp, #6
 80087f2:	7c00      	ldrb	r0, [r0, #16]
 80087f4:	4798      	blx	r3
 80087f6:	e7b3      	b.n	8008760 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 80087f8:	4621      	mov	r1, r4
 80087fa:	f7ff ff8d 	bl	8008718 <USBD_CtlError>
 80087fe:	e7ba      	b.n	8008776 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008800:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8008804:	691b      	ldr	r3, [r3, #16]
 8008806:	b123      	cbz	r3, 8008812 <USBD_GetDescriptor+0xe6>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008808:	f10d 0106 	add.w	r1, sp, #6
 800880c:	7c00      	ldrb	r0, [r0, #16]
 800880e:	4798      	blx	r3
 8008810:	e7a6      	b.n	8008760 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8008812:	4621      	mov	r1, r4
 8008814:	f7ff ff80 	bl	8008718 <USBD_CtlError>
 8008818:	e7ad      	b.n	8008776 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800881a:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 800881e:	695b      	ldr	r3, [r3, #20]
 8008820:	b123      	cbz	r3, 800882c <USBD_GetDescriptor+0x100>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008822:	f10d 0106 	add.w	r1, sp, #6
 8008826:	7c00      	ldrb	r0, [r0, #16]
 8008828:	4798      	blx	r3
 800882a:	e799      	b.n	8008760 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800882c:	4621      	mov	r1, r4
 800882e:	f7ff ff73 	bl	8008718 <USBD_CtlError>
 8008832:	e7a0      	b.n	8008776 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008834:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8008838:	699b      	ldr	r3, [r3, #24]
 800883a:	b123      	cbz	r3, 8008846 <USBD_GetDescriptor+0x11a>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800883c:	f10d 0106 	add.w	r1, sp, #6
 8008840:	7c00      	ldrb	r0, [r0, #16]
 8008842:	4798      	blx	r3
 8008844:	e78c      	b.n	8008760 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8008846:	4621      	mov	r1, r4
 8008848:	f7ff ff66 	bl	8008718 <USBD_CtlError>
 800884c:	e793      	b.n	8008776 <USBD_GetDescriptor+0x4a>
          USBD_CtlError(pdev, req);
 800884e:	4621      	mov	r1, r4
 8008850:	f7ff ff62 	bl	8008718 <USBD_CtlError>
 8008854:	e78f      	b.n	8008776 <USBD_GetDescriptor+0x4a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008856:	7c03      	ldrb	r3, [r0, #16]
 8008858:	b933      	cbnz	r3, 8008868 <USBD_GetDescriptor+0x13c>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800885a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800885e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008860:	f10d 0006 	add.w	r0, sp, #6
 8008864:	4798      	blx	r3
 8008866:	e77b      	b.n	8008760 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 8008868:	4621      	mov	r1, r4
 800886a:	f7ff ff55 	bl	8008718 <USBD_CtlError>
 800886e:	e782      	b.n	8008776 <USBD_GetDescriptor+0x4a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008870:	7c03      	ldrb	r3, [r0, #16]
 8008872:	b943      	cbnz	r3, 8008886 <USBD_GetDescriptor+0x15a>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008874:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8008878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800887a:	f10d 0006 	add.w	r0, sp, #6
 800887e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008880:	2307      	movs	r3, #7
 8008882:	7043      	strb	r3, [r0, #1]
 8008884:	e76c      	b.n	8008760 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 8008886:	4621      	mov	r1, r4
 8008888:	f7ff ff46 	bl	8008718 <USBD_CtlError>
 800888c:	e773      	b.n	8008776 <USBD_GetDescriptor+0x4a>
      USBD_CtlError(pdev, req);
 800888e:	4621      	mov	r1, r4
 8008890:	f7ff ff42 	bl	8008718 <USBD_CtlError>
 8008894:	e76f      	b.n	8008776 <USBD_GetDescriptor+0x4a>
      len = MIN(len, req->wLength);
 8008896:	429a      	cmp	r2, r3
 8008898:	bf28      	it	cs
 800889a:	461a      	movcs	r2, r3
 800889c:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80088a0:	4601      	mov	r1, r0
 80088a2:	4628      	mov	r0, r5
 80088a4:	f000 fa58 	bl	8008d58 <USBD_CtlSendData>
 80088a8:	e761      	b.n	800876e <USBD_GetDescriptor+0x42>
      (void)USBD_CtlSendStatus(pdev);
 80088aa:	4628      	mov	r0, r5
 80088ac:	f000 fa80 	bl	8008db0 <USBD_CtlSendStatus>
 80088b0:	e761      	b.n	8008776 <USBD_GetDescriptor+0x4a>

080088b2 <USBD_SetAddress>:
{
 80088b2:	b538      	push	{r3, r4, r5, lr}
 80088b4:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80088b6:	888b      	ldrh	r3, [r1, #4]
 80088b8:	b9f3      	cbnz	r3, 80088f8 <USBD_SetAddress+0x46>
 80088ba:	88cb      	ldrh	r3, [r1, #6]
 80088bc:	b9e3      	cbnz	r3, 80088f8 <USBD_SetAddress+0x46>
 80088be:	884b      	ldrh	r3, [r1, #2]
 80088c0:	2b7f      	cmp	r3, #127	; 0x7f
 80088c2:	d819      	bhi.n	80088f8 <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80088c4:	f003 057f 	and.w	r5, r3, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088c8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80088cc:	2b03      	cmp	r3, #3
 80088ce:	d00c      	beq.n	80088ea <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 80088d0:	f880 529e 	strb.w	r5, [r0, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80088d4:	4629      	mov	r1, r5
 80088d6:	f003 fac0 	bl	800be5a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80088da:	4620      	mov	r0, r4
 80088dc:	f000 fa68 	bl	8008db0 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 80088e0:	b135      	cbz	r5, 80088f0 <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80088e2:	2302      	movs	r3, #2
 80088e4:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 80088e8:	e009      	b.n	80088fe <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 80088ea:	f7ff ff15 	bl	8008718 <USBD_CtlError>
 80088ee:	e006      	b.n	80088fe <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 80088f0:	2301      	movs	r3, #1
 80088f2:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 80088f6:	e002      	b.n	80088fe <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 80088f8:	4620      	mov	r0, r4
 80088fa:	f7ff ff0d 	bl	8008718 <USBD_CtlError>
}
 80088fe:	bd38      	pop	{r3, r4, r5, pc}

08008900 <USBD_SetConfig>:
{
 8008900:	b538      	push	{r3, r4, r5, lr}
 8008902:	4604      	mov	r4, r0
 8008904:	460d      	mov	r5, r1
  cfgidx = (uint8_t)(req->wValue);
 8008906:	7889      	ldrb	r1, [r1, #2]
 8008908:	4b28      	ldr	r3, [pc, #160]	; (80089ac <USBD_SetConfig+0xac>)
 800890a:	7019      	strb	r1, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800890c:	2901      	cmp	r1, #1
 800890e:	d80e      	bhi.n	800892e <USBD_SetConfig+0x2e>
    switch (pdev->dev_state)
 8008910:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008914:	2b02      	cmp	r3, #2
 8008916:	d00e      	beq.n	8008936 <USBD_SetConfig+0x36>
 8008918:	2b03      	cmp	r3, #3
 800891a:	d021      	beq.n	8008960 <USBD_SetConfig+0x60>
        USBD_CtlError(pdev, req);
 800891c:	4629      	mov	r1, r5
 800891e:	f7ff fefb 	bl	8008718 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008922:	4b22      	ldr	r3, [pc, #136]	; (80089ac <USBD_SetConfig+0xac>)
 8008924:	7819      	ldrb	r1, [r3, #0]
 8008926:	4620      	mov	r0, r4
 8008928:	f7ff fd8a 	bl	8008440 <USBD_ClrClassConfig>
        break;
 800892c:	e002      	b.n	8008934 <USBD_SetConfig+0x34>
    USBD_CtlError(pdev, req);
 800892e:	4629      	mov	r1, r5
 8008930:	f7ff fef2 	bl	8008718 <USBD_CtlError>
}
 8008934:	bd38      	pop	{r3, r4, r5, pc}
        if (cfgidx)
 8008936:	b181      	cbz	r1, 800895a <USBD_SetConfig+0x5a>
          pdev->dev_config = cfgidx;
 8008938:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800893a:	2303      	movs	r3, #3
 800893c:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008940:	f7ff fd71 	bl	8008426 <USBD_SetClassConfig>
 8008944:	2802      	cmp	r0, #2
 8008946:	d003      	beq.n	8008950 <USBD_SetConfig+0x50>
          USBD_CtlSendStatus(pdev);
 8008948:	4620      	mov	r0, r4
 800894a:	f000 fa31 	bl	8008db0 <USBD_CtlSendStatus>
 800894e:	e7f1      	b.n	8008934 <USBD_SetConfig+0x34>
            USBD_CtlError(pdev, req);
 8008950:	4629      	mov	r1, r5
 8008952:	4620      	mov	r0, r4
 8008954:	f7ff fee0 	bl	8008718 <USBD_CtlError>
            return;
 8008958:	e7ec      	b.n	8008934 <USBD_SetConfig+0x34>
          USBD_CtlSendStatus(pdev);
 800895a:	f000 fa29 	bl	8008db0 <USBD_CtlSendStatus>
 800895e:	e7e9      	b.n	8008934 <USBD_SetConfig+0x34>
        if (cfgidx == 0U)
 8008960:	b189      	cbz	r1, 8008986 <USBD_SetConfig+0x86>
        else if (cfgidx != pdev->dev_config)
 8008962:	6843      	ldr	r3, [r0, #4]
 8008964:	4299      	cmp	r1, r3
 8008966:	d01d      	beq.n	80089a4 <USBD_SetConfig+0xa4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008968:	b2d9      	uxtb	r1, r3
 800896a:	f7ff fd69 	bl	8008440 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800896e:	4b0f      	ldr	r3, [pc, #60]	; (80089ac <USBD_SetConfig+0xac>)
 8008970:	7819      	ldrb	r1, [r3, #0]
 8008972:	6061      	str	r1, [r4, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008974:	4620      	mov	r0, r4
 8008976:	f7ff fd56 	bl	8008426 <USBD_SetClassConfig>
 800897a:	2802      	cmp	r0, #2
 800897c:	d00d      	beq.n	800899a <USBD_SetConfig+0x9a>
          USBD_CtlSendStatus(pdev);
 800897e:	4620      	mov	r0, r4
 8008980:	f000 fa16 	bl	8008db0 <USBD_CtlSendStatus>
 8008984:	e7d6      	b.n	8008934 <USBD_SetConfig+0x34>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008986:	2302      	movs	r3, #2
 8008988:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800898c:	6041      	str	r1, [r0, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800898e:	f7ff fd57 	bl	8008440 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008992:	4620      	mov	r0, r4
 8008994:	f000 fa0c 	bl	8008db0 <USBD_CtlSendStatus>
 8008998:	e7cc      	b.n	8008934 <USBD_SetConfig+0x34>
            USBD_CtlError(pdev, req);
 800899a:	4629      	mov	r1, r5
 800899c:	4620      	mov	r0, r4
 800899e:	f7ff febb 	bl	8008718 <USBD_CtlError>
            return;
 80089a2:	e7c7      	b.n	8008934 <USBD_SetConfig+0x34>
          USBD_CtlSendStatus(pdev);
 80089a4:	f000 fa04 	bl	8008db0 <USBD_CtlSendStatus>
 80089a8:	e7c4      	b.n	8008934 <USBD_SetConfig+0x34>
 80089aa:	bf00      	nop
 80089ac:	20000468 	.word	0x20000468

080089b0 <USBD_GetConfig>:
{
 80089b0:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 80089b2:	88cb      	ldrh	r3, [r1, #6]
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d10b      	bne.n	80089d0 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 80089b8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80089bc:	b19b      	cbz	r3, 80089e6 <USBD_GetConfig+0x36>
 80089be:	2b02      	cmp	r3, #2
 80089c0:	d909      	bls.n	80089d6 <USBD_GetConfig+0x26>
 80089c2:	2b03      	cmp	r3, #3
 80089c4:	d10f      	bne.n	80089e6 <USBD_GetConfig+0x36>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80089c6:	2201      	movs	r2, #1
 80089c8:	1d01      	adds	r1, r0, #4
 80089ca:	f000 f9c5 	bl	8008d58 <USBD_CtlSendData>
        break;
 80089ce:	e001      	b.n	80089d4 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 80089d0:	f7ff fea2 	bl	8008718 <USBD_CtlError>
}
 80089d4:	bd08      	pop	{r3, pc}
        pdev->dev_default_config = 0U;
 80089d6:	4601      	mov	r1, r0
 80089d8:	2300      	movs	r3, #0
 80089da:	f841 3f08 	str.w	r3, [r1, #8]!
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80089de:	2201      	movs	r2, #1
 80089e0:	f000 f9ba 	bl	8008d58 <USBD_CtlSendData>
        break;
 80089e4:	e7f6      	b.n	80089d4 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 80089e6:	f7ff fe97 	bl	8008718 <USBD_CtlError>
}
 80089ea:	e7f3      	b.n	80089d4 <USBD_GetConfig+0x24>

080089ec <USBD_GetStatus>:
{
 80089ec:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 80089ee:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80089f2:	3b01      	subs	r3, #1
 80089f4:	2b02      	cmp	r3, #2
 80089f6:	d812      	bhi.n	8008a1e <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 80089f8:	88cb      	ldrh	r3, [r1, #6]
 80089fa:	2b02      	cmp	r3, #2
 80089fc:	d10c      	bne.n	8008a18 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80089fe:	2301      	movs	r3, #1
 8008a00:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup)
 8008a02:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 8008a06:	b10b      	cbz	r3, 8008a0c <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008a08:	2303      	movs	r3, #3
 8008a0a:	60c3      	str	r3, [r0, #12]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008a0c:	2202      	movs	r2, #2
 8008a0e:	f100 010c 	add.w	r1, r0, #12
 8008a12:	f000 f9a1 	bl	8008d58 <USBD_CtlSendData>
}
 8008a16:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 8008a18:	f7ff fe7e 	bl	8008718 <USBD_CtlError>
        break;
 8008a1c:	e7fb      	b.n	8008a16 <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 8008a1e:	f7ff fe7b 	bl	8008718 <USBD_CtlError>
}
 8008a22:	e7f8      	b.n	8008a16 <USBD_GetStatus+0x2a>

08008a24 <USBD_ClrFeature>:
{
 8008a24:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8008a26:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008a2a:	3b01      	subs	r3, #1
 8008a2c:	2b02      	cmp	r3, #2
 8008a2e:	d809      	bhi.n	8008a44 <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008a30:	884b      	ldrh	r3, [r1, #2]
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d000      	beq.n	8008a38 <USBD_ClrFeature+0x14>
}
 8008a36:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8008a3e:	f000 f9b7 	bl	8008db0 <USBD_CtlSendStatus>
 8008a42:	e7f8      	b.n	8008a36 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 8008a44:	f7ff fe68 	bl	8008718 <USBD_CtlError>
}
 8008a48:	e7f5      	b.n	8008a36 <USBD_ClrFeature+0x12>

08008a4a <USBD_StdDevReq>:
{
 8008a4a:	b508      	push	{r3, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a4c:	780b      	ldrb	r3, [r1, #0]
 8008a4e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a52:	2b20      	cmp	r3, #32
 8008a54:	d005      	beq.n	8008a62 <USBD_StdDevReq+0x18>
 8008a56:	2b40      	cmp	r3, #64	; 0x40
 8008a58:	d003      	beq.n	8008a62 <USBD_StdDevReq+0x18>
 8008a5a:	b143      	cbz	r3, 8008a6e <USBD_StdDevReq+0x24>
      USBD_CtlError(pdev, req);
 8008a5c:	f7ff fe5c 	bl	8008718 <USBD_CtlError>
      break;
 8008a60:	e003      	b.n	8008a6a <USBD_StdDevReq+0x20>
      pdev->pClass->Setup(pdev, req);
 8008a62:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	4798      	blx	r3
}
 8008a6a:	2000      	movs	r0, #0
 8008a6c:	bd08      	pop	{r3, pc}
      switch (req->bRequest)
 8008a6e:	784b      	ldrb	r3, [r1, #1]
 8008a70:	2b09      	cmp	r3, #9
 8008a72:	d81b      	bhi.n	8008aac <USBD_StdDevReq+0x62>
 8008a74:	e8df f003 	tbb	[pc, r3]
 8008a78:	141a1711 	.word	0x141a1711
 8008a7c:	1a05081a 	.word	0x1a05081a
 8008a80:	0b0e      	.short	0x0b0e
          USBD_GetDescriptor(pdev, req);
 8008a82:	f7ff fe53 	bl	800872c <USBD_GetDescriptor>
          break;
 8008a86:	e7f0      	b.n	8008a6a <USBD_StdDevReq+0x20>
          USBD_SetAddress(pdev, req);
 8008a88:	f7ff ff13 	bl	80088b2 <USBD_SetAddress>
          break;
 8008a8c:	e7ed      	b.n	8008a6a <USBD_StdDevReq+0x20>
          USBD_SetConfig(pdev, req);
 8008a8e:	f7ff ff37 	bl	8008900 <USBD_SetConfig>
          break;
 8008a92:	e7ea      	b.n	8008a6a <USBD_StdDevReq+0x20>
          USBD_GetConfig(pdev, req);
 8008a94:	f7ff ff8c 	bl	80089b0 <USBD_GetConfig>
          break;
 8008a98:	e7e7      	b.n	8008a6a <USBD_StdDevReq+0x20>
          USBD_GetStatus(pdev, req);
 8008a9a:	f7ff ffa7 	bl	80089ec <USBD_GetStatus>
          break;
 8008a9e:	e7e4      	b.n	8008a6a <USBD_StdDevReq+0x20>
          USBD_SetFeature(pdev, req);
 8008aa0:	f7ff fe1c 	bl	80086dc <USBD_SetFeature>
          break;
 8008aa4:	e7e1      	b.n	8008a6a <USBD_StdDevReq+0x20>
          USBD_ClrFeature(pdev, req);
 8008aa6:	f7ff ffbd 	bl	8008a24 <USBD_ClrFeature>
          break;
 8008aaa:	e7de      	b.n	8008a6a <USBD_StdDevReq+0x20>
          USBD_CtlError(pdev, req);
 8008aac:	f7ff fe34 	bl	8008718 <USBD_CtlError>
          break;
 8008ab0:	e7db      	b.n	8008a6a <USBD_StdDevReq+0x20>

08008ab2 <USBD_StdItfReq>:
{
 8008ab2:	b538      	push	{r3, r4, r5, lr}
 8008ab4:	4605      	mov	r5, r0
 8008ab6:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ab8:	780b      	ldrb	r3, [r1, #0]
 8008aba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008abe:	2b20      	cmp	r3, #32
 8008ac0:	d006      	beq.n	8008ad0 <USBD_StdItfReq+0x1e>
 8008ac2:	2b40      	cmp	r3, #64	; 0x40
 8008ac4:	d004      	beq.n	8008ad0 <USBD_StdItfReq+0x1e>
 8008ac6:	b11b      	cbz	r3, 8008ad0 <USBD_StdItfReq+0x1e>
      USBD_CtlError(pdev, req);
 8008ac8:	f7ff fe26 	bl	8008718 <USBD_CtlError>
}
 8008acc:	2000      	movs	r0, #0
 8008ace:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 8008ad0:	f895 329c 	ldrb.w	r3, [r5, #668]	; 0x29c
 8008ad4:	3b01      	subs	r3, #1
 8008ad6:	2b02      	cmp	r3, #2
 8008ad8:	d816      	bhi.n	8008b08 <USBD_StdItfReq+0x56>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008ada:	7923      	ldrb	r3, [r4, #4]
 8008adc:	2b01      	cmp	r3, #1
 8008ade:	d80e      	bhi.n	8008afe <USBD_StdItfReq+0x4c>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008ae0:	f8d5 32b4 	ldr.w	r3, [r5, #692]	; 0x2b4
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	4621      	mov	r1, r4
 8008ae8:	4628      	mov	r0, r5
 8008aea:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008aec:	88e3      	ldrh	r3, [r4, #6]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d1ec      	bne.n	8008acc <USBD_StdItfReq+0x1a>
 8008af2:	2800      	cmp	r0, #0
 8008af4:	d1ea      	bne.n	8008acc <USBD_StdItfReq+0x1a>
              USBD_CtlSendStatus(pdev);
 8008af6:	4628      	mov	r0, r5
 8008af8:	f000 f95a 	bl	8008db0 <USBD_CtlSendStatus>
 8008afc:	e7e6      	b.n	8008acc <USBD_StdItfReq+0x1a>
            USBD_CtlError(pdev, req);
 8008afe:	4621      	mov	r1, r4
 8008b00:	4628      	mov	r0, r5
 8008b02:	f7ff fe09 	bl	8008718 <USBD_CtlError>
 8008b06:	e7e1      	b.n	8008acc <USBD_StdItfReq+0x1a>
          USBD_CtlError(pdev, req);
 8008b08:	4621      	mov	r1, r4
 8008b0a:	4628      	mov	r0, r5
 8008b0c:	f7ff fe04 	bl	8008718 <USBD_CtlError>
          break;
 8008b10:	e7dc      	b.n	8008acc <USBD_StdItfReq+0x1a>

08008b12 <USBD_StdEPReq>:
{
 8008b12:	b538      	push	{r3, r4, r5, lr}
 8008b14:	4604      	mov	r4, r0
  ep_addr  = LOBYTE(req->wIndex);
 8008b16:	888a      	ldrh	r2, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b18:	780b      	ldrb	r3, [r1, #0]
 8008b1a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008b1e:	2b20      	cmp	r3, #32
 8008b20:	d008      	beq.n	8008b34 <USBD_StdEPReq+0x22>
 8008b22:	b2d0      	uxtb	r0, r2
 8008b24:	2b40      	cmp	r3, #64	; 0x40
 8008b26:	d005      	beq.n	8008b34 <USBD_StdEPReq+0x22>
 8008b28:	b15b      	cbz	r3, 8008b42 <USBD_StdEPReq+0x30>
      USBD_CtlError(pdev, req);
 8008b2a:	4620      	mov	r0, r4
 8008b2c:	f7ff fdf4 	bl	8008718 <USBD_CtlError>
  return ret;
 8008b30:	2000      	movs	r0, #0
      break;
 8008b32:	e005      	b.n	8008b40 <USBD_StdEPReq+0x2e>
      pdev->pClass->Setup(pdev, req);
 8008b34:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8008b38:	689b      	ldr	r3, [r3, #8]
 8008b3a:	4620      	mov	r0, r4
 8008b3c:	4798      	blx	r3
  return ret;
 8008b3e:	2000      	movs	r0, #0
}
 8008b40:	bd38      	pop	{r3, r4, r5, pc}
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008b42:	2b20      	cmp	r3, #32
 8008b44:	d105      	bne.n	8008b52 <USBD_StdEPReq+0x40>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008b46:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	4620      	mov	r0, r4
 8008b4e:	4798      	blx	r3
        return ret;
 8008b50:	e7f6      	b.n	8008b40 <USBD_StdEPReq+0x2e>
      switch (req->bRequest)
 8008b52:	784b      	ldrb	r3, [r1, #1]
 8008b54:	2b01      	cmp	r3, #1
 8008b56:	d032      	beq.n	8008bbe <USBD_StdEPReq+0xac>
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d05e      	beq.n	8008c1a <USBD_StdEPReq+0x108>
 8008b5c:	2b03      	cmp	r3, #3
 8008b5e:	f040 80d8 	bne.w	8008d12 <USBD_StdEPReq+0x200>
          switch (pdev->dev_state)
 8008b62:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	d006      	beq.n	8008b78 <USBD_StdEPReq+0x66>
 8008b6a:	2b03      	cmp	r3, #3
 8008b6c:	d016      	beq.n	8008b9c <USBD_StdEPReq+0x8a>
              USBD_CtlError(pdev, req);
 8008b6e:	4620      	mov	r0, r4
 8008b70:	f7ff fdd2 	bl	8008718 <USBD_CtlError>
  return ret;
 8008b74:	2000      	movs	r0, #0
              break;
 8008b76:	e7e3      	b.n	8008b40 <USBD_StdEPReq+0x2e>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b78:	b108      	cbz	r0, 8008b7e <USBD_StdEPReq+0x6c>
 8008b7a:	2880      	cmp	r0, #128	; 0x80
 8008b7c:	d104      	bne.n	8008b88 <USBD_StdEPReq+0x76>
                USBD_CtlError(pdev, req);
 8008b7e:	4620      	mov	r0, r4
 8008b80:	f7ff fdca 	bl	8008718 <USBD_CtlError>
  return ret;
 8008b84:	2000      	movs	r0, #0
 8008b86:	e7db      	b.n	8008b40 <USBD_StdEPReq+0x2e>
                USBD_LL_StallEP(pdev, ep_addr);
 8008b88:	4601      	mov	r1, r0
 8008b8a:	4620      	mov	r0, r4
 8008b8c:	f003 f955 	bl	800be3a <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008b90:	2180      	movs	r1, #128	; 0x80
 8008b92:	4620      	mov	r0, r4
 8008b94:	f003 f951 	bl	800be3a <USBD_LL_StallEP>
  return ret;
 8008b98:	2000      	movs	r0, #0
                USBD_LL_StallEP(pdev, 0x80U);
 8008b9a:	e7d1      	b.n	8008b40 <USBD_StdEPReq+0x2e>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008b9c:	884b      	ldrh	r3, [r1, #2]
 8008b9e:	b923      	cbnz	r3, 8008baa <USBD_StdEPReq+0x98>
                if ((ep_addr != 0x00U) &&
 8008ba0:	b118      	cbz	r0, 8008baa <USBD_StdEPReq+0x98>
 8008ba2:	2880      	cmp	r0, #128	; 0x80
 8008ba4:	d001      	beq.n	8008baa <USBD_StdEPReq+0x98>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008ba6:	88cb      	ldrh	r3, [r1, #6]
 8008ba8:	b123      	cbz	r3, 8008bb4 <USBD_StdEPReq+0xa2>
              USBD_CtlSendStatus(pdev);
 8008baa:	4620      	mov	r0, r4
 8008bac:	f000 f900 	bl	8008db0 <USBD_CtlSendStatus>
  return ret;
 8008bb0:	2000      	movs	r0, #0
              break;
 8008bb2:	e7c5      	b.n	8008b40 <USBD_StdEPReq+0x2e>
                  USBD_LL_StallEP(pdev, ep_addr);
 8008bb4:	4601      	mov	r1, r0
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	f003 f93f 	bl	800be3a <USBD_LL_StallEP>
 8008bbc:	e7f5      	b.n	8008baa <USBD_StdEPReq+0x98>
          switch (pdev->dev_state)
 8008bbe:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8008bc2:	2b02      	cmp	r3, #2
 8008bc4:	d006      	beq.n	8008bd4 <USBD_StdEPReq+0xc2>
 8008bc6:	2b03      	cmp	r3, #3
 8008bc8:	d016      	beq.n	8008bf8 <USBD_StdEPReq+0xe6>
              USBD_CtlError(pdev, req);
 8008bca:	4620      	mov	r0, r4
 8008bcc:	f7ff fda4 	bl	8008718 <USBD_CtlError>
  return ret;
 8008bd0:	2000      	movs	r0, #0
              break;
 8008bd2:	e7b5      	b.n	8008b40 <USBD_StdEPReq+0x2e>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008bd4:	b108      	cbz	r0, 8008bda <USBD_StdEPReq+0xc8>
 8008bd6:	2880      	cmp	r0, #128	; 0x80
 8008bd8:	d104      	bne.n	8008be4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8008bda:	4620      	mov	r0, r4
 8008bdc:	f7ff fd9c 	bl	8008718 <USBD_CtlError>
  return ret;
 8008be0:	2000      	movs	r0, #0
 8008be2:	e7ad      	b.n	8008b40 <USBD_StdEPReq+0x2e>
                USBD_LL_StallEP(pdev, ep_addr);
 8008be4:	4601      	mov	r1, r0
 8008be6:	4620      	mov	r0, r4
 8008be8:	f003 f927 	bl	800be3a <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008bec:	2180      	movs	r1, #128	; 0x80
 8008bee:	4620      	mov	r0, r4
 8008bf0:	f003 f923 	bl	800be3a <USBD_LL_StallEP>
  return ret;
 8008bf4:	2000      	movs	r0, #0
                USBD_LL_StallEP(pdev, 0x80U);
 8008bf6:	e7a3      	b.n	8008b40 <USBD_StdEPReq+0x2e>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008bf8:	884b      	ldrh	r3, [r1, #2]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f040 808e 	bne.w	8008d1c <USBD_StdEPReq+0x20a>
                if ((ep_addr & 0x7FU) != 0x00U)
 8008c00:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 8008c04:	d104      	bne.n	8008c10 <USBD_StdEPReq+0xfe>
                USBD_CtlSendStatus(pdev);
 8008c06:	4620      	mov	r0, r4
 8008c08:	f000 f8d2 	bl	8008db0 <USBD_CtlSendStatus>
  return ret;
 8008c0c:	2000      	movs	r0, #0
 8008c0e:	e797      	b.n	8008b40 <USBD_StdEPReq+0x2e>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008c10:	4601      	mov	r1, r0
 8008c12:	4620      	mov	r0, r4
 8008c14:	f003 f919 	bl	800be4a <USBD_LL_ClearStallEP>
 8008c18:	e7f5      	b.n	8008c06 <USBD_StdEPReq+0xf4>
          switch (pdev->dev_state)
 8008c1a:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	d006      	beq.n	8008c30 <USBD_StdEPReq+0x11e>
 8008c22:	2b03      	cmp	r3, #3
 8008c24:	d02a      	beq.n	8008c7c <USBD_StdEPReq+0x16a>
              USBD_CtlError(pdev, req);
 8008c26:	4620      	mov	r0, r4
 8008c28:	f7ff fd76 	bl	8008718 <USBD_CtlError>
  return ret;
 8008c2c:	2000      	movs	r0, #0
              break;
 8008c2e:	e787      	b.n	8008b40 <USBD_StdEPReq+0x2e>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c30:	b108      	cbz	r0, 8008c36 <USBD_StdEPReq+0x124>
 8008c32:	2880      	cmp	r0, #128	; 0x80
 8008c34:	d113      	bne.n	8008c5e <USBD_StdEPReq+0x14c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c36:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008c3a:	d115      	bne.n	8008c68 <USBD_StdEPReq+0x156>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c3c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c40:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008c44:	0083      	lsls	r3, r0, #2
 8008c46:	f503 71a8 	add.w	r1, r3, #336	; 0x150
 8008c4a:	4421      	add	r1, r4
 8008c4c:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8008c4e:	2500      	movs	r5, #0
 8008c50:	600d      	str	r5, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008c52:	2202      	movs	r2, #2
 8008c54:	4620      	mov	r0, r4
 8008c56:	f000 f87f 	bl	8008d58 <USBD_CtlSendData>
  return ret;
 8008c5a:	4628      	mov	r0, r5
              break;
 8008c5c:	e770      	b.n	8008b40 <USBD_StdEPReq+0x2e>
                USBD_CtlError(pdev, req);
 8008c5e:	4620      	mov	r0, r4
 8008c60:	f7ff fd5a 	bl	8008718 <USBD_CtlError>
  return ret;
 8008c64:	2000      	movs	r0, #0
                break;
 8008c66:	e76b      	b.n	8008b40 <USBD_StdEPReq+0x2e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c68:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8008c6c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008c70:	0083      	lsls	r3, r0, #2
 8008c72:	f103 0110 	add.w	r1, r3, #16
 8008c76:	4421      	add	r1, r4
 8008c78:	3104      	adds	r1, #4
 8008c7a:	e7e8      	b.n	8008c4e <USBD_StdEPReq+0x13c>
              if ((ep_addr & 0x80U) == 0x80U)
 8008c7c:	b252      	sxtb	r2, r2
 8008c7e:	2a00      	cmp	r2, #0
 8008c80:	db1f      	blt.n	8008cc2 <USBD_StdEPReq+0x1b0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008c82:	f000 030f 	and.w	r3, r0, #15
 8008c86:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008c8a:	009d      	lsls	r5, r3, #2
 8008c8c:	4425      	add	r5, r4
 8008c8e:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
 8008c92:	b323      	cbz	r3, 8008cde <USBD_StdEPReq+0x1cc>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c94:	2a00      	cmp	r2, #0
 8008c96:	db27      	blt.n	8008ce8 <USBD_StdEPReq+0x1d6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c98:	f000 027f 	and.w	r2, r0, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c9c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008ca0:	0093      	lsls	r3, r2, #2
 8008ca2:	f503 75a8 	add.w	r5, r3, #336	; 0x150
 8008ca6:	4425      	add	r5, r4
 8008ca8:	3504      	adds	r5, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008caa:	b108      	cbz	r0, 8008cb0 <USBD_StdEPReq+0x19e>
 8008cac:	2880      	cmp	r0, #128	; 0x80
 8008cae:	d125      	bne.n	8008cfc <USBD_StdEPReq+0x1ea>
                pep->status = 0x0000U;
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	602b      	str	r3, [r5, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008cb4:	2202      	movs	r2, #2
 8008cb6:	4629      	mov	r1, r5
 8008cb8:	4620      	mov	r0, r4
 8008cba:	f000 f84d 	bl	8008d58 <USBD_CtlSendData>
  return ret;
 8008cbe:	2000      	movs	r0, #0
              break;
 8008cc0:	e73e      	b.n	8008b40 <USBD_StdEPReq+0x2e>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008cc2:	f000 030f 	and.w	r3, r0, #15
 8008cc6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008cca:	009d      	lsls	r5, r3, #2
 8008ccc:	4425      	add	r5, r4
 8008cce:	69ab      	ldr	r3, [r5, #24]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d1df      	bne.n	8008c94 <USBD_StdEPReq+0x182>
                  USBD_CtlError(pdev, req);
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	f7ff fd1f 	bl	8008718 <USBD_CtlError>
  return ret;
 8008cda:	2000      	movs	r0, #0
                  break;
 8008cdc:	e730      	b.n	8008b40 <USBD_StdEPReq+0x2e>
                  USBD_CtlError(pdev, req);
 8008cde:	4620      	mov	r0, r4
 8008ce0:	f7ff fd1a 	bl	8008718 <USBD_CtlError>
  return ret;
 8008ce4:	2000      	movs	r0, #0
                  break;
 8008ce6:	e72b      	b.n	8008b40 <USBD_StdEPReq+0x2e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008ce8:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8008cec:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008cf0:	0093      	lsls	r3, r2, #2
 8008cf2:	f103 0510 	add.w	r5, r3, #16
 8008cf6:	4425      	add	r5, r4
 8008cf8:	3504      	adds	r5, #4
 8008cfa:	e7d6      	b.n	8008caa <USBD_StdEPReq+0x198>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008cfc:	4601      	mov	r1, r0
 8008cfe:	4620      	mov	r0, r4
 8008d00:	f003 f85a 	bl	800bdb8 <USBD_LL_IsStallEP>
 8008d04:	b110      	cbz	r0, 8008d0c <USBD_StdEPReq+0x1fa>
                pep->status = 0x0001U;
 8008d06:	2301      	movs	r3, #1
 8008d08:	602b      	str	r3, [r5, #0]
 8008d0a:	e7d3      	b.n	8008cb4 <USBD_StdEPReq+0x1a2>
                pep->status = 0x0000U;
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	602b      	str	r3, [r5, #0]
 8008d10:	e7d0      	b.n	8008cb4 <USBD_StdEPReq+0x1a2>
          USBD_CtlError(pdev, req);
 8008d12:	4620      	mov	r0, r4
 8008d14:	f7ff fd00 	bl	8008718 <USBD_CtlError>
  return ret;
 8008d18:	2000      	movs	r0, #0
          break;
 8008d1a:	e711      	b.n	8008b40 <USBD_StdEPReq+0x2e>
  return ret;
 8008d1c:	2000      	movs	r0, #0
 8008d1e:	e70f      	b.n	8008b40 <USBD_StdEPReq+0x2e>

08008d20 <USBD_GetString>:
  if (desc != NULL)
 8008d20:	b1c8      	cbz	r0, 8008d56 <USBD_GetString+0x36>
{
 8008d22:	b570      	push	{r4, r5, r6, lr}
 8008d24:	460d      	mov	r5, r1
 8008d26:	4616      	mov	r6, r2
 8008d28:	4604      	mov	r4, r0
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008d2a:	f7ff fccd 	bl	80086c8 <USBD_GetLen>
 8008d2e:	3001      	adds	r0, #1
 8008d30:	0040      	lsls	r0, r0, #1
 8008d32:	8030      	strh	r0, [r6, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008d34:	7028      	strb	r0, [r5, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008d36:	2303      	movs	r3, #3
 8008d38:	706b      	strb	r3, [r5, #1]
 8008d3a:	2302      	movs	r3, #2
    while (*desc != '\0')
 8008d3c:	e007      	b.n	8008d4e <USBD_GetString+0x2e>
      unicode[idx++] = *desc++;
 8008d3e:	3401      	adds	r4, #1
 8008d40:	1c5a      	adds	r2, r3, #1
 8008d42:	b2d2      	uxtb	r2, r2
 8008d44:	54e9      	strb	r1, [r5, r3]
      unicode[idx++] =  0U;
 8008d46:	3302      	adds	r3, #2
 8008d48:	b2db      	uxtb	r3, r3
 8008d4a:	2100      	movs	r1, #0
 8008d4c:	54a9      	strb	r1, [r5, r2]
    while (*desc != '\0')
 8008d4e:	7821      	ldrb	r1, [r4, #0]
 8008d50:	2900      	cmp	r1, #0
 8008d52:	d1f4      	bne.n	8008d3e <USBD_GetString+0x1e>
}
 8008d54:	bd70      	pop	{r4, r5, r6, pc}
 8008d56:	4770      	bx	lr

08008d58 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008d58:	b510      	push	{r4, lr}
 8008d5a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008d5c:	2202      	movs	r2, #2
 8008d5e:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008d62:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;
 8008d64:	6203      	str	r3, [r0, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008d66:	460a      	mov	r2, r1
 8008d68:	2100      	movs	r1, #0
 8008d6a:	f003 f87e 	bl	800be6a <USBD_LL_Transmit>

  return USBD_OK;
}
 8008d6e:	2000      	movs	r0, #0
 8008d70:	bd10      	pop	{r4, pc}

08008d72 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008d72:	b508      	push	{r3, lr}
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008d74:	4613      	mov	r3, r2
 8008d76:	460a      	mov	r2, r1
 8008d78:	2100      	movs	r1, #0
 8008d7a:	f003 f876 	bl	800be6a <USBD_LL_Transmit>

  return USBD_OK;
}
 8008d7e:	2000      	movs	r0, #0
 8008d80:	bd08      	pop	{r3, pc}

08008d82 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008d82:	b510      	push	{r4, lr}
 8008d84:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008d86:	2203      	movs	r2, #3
 8008d88:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008d8c:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008d90:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008d94:	460a      	mov	r2, r1
 8008d96:	2100      	movs	r1, #0
 8008d98:	f003 f86f 	bl	800be7a <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008d9c:	2000      	movs	r0, #0
 8008d9e:	bd10      	pop	{r4, pc}

08008da0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008da0:	b508      	push	{r3, lr}
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008da2:	4613      	mov	r3, r2
 8008da4:	460a      	mov	r2, r1
 8008da6:	2100      	movs	r1, #0
 8008da8:	f003 f867 	bl	800be7a <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008dac:	2000      	movs	r0, #0
 8008dae:	bd08      	pop	{r3, pc}

08008db0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008db0:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008db2:	2304      	movs	r3, #4
 8008db4:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008db8:	2300      	movs	r3, #0
 8008dba:	461a      	mov	r2, r3
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	f003 f854 	bl	800be6a <USBD_LL_Transmit>

  return USBD_OK;
}
 8008dc2:	2000      	movs	r0, #0
 8008dc4:	bd08      	pop	{r3, pc}

08008dc6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008dc6:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008dc8:	2305      	movs	r3, #5
 8008dca:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008dce:	2300      	movs	r3, #0
 8008dd0:	461a      	mov	r2, r3
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	f003 f851 	bl	800be7a <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008dd8:	2000      	movs	r0, #0
 8008dda:	bd08      	pop	{r3, pc}

08008ddc <FATFS_LinkDriverEx>:
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;
  
  if(disk.nbr <= _VOLUMES)
 8008ddc:	4b11      	ldr	r3, [pc, #68]	; (8008e24 <FATFS_LinkDriverEx+0x48>)
 8008dde:	7a5b      	ldrb	r3, [r3, #9]
 8008de0:	b2db      	uxtb	r3, r3
 8008de2:	2b01      	cmp	r3, #1
 8008de4:	d901      	bls.n	8008dea <FATFS_LinkDriverEx+0xe>
  uint8_t ret = 1;
 8008de6:	2001      	movs	r0, #1
    path[3] = 0;
    ret = 0;
  }
  
  return ret;
}
 8008de8:	4770      	bx	lr
{
 8008dea:	b430      	push	{r4, r5}
    disk.is_initialized[disk.nbr] = 0;
 8008dec:	4c0d      	ldr	r4, [pc, #52]	; (8008e24 <FATFS_LinkDriverEx+0x48>)
 8008dee:	7a65      	ldrb	r5, [r4, #9]
 8008df0:	b2ed      	uxtb	r5, r5
 8008df2:	2300      	movs	r3, #0
 8008df4:	5563      	strb	r3, [r4, r5]
    disk.drv[disk.nbr] = drv;  
 8008df6:	7a65      	ldrb	r5, [r4, #9]
 8008df8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8008dfc:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;  
 8008dfe:	7a60      	ldrb	r0, [r4, #9]
 8008e00:	4420      	add	r0, r4
 8008e02:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8008e04:	7a62      	ldrb	r2, [r4, #9]
 8008e06:	b2d2      	uxtb	r2, r2
 8008e08:	1c50      	adds	r0, r2, #1
 8008e0a:	b2c0      	uxtb	r0, r0
 8008e0c:	7260      	strb	r0, [r4, #9]
    path[0] = DiskNum + '0';
 8008e0e:	3230      	adds	r2, #48	; 0x30
 8008e10:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 8008e12:	223a      	movs	r2, #58	; 0x3a
 8008e14:	704a      	strb	r2, [r1, #1]
    path[2] = '/';
 8008e16:	222f      	movs	r2, #47	; 0x2f
 8008e18:	708a      	strb	r2, [r1, #2]
    path[3] = 0;
 8008e1a:	70cb      	strb	r3, [r1, #3]
    ret = 0;
 8008e1c:	4618      	mov	r0, r3
}
 8008e1e:	bc30      	pop	{r4, r5}
 8008e20:	4770      	bx	lr
 8008e22:	bf00      	nop
 8008e24:	2000046c 	.word	0x2000046c

08008e28 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8008e28:	b508      	push	{r3, lr}
  return FATFS_LinkDriverEx(drv, path, 0);
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	f7ff ffd6 	bl	8008ddc <FATFS_LinkDriverEx>
}
 8008e30:	bd08      	pop	{r3, pc}
	...

08008e34 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8008e34:	b508      	push	{r3, lr}
  Stat = STA_NOINIT;
 8008e36:	4b07      	ldr	r3, [pc, #28]	; (8008e54 <SD_initialize+0x20>)
 8008e38:	2201      	movs	r2, #1
 8008e3a:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 8008e3c:	f7fe fe7c 	bl	8007b38 <BSP_SD_Init>
 8008e40:	b920      	cbnz	r0, 8008e4c <SD_initialize+0x18>
  {
    Stat &= ~STA_NOINIT;
 8008e42:	4a04      	ldr	r2, [pc, #16]	; (8008e54 <SD_initialize+0x20>)
 8008e44:	7813      	ldrb	r3, [r2, #0]
 8008e46:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8008e4a:	7013      	strb	r3, [r2, #0]
  }

  return Stat;
 8008e4c:	4b01      	ldr	r3, [pc, #4]	; (8008e54 <SD_initialize+0x20>)
 8008e4e:	7818      	ldrb	r0, [r3, #0]
}
 8008e50:	bd08      	pop	{r3, pc}
 8008e52:	bf00      	nop
 8008e54:	2000011f 	.word	0x2000011f

08008e58 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008e58:	b508      	push	{r3, lr}
  Stat = STA_NOINIT;
 8008e5a:	4b07      	ldr	r3, [pc, #28]	; (8008e78 <SD_status+0x20>)
 8008e5c:	2201      	movs	r2, #1
 8008e5e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8008e60:	f7fe fe38 	bl	8007ad4 <BSP_SD_GetCardState>
 8008e64:	b920      	cbnz	r0, 8008e70 <SD_status+0x18>
  {
    Stat &= ~STA_NOINIT;
 8008e66:	4a04      	ldr	r2, [pc, #16]	; (8008e78 <SD_status+0x20>)
 8008e68:	7813      	ldrb	r3, [r2, #0]
 8008e6a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8008e6e:	7013      	strb	r3, [r2, #0]
  }
  
  return Stat;
 8008e70:	4b01      	ldr	r3, [pc, #4]	; (8008e78 <SD_status+0x20>)
 8008e72:	7818      	ldrb	r0, [r3, #0]
}
 8008e74:	bd08      	pop	{r3, pc}
 8008e76:	bf00      	nop
 8008e78:	2000011f 	.word	0x2000011f

08008e7c <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008e7c:	b510      	push	{r4, lr}
 8008e7e:	4608      	mov	r0, r1
 8008e80:	4611      	mov	r1, r2
 8008e82:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;
  uint32_t timeout = 100000;

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 8008e84:	4b07      	ldr	r3, [pc, #28]	; (8008ea4 <SD_read+0x28>)
 8008e86:	f7fe fe05 	bl	8007a94 <BSP_SD_ReadBlocks>
 8008e8a:	b938      	cbnz	r0, 8008e9c <SD_read+0x20>
  uint32_t timeout = 100000;
 8008e8c:	4c06      	ldr	r4, [pc, #24]	; (8008ea8 <SD_read+0x2c>)
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 8008e8e:	f7fe fe21 	bl	8007ad4 <BSP_SD_GetCardState>
 8008e92:	b120      	cbz	r0, 8008e9e <SD_read+0x22>
    {
      if (timeout-- == 0)
 8008e94:	1e63      	subs	r3, r4, #1
 8008e96:	b11c      	cbz	r4, 8008ea0 <SD_read+0x24>
 8008e98:	461c      	mov	r4, r3
 8008e9a:	e7f8      	b.n	8008e8e <SD_read+0x12>
  DRESULT res = RES_ERROR;
 8008e9c:	2001      	movs	r0, #1
    }
    res = RES_OK;
  }
  
  return res;
}
 8008e9e:	bd10      	pop	{r4, pc}
        return RES_ERROR;
 8008ea0:	2001      	movs	r0, #1
 8008ea2:	e7fc      	b.n	8008e9e <SD_read+0x22>
 8008ea4:	05f5e100 	.word	0x05f5e100
 8008ea8:	000186a0 	.word	0x000186a0

08008eac <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8008eac:	b510      	push	{r4, lr}
 8008eae:	4608      	mov	r0, r1
 8008eb0:	4611      	mov	r1, r2
 8008eb2:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;
  uint32_t timeout = 100000;

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 8008eb4:	4b07      	ldr	r3, [pc, #28]	; (8008ed4 <SD_write+0x28>)
 8008eb6:	f7fe fdfd 	bl	8007ab4 <BSP_SD_WriteBlocks>
 8008eba:	b938      	cbnz	r0, 8008ecc <SD_write+0x20>
  uint32_t timeout = 100000;
 8008ebc:	4c06      	ldr	r4, [pc, #24]	; (8008ed8 <SD_write+0x2c>)
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 8008ebe:	f7fe fe09 	bl	8007ad4 <BSP_SD_GetCardState>
 8008ec2:	b120      	cbz	r0, 8008ece <SD_write+0x22>
    {
      if (timeout-- == 0)
 8008ec4:	1e63      	subs	r3, r4, #1
 8008ec6:	b11c      	cbz	r4, 8008ed0 <SD_write+0x24>
 8008ec8:	461c      	mov	r4, r3
 8008eca:	e7f8      	b.n	8008ebe <SD_write+0x12>
  DRESULT res = RES_ERROR;
 8008ecc:	2001      	movs	r0, #1
    }    
    res = RES_OK;
  }
  
  return res;
}
 8008ece:	bd10      	pop	{r4, pc}
        return RES_ERROR;
 8008ed0:	2001      	movs	r0, #1
 8008ed2:	e7fc      	b.n	8008ece <SD_write+0x22>
 8008ed4:	05f5e100 	.word	0x05f5e100
 8008ed8:	000186a0 	.word	0x000186a0

08008edc <SD_ioctl>:
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008edc:	4b14      	ldr	r3, [pc, #80]	; (8008f30 <SD_ioctl+0x54>)
 8008ede:	781b      	ldrb	r3, [r3, #0]
 8008ee0:	f013 0f01 	tst.w	r3, #1
 8008ee4:	d120      	bne.n	8008f28 <SD_ioctl+0x4c>
{
 8008ee6:	b510      	push	{r4, lr}
 8008ee8:	b088      	sub	sp, #32
 8008eea:	4614      	mov	r4, r2
  
  switch (cmd)
 8008eec:	2903      	cmp	r1, #3
 8008eee:	d81d      	bhi.n	8008f2c <SD_ioctl+0x50>
 8008ef0:	e8df f001 	tbb	[pc, r1]
 8008ef4:	130c0502 	.word	0x130c0502
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008ef8:	2000      	movs	r0, #0
  default:
    res = RES_PARERR;
  }
  
  return res;
}
 8008efa:	b008      	add	sp, #32
 8008efc:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8008efe:	4668      	mov	r0, sp
 8008f00:	f7fe fdf2 	bl	8007ae8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8008f04:	9b06      	ldr	r3, [sp, #24]
 8008f06:	6023      	str	r3, [r4, #0]
    res = RES_OK;
 8008f08:	2000      	movs	r0, #0
    break;
 8008f0a:	e7f6      	b.n	8008efa <SD_ioctl+0x1e>
    BSP_SD_GetCardInfo(&CardInfo);
 8008f0c:	4668      	mov	r0, sp
 8008f0e:	f7fe fdeb 	bl	8007ae8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8008f12:	9b07      	ldr	r3, [sp, #28]
 8008f14:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 8008f16:	2000      	movs	r0, #0
    break;
 8008f18:	e7ef      	b.n	8008efa <SD_ioctl+0x1e>
    BSP_SD_GetCardInfo(&CardInfo);
 8008f1a:	4668      	mov	r0, sp
 8008f1c:	f7fe fde4 	bl	8007ae8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 8008f20:	9b07      	ldr	r3, [sp, #28]
 8008f22:	6023      	str	r3, [r4, #0]
    res = RES_OK;
 8008f24:	2000      	movs	r0, #0
    break;
 8008f26:	e7e8      	b.n	8008efa <SD_ioctl+0x1e>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008f28:	2003      	movs	r0, #3
}
 8008f2a:	4770      	bx	lr
    res = RES_PARERR;
 8008f2c:	2004      	movs	r0, #4
 8008f2e:	e7e4      	b.n	8008efa <SD_ioctl+0x1e>
 8008f30:	2000011f 	.word	0x2000011f

08008f34 <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return (u16_t)PP_HTONS(n);
 8008f34:	ba40      	rev16	r0, r0
}
 8008f36:	b280      	uxth	r0, r0
 8008f38:	4770      	bx	lr

08008f3a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8008f3a:	b508      	push	{r3, lr}
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 8008f3c:	f000 f87a 	bl	8009034 <mem_init>
  memp_init();
 8008f40:	f000 fa5e 	bl	8009400 <memp_init>
  pbuf_init();
  netif_init();
 8008f44:	f000 fab1 	bl	80094aa <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8008f48:	f000 ff74 	bl	8009e34 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 8008f4c:	f000 ff24 	bl	8009d98 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8008f50:	bd08      	pop	{r3, pc}
	...

08008f54 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8008f54:	b510      	push	{r4, lr}
 8008f56:	4604      	mov	r4, r0
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8008f58:	4b2d      	ldr	r3, [pc, #180]	; (8009010 <plug_holes+0xbc>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4283      	cmp	r3, r0
 8008f5e:	d831      	bhi.n	8008fc4 <plug_holes+0x70>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8008f60:	4b2c      	ldr	r3, [pc, #176]	; (8009014 <plug_holes+0xc0>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	42a3      	cmp	r3, r4
 8008f66:	d935      	bls.n	8008fd4 <plug_holes+0x80>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8008f68:	7923      	ldrb	r3, [r4, #4]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d13a      	bne.n	8008fe4 <plug_holes+0x90>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8008f6e:	8823      	ldrh	r3, [r4, #0]
 8008f70:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8008f74:	d83e      	bhi.n	8008ff4 <plug_holes+0xa0>

  nmem = (struct mem *)(void *)&ram[mem->next];
 8008f76:	4b26      	ldr	r3, [pc, #152]	; (8009010 <plug_holes+0xbc>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	8821      	ldrh	r1, [r4, #0]
 8008f7c:	185a      	adds	r2, r3, r1
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8008f7e:	4294      	cmp	r4, r2
 8008f80:	d00f      	beq.n	8008fa2 <plug_holes+0x4e>
 8008f82:	7910      	ldrb	r0, [r2, #4]
 8008f84:	b968      	cbnz	r0, 8008fa2 <plug_holes+0x4e>
 8008f86:	4823      	ldr	r0, [pc, #140]	; (8009014 <plug_holes+0xc0>)
 8008f88:	6800      	ldr	r0, [r0, #0]
 8008f8a:	4290      	cmp	r0, r2
 8008f8c:	d009      	beq.n	8008fa2 <plug_holes+0x4e>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8008f8e:	4822      	ldr	r0, [pc, #136]	; (8009018 <plug_holes+0xc4>)
 8008f90:	6800      	ldr	r0, [r0, #0]
 8008f92:	4290      	cmp	r0, r2
 8008f94:	d036      	beq.n	8009004 <plug_holes+0xb0>
      lfree = mem;
    }
    mem->next = nmem->next;
 8008f96:	5a5a      	ldrh	r2, [r3, r1]
 8008f98:	8022      	strh	r2, [r4, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 8008f9a:	1ae0      	subs	r0, r4, r3
 8008f9c:	5a5a      	ldrh	r2, [r3, r1]
 8008f9e:	441a      	add	r2, r3
 8008fa0:	8050      	strh	r0, [r2, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 8008fa2:	8861      	ldrh	r1, [r4, #2]
 8008fa4:	185a      	adds	r2, r3, r1
  if (pmem != mem && pmem->used == 0) {
 8008fa6:	4294      	cmp	r4, r2
 8008fa8:	d00b      	beq.n	8008fc2 <plug_holes+0x6e>
 8008faa:	7910      	ldrb	r0, [r2, #4]
 8008fac:	b948      	cbnz	r0, 8008fc2 <plug_holes+0x6e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8008fae:	481a      	ldr	r0, [pc, #104]	; (8009018 <plug_holes+0xc4>)
 8008fb0:	6800      	ldr	r0, [r0, #0]
 8008fb2:	42a0      	cmp	r0, r4
 8008fb4:	d029      	beq.n	800900a <plug_holes+0xb6>
      lfree = pmem;
    }
    pmem->next = mem->next;
 8008fb6:	8820      	ldrh	r0, [r4, #0]
 8008fb8:	5258      	strh	r0, [r3, r1]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 8008fba:	1ad2      	subs	r2, r2, r3
 8008fbc:	8821      	ldrh	r1, [r4, #0]
 8008fbe:	440b      	add	r3, r1
 8008fc0:	805a      	strh	r2, [r3, #2]
  }
}
 8008fc2:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8008fc4:	4b15      	ldr	r3, [pc, #84]	; (800901c <plug_holes+0xc8>)
 8008fc6:	f240 125d 	movw	r2, #349	; 0x15d
 8008fca:	4915      	ldr	r1, [pc, #84]	; (8009020 <plug_holes+0xcc>)
 8008fcc:	4815      	ldr	r0, [pc, #84]	; (8009024 <plug_holes+0xd0>)
 8008fce:	f003 fcad 	bl	800c92c <iprintf>
 8008fd2:	e7c5      	b.n	8008f60 <plug_holes+0xc>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8008fd4:	4b11      	ldr	r3, [pc, #68]	; (800901c <plug_holes+0xc8>)
 8008fd6:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8008fda:	4913      	ldr	r1, [pc, #76]	; (8009028 <plug_holes+0xd4>)
 8008fdc:	4811      	ldr	r0, [pc, #68]	; (8009024 <plug_holes+0xd0>)
 8008fde:	f003 fca5 	bl	800c92c <iprintf>
 8008fe2:	e7c1      	b.n	8008f68 <plug_holes+0x14>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8008fe4:	4b0d      	ldr	r3, [pc, #52]	; (800901c <plug_holes+0xc8>)
 8008fe6:	f240 125f 	movw	r2, #351	; 0x15f
 8008fea:	4910      	ldr	r1, [pc, #64]	; (800902c <plug_holes+0xd8>)
 8008fec:	480d      	ldr	r0, [pc, #52]	; (8009024 <plug_holes+0xd0>)
 8008fee:	f003 fc9d 	bl	800c92c <iprintf>
 8008ff2:	e7bc      	b.n	8008f6e <plug_holes+0x1a>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8008ff4:	4b09      	ldr	r3, [pc, #36]	; (800901c <plug_holes+0xc8>)
 8008ff6:	f44f 72b1 	mov.w	r2, #354	; 0x162
 8008ffa:	490d      	ldr	r1, [pc, #52]	; (8009030 <plug_holes+0xdc>)
 8008ffc:	4809      	ldr	r0, [pc, #36]	; (8009024 <plug_holes+0xd0>)
 8008ffe:	f003 fc95 	bl	800c92c <iprintf>
 8009002:	e7b8      	b.n	8008f76 <plug_holes+0x22>
      lfree = mem;
 8009004:	4a04      	ldr	r2, [pc, #16]	; (8009018 <plug_holes+0xc4>)
 8009006:	6014      	str	r4, [r2, #0]
 8009008:	e7c5      	b.n	8008f96 <plug_holes+0x42>
      lfree = pmem;
 800900a:	4803      	ldr	r0, [pc, #12]	; (8009018 <plug_holes+0xc4>)
 800900c:	6002      	str	r2, [r0, #0]
 800900e:	e7d2      	b.n	8008fb6 <plug_holes+0x62>
 8009010:	2000047c 	.word	0x2000047c
 8009014:	20000480 	.word	0x20000480
 8009018:	20000478 	.word	0x20000478
 800901c:	0800ebec 	.word	0x0800ebec
 8009020:	0800ec1c 	.word	0x0800ec1c
 8009024:	0800ea88 	.word	0x0800ea88
 8009028:	0800ec34 	.word	0x0800ec34
 800902c:	0800ec50 	.word	0x0800ec50
 8009030:	0800ec6c 	.word	0x0800ec6c

08009034 <mem_init>:

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8009034:	4b0a      	ldr	r3, [pc, #40]	; (8009060 <mem_init+0x2c>)
 8009036:	f023 0303 	bic.w	r3, r3, #3
 800903a:	4a0a      	ldr	r2, [pc, #40]	; (8009064 <mem_init+0x30>)
 800903c:	6013      	str	r3, [r2, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
  mem->next = MEM_SIZE_ALIGNED;
 800903e:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 8009042:	8019      	strh	r1, [r3, #0]
  mem->prev = 0;
 8009044:	2200      	movs	r2, #0
 8009046:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8009048:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800904a:	185a      	adds	r2, r3, r1
 800904c:	4806      	ldr	r0, [pc, #24]	; (8009068 <mem_init+0x34>)
 800904e:	6002      	str	r2, [r0, #0]
  ram_end->used = 1;
 8009050:	2001      	movs	r0, #1
 8009052:	7110      	strb	r0, [r2, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8009054:	f8a3 1640 	strh.w	r1, [r3, #1600]	; 0x640
  ram_end->prev = MEM_SIZE_ALIGNED;
 8009058:	8051      	strh	r1, [r2, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800905a:	4a04      	ldr	r2, [pc, #16]	; (800906c <mem_init+0x38>)
 800905c:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800905e:	4770      	bx	lr
 8009060:	200046df 	.word	0x200046df
 8009064:	2000047c 	.word	0x2000047c
 8009068:	20000480 	.word	0x20000480
 800906c:	20000478 	.word	0x20000478

08009070 <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8009070:	2800      	cmp	r0, #0
 8009072:	d03d      	beq.n	80090f0 <mem_free+0x80>
{
 8009074:	b538      	push	{r3, r4, r5, lr}
 8009076:	4604      	mov	r4, r0
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 8009078:	f010 0f03 	tst.w	r0, #3
 800907c:	d128      	bne.n	80090d0 <mem_free+0x60>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800907e:	4b1d      	ldr	r3, [pc, #116]	; (80090f4 <mem_free+0x84>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	42a3      	cmp	r3, r4
 8009084:	d803      	bhi.n	800908e <mem_free+0x1e>
 8009086:	4b1c      	ldr	r3, [pc, #112]	; (80090f8 <mem_free+0x88>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	42a3      	cmp	r3, r4
 800908c:	d806      	bhi.n	800909c <mem_free+0x2c>
 800908e:	4b1b      	ldr	r3, [pc, #108]	; (80090fc <mem_free+0x8c>)
 8009090:	f240 12af 	movw	r2, #431	; 0x1af
 8009094:	491a      	ldr	r1, [pc, #104]	; (8009100 <mem_free+0x90>)
 8009096:	481b      	ldr	r0, [pc, #108]	; (8009104 <mem_free+0x94>)
 8009098:	f003 fc48 	bl	800c92c <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800909c:	4b15      	ldr	r3, [pc, #84]	; (80090f4 <mem_free+0x84>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	42a3      	cmp	r3, r4
 80090a2:	d814      	bhi.n	80090ce <mem_free+0x5e>
 80090a4:	4b14      	ldr	r3, [pc, #80]	; (80090f8 <mem_free+0x88>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	42a3      	cmp	r3, r4
 80090aa:	d910      	bls.n	80090ce <mem_free+0x5e>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 80090ac:	f1a4 0508 	sub.w	r5, r4, #8
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 80090b0:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 80090b4:	b1a3      	cbz	r3, 80090e0 <mem_free+0x70>
  /* ... and is now unused. */
  mem->used = 0;
 80090b6:	2300      	movs	r3, #0
 80090b8:	f804 3c04 	strb.w	r3, [r4, #-4]

  if (mem < lfree) {
 80090bc:	4b12      	ldr	r3, [pc, #72]	; (8009108 <mem_free+0x98>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	42ab      	cmp	r3, r5
 80090c2:	d901      	bls.n	80090c8 <mem_free+0x58>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80090c4:	4b10      	ldr	r3, [pc, #64]	; (8009108 <mem_free+0x98>)
 80090c6:	601d      	str	r5, [r3, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80090c8:	4628      	mov	r0, r5
 80090ca:	f7ff ff43 	bl	8008f54 <plug_holes>
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 80090ce:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 80090d0:	4b0a      	ldr	r3, [pc, #40]	; (80090fc <mem_free+0x8c>)
 80090d2:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 80090d6:	490d      	ldr	r1, [pc, #52]	; (800910c <mem_free+0x9c>)
 80090d8:	480a      	ldr	r0, [pc, #40]	; (8009104 <mem_free+0x94>)
 80090da:	f003 fc27 	bl	800c92c <iprintf>
 80090de:	e7ce      	b.n	800907e <mem_free+0xe>
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 80090e0:	4b06      	ldr	r3, [pc, #24]	; (80090fc <mem_free+0x8c>)
 80090e2:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 80090e6:	490a      	ldr	r1, [pc, #40]	; (8009110 <mem_free+0xa0>)
 80090e8:	4806      	ldr	r0, [pc, #24]	; (8009104 <mem_free+0x94>)
 80090ea:	f003 fc1f 	bl	800c92c <iprintf>
 80090ee:	e7e2      	b.n	80090b6 <mem_free+0x46>
 80090f0:	4770      	bx	lr
 80090f2:	bf00      	nop
 80090f4:	2000047c 	.word	0x2000047c
 80090f8:	20000480 	.word	0x20000480
 80090fc:	0800ebec 	.word	0x0800ebec
 8009100:	0800eae8 	.word	0x0800eae8
 8009104:	0800ea88 	.word	0x0800ea88
 8009108:	20000478 	.word	0x20000478
 800910c:	0800eac4 	.word	0x0800eac4
 8009110:	0800eb00 	.word	0x0800eb00

08009114 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 8009114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009116:	4605      	mov	r5, r0
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 8009118:	1ccc      	adds	r4, r1, #3
 800911a:	b2a4      	uxth	r4, r4
 800911c:	f024 0403 	bic.w	r4, r4, #3
 8009120:	b2a4      	uxth	r4, r4

  if (newsize < MIN_SIZE_ALIGNED) {
 8009122:	2c0b      	cmp	r4, #11
 8009124:	d904      	bls.n	8009130 <mem_trim+0x1c>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 8009126:	f5b4 6fc8 	cmp.w	r4, #1600	; 0x640
 800912a:	d902      	bls.n	8009132 <mem_trim+0x1e>
    return NULL;
 800912c:	2500      	movs	r5, #0
 800912e:	e043      	b.n	80091b8 <mem_trim+0xa4>
    newsize = MIN_SIZE_ALIGNED;
 8009130:	240c      	movs	r4, #12
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8009132:	4b38      	ldr	r3, [pc, #224]	; (8009214 <mem_trim+0x100>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	42ab      	cmp	r3, r5
 8009138:	d803      	bhi.n	8009142 <mem_trim+0x2e>
 800913a:	4b37      	ldr	r3, [pc, #220]	; (8009218 <mem_trim+0x104>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	42ab      	cmp	r3, r5
 8009140:	d806      	bhi.n	8009150 <mem_trim+0x3c>
 8009142:	4b36      	ldr	r3, [pc, #216]	; (800921c <mem_trim+0x108>)
 8009144:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8009148:	4935      	ldr	r1, [pc, #212]	; (8009220 <mem_trim+0x10c>)
 800914a:	4836      	ldr	r0, [pc, #216]	; (8009224 <mem_trim+0x110>)
 800914c:	f003 fbee 	bl	800c92c <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8009150:	4b30      	ldr	r3, [pc, #192]	; (8009214 <mem_trim+0x100>)
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	42ab      	cmp	r3, r5
 8009156:	d82f      	bhi.n	80091b8 <mem_trim+0xa4>
 8009158:	4a2f      	ldr	r2, [pc, #188]	; (8009218 <mem_trim+0x104>)
 800915a:	6812      	ldr	r2, [r2, #0]
 800915c:	42aa      	cmp	r2, r5
 800915e:	d92b      	bls.n	80091b8 <mem_trim+0xa4>
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 8009160:	f1a5 0708 	sub.w	r7, r5, #8
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 8009164:	1aff      	subs	r7, r7, r3
 8009166:	b2bf      	uxth	r7, r7

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 8009168:	f835 6c08 	ldrh.w	r6, [r5, #-8]
 800916c:	1bf6      	subs	r6, r6, r7
 800916e:	b2b6      	uxth	r6, r6
 8009170:	3e08      	subs	r6, #8
 8009172:	b2b6      	uxth	r6, r6
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8009174:	42b4      	cmp	r4, r6
 8009176:	d821      	bhi.n	80091bc <mem_trim+0xa8>
  if (newsize > size) {
 8009178:	42b4      	cmp	r4, r6
 800917a:	d849      	bhi.n	8009210 <mem_trim+0xfc>
    /* not supported */
    return NULL;
  }
  if (newsize == size) {
 800917c:	d01c      	beq.n	80091b8 <mem_trim+0xa4>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800917e:	4b25      	ldr	r3, [pc, #148]	; (8009214 <mem_trim+0x100>)
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	f835 3c08 	ldrh.w	r3, [r5, #-8]
 8009186:	18d1      	adds	r1, r2, r3
  if (mem2->used == 0) {
 8009188:	7908      	ldrb	r0, [r1, #4]
 800918a:	bb18      	cbnz	r0, 80091d4 <mem_trim+0xc0>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800918c:	5ad0      	ldrh	r0, [r2, r3]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800918e:	19e3      	adds	r3, r4, r7
 8009190:	b29b      	uxth	r3, r3
 8009192:	3308      	adds	r3, #8
 8009194:	b29b      	uxth	r3, r3
    if (lfree == mem2) {
 8009196:	4c24      	ldr	r4, [pc, #144]	; (8009228 <mem_trim+0x114>)
 8009198:	6824      	ldr	r4, [r4, #0]
 800919a:	428c      	cmp	r4, r1
 800919c:	d016      	beq.n	80091cc <mem_trim+0xb8>
      lfree = (struct mem *)(void *)&ram[ptr2];
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800919e:	18d1      	adds	r1, r2, r3
    mem2->used = 0;
 80091a0:	2400      	movs	r4, #0
 80091a2:	710c      	strb	r4, [r1, #4]
    /* restore the next pointer */
    mem2->next = next;
 80091a4:	52d0      	strh	r0, [r2, r3]
    /* link it back to mem */
    mem2->prev = ptr;
 80091a6:	804f      	strh	r7, [r1, #2]
    /* link mem to it */
    mem->next = ptr2;
 80091a8:	f825 3c08 	strh.w	r3, [r5, #-8]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80091ac:	5ad1      	ldrh	r1, [r2, r3]
 80091ae:	f5b1 6fc8 	cmp.w	r1, #1600	; 0x640
 80091b2:	d001      	beq.n	80091b8 <mem_trim+0xa4>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 80091b4:	440a      	add	r2, r1
 80091b6:	8053      	strh	r3, [r2, #2]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
}
 80091b8:	4628      	mov	r0, r5
 80091ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80091bc:	4b17      	ldr	r3, [pc, #92]	; (800921c <mem_trim+0x108>)
 80091be:	f240 2206 	movw	r2, #518	; 0x206
 80091c2:	491a      	ldr	r1, [pc, #104]	; (800922c <mem_trim+0x118>)
 80091c4:	4817      	ldr	r0, [pc, #92]	; (8009224 <mem_trim+0x110>)
 80091c6:	f003 fbb1 	bl	800c92c <iprintf>
 80091ca:	e7d5      	b.n	8009178 <mem_trim+0x64>
      lfree = (struct mem *)(void *)&ram[ptr2];
 80091cc:	18d1      	adds	r1, r2, r3
 80091ce:	4c16      	ldr	r4, [pc, #88]	; (8009228 <mem_trim+0x114>)
 80091d0:	6021      	str	r1, [r4, #0]
 80091d2:	e7e4      	b.n	800919e <mem_trim+0x8a>
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80091d4:	f104 0314 	add.w	r3, r4, #20
 80091d8:	42b3      	cmp	r3, r6
 80091da:	d8ed      	bhi.n	80091b8 <mem_trim+0xa4>
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 80091dc:	19e3      	adds	r3, r4, r7
 80091de:	b29b      	uxth	r3, r3
 80091e0:	3308      	adds	r3, #8
 80091e2:	b29b      	uxth	r3, r3
    mem2 = (struct mem *)(void *)&ram[ptr2];
 80091e4:	18d1      	adds	r1, r2, r3
    if (mem2 < lfree) {
 80091e6:	4810      	ldr	r0, [pc, #64]	; (8009228 <mem_trim+0x114>)
 80091e8:	6800      	ldr	r0, [r0, #0]
 80091ea:	4288      	cmp	r0, r1
 80091ec:	d901      	bls.n	80091f2 <mem_trim+0xde>
      lfree = mem2;
 80091ee:	480e      	ldr	r0, [pc, #56]	; (8009228 <mem_trim+0x114>)
 80091f0:	6001      	str	r1, [r0, #0]
    mem2->used = 0;
 80091f2:	2000      	movs	r0, #0
 80091f4:	7108      	strb	r0, [r1, #4]
    mem2->next = mem->next;
 80091f6:	f835 0c08 	ldrh.w	r0, [r5, #-8]
 80091fa:	52d0      	strh	r0, [r2, r3]
    mem2->prev = ptr;
 80091fc:	804f      	strh	r7, [r1, #2]
    mem->next = ptr2;
 80091fe:	f825 3c08 	strh.w	r3, [r5, #-8]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8009202:	5ad1      	ldrh	r1, [r2, r3]
 8009204:	f5b1 6fc8 	cmp.w	r1, #1600	; 0x640
 8009208:	d0d6      	beq.n	80091b8 <mem_trim+0xa4>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800920a:	440a      	add	r2, r1
 800920c:	8053      	strh	r3, [r2, #2]
 800920e:	e7d3      	b.n	80091b8 <mem_trim+0xa4>
    return NULL;
 8009210:	2500      	movs	r5, #0
 8009212:	e7d1      	b.n	80091b8 <mem_trim+0xa4>
 8009214:	2000047c 	.word	0x2000047c
 8009218:	20000480 	.word	0x20000480
 800921c:	0800ebec 	.word	0x0800ebec
 8009220:	0800ebb4 	.word	0x0800ebb4
 8009224:	0800ea88 	.word	0x0800ea88
 8009228:	20000478 	.word	0x20000478
 800922c:	0800ebcc 	.word	0x0800ebcc

08009230 <mem_malloc>:
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 8009230:	2800      	cmp	r0, #0
 8009232:	f000 8086 	beq.w	8009342 <mem_malloc+0x112>
 8009236:	4602      	mov	r2, r0
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 8009238:	3203      	adds	r2, #3
 800923a:	b292      	uxth	r2, r2
 800923c:	f022 0203 	bic.w	r2, r2, #3
 8009240:	b292      	uxth	r2, r2

  if (size < MIN_SIZE_ALIGNED) {
 8009242:	2a0b      	cmp	r2, #11
 8009244:	d904      	bls.n	8009250 <mem_malloc+0x20>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
  }

  if (size > MEM_SIZE_ALIGNED) {
 8009246:	f5b2 6fc8 	cmp.w	r2, #1600	; 0x640
 800924a:	d902      	bls.n	8009252 <mem_malloc+0x22>
    return NULL;
 800924c:	2000      	movs	r0, #0
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
}
 800924e:	4770      	bx	lr
    size = MIN_SIZE_ALIGNED;
 8009250:	220c      	movs	r2, #12
{
 8009252:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 8009254:	4b3c      	ldr	r3, [pc, #240]	; (8009348 <mem_malloc+0x118>)
 8009256:	681e      	ldr	r6, [r3, #0]
 8009258:	4b3c      	ldr	r3, [pc, #240]	; (800934c <mem_malloc+0x11c>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	1b9b      	subs	r3, r3, r6
 800925e:	b29b      	uxth	r3, r3
 8009260:	e046      	b.n	80092f0 <mem_malloc+0xc0>
          mem->used = 1;
 8009262:	2301      	movs	r3, #1
 8009264:	7123      	strb	r3, [r4, #4]
        if (mem == lfree) {
 8009266:	4b39      	ldr	r3, [pc, #228]	; (800934c <mem_malloc+0x11c>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	42a3      	cmp	r3, r4
 800926c:	d011      	beq.n	8009292 <mem_malloc+0x62>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800926e:	4425      	add	r5, r4
 8009270:	3508      	adds	r5, #8
 8009272:	4b37      	ldr	r3, [pc, #220]	; (8009350 <mem_malloc+0x120>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	429d      	cmp	r5, r3
 8009278:	d821      	bhi.n	80092be <mem_malloc+0x8e>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800927a:	f014 0503 	ands.w	r5, r4, #3
 800927e:	d126      	bne.n	80092ce <mem_malloc+0x9e>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8009280:	2d00      	cmp	r5, #0
 8009282:	d12c      	bne.n	80092de <mem_malloc+0xae>
        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 8009284:	f104 0008 	add.w	r0, r4, #8
 8009288:	e05a      	b.n	8009340 <mem_malloc+0x110>
            cur = (struct mem *)(void *)&ram[cur->next];
 800928a:	4a2f      	ldr	r2, [pc, #188]	; (8009348 <mem_malloc+0x118>)
 800928c:	6812      	ldr	r2, [r2, #0]
 800928e:	881b      	ldrh	r3, [r3, #0]
 8009290:	4413      	add	r3, r2
          while (cur->used && cur != ram_end) {
 8009292:	791a      	ldrb	r2, [r3, #4]
 8009294:	b11a      	cbz	r2, 800929e <mem_malloc+0x6e>
 8009296:	492e      	ldr	r1, [pc, #184]	; (8009350 <mem_malloc+0x120>)
 8009298:	6809      	ldr	r1, [r1, #0]
 800929a:	4299      	cmp	r1, r3
 800929c:	d1f5      	bne.n	800928a <mem_malloc+0x5a>
          lfree = cur;
 800929e:	492b      	ldr	r1, [pc, #172]	; (800934c <mem_malloc+0x11c>)
 80092a0:	600b      	str	r3, [r1, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 80092a2:	492b      	ldr	r1, [pc, #172]	; (8009350 <mem_malloc+0x120>)
 80092a4:	6809      	ldr	r1, [r1, #0]
 80092a6:	4299      	cmp	r1, r3
 80092a8:	d0e1      	beq.n	800926e <mem_malloc+0x3e>
 80092aa:	2a00      	cmp	r2, #0
 80092ac:	d0df      	beq.n	800926e <mem_malloc+0x3e>
 80092ae:	4b29      	ldr	r3, [pc, #164]	; (8009354 <mem_malloc+0x124>)
 80092b0:	f240 22cf 	movw	r2, #719	; 0x2cf
 80092b4:	4928      	ldr	r1, [pc, #160]	; (8009358 <mem_malloc+0x128>)
 80092b6:	4829      	ldr	r0, [pc, #164]	; (800935c <mem_malloc+0x12c>)
 80092b8:	f003 fb38 	bl	800c92c <iprintf>
 80092bc:	e7d7      	b.n	800926e <mem_malloc+0x3e>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80092be:	4b25      	ldr	r3, [pc, #148]	; (8009354 <mem_malloc+0x124>)
 80092c0:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 80092c4:	4926      	ldr	r1, [pc, #152]	; (8009360 <mem_malloc+0x130>)
 80092c6:	4825      	ldr	r0, [pc, #148]	; (800935c <mem_malloc+0x12c>)
 80092c8:	f003 fb30 	bl	800c92c <iprintf>
 80092cc:	e7d5      	b.n	800927a <mem_malloc+0x4a>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80092ce:	4b21      	ldr	r3, [pc, #132]	; (8009354 <mem_malloc+0x124>)
 80092d0:	f240 22d6 	movw	r2, #726	; 0x2d6
 80092d4:	4923      	ldr	r1, [pc, #140]	; (8009364 <mem_malloc+0x134>)
 80092d6:	4821      	ldr	r0, [pc, #132]	; (800935c <mem_malloc+0x12c>)
 80092d8:	f003 fb28 	bl	800c92c <iprintf>
 80092dc:	e7d0      	b.n	8009280 <mem_malloc+0x50>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80092de:	4b1d      	ldr	r3, [pc, #116]	; (8009354 <mem_malloc+0x124>)
 80092e0:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 80092e4:	4920      	ldr	r1, [pc, #128]	; (8009368 <mem_malloc+0x138>)
 80092e6:	481d      	ldr	r0, [pc, #116]	; (800935c <mem_malloc+0x12c>)
 80092e8:	f003 fb20 	bl	800c92c <iprintf>
 80092ec:	e7ca      	b.n	8009284 <mem_malloc+0x54>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 80092ee:	8823      	ldrh	r3, [r4, #0]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 80092f0:	461f      	mov	r7, r3
 80092f2:	4615      	mov	r5, r2
 80092f4:	f5c2 60c8 	rsb	r0, r2, #1600	; 0x640
 80092f8:	4283      	cmp	r3, r0
 80092fa:	d220      	bcs.n	800933e <mem_malloc+0x10e>
      mem = (struct mem *)(void *)&ram[ptr];
 80092fc:	18f4      	adds	r4, r6, r3
      if ((!mem->used) &&
 80092fe:	7920      	ldrb	r0, [r4, #4]
 8009300:	2800      	cmp	r0, #0
 8009302:	d1f4      	bne.n	80092ee <mem_malloc+0xbe>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8009304:	5af1      	ldrh	r1, [r6, r3]
 8009306:	1bc9      	subs	r1, r1, r7
 8009308:	3908      	subs	r1, #8
      if ((!mem->used) &&
 800930a:	42a9      	cmp	r1, r5
 800930c:	d3ef      	bcc.n	80092ee <mem_malloc+0xbe>
        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800930e:	f105 0014 	add.w	r0, r5, #20
 8009312:	4281      	cmp	r1, r0
 8009314:	d3a5      	bcc.n	8009262 <mem_malloc+0x32>
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 8009316:	441a      	add	r2, r3
 8009318:	b292      	uxth	r2, r2
 800931a:	3208      	adds	r2, #8
 800931c:	b292      	uxth	r2, r2
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800931e:	18b1      	adds	r1, r6, r2
          mem2->used = 0;
 8009320:	2000      	movs	r0, #0
 8009322:	7108      	strb	r0, [r1, #4]
          mem2->next = mem->next;
 8009324:	8820      	ldrh	r0, [r4, #0]
 8009326:	52b0      	strh	r0, [r6, r2]
          mem2->prev = ptr;
 8009328:	804b      	strh	r3, [r1, #2]
          mem->next = ptr2;
 800932a:	8022      	strh	r2, [r4, #0]
          mem->used = 1;
 800932c:	2301      	movs	r3, #1
 800932e:	7123      	strb	r3, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 8009330:	5ab3      	ldrh	r3, [r6, r2]
 8009332:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8009336:	d096      	beq.n	8009266 <mem_malloc+0x36>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8009338:	441e      	add	r6, r3
 800933a:	8072      	strh	r2, [r6, #2]
 800933c:	e793      	b.n	8009266 <mem_malloc+0x36>
  return NULL;
 800933e:	2000      	movs	r0, #0
}
 8009340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return NULL;
 8009342:	2000      	movs	r0, #0
 8009344:	4770      	bx	lr
 8009346:	bf00      	nop
 8009348:	2000047c 	.word	0x2000047c
 800934c:	20000478 	.word	0x20000478
 8009350:	20000480 	.word	0x20000480
 8009354:	0800ebec 	.word	0x0800ebec
 8009358:	0800eb14 	.word	0x0800eb14
 800935c:	0800ea88 	.word	0x0800ea88
 8009360:	0800eb30 	.word	0x0800eb30
 8009364:	0800eb60 	.word	0x0800eb60
 8009368:	0800eb90 	.word	0x0800eb90

0800936c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800936c:	b510      	push	{r4, lr}
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800936e:	6883      	ldr	r3, [r0, #8]
 8009370:	681c      	ldr	r4, [r3, #0]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8009372:	b174      	cbz	r4, 8009392 <do_memp_malloc_pool+0x26>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8009374:	6822      	ldr	r2, [r4, #0]
 8009376:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8009378:	f014 0f03 	tst.w	r4, #3
 800937c:	d101      	bne.n	8009382 <do_memp_malloc_pool+0x16>
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
}
 800937e:	4620      	mov	r0, r4
 8009380:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8009382:	4b05      	ldr	r3, [pc, #20]	; (8009398 <do_memp_malloc_pool+0x2c>)
 8009384:	f240 1249 	movw	r2, #329	; 0x149
 8009388:	4904      	ldr	r1, [pc, #16]	; (800939c <do_memp_malloc_pool+0x30>)
 800938a:	4805      	ldr	r0, [pc, #20]	; (80093a0 <do_memp_malloc_pool+0x34>)
 800938c:	f003 face 	bl	800c92c <iprintf>
 8009390:	e7f5      	b.n	800937e <do_memp_malloc_pool+0x12>
  return NULL;
 8009392:	2400      	movs	r4, #0
 8009394:	e7f3      	b.n	800937e <do_memp_malloc_pool+0x12>
 8009396:	bf00      	nop
 8009398:	0800ecb8 	.word	0x0800ecb8
 800939c:	0800ece8 	.word	0x0800ece8
 80093a0:	0800ea88 	.word	0x0800ea88

080093a4 <do_memp_free_pool>:
  return memp;
}

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 80093a4:	b538      	push	{r3, r4, r5, lr}
 80093a6:	4605      	mov	r5, r0
 80093a8:	460c      	mov	r4, r1
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80093aa:	f011 0f03 	tst.w	r1, #3
 80093ae:	d105      	bne.n	80093bc <do_memp_free_pool+0x18>
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80093b0:	68ab      	ldr	r3, [r5, #8]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	6023      	str	r3, [r4, #0]
  *desc->tab = memp;
 80093b6:	68ab      	ldr	r3, [r5, #8]
 80093b8:	601c      	str	r4, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 80093ba:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("memp_free: mem properly aligned",
 80093bc:	4b03      	ldr	r3, [pc, #12]	; (80093cc <do_memp_free_pool+0x28>)
 80093be:	f240 129d 	movw	r2, #413	; 0x19d
 80093c2:	4903      	ldr	r1, [pc, #12]	; (80093d0 <do_memp_free_pool+0x2c>)
 80093c4:	4803      	ldr	r0, [pc, #12]	; (80093d4 <do_memp_free_pool+0x30>)
 80093c6:	f003 fab1 	bl	800c92c <iprintf>
 80093ca:	e7f1      	b.n	80093b0 <do_memp_free_pool+0xc>
 80093cc:	0800ecb8 	.word	0x0800ecb8
 80093d0:	0800ec98 	.word	0x0800ec98
 80093d4:	0800ea88 	.word	0x0800ea88

080093d8 <memp_init_pool>:
  *desc->tab = NULL;
 80093d8:	6883      	ldr	r3, [r0, #8]
 80093da:	2200      	movs	r2, #0
 80093dc:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 80093de:	6843      	ldr	r3, [r0, #4]
 80093e0:	3303      	adds	r3, #3
 80093e2:	f023 0303 	bic.w	r3, r3, #3
  for (i = 0; i < desc->num; ++i) {
 80093e6:	e007      	b.n	80093f8 <memp_init_pool+0x20>
    memp->next = *desc->tab;
 80093e8:	6881      	ldr	r1, [r0, #8]
 80093ea:	6809      	ldr	r1, [r1, #0]
 80093ec:	6019      	str	r1, [r3, #0]
    *desc->tab = memp;
 80093ee:	6881      	ldr	r1, [r0, #8]
 80093f0:	600b      	str	r3, [r1, #0]
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80093f2:	8801      	ldrh	r1, [r0, #0]
 80093f4:	440b      	add	r3, r1
  for (i = 0; i < desc->num; ++i) {
 80093f6:	3201      	adds	r2, #1
 80093f8:	8841      	ldrh	r1, [r0, #2]
 80093fa:	4291      	cmp	r1, r2
 80093fc:	dcf4      	bgt.n	80093e8 <memp_init_pool+0x10>
}
 80093fe:	4770      	bx	lr

08009400 <memp_init>:
{
 8009400:	b510      	push	{r4, lr}
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8009402:	2400      	movs	r4, #0
 8009404:	e006      	b.n	8009414 <memp_init+0x14>
    memp_init_pool(memp_pools[i]);
 8009406:	4b05      	ldr	r3, [pc, #20]	; (800941c <memp_init+0x1c>)
 8009408:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800940c:	f7ff ffe4 	bl	80093d8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8009410:	3401      	adds	r4, #1
 8009412:	b2a4      	uxth	r4, r4
 8009414:	2c05      	cmp	r4, #5
 8009416:	d9f6      	bls.n	8009406 <memp_init+0x6>
}
 8009418:	bd10      	pop	{r4, pc}
 800941a:	bf00      	nop
 800941c:	0800ed90 	.word	0x0800ed90

08009420 <memp_malloc>:
{
 8009420:	b508      	push	{r3, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8009422:	2805      	cmp	r0, #5
 8009424:	d805      	bhi.n	8009432 <memp_malloc+0x12>
  memp = do_memp_malloc_pool(memp_pools[type]);
 8009426:	4b07      	ldr	r3, [pc, #28]	; (8009444 <memp_malloc+0x24>)
 8009428:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800942c:	f7ff ff9e 	bl	800936c <do_memp_malloc_pool>
}
 8009430:	bd08      	pop	{r3, pc}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8009432:	4b05      	ldr	r3, [pc, #20]	; (8009448 <memp_malloc+0x28>)
 8009434:	f240 1287 	movw	r2, #391	; 0x187
 8009438:	4904      	ldr	r1, [pc, #16]	; (800944c <memp_malloc+0x2c>)
 800943a:	4805      	ldr	r0, [pc, #20]	; (8009450 <memp_malloc+0x30>)
 800943c:	f003 fa76 	bl	800c92c <iprintf>
 8009440:	2000      	movs	r0, #0
 8009442:	e7f5      	b.n	8009430 <memp_malloc+0x10>
 8009444:	0800ed90 	.word	0x0800ed90
 8009448:	0800ecb8 	.word	0x0800ecb8
 800944c:	0800ed70 	.word	0x0800ed70
 8009450:	0800ea88 	.word	0x0800ea88

08009454 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8009454:	b508      	push	{r3, lr}
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8009456:	2805      	cmp	r0, #5
 8009458:	d806      	bhi.n	8009468 <memp_free+0x14>

  if (mem == NULL) {
 800945a:	b121      	cbz	r1, 8009466 <memp_free+0x12>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800945c:	4b06      	ldr	r3, [pc, #24]	; (8009478 <memp_free+0x24>)
 800945e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8009462:	f7ff ff9f 	bl	80093a4 <do_memp_free_pool>
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8009466:	bd08      	pop	{r3, pc}
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8009468:	4b04      	ldr	r3, [pc, #16]	; (800947c <memp_free+0x28>)
 800946a:	f240 12db 	movw	r2, #475	; 0x1db
 800946e:	4904      	ldr	r1, [pc, #16]	; (8009480 <memp_free+0x2c>)
 8009470:	4804      	ldr	r0, [pc, #16]	; (8009484 <memp_free+0x30>)
 8009472:	f003 fa5b 	bl	800c92c <iprintf>
 8009476:	e7f6      	b.n	8009466 <memp_free+0x12>
 8009478:	0800ed90 	.word	0x0800ed90
 800947c:	0800ecb8 	.word	0x0800ecb8
 8009480:	0800ed54 	.word	0x0800ed54
 8009484:	0800ea88 	.word	0x0800ea88

08009488 <netif_issue_reports>:
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8009488:	f011 0f01 	tst.w	r1, #1
 800948c:	d00c      	beq.n	80094a8 <netif_issue_reports+0x20>
{
 800948e:	b508      	push	{r3, lr}
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8009490:	6843      	ldr	r3, [r0, #4]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8009492:	b123      	cbz	r3, 800949e <netif_issue_reports+0x16>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8009494:	f890 302f 	ldrb.w	r3, [r0, #47]	; 0x2f
 8009498:	f013 0f08 	tst.w	r3, #8
 800949c:	d100      	bne.n	80094a0 <netif_issue_reports+0x18>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 800949e:	bd08      	pop	{r3, pc}
      etharp_gratuitous(netif);
 80094a0:	1d01      	adds	r1, r0, #4
 80094a2:	f000 ffcd 	bl	800a440 <etharp_request>
}
 80094a6:	e7fa      	b.n	800949e <netif_issue_reports+0x16>
 80094a8:	4770      	bx	lr

080094aa <netif_init>:
}
 80094aa:	4770      	bx	lr

080094ac <netif_set_ipaddr>:
{
 80094ac:	b530      	push	{r4, r5, lr}
 80094ae:	b083      	sub	sp, #12
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 80094b0:	460d      	mov	r5, r1
 80094b2:	b199      	cbz	r1, 80094dc <netif_set_ipaddr+0x30>
 80094b4:	680a      	ldr	r2, [r1, #0]
 80094b6:	9201      	str	r2, [sp, #4]
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 80094b8:	6842      	ldr	r2, [r0, #4]
 80094ba:	9901      	ldr	r1, [sp, #4]
 80094bc:	4291      	cmp	r1, r2
 80094be:	d00b      	beq.n	80094d8 <netif_set_ipaddr+0x2c>
 80094c0:	4604      	mov	r4, r0
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 80094c2:	a901      	add	r1, sp, #4
 80094c4:	3004      	adds	r0, #4
 80094c6:	f000 fd51 	bl	8009f6c <udp_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80094ca:	b15d      	cbz	r5, 80094e4 <netif_set_ipaddr+0x38>
 80094cc:	682b      	ldr	r3, [r5, #0]
 80094ce:	6063      	str	r3, [r4, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80094d0:	2101      	movs	r1, #1
 80094d2:	4620      	mov	r0, r4
 80094d4:	f7ff ffd8 	bl	8009488 <netif_issue_reports>
}
 80094d8:	b003      	add	sp, #12
 80094da:	bd30      	pop	{r4, r5, pc}
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 80094dc:	4a02      	ldr	r2, [pc, #8]	; (80094e8 <netif_set_ipaddr+0x3c>)
 80094de:	6812      	ldr	r2, [r2, #0]
 80094e0:	9201      	str	r2, [sp, #4]
 80094e2:	e7e9      	b.n	80094b8 <netif_set_ipaddr+0xc>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80094e4:	2300      	movs	r3, #0
 80094e6:	e7f2      	b.n	80094ce <netif_set_ipaddr+0x22>
 80094e8:	0800f538 	.word	0x0800f538

080094ec <netif_set_gw>:
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80094ec:	b111      	cbz	r1, 80094f4 <netif_set_gw+0x8>
 80094ee:	680b      	ldr	r3, [r1, #0]
 80094f0:	60c3      	str	r3, [r0, #12]
}
 80094f2:	4770      	bx	lr
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80094f4:	2300      	movs	r3, #0
 80094f6:	e7fb      	b.n	80094f0 <netif_set_gw+0x4>

080094f8 <netif_set_netmask>:
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 80094f8:	b111      	cbz	r1, 8009500 <netif_set_netmask+0x8>
 80094fa:	680b      	ldr	r3, [r1, #0]
 80094fc:	6083      	str	r3, [r0, #8]
}
 80094fe:	4770      	bx	lr
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8009500:	2300      	movs	r3, #0
 8009502:	e7fb      	b.n	80094fc <netif_set_netmask+0x4>

08009504 <netif_set_addr>:
{
 8009504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009506:	4604      	mov	r4, r0
 8009508:	4617      	mov	r7, r2
 800950a:	461e      	mov	r6, r3
  if (ip4_addr_isany(ipaddr)) {
 800950c:	460d      	mov	r5, r1
 800950e:	b109      	cbz	r1, 8009514 <netif_set_addr+0x10>
 8009510:	680b      	ldr	r3, [r1, #0]
 8009512:	b963      	cbnz	r3, 800952e <netif_set_addr+0x2a>
    netif_set_ipaddr(netif, ipaddr);
 8009514:	4629      	mov	r1, r5
 8009516:	4620      	mov	r0, r4
 8009518:	f7ff ffc8 	bl	80094ac <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 800951c:	4639      	mov	r1, r7
 800951e:	4620      	mov	r0, r4
 8009520:	f7ff ffea 	bl	80094f8 <netif_set_netmask>
    netif_set_gw(netif, gw);
 8009524:	4631      	mov	r1, r6
 8009526:	4620      	mov	r0, r4
 8009528:	f7ff ffe0 	bl	80094ec <netif_set_gw>
}
 800952c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    netif_set_netmask(netif, netmask);
 800952e:	4611      	mov	r1, r2
 8009530:	f7ff ffe2 	bl	80094f8 <netif_set_netmask>
    netif_set_gw(netif, gw);
 8009534:	4631      	mov	r1, r6
 8009536:	4620      	mov	r0, r4
 8009538:	f7ff ffd8 	bl	80094ec <netif_set_gw>
    netif_set_ipaddr(netif, ipaddr);
 800953c:	4629      	mov	r1, r5
 800953e:	4620      	mov	r0, r4
 8009540:	f7ff ffb4 	bl	80094ac <netif_set_ipaddr>
}
 8009544:	e7f2      	b.n	800952c <netif_set_addr+0x28>
	...

08009548 <netif_add>:
{
 8009548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800954c:	4604      	mov	r4, r0
 800954e:	460e      	mov	r6, r1
 8009550:	4617      	mov	r7, r2
 8009552:	4698      	mov	r8, r3
 8009554:	9d07      	ldr	r5, [sp, #28]
  LWIP_ASSERT("No init function given", init != NULL);
 8009556:	b31d      	cbz	r5, 80095a0 <netif_add+0x58>
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8009558:	2300      	movs	r3, #0
 800955a:	6063      	str	r3, [r4, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800955c:	60a3      	str	r3, [r4, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800955e:	60e3      	str	r3, [r4, #12]
  netif->flags = 0;
 8009560:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 8009564:	2203      	movs	r2, #3
 8009566:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
  netif->link_callback = NULL;
 800956a:	61e3      	str	r3, [r4, #28]
  netif->state = state;
 800956c:	9b06      	ldr	r3, [sp, #24]
 800956e:	6223      	str	r3, [r4, #32]
  netif->num = netif_num++;
 8009570:	4a10      	ldr	r2, [pc, #64]	; (80095b4 <netif_add+0x6c>)
 8009572:	7813      	ldrb	r3, [r2, #0]
 8009574:	1c59      	adds	r1, r3, #1
 8009576:	7011      	strb	r1, [r2, #0]
 8009578:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
  netif->input = input;
 800957c:	9b08      	ldr	r3, [sp, #32]
 800957e:	6123      	str	r3, [r4, #16]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8009580:	4643      	mov	r3, r8
 8009582:	463a      	mov	r2, r7
 8009584:	4631      	mov	r1, r6
 8009586:	4620      	mov	r0, r4
 8009588:	f7ff ffbc 	bl	8009504 <netif_set_addr>
  if (init(netif) != ERR_OK) {
 800958c:	4620      	mov	r0, r4
 800958e:	47a8      	blx	r5
 8009590:	b968      	cbnz	r0, 80095ae <netif_add+0x66>
  netif->next = netif_list;
 8009592:	4b09      	ldr	r3, [pc, #36]	; (80095b8 <netif_add+0x70>)
 8009594:	681a      	ldr	r2, [r3, #0]
 8009596:	6022      	str	r2, [r4, #0]
  netif_list = netif;
 8009598:	601c      	str	r4, [r3, #0]
  return netif;
 800959a:	4620      	mov	r0, r4
}
 800959c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("No init function given", init != NULL);
 80095a0:	4b06      	ldr	r3, [pc, #24]	; (80095bc <netif_add+0x74>)
 80095a2:	22fb      	movs	r2, #251	; 0xfb
 80095a4:	4906      	ldr	r1, [pc, #24]	; (80095c0 <netif_add+0x78>)
 80095a6:	4807      	ldr	r0, [pc, #28]	; (80095c4 <netif_add+0x7c>)
 80095a8:	f003 f9c0 	bl	800c92c <iprintf>
 80095ac:	e7d4      	b.n	8009558 <netif_add+0x10>
    return NULL;
 80095ae:	2000      	movs	r0, #0
 80095b0:	e7f4      	b.n	800959c <netif_add+0x54>
 80095b2:	bf00      	nop
 80095b4:	2000049c 	.word	0x2000049c
 80095b8:	200076f0 	.word	0x200076f0
 80095bc:	0800eda8 	.word	0x0800eda8
 80095c0:	0800eddc 	.word	0x0800eddc
 80095c4:	0800ea88 	.word	0x0800ea88

080095c8 <netif_set_default>:
  netif_default = netif;
 80095c8:	4b01      	ldr	r3, [pc, #4]	; (80095d0 <netif_set_default+0x8>)
 80095ca:	6018      	str	r0, [r3, #0]
}
 80095cc:	4770      	bx	lr
 80095ce:	bf00      	nop
 80095d0:	200076f4 	.word	0x200076f4

080095d4 <netif_set_up>:
{
 80095d4:	b508      	push	{r3, lr}
  if (!(netif->flags & NETIF_FLAG_UP)) {
 80095d6:	f890 302f 	ldrb.w	r3, [r0, #47]	; 0x2f
 80095da:	f013 0f01 	tst.w	r3, #1
 80095de:	d106      	bne.n	80095ee <netif_set_up+0x1a>
    netif->flags |= NETIF_FLAG_UP;
 80095e0:	f043 0301 	orr.w	r3, r3, #1
 80095e4:	f880 302f 	strb.w	r3, [r0, #47]	; 0x2f
    if (netif->flags & NETIF_FLAG_LINK_UP) {
 80095e8:	f013 0f04 	tst.w	r3, #4
 80095ec:	d100      	bne.n	80095f0 <netif_set_up+0x1c>
}
 80095ee:	bd08      	pop	{r3, pc}
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 80095f0:	2103      	movs	r1, #3
 80095f2:	f7ff ff49 	bl	8009488 <netif_issue_reports>
}
 80095f6:	e7fa      	b.n	80095ee <netif_set_up+0x1a>

080095f8 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 80095f8:	b508      	push	{r3, lr}
  if (netif->flags & NETIF_FLAG_UP) {
 80095fa:	f890 302f 	ldrb.w	r3, [r0, #47]	; 0x2f
 80095fe:	f013 0f01 	tst.w	r3, #1
 8009602:	d006      	beq.n	8009612 <netif_set_down+0x1a>
    netif->flags &= ~NETIF_FLAG_UP;
 8009604:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009608:	f880 302f 	strb.w	r3, [r0, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800960c:	f013 0f08 	tst.w	r3, #8
 8009610:	d100      	bne.n	8009614 <netif_set_down+0x1c>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8009612:	bd08      	pop	{r3, pc}
      etharp_cleanup_netif(netif);
 8009614:	f000 fe9c 	bl	800a350 <etharp_cleanup_netif>
}
 8009618:	e7fb      	b.n	8009612 <netif_set_down+0x1a>

0800961a <netif_set_link_callback>:
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
  if (netif) {
 800961a:	b100      	cbz	r0, 800961e <netif_set_link_callback+0x4>
    netif->link_callback = link_callback;
 800961c:	61c1      	str	r1, [r0, #28]
  }
}
 800961e:	4770      	bx	lr

08009620 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8009620:	b570      	push	{r4, r5, r6, lr}
 8009622:	460c      	mov	r4, r1
 8009624:	4616      	mov	r6, r2
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8009626:	4605      	mov	r5, r0
 8009628:	b1c0      	cbz	r0, 800965c <pbuf_header_impl+0x3c>
  if ((header_size_increment == 0) || (p == NULL)) {
 800962a:	2c00      	cmp	r4, #0
 800962c:	d04e      	beq.n	80096cc <pbuf_header_impl+0xac>
 800962e:	2d00      	cmp	r5, #0
 8009630:	d04e      	beq.n	80096d0 <pbuf_header_impl+0xb0>
    return 0;
  }

  if (header_size_increment < 0) {
 8009632:	2c00      	cmp	r4, #0
 8009634:	db1a      	blt.n	800966c <pbuf_header_impl+0x4c>
    increment_magnitude = (u16_t)-header_size_increment;
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 8009636:	b2a2      	uxth	r2, r4
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 8009638:	7b2b      	ldrb	r3, [r5, #12]
  /* remember current payload pointer */
  payload = p->payload;
 800963a:	6869      	ldr	r1, [r5, #4]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800963c:	b32b      	cbz	r3, 800968a <pbuf_header_impl+0x6a>
 800963e:	2b03      	cmp	r3, #3
 8009640:	d023      	beq.n	800968a <pbuf_header_impl+0x6a>
      p->payload = payload;
      /* bail out unsuccessfully */
      return 1;
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 8009642:	3b01      	subs	r3, #1
 8009644:	b29b      	uxth	r3, r3
 8009646:	2b01      	cmp	r3, #1
 8009648:	d837      	bhi.n	80096ba <pbuf_header_impl+0x9a>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800964a:	2c00      	cmp	r4, #0
 800964c:	db2f      	blt.n	80096ae <pbuf_header_impl+0x8e>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
    } else if ((header_size_increment > 0) && force) {
 800964e:	2c00      	cmp	r4, #0
 8009650:	dd40      	ble.n	80096d4 <pbuf_header_impl+0xb4>
 8009652:	2e00      	cmp	r6, #0
 8009654:	d040      	beq.n	80096d8 <pbuf_header_impl+0xb8>
      p->payload = (u8_t *)p->payload - header_size_increment;
 8009656:	1b09      	subs	r1, r1, r4
 8009658:	6069      	str	r1, [r5, #4]
 800965a:	e01c      	b.n	8009696 <pbuf_header_impl+0x76>
  LWIP_ASSERT("p != NULL", p != NULL);
 800965c:	4b1f      	ldr	r3, [pc, #124]	; (80096dc <pbuf_header_impl+0xbc>)
 800965e:	f240 223f 	movw	r2, #575	; 0x23f
 8009662:	491f      	ldr	r1, [pc, #124]	; (80096e0 <pbuf_header_impl+0xc0>)
 8009664:	481f      	ldr	r0, [pc, #124]	; (80096e4 <pbuf_header_impl+0xc4>)
 8009666:	f003 f961 	bl	800c92c <iprintf>
 800966a:	e7de      	b.n	800962a <pbuf_header_impl+0xa>
    increment_magnitude = (u16_t)-header_size_increment;
 800966c:	b2a2      	uxth	r2, r4
 800966e:	4252      	negs	r2, r2
 8009670:	b292      	uxth	r2, r2
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8009672:	896b      	ldrh	r3, [r5, #10]
 8009674:	4293      	cmp	r3, r2
 8009676:	d2df      	bcs.n	8009638 <pbuf_header_impl+0x18>
 8009678:	4b18      	ldr	r3, [pc, #96]	; (80096dc <pbuf_header_impl+0xbc>)
 800967a:	f240 2247 	movw	r2, #583	; 0x247
 800967e:	491a      	ldr	r1, [pc, #104]	; (80096e8 <pbuf_header_impl+0xc8>)
 8009680:	4818      	ldr	r0, [pc, #96]	; (80096e4 <pbuf_header_impl+0xc4>)
 8009682:	f003 f953 	bl	800c92c <iprintf>
 8009686:	2001      	movs	r0, #1
 8009688:	e021      	b.n	80096ce <pbuf_header_impl+0xae>
    p->payload = (u8_t *)p->payload - header_size_increment;
 800968a:	1b0b      	subs	r3, r1, r4
 800968c:	606b      	str	r3, [r5, #4]
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800968e:	f105 0210 	add.w	r2, r5, #16
 8009692:	4293      	cmp	r3, r2
 8009694:	d308      	bcc.n	80096a8 <pbuf_header_impl+0x88>
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
    return 1;
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 8009696:	b2a4      	uxth	r4, r4
 8009698:	896b      	ldrh	r3, [r5, #10]
 800969a:	4423      	add	r3, r4
 800969c:	816b      	strh	r3, [r5, #10]
  p->tot_len += header_size_increment;
 800969e:	892b      	ldrh	r3, [r5, #8]
 80096a0:	441c      	add	r4, r3
 80096a2:	812c      	strh	r4, [r5, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 80096a4:	2000      	movs	r0, #0
 80096a6:	e012      	b.n	80096ce <pbuf_header_impl+0xae>
      p->payload = payload;
 80096a8:	6069      	str	r1, [r5, #4]
      return 1;
 80096aa:	2001      	movs	r0, #1
 80096ac:	e00f      	b.n	80096ce <pbuf_header_impl+0xae>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 80096ae:	896b      	ldrh	r3, [r5, #10]
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d3cc      	bcc.n	800964e <pbuf_header_impl+0x2e>
      p->payload = (u8_t *)p->payload - header_size_increment;
 80096b4:	1b09      	subs	r1, r1, r4
 80096b6:	6069      	str	r1, [r5, #4]
 80096b8:	e7ed      	b.n	8009696 <pbuf_header_impl+0x76>
    LWIP_ASSERT("bad pbuf type", 0);
 80096ba:	4b08      	ldr	r3, [pc, #32]	; (80096dc <pbuf_header_impl+0xbc>)
 80096bc:	f240 2277 	movw	r2, #631	; 0x277
 80096c0:	490a      	ldr	r1, [pc, #40]	; (80096ec <pbuf_header_impl+0xcc>)
 80096c2:	4808      	ldr	r0, [pc, #32]	; (80096e4 <pbuf_header_impl+0xc4>)
 80096c4:	f003 f932 	bl	800c92c <iprintf>
    return 1;
 80096c8:	2001      	movs	r0, #1
 80096ca:	e000      	b.n	80096ce <pbuf_header_impl+0xae>
    return 0;
 80096cc:	2000      	movs	r0, #0
}
 80096ce:	bd70      	pop	{r4, r5, r6, pc}
    return 0;
 80096d0:	2000      	movs	r0, #0
 80096d2:	e7fc      	b.n	80096ce <pbuf_header_impl+0xae>
      return 1;
 80096d4:	2001      	movs	r0, #1
 80096d6:	e7fa      	b.n	80096ce <pbuf_header_impl+0xae>
 80096d8:	2001      	movs	r0, #1
 80096da:	e7f8      	b.n	80096ce <pbuf_header_impl+0xae>
 80096dc:	0800f068 	.word	0x0800f068
 80096e0:	0800f098 	.word	0x0800f098
 80096e4:	0800ea88 	.word	0x0800ea88
 80096e8:	0800f0a4 	.word	0x0800f0a4
 80096ec:	0800f0c4 	.word	0x0800f0c4

080096f0 <pbuf_alloced_custom>:
{
 80096f0:	b570      	push	{r4, r5, r6, lr}
 80096f2:	9c04      	ldr	r4, [sp, #16]
  switch (l) {
 80096f4:	2804      	cmp	r0, #4
 80096f6:	d80a      	bhi.n	800970e <pbuf_alloced_custom+0x1e>
 80096f8:	e8df f000 	tbb	[pc, r0]
 80096fc:	05031412 	.word	0x05031412
 8009700:	07          	.byte	0x07
 8009701:	00          	.byte	0x00
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 8009702:	200e      	movs	r0, #14
    break;
 8009704:	e00f      	b.n	8009726 <pbuf_alloced_custom+0x36>
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 8009706:	2000      	movs	r0, #0
    break;
 8009708:	e00d      	b.n	8009726 <pbuf_alloced_custom+0x36>
    offset = 0;
 800970a:	2000      	movs	r0, #0
    break;
 800970c:	e00b      	b.n	8009726 <pbuf_alloced_custom+0x36>
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800970e:	4b13      	ldr	r3, [pc, #76]	; (800975c <pbuf_alloced_custom+0x6c>)
 8009710:	f240 12c5 	movw	r2, #453	; 0x1c5
 8009714:	4912      	ldr	r1, [pc, #72]	; (8009760 <pbuf_alloced_custom+0x70>)
 8009716:	4813      	ldr	r0, [pc, #76]	; (8009764 <pbuf_alloced_custom+0x74>)
 8009718:	f003 f908 	bl	800c92c <iprintf>
    return NULL;
 800971c:	2000      	movs	r0, #0
 800971e:	e017      	b.n	8009750 <pbuf_alloced_custom+0x60>
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8009720:	2036      	movs	r0, #54	; 0x36
 8009722:	e000      	b.n	8009726 <pbuf_alloced_custom+0x36>
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 8009724:	2022      	movs	r0, #34	; 0x22
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8009726:	3003      	adds	r0, #3
 8009728:	f020 0003 	bic.w	r0, r0, #3
 800972c:	180e      	adds	r6, r1, r0
 800972e:	f8bd 5014 	ldrh.w	r5, [sp, #20]
 8009732:	42ae      	cmp	r6, r5
 8009734:	d810      	bhi.n	8009758 <pbuf_alloced_custom+0x68>
  p->pbuf.next = NULL;
 8009736:	2500      	movs	r5, #0
 8009738:	601d      	str	r5, [r3, #0]
  if (payload_mem != NULL) {
 800973a:	b154      	cbz	r4, 8009752 <pbuf_alloced_custom+0x62>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800973c:	4420      	add	r0, r4
 800973e:	6058      	str	r0, [r3, #4]
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 8009740:	2002      	movs	r0, #2
 8009742:	7358      	strb	r0, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 8009744:	8119      	strh	r1, [r3, #8]
 8009746:	8159      	strh	r1, [r3, #10]
  p->pbuf.type = type;
 8009748:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800974a:	2201      	movs	r2, #1
 800974c:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 800974e:	4618      	mov	r0, r3
}
 8009750:	bd70      	pop	{r4, r5, r6, pc}
    p->pbuf.payload = NULL;
 8009752:	2000      	movs	r0, #0
 8009754:	6058      	str	r0, [r3, #4]
 8009756:	e7f3      	b.n	8009740 <pbuf_alloced_custom+0x50>
    return NULL;
 8009758:	2000      	movs	r0, #0
 800975a:	e7f9      	b.n	8009750 <pbuf_alloced_custom+0x60>
 800975c:	0800f068 	.word	0x0800f068
 8009760:	0800eed8 	.word	0x0800eed8
 8009764:	0800ea88 	.word	0x0800ea88

08009768 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 8009768:	b508      	push	{r3, lr}
   return pbuf_header_impl(p, header_size_increment, 0);
 800976a:	2200      	movs	r2, #0
 800976c:	f7ff ff58 	bl	8009620 <pbuf_header_impl>
}
 8009770:	bd08      	pop	{r3, pc}

08009772 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8009772:	b508      	push	{r3, lr}
   return pbuf_header_impl(p, header_size_increment, 1);
 8009774:	2201      	movs	r2, #1
 8009776:	f7ff ff53 	bl	8009620 <pbuf_header_impl>
}
 800977a:	bd08      	pop	{r3, pc}

0800977c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800977c:	b570      	push	{r4, r5, r6, lr}
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800977e:	b128      	cbz	r0, 800978c <pbuf_free+0x10>
 8009780:	4604      	mov	r4, r0
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 8009782:	7b03      	ldrb	r3, [r0, #12]
 8009784:	2b03      	cmp	r3, #3
 8009786:	d80b      	bhi.n	80097a0 <pbuf_free+0x24>
{
 8009788:	2500      	movs	r5, #0
 800978a:	e01f      	b.n	80097cc <pbuf_free+0x50>
    LWIP_ASSERT("p != NULL", p != NULL);
 800978c:	4b27      	ldr	r3, [pc, #156]	; (800982c <pbuf_free+0xb0>)
 800978e:	f240 22d2 	movw	r2, #722	; 0x2d2
 8009792:	4927      	ldr	r1, [pc, #156]	; (8009830 <pbuf_free+0xb4>)
 8009794:	4827      	ldr	r0, [pc, #156]	; (8009834 <pbuf_free+0xb8>)
 8009796:	f003 f8c9 	bl	800c92c <iprintf>
    return 0;
 800979a:	2500      	movs	r5, #0
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 800979c:	4628      	mov	r0, r5
 800979e:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("pbuf_free: sane type",
 80097a0:	4b22      	ldr	r3, [pc, #136]	; (800982c <pbuf_free+0xb0>)
 80097a2:	f240 22de 	movw	r2, #734	; 0x2de
 80097a6:	4924      	ldr	r1, [pc, #144]	; (8009838 <pbuf_free+0xbc>)
 80097a8:	4822      	ldr	r0, [pc, #136]	; (8009834 <pbuf_free+0xb8>)
 80097aa:	f003 f8bf 	bl	800c92c <iprintf>
 80097ae:	e7eb      	b.n	8009788 <pbuf_free+0xc>
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80097b0:	4b1e      	ldr	r3, [pc, #120]	; (800982c <pbuf_free+0xb0>)
 80097b2:	f240 22eb 	movw	r2, #747	; 0x2eb
 80097b6:	4921      	ldr	r1, [pc, #132]	; (800983c <pbuf_free+0xc0>)
 80097b8:	481e      	ldr	r0, [pc, #120]	; (8009834 <pbuf_free+0xb8>)
 80097ba:	f003 f8b7 	bl	800c92c <iprintf>
 80097be:	e00a      	b.n	80097d6 <pbuf_free+0x5a>
        pc->custom_free_function(p);
 80097c0:	6923      	ldr	r3, [r4, #16]
 80097c2:	4620      	mov	r0, r4
 80097c4:	4798      	blx	r3
      count++;
 80097c6:	3501      	adds	r5, #1
 80097c8:	b2ed      	uxtb	r5, r5
      p = q;
 80097ca:	4634      	mov	r4, r6
  while (p != NULL) {
 80097cc:	2c00      	cmp	r4, #0
 80097ce:	d0e5      	beq.n	800979c <pbuf_free+0x20>
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80097d0:	89e3      	ldrh	r3, [r4, #14]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d0ec      	beq.n	80097b0 <pbuf_free+0x34>
    ref = --(p->ref);
 80097d6:	89e3      	ldrh	r3, [r4, #14]
 80097d8:	3b01      	subs	r3, #1
 80097da:	b29b      	uxth	r3, r3
 80097dc:	81e3      	strh	r3, [r4, #14]
    if (ref == 0) {
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d1dc      	bne.n	800979c <pbuf_free+0x20>
      q = p->next;
 80097e2:	6826      	ldr	r6, [r4, #0]
      type = p->type;
 80097e4:	7b23      	ldrb	r3, [r4, #12]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80097e6:	7b62      	ldrb	r2, [r4, #13]
 80097e8:	f012 0f02 	tst.w	r2, #2
 80097ec:	d00a      	beq.n	8009804 <pbuf_free+0x88>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80097ee:	6923      	ldr	r3, [r4, #16]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d1e5      	bne.n	80097c0 <pbuf_free+0x44>
 80097f4:	4b0d      	ldr	r3, [pc, #52]	; (800982c <pbuf_free+0xb0>)
 80097f6:	f240 22f9 	movw	r2, #761	; 0x2f9
 80097fa:	4911      	ldr	r1, [pc, #68]	; (8009840 <pbuf_free+0xc4>)
 80097fc:	480d      	ldr	r0, [pc, #52]	; (8009834 <pbuf_free+0xb8>)
 80097fe:	f003 f895 	bl	800c92c <iprintf>
 8009802:	e7dd      	b.n	80097c0 <pbuf_free+0x44>
        if (type == PBUF_POOL) {
 8009804:	2b03      	cmp	r3, #3
 8009806:	d007      	beq.n	8009818 <pbuf_free+0x9c>
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 8009808:	3b01      	subs	r3, #1
 800980a:	b29b      	uxth	r3, r3
 800980c:	2b01      	cmp	r3, #1
 800980e:	d908      	bls.n	8009822 <pbuf_free+0xa6>
          mem_free(p);
 8009810:	4620      	mov	r0, r4
 8009812:	f7ff fc2d 	bl	8009070 <mem_free>
 8009816:	e7d6      	b.n	80097c6 <pbuf_free+0x4a>
          memp_free(MEMP_PBUF_POOL, p);
 8009818:	4621      	mov	r1, r4
 800981a:	2005      	movs	r0, #5
 800981c:	f7ff fe1a 	bl	8009454 <memp_free>
 8009820:	e7d1      	b.n	80097c6 <pbuf_free+0x4a>
          memp_free(MEMP_PBUF, p);
 8009822:	4621      	mov	r1, r4
 8009824:	2004      	movs	r0, #4
 8009826:	f7ff fe15 	bl	8009454 <memp_free>
 800982a:	e7cc      	b.n	80097c6 <pbuf_free+0x4a>
 800982c:	0800f068 	.word	0x0800f068
 8009830:	0800f098 	.word	0x0800f098
 8009834:	0800ea88 	.word	0x0800ea88
 8009838:	0800f014 	.word	0x0800f014
 800983c:	0800f02c 	.word	0x0800f02c
 8009840:	0800f044 	.word	0x0800f044

08009844 <pbuf_alloc>:
{
 8009844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009848:	460e      	mov	r6, r1
 800984a:	4617      	mov	r7, r2
  switch (layer) {
 800984c:	2804      	cmp	r0, #4
 800984e:	d80a      	bhi.n	8009866 <pbuf_alloc+0x22>
 8009850:	e8df f000 	tbb	[pc, r0]
 8009854:	05031412 	.word	0x05031412
 8009858:	07          	.byte	0x07
 8009859:	00          	.byte	0x00
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800985a:	240e      	movs	r4, #14
    break;
 800985c:	e00f      	b.n	800987e <pbuf_alloc+0x3a>
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800985e:	2400      	movs	r4, #0
    break;
 8009860:	e00d      	b.n	800987e <pbuf_alloc+0x3a>
    offset = 0;
 8009862:	2400      	movs	r4, #0
    break;
 8009864:	e00b      	b.n	800987e <pbuf_alloc+0x3a>
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 8009866:	4b63      	ldr	r3, [pc, #396]	; (80099f4 <pbuf_alloc+0x1b0>)
 8009868:	f44f 728b 	mov.w	r2, #278	; 0x116
 800986c:	4962      	ldr	r1, [pc, #392]	; (80099f8 <pbuf_alloc+0x1b4>)
 800986e:	4863      	ldr	r0, [pc, #396]	; (80099fc <pbuf_alloc+0x1b8>)
 8009870:	f003 f85c 	bl	800c92c <iprintf>
    return NULL;
 8009874:	2500      	movs	r5, #0
 8009876:	e0ae      	b.n	80099d6 <pbuf_alloc+0x192>
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8009878:	2436      	movs	r4, #54	; 0x36
 800987a:	e000      	b.n	800987e <pbuf_alloc+0x3a>
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800987c:	2422      	movs	r4, #34	; 0x22
  switch (type) {
 800987e:	2f03      	cmp	r7, #3
 8009880:	f200 80ac 	bhi.w	80099dc <pbuf_alloc+0x198>
 8009884:	e8df f007 	tbb	[pc, r7]
 8009888:	02989878 	.word	0x02989878
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800988c:	2005      	movs	r0, #5
 800988e:	f7ff fdc7 	bl	8009420 <memp_malloc>
    if (p == NULL) {
 8009892:	4605      	mov	r5, r0
 8009894:	2800      	cmp	r0, #0
 8009896:	f000 809e 	beq.w	80099d6 <pbuf_alloc+0x192>
    p->type = type;
 800989a:	7307      	strb	r7, [r0, #12]
    p->next = NULL;
 800989c:	2300      	movs	r3, #0
 800989e:	6003      	str	r3, [r0, #0]
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 80098a0:	f104 0310 	add.w	r3, r4, #16
 80098a4:	4403      	add	r3, r0
 80098a6:	3303      	adds	r3, #3
 80098a8:	f023 0303 	bic.w	r3, r3, #3
 80098ac:	6043      	str	r3, [r0, #4]
    p->tot_len = length;
 80098ae:	8106      	strh	r6, [r0, #8]
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 80098b0:	1ce2      	adds	r2, r4, #3
 80098b2:	f022 0203 	bic.w	r2, r2, #3
 80098b6:	f5c2 7214 	rsb	r2, r2, #592	; 0x250
 80098ba:	42b2      	cmp	r2, r6
 80098bc:	bf28      	it	cs
 80098be:	4632      	movcs	r2, r6
 80098c0:	b292      	uxth	r2, r2
 80098c2:	8142      	strh	r2, [r0, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 80098c4:	4413      	add	r3, r2
 80098c6:	f500 7818 	add.w	r8, r0, #608	; 0x260
 80098ca:	4543      	cmp	r3, r8
 80098cc:	d805      	bhi.n	80098da <pbuf_alloc+0x96>
    p->ref = 1;
 80098ce:	2301      	movs	r3, #1
 80098d0:	81eb      	strh	r3, [r5, #14]
    rem_len = length - p->len;
 80098d2:	896b      	ldrh	r3, [r5, #10]
 80098d4:	1af6      	subs	r6, r6, r3
    r = p;
 80098d6:	46a9      	mov	r9, r5
    while (rem_len > 0) {
 80098d8:	e028      	b.n	800992c <pbuf_alloc+0xe8>
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 80098da:	4b46      	ldr	r3, [pc, #280]	; (80099f4 <pbuf_alloc+0x1b0>)
 80098dc:	f44f 7298 	mov.w	r2, #304	; 0x130
 80098e0:	4947      	ldr	r1, [pc, #284]	; (8009a00 <pbuf_alloc+0x1bc>)
 80098e2:	4846      	ldr	r0, [pc, #280]	; (80099fc <pbuf_alloc+0x1b8>)
 80098e4:	f003 f822 	bl	800c92c <iprintf>
 80098e8:	e7f1      	b.n	80098ce <pbuf_alloc+0x8a>
        pbuf_free(p);
 80098ea:	4628      	mov	r0, r5
 80098ec:	f7ff ff46 	bl	800977c <pbuf_free>
        return NULL;
 80098f0:	4625      	mov	r5, r4
 80098f2:	e070      	b.n	80099d6 <pbuf_alloc+0x192>
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 80098f4:	4b3f      	ldr	r3, [pc, #252]	; (80099f4 <pbuf_alloc+0x1b0>)
 80098f6:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 80098fa:	4942      	ldr	r1, [pc, #264]	; (8009a04 <pbuf_alloc+0x1c0>)
 80098fc:	483f      	ldr	r0, [pc, #252]	; (80099fc <pbuf_alloc+0x1b8>)
 80098fe:	f003 f815 	bl	800c92c <iprintf>
 8009902:	e025      	b.n	8009950 <pbuf_alloc+0x10c>
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8009904:	4b3b      	ldr	r3, [pc, #236]	; (80099f4 <pbuf_alloc+0x1b0>)
 8009906:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800990a:	493f      	ldr	r1, [pc, #252]	; (8009a08 <pbuf_alloc+0x1c4>)
 800990c:	483b      	ldr	r0, [pc, #236]	; (80099fc <pbuf_alloc+0x1b8>)
 800990e:	f003 f80d 	bl	800c92c <iprintf>
 8009912:	e02b      	b.n	800996c <pbuf_alloc+0x128>
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8009914:	4b37      	ldr	r3, [pc, #220]	; (80099f4 <pbuf_alloc+0x1b0>)
 8009916:	f240 1255 	movw	r2, #341	; 0x155
 800991a:	4939      	ldr	r1, [pc, #228]	; (8009a00 <pbuf_alloc+0x1bc>)
 800991c:	4837      	ldr	r0, [pc, #220]	; (80099fc <pbuf_alloc+0x1b8>)
 800991e:	f003 f805 	bl	800c92c <iprintf>
      q->ref = 1;
 8009922:	2301      	movs	r3, #1
 8009924:	81e3      	strh	r3, [r4, #14]
      rem_len -= q->len;
 8009926:	8963      	ldrh	r3, [r4, #10]
 8009928:	1af6      	subs	r6, r6, r3
      r = q;
 800992a:	46a1      	mov	r9, r4
    while (rem_len > 0) {
 800992c:	2e00      	cmp	r6, #0
 800992e:	dd4e      	ble.n	80099ce <pbuf_alloc+0x18a>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8009930:	2005      	movs	r0, #5
 8009932:	f7ff fd75 	bl	8009420 <memp_malloc>
      if (q == NULL) {
 8009936:	4604      	mov	r4, r0
 8009938:	2800      	cmp	r0, #0
 800993a:	d0d6      	beq.n	80098ea <pbuf_alloc+0xa6>
      q->type = type;
 800993c:	7307      	strb	r7, [r0, #12]
      q->flags = 0;
 800993e:	2300      	movs	r3, #0
 8009940:	7343      	strb	r3, [r0, #13]
      q->next = NULL;
 8009942:	6003      	str	r3, [r0, #0]
      r->next = q;
 8009944:	f8c9 0000 	str.w	r0, [r9]
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 8009948:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800994c:	429e      	cmp	r6, r3
 800994e:	dcd1      	bgt.n	80098f4 <pbuf_alloc+0xb0>
      q->tot_len = (u16_t)rem_len;
 8009950:	b2b3      	uxth	r3, r6
 8009952:	8123      	strh	r3, [r4, #8]
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 8009954:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8009958:	bf28      	it	cs
 800995a:	f44f 7314 	movcs.w	r3, #592	; 0x250
 800995e:	8163      	strh	r3, [r4, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 8009960:	f104 0310 	add.w	r3, r4, #16
 8009964:	6063      	str	r3, [r4, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8009966:	f013 0f03 	tst.w	r3, #3
 800996a:	d1cb      	bne.n	8009904 <pbuf_alloc+0xc0>
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800996c:	686b      	ldr	r3, [r5, #4]
 800996e:	896a      	ldrh	r2, [r5, #10]
 8009970:	4413      	add	r3, r2
 8009972:	4598      	cmp	r8, r3
 8009974:	d2d5      	bcs.n	8009922 <pbuf_alloc+0xde>
 8009976:	e7cd      	b.n	8009914 <pbuf_alloc+0xd0>
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 8009978:	f104 0013 	add.w	r0, r4, #19
 800997c:	f020 0003 	bic.w	r0, r0, #3
 8009980:	b283      	uxth	r3, r0
 8009982:	1cf2      	adds	r2, r6, #3
 8009984:	b290      	uxth	r0, r2
 8009986:	f020 0003 	bic.w	r0, r0, #3
 800998a:	4418      	add	r0, r3
 800998c:	b280      	uxth	r0, r0
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 800998e:	f022 0203 	bic.w	r2, r2, #3
 8009992:	4290      	cmp	r0, r2
 8009994:	d32b      	bcc.n	80099ee <pbuf_alloc+0x1aa>
      p = (struct pbuf*)mem_malloc(alloc_len);
 8009996:	f7ff fc4b 	bl	8009230 <mem_malloc>
    if (p == NULL) {
 800999a:	4605      	mov	r5, r0
 800999c:	b1d8      	cbz	r0, 80099d6 <pbuf_alloc+0x192>
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800999e:	f104 0310 	add.w	r3, r4, #16
 80099a2:	4403      	add	r3, r0
 80099a4:	3303      	adds	r3, #3
 80099a6:	f023 0303 	bic.w	r3, r3, #3
 80099aa:	6043      	str	r3, [r0, #4]
    p->len = p->tot_len = length;
 80099ac:	8106      	strh	r6, [r0, #8]
 80099ae:	8146      	strh	r6, [r0, #10]
    p->next = NULL;
 80099b0:	2300      	movs	r3, #0
 80099b2:	6003      	str	r3, [r0, #0]
    p->type = type;
 80099b4:	7307      	strb	r7, [r0, #12]
 80099b6:	e00a      	b.n	80099ce <pbuf_alloc+0x18a>
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80099b8:	2004      	movs	r0, #4
 80099ba:	f7ff fd31 	bl	8009420 <memp_malloc>
    if (p == NULL) {
 80099be:	4605      	mov	r5, r0
 80099c0:	b148      	cbz	r0, 80099d6 <pbuf_alloc+0x192>
    p->payload = NULL;
 80099c2:	2300      	movs	r3, #0
 80099c4:	6043      	str	r3, [r0, #4]
    p->len = p->tot_len = length;
 80099c6:	8106      	strh	r6, [r0, #8]
 80099c8:	8146      	strh	r6, [r0, #10]
    p->next = NULL;
 80099ca:	6003      	str	r3, [r0, #0]
    p->type = type;
 80099cc:	7307      	strb	r7, [r0, #12]
  p->ref = 1;
 80099ce:	2301      	movs	r3, #1
 80099d0:	81eb      	strh	r3, [r5, #14]
  p->flags = 0;
 80099d2:	2300      	movs	r3, #0
 80099d4:	736b      	strb	r3, [r5, #13]
}
 80099d6:	4628      	mov	r0, r5
 80099d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80099dc:	4b05      	ldr	r3, [pc, #20]	; (80099f4 <pbuf_alloc+0x1b0>)
 80099de:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 80099e2:	490a      	ldr	r1, [pc, #40]	; (8009a0c <pbuf_alloc+0x1c8>)
 80099e4:	4805      	ldr	r0, [pc, #20]	; (80099fc <pbuf_alloc+0x1b8>)
 80099e6:	f002 ffa1 	bl	800c92c <iprintf>
    return NULL;
 80099ea:	2500      	movs	r5, #0
 80099ec:	e7f3      	b.n	80099d6 <pbuf_alloc+0x192>
        return NULL;
 80099ee:	2500      	movs	r5, #0
 80099f0:	e7f1      	b.n	80099d6 <pbuf_alloc+0x192>
 80099f2:	bf00      	nop
 80099f4:	0800f068 	.word	0x0800f068
 80099f8:	0800edf4 	.word	0x0800edf4
 80099fc:	0800ea88 	.word	0x0800ea88
 8009a00:	0800ee10 	.word	0x0800ee10
 8009a04:	0800ee78 	.word	0x0800ee78
 8009a08:	0800ee8c 	.word	0x0800ee8c
 8009a0c:	0800eebc 	.word	0x0800eebc

08009a10 <pbuf_realloc>:
{
 8009a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a14:	460e      	mov	r6, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8009a16:	4604      	mov	r4, r0
 8009a18:	b170      	cbz	r0, 8009a38 <pbuf_realloc+0x28>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 8009a1a:	7b23      	ldrb	r3, [r4, #12]
 8009a1c:	2b03      	cmp	r3, #3
 8009a1e:	d004      	beq.n	8009a2a <pbuf_realloc+0x1a>
 8009a20:	2b01      	cmp	r3, #1
 8009a22:	d002      	beq.n	8009a2a <pbuf_realloc+0x1a>
 8009a24:	b10b      	cbz	r3, 8009a2a <pbuf_realloc+0x1a>
 8009a26:	2b02      	cmp	r3, #2
 8009a28:	d10e      	bne.n	8009a48 <pbuf_realloc+0x38>
  if (new_len >= p->tot_len) {
 8009a2a:	8927      	ldrh	r7, [r4, #8]
 8009a2c:	42b7      	cmp	r7, r6
 8009a2e:	d943      	bls.n	8009ab8 <pbuf_realloc+0xa8>
  grow = new_len - p->tot_len;
 8009a30:	eba6 0807 	sub.w	r8, r6, r7
  rem_len = new_len;
 8009a34:	4635      	mov	r5, r6
  while (rem_len > q->len) {
 8009a36:	e016      	b.n	8009a66 <pbuf_realloc+0x56>
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8009a38:	4b2a      	ldr	r3, [pc, #168]	; (8009ae4 <pbuf_realloc+0xd4>)
 8009a3a:	f240 12f3 	movw	r2, #499	; 0x1f3
 8009a3e:	492a      	ldr	r1, [pc, #168]	; (8009ae8 <pbuf_realloc+0xd8>)
 8009a40:	482a      	ldr	r0, [pc, #168]	; (8009aec <pbuf_realloc+0xdc>)
 8009a42:	f002 ff73 	bl	800c92c <iprintf>
 8009a46:	e7e8      	b.n	8009a1a <pbuf_realloc+0xa>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 8009a48:	4b26      	ldr	r3, [pc, #152]	; (8009ae4 <pbuf_realloc+0xd4>)
 8009a4a:	f240 12f7 	movw	r2, #503	; 0x1f7
 8009a4e:	4928      	ldr	r1, [pc, #160]	; (8009af0 <pbuf_realloc+0xe0>)
 8009a50:	4826      	ldr	r0, [pc, #152]	; (8009aec <pbuf_realloc+0xdc>)
 8009a52:	f002 ff6b 	bl	800c92c <iprintf>
 8009a56:	e7e8      	b.n	8009a2a <pbuf_realloc+0x1a>
    q->tot_len += (u16_t)grow;
 8009a58:	1bf3      	subs	r3, r6, r7
 8009a5a:	b29b      	uxth	r3, r3
 8009a5c:	8922      	ldrh	r2, [r4, #8]
 8009a5e:	4413      	add	r3, r2
 8009a60:	8123      	strh	r3, [r4, #8]
    q = q->next;
 8009a62:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8009a64:	b184      	cbz	r4, 8009a88 <pbuf_realloc+0x78>
  while (rem_len > q->len) {
 8009a66:	8963      	ldrh	r3, [r4, #10]
 8009a68:	42ab      	cmp	r3, r5
 8009a6a:	d215      	bcs.n	8009a98 <pbuf_realloc+0x88>
    rem_len -= q->len;
 8009a6c:	1aed      	subs	r5, r5, r3
 8009a6e:	b2ad      	uxth	r5, r5
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 8009a70:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8009a74:	4598      	cmp	r8, r3
 8009a76:	ddef      	ble.n	8009a58 <pbuf_realloc+0x48>
 8009a78:	4b1a      	ldr	r3, [pc, #104]	; (8009ae4 <pbuf_realloc+0xd4>)
 8009a7a:	f240 220b 	movw	r2, #523	; 0x20b
 8009a7e:	491d      	ldr	r1, [pc, #116]	; (8009af4 <pbuf_realloc+0xe4>)
 8009a80:	481a      	ldr	r0, [pc, #104]	; (8009aec <pbuf_realloc+0xdc>)
 8009a82:	f002 ff53 	bl	800c92c <iprintf>
 8009a86:	e7e7      	b.n	8009a58 <pbuf_realloc+0x48>
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8009a88:	4b16      	ldr	r3, [pc, #88]	; (8009ae4 <pbuf_realloc+0xd4>)
 8009a8a:	f240 220f 	movw	r2, #527	; 0x20f
 8009a8e:	491a      	ldr	r1, [pc, #104]	; (8009af8 <pbuf_realloc+0xe8>)
 8009a90:	4816      	ldr	r0, [pc, #88]	; (8009aec <pbuf_realloc+0xdc>)
 8009a92:	f002 ff4b 	bl	800c92c <iprintf>
 8009a96:	e7e6      	b.n	8009a66 <pbuf_realloc+0x56>
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 8009a98:	7b22      	ldrb	r2, [r4, #12]
 8009a9a:	b92a      	cbnz	r2, 8009aa8 <pbuf_realloc+0x98>
 8009a9c:	42ab      	cmp	r3, r5
 8009a9e:	d003      	beq.n	8009aa8 <pbuf_realloc+0x98>
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8009aa0:	7b63      	ldrb	r3, [r4, #13]
 8009aa2:	f013 0f02 	tst.w	r3, #2
 8009aa6:	d009      	beq.n	8009abc <pbuf_realloc+0xac>
  q->len = rem_len;
 8009aa8:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 8009aaa:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 8009aac:	6820      	ldr	r0, [r4, #0]
 8009aae:	b108      	cbz	r0, 8009ab4 <pbuf_realloc+0xa4>
    pbuf_free(q->next);
 8009ab0:	f7ff fe64 	bl	800977c <pbuf_free>
  q->next = NULL;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	6023      	str	r3, [r4, #0]
}
 8009ab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 8009abc:	6863      	ldr	r3, [r4, #4]
 8009abe:	1b19      	subs	r1, r3, r4
 8009ac0:	b289      	uxth	r1, r1
 8009ac2:	4429      	add	r1, r5
 8009ac4:	b289      	uxth	r1, r1
 8009ac6:	4620      	mov	r0, r4
 8009ac8:	f7ff fb24 	bl	8009114 <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8009acc:	4604      	mov	r4, r0
 8009ace:	2800      	cmp	r0, #0
 8009ad0:	d1ea      	bne.n	8009aa8 <pbuf_realloc+0x98>
 8009ad2:	4b04      	ldr	r3, [pc, #16]	; (8009ae4 <pbuf_realloc+0xd4>)
 8009ad4:	f240 221d 	movw	r2, #541	; 0x21d
 8009ad8:	4908      	ldr	r1, [pc, #32]	; (8009afc <pbuf_realloc+0xec>)
 8009ada:	4804      	ldr	r0, [pc, #16]	; (8009aec <pbuf_realloc+0xdc>)
 8009adc:	f002 ff26 	bl	800c92c <iprintf>
 8009ae0:	e7e2      	b.n	8009aa8 <pbuf_realloc+0x98>
 8009ae2:	bf00      	nop
 8009ae4:	0800f068 	.word	0x0800f068
 8009ae8:	0800f0d4 	.word	0x0800f0d4
 8009aec:	0800ea88 	.word	0x0800ea88
 8009af0:	0800f0ec 	.word	0x0800f0ec
 8009af4:	0800f108 	.word	0x0800f108
 8009af8:	0800f11c 	.word	0x0800f11c
 8009afc:	0800f134 	.word	0x0800f134

08009b00 <pbuf_clen>:
u16_t
pbuf_clen(const struct pbuf *p)
{
  u16_t len;

  len = 0;
 8009b00:	2300      	movs	r3, #0
  while (p != NULL) {
 8009b02:	e002      	b.n	8009b0a <pbuf_clen+0xa>
    ++len;
 8009b04:	3301      	adds	r3, #1
 8009b06:	b29b      	uxth	r3, r3
    p = p->next;
 8009b08:	6800      	ldr	r0, [r0, #0]
  while (p != NULL) {
 8009b0a:	2800      	cmp	r0, #0
 8009b0c:	d1fa      	bne.n	8009b04 <pbuf_clen+0x4>
  }
  return len;
}
 8009b0e:	4618      	mov	r0, r3
 8009b10:	4770      	bx	lr
	...

08009b14 <pbuf_ref>:
 */
void
pbuf_ref(struct pbuf *p)
{
  /* pbuf given? */
  if (p != NULL) {
 8009b14:	b170      	cbz	r0, 8009b34 <pbuf_ref+0x20>
{
 8009b16:	b508      	push	{r3, lr}
    SYS_ARCH_INC(p->ref, 1);
 8009b18:	89c3      	ldrh	r3, [r0, #14]
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	b29b      	uxth	r3, r3
 8009b1e:	81c3      	strh	r3, [r0, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8009b20:	b103      	cbz	r3, 8009b24 <pbuf_ref+0x10>
  }
}
 8009b22:	bd08      	pop	{r3, pc}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8009b24:	4b04      	ldr	r3, [pc, #16]	; (8009b38 <pbuf_ref+0x24>)
 8009b26:	f240 3239 	movw	r2, #825	; 0x339
 8009b2a:	4904      	ldr	r1, [pc, #16]	; (8009b3c <pbuf_ref+0x28>)
 8009b2c:	4804      	ldr	r0, [pc, #16]	; (8009b40 <pbuf_ref+0x2c>)
 8009b2e:	f002 fefd 	bl	800c92c <iprintf>
}
 8009b32:	e7f6      	b.n	8009b22 <pbuf_ref+0xe>
 8009b34:	4770      	bx	lr
 8009b36:	bf00      	nop
 8009b38:	0800f068 	.word	0x0800f068
 8009b3c:	0800f150 	.word	0x0800f150
 8009b40:	0800ea88 	.word	0x0800ea88

08009b44 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8009b44:	b538      	push	{r3, r4, r5, lr}
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8009b46:	b110      	cbz	r0, 8009b4e <pbuf_cat+0xa>
 8009b48:	460d      	mov	r5, r1
 8009b4a:	4604      	mov	r4, r0
 8009b4c:	b961      	cbnz	r1, 8009b68 <pbuf_cat+0x24>
 8009b4e:	4b15      	ldr	r3, [pc, #84]	; (8009ba4 <pbuf_cat+0x60>)
 8009b50:	f240 324d 	movw	r2, #845	; 0x34d
 8009b54:	4914      	ldr	r1, [pc, #80]	; (8009ba8 <pbuf_cat+0x64>)
 8009b56:	4815      	ldr	r0, [pc, #84]	; (8009bac <pbuf_cat+0x68>)
 8009b58:	f002 fee8 	bl	800c92c <iprintf>
 8009b5c:	e019      	b.n	8009b92 <pbuf_cat+0x4e>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 8009b5e:	892b      	ldrh	r3, [r5, #8]
 8009b60:	8921      	ldrh	r1, [r4, #8]
 8009b62:	440b      	add	r3, r1
 8009b64:	8123      	strh	r3, [r4, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8009b66:	4614      	mov	r4, r2
 8009b68:	6822      	ldr	r2, [r4, #0]
 8009b6a:	2a00      	cmp	r2, #0
 8009b6c:	d1f7      	bne.n	8009b5e <pbuf_cat+0x1a>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8009b6e:	8922      	ldrh	r2, [r4, #8]
 8009b70:	8963      	ldrh	r3, [r4, #10]
 8009b72:	429a      	cmp	r2, r3
 8009b74:	d10e      	bne.n	8009b94 <pbuf_cat+0x50>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8009b76:	6823      	ldr	r3, [r4, #0]
 8009b78:	b133      	cbz	r3, 8009b88 <pbuf_cat+0x44>
 8009b7a:	4b0a      	ldr	r3, [pc, #40]	; (8009ba4 <pbuf_cat+0x60>)
 8009b7c:	f240 3256 	movw	r2, #854	; 0x356
 8009b80:	490b      	ldr	r1, [pc, #44]	; (8009bb0 <pbuf_cat+0x6c>)
 8009b82:	480a      	ldr	r0, [pc, #40]	; (8009bac <pbuf_cat+0x68>)
 8009b84:	f002 fed2 	bl	800c92c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 8009b88:	892b      	ldrh	r3, [r5, #8]
 8009b8a:	8922      	ldrh	r2, [r4, #8]
 8009b8c:	4413      	add	r3, r2
 8009b8e:	8123      	strh	r3, [r4, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8009b90:	6025      	str	r5, [r4, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8009b92:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8009b94:	4b03      	ldr	r3, [pc, #12]	; (8009ba4 <pbuf_cat+0x60>)
 8009b96:	f240 3255 	movw	r2, #853	; 0x355
 8009b9a:	4906      	ldr	r1, [pc, #24]	; (8009bb4 <pbuf_cat+0x70>)
 8009b9c:	4803      	ldr	r0, [pc, #12]	; (8009bac <pbuf_cat+0x68>)
 8009b9e:	f002 fec5 	bl	800c92c <iprintf>
 8009ba2:	e7e8      	b.n	8009b76 <pbuf_cat+0x32>
 8009ba4:	0800f068 	.word	0x0800f068
 8009ba8:	0800eefc 	.word	0x0800eefc
 8009bac:	0800ea88 	.word	0x0800ea88
 8009bb0:	0800ef64 	.word	0x0800ef64
 8009bb4:	0800ef34 	.word	0x0800ef34

08009bb8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8009bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8009bbc:	b150      	cbz	r0, 8009bd4 <pbuf_copy+0x1c>
 8009bbe:	460e      	mov	r6, r1
 8009bc0:	4607      	mov	r7, r0
 8009bc2:	b139      	cbz	r1, 8009bd4 <pbuf_copy+0x1c>
 8009bc4:	8902      	ldrh	r2, [r0, #8]
 8009bc6:	890b      	ldrh	r3, [r1, #8]
 8009bc8:	429a      	cmp	r2, r3
 8009bca:	d303      	bcc.n	8009bd4 <pbuf_copy+0x1c>
  u16_t offset_to=0, offset_from=0, len;
 8009bcc:	f04f 0800 	mov.w	r8, #0
 8009bd0:	4645      	mov	r5, r8
 8009bd2:	e03c      	b.n	8009c4e <pbuf_copy+0x96>
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8009bd4:	4b3d      	ldr	r3, [pc, #244]	; (8009ccc <pbuf_copy+0x114>)
 8009bd6:	f240 32bd 	movw	r2, #957	; 0x3bd
 8009bda:	493d      	ldr	r1, [pc, #244]	; (8009cd0 <pbuf_copy+0x118>)
 8009bdc:	483d      	ldr	r0, [pc, #244]	; (8009cd4 <pbuf_copy+0x11c>)
 8009bde:	f002 fea5 	bl	800c92c <iprintf>
 8009be2:	f06f 000f 	mvn.w	r0, #15
 8009be6:	e06e      	b.n	8009cc6 <pbuf_copy+0x10e>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8009be8:	1b5b      	subs	r3, r3, r5
 8009bea:	b29c      	uxth	r4, r3
 8009bec:	e037      	b.n	8009c5e <pbuf_copy+0xa6>
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8009bee:	4b37      	ldr	r3, [pc, #220]	; (8009ccc <pbuf_copy+0x114>)
 8009bf0:	f240 32cd 	movw	r2, #973	; 0x3cd
 8009bf4:	4938      	ldr	r1, [pc, #224]	; (8009cd8 <pbuf_copy+0x120>)
 8009bf6:	4837      	ldr	r0, [pc, #220]	; (8009cd4 <pbuf_copy+0x11c>)
 8009bf8:	f002 fe98 	bl	800c92c <iprintf>
 8009bfc:	e03e      	b.n	8009c7c <pbuf_copy+0xc4>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8009bfe:	4b33      	ldr	r3, [pc, #204]	; (8009ccc <pbuf_copy+0x114>)
 8009c00:	f240 32ce 	movw	r2, #974	; 0x3ce
 8009c04:	4935      	ldr	r1, [pc, #212]	; (8009cdc <pbuf_copy+0x124>)
 8009c06:	4833      	ldr	r0, [pc, #204]	; (8009cd4 <pbuf_copy+0x11c>)
 8009c08:	f002 fe90 	bl	800c92c <iprintf>
 8009c0c:	e039      	b.n	8009c82 <pbuf_copy+0xca>
      p_from = p_from->next;
    }
    if (offset_to == p_to->len) {
      /* on to next p_to (if any) */
      offset_to = 0;
      p_to = p_to->next;
 8009c0e:	683f      	ldr	r7, [r7, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 8009c10:	b10f      	cbz	r7, 8009c16 <pbuf_copy+0x5e>
      offset_to = 0;
 8009c12:	2500      	movs	r5, #0
 8009c14:	e03e      	b.n	8009c94 <pbuf_copy+0xdc>
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 8009c16:	b90e      	cbnz	r6, 8009c1c <pbuf_copy+0x64>
      offset_to = 0;
 8009c18:	2500      	movs	r5, #0
 8009c1a:	e03b      	b.n	8009c94 <pbuf_copy+0xdc>
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 8009c1c:	4b2b      	ldr	r3, [pc, #172]	; (8009ccc <pbuf_copy+0x114>)
 8009c1e:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8009c22:	492f      	ldr	r1, [pc, #188]	; (8009ce0 <pbuf_copy+0x128>)
 8009c24:	482b      	ldr	r0, [pc, #172]	; (8009cd4 <pbuf_copy+0x11c>)
 8009c26:	f002 fe81 	bl	800c92c <iprintf>
 8009c2a:	f06f 000f 	mvn.w	r0, #15
 8009c2e:	e04a      	b.n	8009cc6 <pbuf_copy+0x10e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8009c30:	6833      	ldr	r3, [r6, #0]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d033      	beq.n	8009c9e <pbuf_copy+0xe6>
 8009c36:	4b25      	ldr	r3, [pc, #148]	; (8009ccc <pbuf_copy+0x114>)
 8009c38:	f240 32de 	movw	r2, #990	; 0x3de
 8009c3c:	4929      	ldr	r1, [pc, #164]	; (8009ce4 <pbuf_copy+0x12c>)
 8009c3e:	4825      	ldr	r0, [pc, #148]	; (8009cd4 <pbuf_copy+0x11c>)
 8009c40:	f002 fe74 	bl	800c92c <iprintf>
 8009c44:	f06f 0005 	mvn.w	r0, #5
 8009c48:	e03d      	b.n	8009cc6 <pbuf_copy+0x10e>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8009c4a:	2e00      	cmp	r6, #0
 8009c4c:	d03a      	beq.n	8009cc4 <pbuf_copy+0x10c>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8009c4e:	897b      	ldrh	r3, [r7, #10]
 8009c50:	1b59      	subs	r1, r3, r5
 8009c52:	8974      	ldrh	r4, [r6, #10]
 8009c54:	eba4 0208 	sub.w	r2, r4, r8
 8009c58:	4291      	cmp	r1, r2
 8009c5a:	dbc5      	blt.n	8009be8 <pbuf_copy+0x30>
      len = p_from->len - offset_from;
 8009c5c:	b294      	uxth	r4, r2
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	6871      	ldr	r1, [r6, #4]
 8009c62:	4622      	mov	r2, r4
 8009c64:	4441      	add	r1, r8
 8009c66:	4428      	add	r0, r5
 8009c68:	f002 f957 	bl	800bf1a <memcpy>
    offset_to += len;
 8009c6c:	4425      	add	r5, r4
 8009c6e:	b2ad      	uxth	r5, r5
    offset_from += len;
 8009c70:	4444      	add	r4, r8
 8009c72:	fa1f f884 	uxth.w	r8, r4
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8009c76:	897b      	ldrh	r3, [r7, #10]
 8009c78:	42ab      	cmp	r3, r5
 8009c7a:	d3b8      	bcc.n	8009bee <pbuf_copy+0x36>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8009c7c:	8973      	ldrh	r3, [r6, #10]
 8009c7e:	4543      	cmp	r3, r8
 8009c80:	d3bd      	bcc.n	8009bfe <pbuf_copy+0x46>
    if (offset_from >= p_from->len) {
 8009c82:	8973      	ldrh	r3, [r6, #10]
 8009c84:	4543      	cmp	r3, r8
 8009c86:	d802      	bhi.n	8009c8e <pbuf_copy+0xd6>
      p_from = p_from->next;
 8009c88:	6836      	ldr	r6, [r6, #0]
      offset_from = 0;
 8009c8a:	f04f 0800 	mov.w	r8, #0
    if (offset_to == p_to->len) {
 8009c8e:	897b      	ldrh	r3, [r7, #10]
 8009c90:	42ab      	cmp	r3, r5
 8009c92:	d0bc      	beq.n	8009c0e <pbuf_copy+0x56>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8009c94:	b11e      	cbz	r6, 8009c9e <pbuf_copy+0xe6>
 8009c96:	8972      	ldrh	r2, [r6, #10]
 8009c98:	8933      	ldrh	r3, [r6, #8]
 8009c9a:	429a      	cmp	r2, r3
 8009c9c:	d0c8      	beq.n	8009c30 <pbuf_copy+0x78>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8009c9e:	2f00      	cmp	r7, #0
 8009ca0:	d0d3      	beq.n	8009c4a <pbuf_copy+0x92>
 8009ca2:	897a      	ldrh	r2, [r7, #10]
 8009ca4:	893b      	ldrh	r3, [r7, #8]
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d1cf      	bne.n	8009c4a <pbuf_copy+0x92>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d0cc      	beq.n	8009c4a <pbuf_copy+0x92>
 8009cb0:	4b06      	ldr	r3, [pc, #24]	; (8009ccc <pbuf_copy+0x114>)
 8009cb2:	f240 32e3 	movw	r2, #995	; 0x3e3
 8009cb6:	490b      	ldr	r1, [pc, #44]	; (8009ce4 <pbuf_copy+0x12c>)
 8009cb8:	4806      	ldr	r0, [pc, #24]	; (8009cd4 <pbuf_copy+0x11c>)
 8009cba:	f002 fe37 	bl	800c92c <iprintf>
 8009cbe:	f06f 0005 	mvn.w	r0, #5
 8009cc2:	e000      	b.n	8009cc6 <pbuf_copy+0x10e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8009cc4:	2000      	movs	r0, #0
}
 8009cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cca:	bf00      	nop
 8009ccc:	0800f068 	.word	0x0800f068
 8009cd0:	0800ef74 	.word	0x0800ef74
 8009cd4:	0800ea88 	.word	0x0800ea88
 8009cd8:	0800efa4 	.word	0x0800efa4
 8009cdc:	0800efbc 	.word	0x0800efbc
 8009ce0:	0800efd8 	.word	0x0800efd8
 8009ce4:	0800efe8 	.word	0x0800efe8

08009ce8 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8009ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cec:	4605      	mov	r5, r0
 8009cee:	4688      	mov	r8, r1
 8009cf0:	4617      	mov	r7, r2
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8009cf2:	2003      	movs	r0, #3
 8009cf4:	f7ff fb94 	bl	8009420 <memp_malloc>
  if (timeout == NULL) {
 8009cf8:	b300      	cbz	r0, 8009d3c <sys_timeout+0x54>
 8009cfa:	4604      	mov	r4, r0
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
    return;
  }

  now = sys_now();
 8009cfc:	f7fe f970 	bl	8007fe0 <sys_now>
  if (next_timeout == NULL) {
 8009d00:	4b20      	ldr	r3, [pc, #128]	; (8009d84 <sys_timeout+0x9c>)
 8009d02:	681e      	ldr	r6, [r3, #0]
 8009d04:	b316      	cbz	r6, 8009d4c <sys_timeout+0x64>
    diff = 0;
    timeouts_last_time = now;
  } else {
    diff = now - timeouts_last_time;
 8009d06:	4b20      	ldr	r3, [pc, #128]	; (8009d88 <sys_timeout+0xa0>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	1ac0      	subs	r0, r0, r3
  }

  timeout->next = NULL;
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	6023      	str	r3, [r4, #0]
  timeout->h = handler;
 8009d10:	f8c4 8008 	str.w	r8, [r4, #8]
  timeout->arg = arg;
 8009d14:	60e7      	str	r7, [r4, #12]
  timeout->time = msecs + diff;
 8009d16:	4428      	add	r0, r5
 8009d18:	6060      	str	r0, [r4, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8009d1a:	b1de      	cbz	r6, 8009d54 <sys_timeout+0x6c>
    next_timeout = timeout;
    return;
  }

  if (next_timeout->time > msecs) {
 8009d1c:	6873      	ldr	r3, [r6, #4]
 8009d1e:	42ab      	cmp	r3, r5
 8009d20:	d81b      	bhi.n	8009d5a <sys_timeout+0x72>
    next_timeout->time -= msecs;
    timeout->next = next_timeout;
    next_timeout = timeout;
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8009d22:	4632      	mov	r2, r6
 8009d24:	b182      	cbz	r2, 8009d48 <sys_timeout+0x60>
      timeout->time -= t->time;
 8009d26:	6851      	ldr	r1, [r2, #4]
 8009d28:	6863      	ldr	r3, [r4, #4]
 8009d2a:	1a5b      	subs	r3, r3, r1
 8009d2c:	6063      	str	r3, [r4, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 8009d2e:	6811      	ldr	r1, [r2, #0]
 8009d30:	b1c9      	cbz	r1, 8009d66 <sys_timeout+0x7e>
 8009d32:	6848      	ldr	r0, [r1, #4]
 8009d34:	4283      	cmp	r3, r0
 8009d36:	d316      	bcc.n	8009d66 <sys_timeout+0x7e>
    for (t = next_timeout; t != NULL; t = t->next) {
 8009d38:	460a      	mov	r2, r1
 8009d3a:	e7f3      	b.n	8009d24 <sys_timeout+0x3c>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8009d3c:	4b13      	ldr	r3, [pc, #76]	; (8009d8c <sys_timeout+0xa4>)
 8009d3e:	22d4      	movs	r2, #212	; 0xd4
 8009d40:	4913      	ldr	r1, [pc, #76]	; (8009d90 <sys_timeout+0xa8>)
 8009d42:	4814      	ldr	r0, [pc, #80]	; (8009d94 <sys_timeout+0xac>)
 8009d44:	f002 fdf2 	bl	800c92c <iprintf>
        t->next = timeout;
        break;
      }
    }
  }
}
 8009d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    timeouts_last_time = now;
 8009d4c:	4b0e      	ldr	r3, [pc, #56]	; (8009d88 <sys_timeout+0xa0>)
 8009d4e:	6018      	str	r0, [r3, #0]
    diff = 0;
 8009d50:	2000      	movs	r0, #0
 8009d52:	e7db      	b.n	8009d0c <sys_timeout+0x24>
    next_timeout = timeout;
 8009d54:	4b0b      	ldr	r3, [pc, #44]	; (8009d84 <sys_timeout+0x9c>)
 8009d56:	601c      	str	r4, [r3, #0]
    return;
 8009d58:	e7f6      	b.n	8009d48 <sys_timeout+0x60>
    next_timeout->time -= msecs;
 8009d5a:	1b5d      	subs	r5, r3, r5
 8009d5c:	6075      	str	r5, [r6, #4]
    timeout->next = next_timeout;
 8009d5e:	6026      	str	r6, [r4, #0]
    next_timeout = timeout;
 8009d60:	4b08      	ldr	r3, [pc, #32]	; (8009d84 <sys_timeout+0x9c>)
 8009d62:	601c      	str	r4, [r3, #0]
 8009d64:	e7f0      	b.n	8009d48 <sys_timeout+0x60>
        if (t->next != NULL) {
 8009d66:	b131      	cbz	r1, 8009d76 <sys_timeout+0x8e>
          t->next->time -= timeout->time;
 8009d68:	6848      	ldr	r0, [r1, #4]
 8009d6a:	1ac3      	subs	r3, r0, r3
 8009d6c:	604b      	str	r3, [r1, #4]
        timeout->next = t->next;
 8009d6e:	6813      	ldr	r3, [r2, #0]
 8009d70:	6023      	str	r3, [r4, #0]
        t->next = timeout;
 8009d72:	6014      	str	r4, [r2, #0]
        break;
 8009d74:	e7e8      	b.n	8009d48 <sys_timeout+0x60>
        } else if (timeout->time > msecs) {
 8009d76:	42ab      	cmp	r3, r5
 8009d78:	d9f9      	bls.n	8009d6e <sys_timeout+0x86>
          timeout->time = msecs + next_timeout->time;
 8009d7a:	6873      	ldr	r3, [r6, #4]
 8009d7c:	441d      	add	r5, r3
 8009d7e:	6065      	str	r5, [r4, #4]
 8009d80:	e7f5      	b.n	8009d6e <sys_timeout+0x86>
 8009d82:	bf00      	nop
 8009d84:	200004a0 	.word	0x200004a0
 8009d88:	200004a4 	.word	0x200004a4
 8009d8c:	0800f174 	.word	0x0800f174
 8009d90:	0800f1a8 	.word	0x0800f1a8
 8009d94:	0800ea88 	.word	0x0800ea88

08009d98 <sys_timeouts_init>:
{
 8009d98:	b510      	push	{r4, lr}
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8009d9a:	2400      	movs	r4, #0
 8009d9c:	e008      	b.n	8009db0 <sys_timeouts_init+0x18>
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 8009d9e:	4b08      	ldr	r3, [pc, #32]	; (8009dc0 <sys_timeouts_init+0x28>)
 8009da0:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
 8009da4:	4907      	ldr	r1, [pc, #28]	; (8009dc4 <sys_timeouts_init+0x2c>)
 8009da6:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
 8009daa:	f7ff ff9d 	bl	8009ce8 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8009dae:	3401      	adds	r4, #1
 8009db0:	2c01      	cmp	r4, #1
 8009db2:	d9f4      	bls.n	8009d9e <sys_timeouts_init+0x6>
  timeouts_last_time = sys_now();
 8009db4:	f7fe f914 	bl	8007fe0 <sys_now>
 8009db8:	4b03      	ldr	r3, [pc, #12]	; (8009dc8 <sys_timeouts_init+0x30>)
 8009dba:	6018      	str	r0, [r3, #0]
}
 8009dbc:	bd10      	pop	{r4, pc}
 8009dbe:	bf00      	nop
 8009dc0:	0800f164 	.word	0x0800f164
 8009dc4:	08009dcd 	.word	0x08009dcd
 8009dc8:	200004a4 	.word	0x200004a4

08009dcc <cyclic_timer>:
{
 8009dcc:	b510      	push	{r4, lr}
 8009dce:	4604      	mov	r4, r0
  cyclic->handler();
 8009dd0:	6843      	ldr	r3, [r0, #4]
 8009dd2:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 8009dd4:	4622      	mov	r2, r4
 8009dd6:	4902      	ldr	r1, [pc, #8]	; (8009de0 <cyclic_timer+0x14>)
 8009dd8:	6820      	ldr	r0, [r4, #0]
 8009dda:	f7ff ff85 	bl	8009ce8 <sys_timeout>
}
 8009dde:	bd10      	pop	{r4, pc}
 8009de0:	08009dcd 	.word	0x08009dcd

08009de4 <udp_input_local_match>:
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8009de4:	b16a      	cbz	r2, 8009e02 <udp_input_local_match+0x1e>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8009de6:	b1a8      	cbz	r0, 8009e14 <udp_input_local_match+0x30>
 8009de8:	6803      	ldr	r3, [r0, #0]
 8009dea:	b1ab      	cbz	r3, 8009e18 <udp_input_local_match+0x34>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8009dec:	4a10      	ldr	r2, [pc, #64]	; (8009e30 <udp_input_local_match+0x4c>)
 8009dee:	6952      	ldr	r2, [r2, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8009df0:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009df4:	d012      	beq.n	8009e1c <udp_input_local_match+0x38>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8009df6:	6889      	ldr	r1, [r1, #8]
 8009df8:	4053      	eors	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8009dfa:	420b      	tst	r3, r1
 8009dfc:	d010      	beq.n	8009e20 <udp_input_local_match+0x3c>
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
      return 1;
    }
  }

  return 0;
 8009dfe:	2000      	movs	r0, #0
 8009e00:	4770      	bx	lr
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8009e02:	b178      	cbz	r0, 8009e24 <udp_input_local_match+0x40>
 8009e04:	6803      	ldr	r3, [r0, #0]
 8009e06:	b17b      	cbz	r3, 8009e28 <udp_input_local_match+0x44>
 8009e08:	4a09      	ldr	r2, [pc, #36]	; (8009e30 <udp_input_local_match+0x4c>)
 8009e0a:	6952      	ldr	r2, [r2, #20]
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d00d      	beq.n	8009e2c <udp_input_local_match+0x48>
  return 0;
 8009e10:	2000      	movs	r0, #0
 8009e12:	4770      	bx	lr
          return 1;
 8009e14:	2001      	movs	r0, #1
 8009e16:	4770      	bx	lr
 8009e18:	2001      	movs	r0, #1
 8009e1a:	4770      	bx	lr
 8009e1c:	2001      	movs	r0, #1
 8009e1e:	4770      	bx	lr
 8009e20:	2001      	movs	r0, #1
 8009e22:	4770      	bx	lr
      return 1;
 8009e24:	2001      	movs	r0, #1
 8009e26:	4770      	bx	lr
 8009e28:	2001      	movs	r0, #1
 8009e2a:	4770      	bx	lr
 8009e2c:	2001      	movs	r0, #1
}
 8009e2e:	4770      	bx	lr
 8009e30:	200046c4 	.word	0x200046c4

08009e34 <udp_init>:
}
 8009e34:	4770      	bx	lr
	...

08009e38 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8009e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e3c:	b085      	sub	sp, #20
 8009e3e:	4680      	mov	r8, r0
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8009e40:	8943      	ldrh	r3, [r0, #10]
 8009e42:	2b07      	cmp	r3, #7
 8009e44:	d917      	bls.n	8009e76 <udp_input+0x3e>
 8009e46:	460f      	mov	r7, r1
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
    goto end;
  }

  udphdr = (struct udp_hdr *)p->payload;
 8009e48:	6844      	ldr	r4, [r0, #4]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8009e4a:	4b42      	ldr	r3, [pc, #264]	; (8009f54 <udp_input+0x11c>)
 8009e4c:	6819      	ldr	r1, [r3, #0]
 8009e4e:	6958      	ldr	r0, [r3, #20]
 8009e50:	f000 ffef 	bl	800ae32 <ip4_addr_isbroadcast_u32>
 8009e54:	9003      	str	r0, [sp, #12]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8009e56:	8820      	ldrh	r0, [r4, #0]
 8009e58:	f7ff f86c 	bl	8008f34 <lwip_htons>
 8009e5c:	4682      	mov	sl, r0
  dest = lwip_ntohs(udphdr->dest);
 8009e5e:	8860      	ldrh	r0, [r4, #2]
 8009e60:	f7ff f868 	bl	8008f34 <lwip_htons>
 8009e64:	4606      	mov	r6, r0
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8009e66:	4b3c      	ldr	r3, [pc, #240]	; (8009f58 <udp_input+0x120>)
 8009e68:	f8d3 9000 	ldr.w	r9, [r3]
 8009e6c:	464c      	mov	r4, r9
  uncon_pcb = NULL;
 8009e6e:	f04f 0b00 	mov.w	fp, #0
  prev = NULL;
 8009e72:	465d      	mov	r5, fp
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8009e74:	e009      	b.n	8009e8a <udp_input+0x52>
    pbuf_free(p);
 8009e76:	f7ff fc81 	bl	800977c <pbuf_free>
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8009e7a:	b005      	add	sp, #20
 8009e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if ((pcb->remote_port == src) &&
 8009e80:	8aa3      	ldrh	r3, [r4, #20]
 8009e82:	4553      	cmp	r3, sl
 8009e84:	d015      	beq.n	8009eb2 <udp_input+0x7a>
    prev = pcb;
 8009e86:	4625      	mov	r5, r4
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8009e88:	68e4      	ldr	r4, [r4, #12]
 8009e8a:	b1fc      	cbz	r4, 8009ecc <udp_input+0x94>
    if ((pcb->local_port == dest) &&
 8009e8c:	8a63      	ldrh	r3, [r4, #18]
 8009e8e:	42b3      	cmp	r3, r6
 8009e90:	d1f9      	bne.n	8009e86 <udp_input+0x4e>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8009e92:	9a03      	ldr	r2, [sp, #12]
 8009e94:	4639      	mov	r1, r7
 8009e96:	4620      	mov	r0, r4
 8009e98:	f7ff ffa4 	bl	8009de4 <udp_input_local_match>
    if ((pcb->local_port == dest) &&
 8009e9c:	2800      	cmp	r0, #0
 8009e9e:	d0f2      	beq.n	8009e86 <udp_input+0x4e>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 8009ea0:	7c23      	ldrb	r3, [r4, #16]
 8009ea2:	f013 0f04 	tst.w	r3, #4
 8009ea6:	d1eb      	bne.n	8009e80 <udp_input+0x48>
 8009ea8:	f1bb 0f00 	cmp.w	fp, #0
 8009eac:	d1e8      	bne.n	8009e80 <udp_input+0x48>
        uncon_pcb = pcb;
 8009eae:	46a3      	mov	fp, r4
 8009eb0:	e7e6      	b.n	8009e80 <udp_input+0x48>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8009eb2:	6863      	ldr	r3, [r4, #4]
      if ((pcb->remote_port == src) &&
 8009eb4:	b11b      	cbz	r3, 8009ebe <udp_input+0x86>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8009eb6:	4a27      	ldr	r2, [pc, #156]	; (8009f54 <udp_input+0x11c>)
 8009eb8:	6912      	ldr	r2, [r2, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d1e3      	bne.n	8009e86 <udp_input+0x4e>
        if (prev != NULL) {
 8009ebe:	b12d      	cbz	r5, 8009ecc <udp_input+0x94>
          prev->next = pcb->next;
 8009ec0:	68e3      	ldr	r3, [r4, #12]
 8009ec2:	60eb      	str	r3, [r5, #12]
          pcb->next = udp_pcbs;
 8009ec4:	f8c4 900c 	str.w	r9, [r4, #12]
          udp_pcbs = pcb;
 8009ec8:	4b23      	ldr	r3, [pc, #140]	; (8009f58 <udp_input+0x120>)
 8009eca:	601c      	str	r4, [r3, #0]
  if (pcb == NULL) {
 8009ecc:	b18c      	cbz	r4, 8009ef2 <udp_input+0xba>
  if (pcb != NULL) {
 8009ece:	b194      	cbz	r4, 8009ef6 <udp_input+0xbe>
    if (pbuf_header(p, -UDP_HLEN)) {
 8009ed0:	f06f 0107 	mvn.w	r1, #7
 8009ed4:	4640      	mov	r0, r8
 8009ed6:	f7ff fc47 	bl	8009768 <pbuf_header>
 8009eda:	b9a8      	cbnz	r0, 8009f08 <udp_input+0xd0>
    if (pcb != NULL) {
 8009edc:	b31c      	cbz	r4, 8009f26 <udp_input+0xee>
      if (pcb->recv != NULL) {
 8009ede:	69a5      	ldr	r5, [r4, #24]
 8009ee0:	b1ed      	cbz	r5, 8009f1e <udp_input+0xe6>
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8009ee2:	69e0      	ldr	r0, [r4, #28]
 8009ee4:	f8cd a000 	str.w	sl, [sp]
 8009ee8:	4b1c      	ldr	r3, [pc, #112]	; (8009f5c <udp_input+0x124>)
 8009eea:	4642      	mov	r2, r8
 8009eec:	4621      	mov	r1, r4
 8009eee:	47a8      	blx	r5
 8009ef0:	e7c3      	b.n	8009e7a <udp_input+0x42>
    pcb = uncon_pcb;
 8009ef2:	465c      	mov	r4, fp
 8009ef4:	e7eb      	b.n	8009ece <udp_input+0x96>
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8009ef6:	687a      	ldr	r2, [r7, #4]
 8009ef8:	4b16      	ldr	r3, [pc, #88]	; (8009f54 <udp_input+0x11c>)
 8009efa:	695b      	ldr	r3, [r3, #20]
  if (for_us) {
 8009efc:	429a      	cmp	r2, r3
 8009efe:	d0e7      	beq.n	8009ed0 <udp_input+0x98>
    pbuf_free(p);
 8009f00:	4640      	mov	r0, r8
 8009f02:	f7ff fc3b 	bl	800977c <pbuf_free>
  return;
 8009f06:	e7b8      	b.n	8009e7a <udp_input+0x42>
      LWIP_ASSERT("pbuf_header failed\n", 0);
 8009f08:	4b15      	ldr	r3, [pc, #84]	; (8009f60 <udp_input+0x128>)
 8009f0a:	f240 1255 	movw	r2, #341	; 0x155
 8009f0e:	4915      	ldr	r1, [pc, #84]	; (8009f64 <udp_input+0x12c>)
 8009f10:	4815      	ldr	r0, [pc, #84]	; (8009f68 <udp_input+0x130>)
 8009f12:	f002 fd0b 	bl	800c92c <iprintf>
      pbuf_free(p);
 8009f16:	4640      	mov	r0, r8
 8009f18:	f7ff fc30 	bl	800977c <pbuf_free>
      goto end;
 8009f1c:	e7ad      	b.n	8009e7a <udp_input+0x42>
        pbuf_free(p);
 8009f1e:	4640      	mov	r0, r8
 8009f20:	f7ff fc2c 	bl	800977c <pbuf_free>
        goto end;
 8009f24:	e7a9      	b.n	8009e7a <udp_input+0x42>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8009f26:	9b03      	ldr	r3, [sp, #12]
 8009f28:	b983      	cbnz	r3, 8009f4c <udp_input+0x114>
 8009f2a:	4b0a      	ldr	r3, [pc, #40]	; (8009f54 <udp_input+0x11c>)
 8009f2c:	695b      	ldr	r3, [r3, #20]
 8009f2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009f32:	2be0      	cmp	r3, #224	; 0xe0
 8009f34:	d00a      	beq.n	8009f4c <udp_input+0x114>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8009f36:	4b07      	ldr	r3, [pc, #28]	; (8009f54 <udp_input+0x11c>)
 8009f38:	8999      	ldrh	r1, [r3, #12]
 8009f3a:	3108      	adds	r1, #8
 8009f3c:	b209      	sxth	r1, r1
 8009f3e:	4640      	mov	r0, r8
 8009f40:	f7ff fc17 	bl	8009772 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8009f44:	2103      	movs	r1, #3
 8009f46:	4640      	mov	r0, r8
 8009f48:	f000 fdb4 	bl	800aab4 <icmp_dest_unreach>
      pbuf_free(p);
 8009f4c:	4640      	mov	r0, r8
 8009f4e:	f7ff fc15 	bl	800977c <pbuf_free>
 8009f52:	e792      	b.n	8009e7a <udp_input+0x42>
 8009f54:	200046c4 	.word	0x200046c4
 8009f58:	200076f8 	.word	0x200076f8
 8009f5c:	200046d4 	.word	0x200046d4
 8009f60:	0800f1e8 	.word	0x0800f1e8
 8009f64:	0800f218 	.word	0x0800f218
 8009f68:	0800ea88 	.word	0x0800ea88

08009f6c <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8009f6c:	b1b0      	cbz	r0, 8009f9c <udp_netif_ip_addr_changed+0x30>
 8009f6e:	4602      	mov	r2, r0
 8009f70:	6803      	ldr	r3, [r0, #0]
 8009f72:	b19b      	cbz	r3, 8009f9c <udp_netif_ip_addr_changed+0x30>
 8009f74:	b191      	cbz	r1, 8009f9c <udp_netif_ip_addr_changed+0x30>
 8009f76:	680b      	ldr	r3, [r1, #0]
 8009f78:	b183      	cbz	r3, 8009f9c <udp_netif_ip_addr_changed+0x30>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8009f7a:	4b09      	ldr	r3, [pc, #36]	; (8009fa0 <udp_netif_ip_addr_changed+0x34>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	b163      	cbz	r3, 8009f9a <udp_netif_ip_addr_changed+0x2e>
{
 8009f80:	b410      	push	{r4}
 8009f82:	e001      	b.n	8009f88 <udp_netif_ip_addr_changed+0x1c>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8009f84:	68db      	ldr	r3, [r3, #12]
 8009f86:	b133      	cbz	r3, 8009f96 <udp_netif_ip_addr_changed+0x2a>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8009f88:	681c      	ldr	r4, [r3, #0]
 8009f8a:	6810      	ldr	r0, [r2, #0]
 8009f8c:	4284      	cmp	r4, r0
 8009f8e:	d1f9      	bne.n	8009f84 <udp_netif_ip_addr_changed+0x18>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8009f90:	6808      	ldr	r0, [r1, #0]
 8009f92:	6018      	str	r0, [r3, #0]
 8009f94:	e7f6      	b.n	8009f84 <udp_netif_ip_addr_changed+0x18>
      }
    }
  }
}
 8009f96:	bc10      	pop	{r4}
 8009f98:	4770      	bx	lr
 8009f9a:	4770      	bx	lr
 8009f9c:	4770      	bx	lr
 8009f9e:	bf00      	nop
 8009fa0:	200076f8 	.word	0x200076f8

08009fa4 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8009fa4:	b510      	push	{r4, lr}
 8009fa6:	4604      	mov	r4, r0
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8009fa8:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8009fac:	00d3      	lsls	r3, r2, #3
 8009fae:	4a09      	ldr	r2, [pc, #36]	; (8009fd4 <etharp_free_entry+0x30>)
 8009fb0:	58d0      	ldr	r0, [r2, r3]
 8009fb2:	b138      	cbz	r0, 8009fc4 <etharp_free_entry+0x20>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8009fb4:	f7ff fbe2 	bl	800977c <pbuf_free>
    arp_table[i].q = NULL;
 8009fb8:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8009fbc:	00d3      	lsls	r3, r2, #3
 8009fbe:	4a05      	ldr	r2, [pc, #20]	; (8009fd4 <etharp_free_entry+0x30>)
 8009fc0:	2100      	movs	r1, #0
 8009fc2:	50d1      	str	r1, [r2, r3]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8009fc4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8009fc8:	00e2      	lsls	r2, r4, #3
 8009fca:	4b02      	ldr	r3, [pc, #8]	; (8009fd4 <etharp_free_entry+0x30>)
 8009fcc:	4413      	add	r3, r2
 8009fce:	2200      	movs	r2, #0
 8009fd0:	751a      	strb	r2, [r3, #20]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8009fd2:	bd10      	pop	{r4, pc}
 8009fd4:	200004a8 	.word	0x200004a8

08009fd8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 8009fd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  s8_t empty = ARP_TABLE_SIZE;
  u8_t i = 0;
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8009fdc:	f04f 0c00 	mov.w	ip, #0
 8009fe0:	46e3      	mov	fp, ip
 8009fe2:	46e1      	mov	r9, ip
  s8_t old_queue = ARP_TABLE_SIZE;
 8009fe4:	f04f 0e0a 	mov.w	lr, #10
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8009fe8:	4663      	mov	r3, ip
  s8_t empty = ARP_TABLE_SIZE;
 8009fea:	4677      	mov	r7, lr
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8009fec:	46f0      	mov	r8, lr
 8009fee:	46f2      	mov	sl, lr
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8009ff0:	e003      	b.n	8009ffa <etharp_find_entry+0x22>
    u8_t state = arp_table[i].state;
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8009ff2:	b96c      	cbnz	r4, 800a010 <etharp_find_entry+0x38>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 8009ff4:	b25f      	sxtb	r7, r3
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8009ff6:	3301      	adds	r3, #1
 8009ff8:	b2db      	uxtb	r3, r3
 8009ffa:	2b09      	cmp	r3, #9
 8009ffc:	d844      	bhi.n	800a088 <etharp_find_entry+0xb0>
    u8_t state = arp_table[i].state;
 8009ffe:	461a      	mov	r2, r3
 800a000:	eb03 0443 	add.w	r4, r3, r3, lsl #1
 800a004:	00e5      	lsls	r5, r4, #3
 800a006:	4c57      	ldr	r4, [pc, #348]	; (800a164 <etharp_find_entry+0x18c>)
 800a008:	442c      	add	r4, r5
 800a00a:	7d24      	ldrb	r4, [r4, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800a00c:	2f0a      	cmp	r7, #10
 800a00e:	d0f0      	beq.n	8009ff2 <etharp_find_entry+0x1a>
    } else if (state != ETHARP_STATE_EMPTY) {
 800a010:	2c00      	cmp	r4, #0
 800a012:	d0f0      	beq.n	8009ff6 <etharp_find_entry+0x1e>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800a014:	b140      	cbz	r0, 800a028 <etharp_find_entry+0x50>
 800a016:	eb02 0542 	add.w	r5, r2, r2, lsl #1
 800a01a:	00ee      	lsls	r6, r5, #3
 800a01c:	4d51      	ldr	r5, [pc, #324]	; (800a164 <etharp_find_entry+0x18c>)
 800a01e:	4435      	add	r5, r6
 800a020:	686d      	ldr	r5, [r5, #4]
 800a022:	6806      	ldr	r6, [r0, #0]
 800a024:	42ae      	cmp	r6, r5
 800a026:	d00f      	beq.n	800a048 <etharp_find_entry+0x70>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800a028:	2c01      	cmp	r4, #1
 800a02a:	d00f      	beq.n	800a04c <etharp_find_entry+0x74>
            old_pending = i;
            age_pending = arp_table[i].ctime;
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800a02c:	2c01      	cmp	r4, #1
 800a02e:	d9e2      	bls.n	8009ff6 <etharp_find_entry+0x1e>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800a030:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800a034:	00d4      	lsls	r4, r2, #3
 800a036:	4a4b      	ldr	r2, [pc, #300]	; (800a164 <etharp_find_entry+0x18c>)
 800a038:	4422      	add	r2, r4
 800a03a:	8a52      	ldrh	r2, [r2, #18]
 800a03c:	4562      	cmp	r2, ip
 800a03e:	d3da      	bcc.n	8009ff6 <etharp_find_entry+0x1e>
            old_stable = i;
 800a040:	fa4f f883 	sxtb.w	r8, r3
            age_stable = arp_table[i].ctime;
 800a044:	4694      	mov	ip, r2
 800a046:	e7d6      	b.n	8009ff6 <etharp_find_entry+0x1e>
        return i;
 800a048:	b258      	sxtb	r0, r3
 800a04a:	e041      	b.n	800a0d0 <etharp_find_entry+0xf8>
        if (arp_table[i].q != NULL) {
 800a04c:	eb02 0542 	add.w	r5, r2, r2, lsl #1
 800a050:	00ec      	lsls	r4, r5, #3
 800a052:	4d44      	ldr	r5, [pc, #272]	; (800a164 <etharp_find_entry+0x18c>)
 800a054:	592c      	ldr	r4, [r5, r4]
 800a056:	b15c      	cbz	r4, 800a070 <etharp_find_entry+0x98>
          if (arp_table[i].ctime >= age_queue) {
 800a058:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800a05c:	00d4      	lsls	r4, r2, #3
 800a05e:	462a      	mov	r2, r5
 800a060:	4422      	add	r2, r4
 800a062:	8a52      	ldrh	r2, [r2, #18]
 800a064:	454a      	cmp	r2, r9
 800a066:	d3c6      	bcc.n	8009ff6 <etharp_find_entry+0x1e>
            old_queue = i;
 800a068:	fa4f fe83 	sxtb.w	lr, r3
            age_queue = arp_table[i].ctime;
 800a06c:	4691      	mov	r9, r2
 800a06e:	e7c2      	b.n	8009ff6 <etharp_find_entry+0x1e>
          if (arp_table[i].ctime >= age_pending) {
 800a070:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800a074:	00d4      	lsls	r4, r2, #3
 800a076:	4a3b      	ldr	r2, [pc, #236]	; (800a164 <etharp_find_entry+0x18c>)
 800a078:	4422      	add	r2, r4
 800a07a:	8a52      	ldrh	r2, [r2, #18]
 800a07c:	455a      	cmp	r2, fp
 800a07e:	d3ba      	bcc.n	8009ff6 <etharp_find_entry+0x1e>
            old_pending = i;
 800a080:	fa4f fa83 	sxtb.w	sl, r3
            age_pending = arp_table[i].ctime;
 800a084:	4693      	mov	fp, r2
 800a086:	e7b6      	b.n	8009ff6 <etharp_find_entry+0x1e>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800a088:	f011 0f02 	tst.w	r1, #2
 800a08c:	d164      	bne.n	800a158 <etharp_find_entry+0x180>
 800a08e:	2f0a      	cmp	r7, #10
 800a090:	d020      	beq.n	800a0d4 <etharp_find_entry+0xfc>
 800a092:	4605      	mov	r5, r0
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800a094:	2f09      	cmp	r7, #9
 800a096:	dc23      	bgt.n	800a0e0 <etharp_find_entry+0x108>
    i = empty;
 800a098:	b2ff      	uxtb	r7, r7
    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800a09a:	2f09      	cmp	r7, #9
 800a09c:	d84c      	bhi.n	800a138 <etharp_find_entry+0x160>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800a09e:	463c      	mov	r4, r7
 800a0a0:	eb07 0347 	add.w	r3, r7, r7, lsl #1
 800a0a4:	00da      	lsls	r2, r3, #3
 800a0a6:	4b2f      	ldr	r3, [pc, #188]	; (800a164 <etharp_find_entry+0x18c>)
 800a0a8:	4413      	add	r3, r2
 800a0aa:	7d1b      	ldrb	r3, [r3, #20]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d14b      	bne.n	800a148 <etharp_find_entry+0x170>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800a0b0:	b135      	cbz	r5, 800a0c0 <etharp_find_entry+0xe8>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800a0b2:	6829      	ldr	r1, [r5, #0]
 800a0b4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800a0b8:	00da      	lsls	r2, r3, #3
 800a0ba:	4b2a      	ldr	r3, [pc, #168]	; (800a164 <etharp_find_entry+0x18c>)
 800a0bc:	4413      	add	r3, r2
 800a0be:	6059      	str	r1, [r3, #4]
  }
  arp_table[i].ctime = 0;
 800a0c0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800a0c4:	00e2      	lsls	r2, r4, #3
 800a0c6:	4b27      	ldr	r3, [pc, #156]	; (800a164 <etharp_find_entry+0x18c>)
 800a0c8:	4413      	add	r3, r2
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	825a      	strh	r2, [r3, #18]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 800a0ce:	b278      	sxtb	r0, r7
}
 800a0d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800a0d4:	f011 0f01 	tst.w	r1, #1
 800a0d8:	d1db      	bne.n	800a092 <etharp_find_entry+0xba>
    return (s8_t)ERR_MEM;
 800a0da:	f04f 30ff 	mov.w	r0, #4294967295
 800a0de:	e7f7      	b.n	800a0d0 <etharp_find_entry+0xf8>
    if (old_stable < ARP_TABLE_SIZE) {
 800a0e0:	f1b8 0f09 	cmp.w	r8, #9
 800a0e4:	dc14      	bgt.n	800a110 <etharp_find_entry+0x138>
      i = old_stable;
 800a0e6:	fa5f f788 	uxtb.w	r7, r8
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800a0ea:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 800a0ee:	00d3      	lsls	r3, r2, #3
 800a0f0:	4a1c      	ldr	r2, [pc, #112]	; (800a164 <etharp_find_entry+0x18c>)
 800a0f2:	58d3      	ldr	r3, [r2, r3]
 800a0f4:	b133      	cbz	r3, 800a104 <etharp_find_entry+0x12c>
 800a0f6:	4b1c      	ldr	r3, [pc, #112]	; (800a168 <etharp_find_entry+0x190>)
 800a0f8:	f240 126f 	movw	r2, #367	; 0x16f
 800a0fc:	491b      	ldr	r1, [pc, #108]	; (800a16c <etharp_find_entry+0x194>)
 800a0fe:	481c      	ldr	r0, [pc, #112]	; (800a170 <etharp_find_entry+0x198>)
 800a100:	f002 fc14 	bl	800c92c <iprintf>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800a104:	2f09      	cmp	r7, #9
 800a106:	d80f      	bhi.n	800a128 <etharp_find_entry+0x150>
    etharp_free_entry(i);
 800a108:	4638      	mov	r0, r7
 800a10a:	f7ff ff4b 	bl	8009fa4 <etharp_free_entry>
 800a10e:	e7c4      	b.n	800a09a <etharp_find_entry+0xc2>
    } else if (old_pending < ARP_TABLE_SIZE) {
 800a110:	f1ba 0f09 	cmp.w	sl, #9
 800a114:	dc02      	bgt.n	800a11c <etharp_find_entry+0x144>
      i = old_pending;
 800a116:	fa5f f78a 	uxtb.w	r7, sl
 800a11a:	e7f3      	b.n	800a104 <etharp_find_entry+0x12c>
    } else if (old_queue < ARP_TABLE_SIZE) {
 800a11c:	f1be 0f09 	cmp.w	lr, #9
 800a120:	dc1d      	bgt.n	800a15e <etharp_find_entry+0x186>
      i = old_queue;
 800a122:	fa5f f78e 	uxtb.w	r7, lr
 800a126:	e7ed      	b.n	800a104 <etharp_find_entry+0x12c>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800a128:	4b0f      	ldr	r3, [pc, #60]	; (800a168 <etharp_find_entry+0x190>)
 800a12a:	f240 1281 	movw	r2, #385	; 0x181
 800a12e:	4911      	ldr	r1, [pc, #68]	; (800a174 <etharp_find_entry+0x19c>)
 800a130:	480f      	ldr	r0, [pc, #60]	; (800a170 <etharp_find_entry+0x198>)
 800a132:	f002 fbfb 	bl	800c92c <iprintf>
 800a136:	e7e7      	b.n	800a108 <etharp_find_entry+0x130>
  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800a138:	4b0b      	ldr	r3, [pc, #44]	; (800a168 <etharp_find_entry+0x190>)
 800a13a:	f240 1285 	movw	r2, #389	; 0x185
 800a13e:	490d      	ldr	r1, [pc, #52]	; (800a174 <etharp_find_entry+0x19c>)
 800a140:	480b      	ldr	r0, [pc, #44]	; (800a170 <etharp_find_entry+0x198>)
 800a142:	f002 fbf3 	bl	800c92c <iprintf>
 800a146:	e7aa      	b.n	800a09e <etharp_find_entry+0xc6>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800a148:	4b07      	ldr	r3, [pc, #28]	; (800a168 <etharp_find_entry+0x190>)
 800a14a:	f240 1287 	movw	r2, #391	; 0x187
 800a14e:	490a      	ldr	r1, [pc, #40]	; (800a178 <etharp_find_entry+0x1a0>)
 800a150:	4807      	ldr	r0, [pc, #28]	; (800a170 <etharp_find_entry+0x198>)
 800a152:	f002 fbeb 	bl	800c92c <iprintf>
 800a156:	e7ab      	b.n	800a0b0 <etharp_find_entry+0xd8>
    return (s8_t)ERR_MEM;
 800a158:	f04f 30ff 	mov.w	r0, #4294967295
 800a15c:	e7b8      	b.n	800a0d0 <etharp_find_entry+0xf8>
      return (s8_t)ERR_MEM;
 800a15e:	f04f 30ff 	mov.w	r0, #4294967295
 800a162:	e7b5      	b.n	800a0d0 <etharp_find_entry+0xf8>
 800a164:	200004a8 	.word	0x200004a8
 800a168:	0800f22c 	.word	0x0800f22c
 800a16c:	0800f264 	.word	0x0800f264
 800a170:	0800ea88 	.word	0x0800ea88
 800a174:	0800f27c 	.word	0x0800f27c
 800a178:	0800f290 	.word	0x0800f290

0800a17c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800a17c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a17e:	b083      	sub	sp, #12
 800a180:	4604      	mov	r4, r0
 800a182:	460d      	mov	r5, r1
 800a184:	4616      	mov	r6, r2
 800a186:	461f      	mov	r7, r3
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800a188:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 800a18c:	2b06      	cmp	r3, #6
 800a18e:	d13b      	bne.n	800a208 <etharp_update_arp_entry+0x8c>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800a190:	2d00      	cmp	r5, #0
 800a192:	d041      	beq.n	800a218 <etharp_update_arp_entry+0x9c>
 800a194:	6828      	ldr	r0, [r5, #0]
 800a196:	2800      	cmp	r0, #0
 800a198:	d041      	beq.n	800a21e <etharp_update_arp_entry+0xa2>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800a19a:	4621      	mov	r1, r4
 800a19c:	f000 fe49 	bl	800ae32 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 800a1a0:	2800      	cmp	r0, #0
 800a1a2:	d13f      	bne.n	800a224 <etharp_update_arp_entry+0xa8>
      ip4_addr_ismulticast(ipaddr)) {
 800a1a4:	682b      	ldr	r3, [r5, #0]
 800a1a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800a1aa:	2be0      	cmp	r3, #224	; 0xe0
 800a1ac:	d03d      	beq.n	800a22a <etharp_update_arp_entry+0xae>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800a1ae:	4622      	mov	r2, r4
 800a1b0:	4639      	mov	r1, r7
 800a1b2:	4628      	mov	r0, r5
 800a1b4:	f7ff ff10 	bl	8009fd8 <etharp_find_entry>
  /* bail out if no entry could be found */
  if (i < 0) {
 800a1b8:	2800      	cmp	r0, #0
 800a1ba:	db23      	blt.n	800a204 <etharp_update_arp_entry+0x88>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800a1bc:	4d1d      	ldr	r5, [pc, #116]	; (800a234 <etharp_update_arp_entry+0xb8>)
 800a1be:	0042      	lsls	r2, r0, #1
 800a1c0:	1813      	adds	r3, r2, r0
 800a1c2:	00d9      	lsls	r1, r3, #3
 800a1c4:	186f      	adds	r7, r5, r1
 800a1c6:	2302      	movs	r3, #2
 800a1c8:	753b      	strb	r3, [r7, #20]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800a1ca:	60bc      	str	r4, [r7, #8]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	3308      	adds	r3, #8
 800a1d0:	442b      	add	r3, r5
 800a1d2:	6832      	ldr	r2, [r6, #0]
 800a1d4:	605a      	str	r2, [r3, #4]
 800a1d6:	88b2      	ldrh	r2, [r6, #4]
 800a1d8:	811a      	strh	r2, [r3, #8]
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800a1da:	2300      	movs	r3, #0
 800a1dc:	827b      	strh	r3, [r7, #18]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800a1de:	586d      	ldr	r5, [r5, r1]
 800a1e0:	b335      	cbz	r5, 800a230 <etharp_update_arp_entry+0xb4>
    struct pbuf *p = arp_table[i].q;
    arp_table[i].q = NULL;
 800a1e2:	2700      	movs	r7, #0
 800a1e4:	4a13      	ldr	r2, [pc, #76]	; (800a234 <etharp_update_arp_entry+0xb8>)
 800a1e6:	5057      	str	r7, [r2, r1]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800a1e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a1ec:	9300      	str	r3, [sp, #0]
 800a1ee:	4633      	mov	r3, r6
 800a1f0:	f104 0229 	add.w	r2, r4, #41	; 0x29
 800a1f4:	4629      	mov	r1, r5
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	f001 fa7e 	bl	800b6f8 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800a1fc:	4628      	mov	r0, r5
 800a1fe:	f7ff fabd 	bl	800977c <pbuf_free>
  }
  return ERR_OK;
 800a202:	4638      	mov	r0, r7
}
 800a204:	b003      	add	sp, #12
 800a206:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800a208:	4b0b      	ldr	r3, [pc, #44]	; (800a238 <etharp_update_arp_entry+0xbc>)
 800a20a:	f240 12ab 	movw	r2, #427	; 0x1ab
 800a20e:	490b      	ldr	r1, [pc, #44]	; (800a23c <etharp_update_arp_entry+0xc0>)
 800a210:	480b      	ldr	r0, [pc, #44]	; (800a240 <etharp_update_arp_entry+0xc4>)
 800a212:	f002 fb8b 	bl	800c92c <iprintf>
 800a216:	e7bb      	b.n	800a190 <etharp_update_arp_entry+0x14>
    return ERR_ARG;
 800a218:	f06f 000f 	mvn.w	r0, #15
 800a21c:	e7f2      	b.n	800a204 <etharp_update_arp_entry+0x88>
 800a21e:	f06f 000f 	mvn.w	r0, #15
 800a222:	e7ef      	b.n	800a204 <etharp_update_arp_entry+0x88>
 800a224:	f06f 000f 	mvn.w	r0, #15
 800a228:	e7ec      	b.n	800a204 <etharp_update_arp_entry+0x88>
 800a22a:	f06f 000f 	mvn.w	r0, #15
 800a22e:	e7e9      	b.n	800a204 <etharp_update_arp_entry+0x88>
  return ERR_OK;
 800a230:	2000      	movs	r0, #0
 800a232:	e7e7      	b.n	800a204 <etharp_update_arp_entry+0x88>
 800a234:	200004a8 	.word	0x200004a8
 800a238:	0800f22c 	.word	0x0800f22c
 800a23c:	0800f3d4 	.word	0x0800f3d4
 800a240:	0800ea88 	.word	0x0800ea88

0800a244 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800a244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a248:	b082      	sub	sp, #8
 800a24a:	4689      	mov	r9, r1
 800a24c:	4692      	mov	sl, r2
 800a24e:	4698      	mov	r8, r3
 800a250:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800a252:	4607      	mov	r7, r0
 800a254:	2800      	cmp	r0, #0
 800a256:	d041      	beq.n	800a2dc <etharp_raw+0x98>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800a258:	2200      	movs	r2, #0
 800a25a:	211c      	movs	r1, #28
 800a25c:	2002      	movs	r0, #2
 800a25e:	f7ff faf1 	bl	8009844 <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800a262:	4606      	mov	r6, r0
 800a264:	2800      	cmp	r0, #0
 800a266:	d051      	beq.n	800a30c <etharp_raw+0xc8>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800a268:	8943      	ldrh	r3, [r0, #10]
 800a26a:	2b1b      	cmp	r3, #27
 800a26c:	d93e      	bls.n	800a2ec <etharp_raw+0xa8>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800a26e:	6874      	ldr	r4, [r6, #4]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800a270:	f8bd 0034 	ldrh.w	r0, [sp, #52]	; 0x34
 800a274:	f7fe fe5e 	bl	8008f34 <lwip_htons>
 800a278:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800a27a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a27e:	2b06      	cmp	r3, #6
 800a280:	d13c      	bne.n	800a2fc <etharp_raw+0xb8>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 800a282:	f8d8 3000 	ldr.w	r3, [r8]
 800a286:	60a3      	str	r3, [r4, #8]
 800a288:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 800a28c:	81a3      	strh	r3, [r4, #12]
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 800a28e:	682b      	ldr	r3, [r5, #0]
 800a290:	f8c4 3012 	str.w	r3, [r4, #18]
 800a294:	88ab      	ldrh	r3, [r5, #4]
 800a296:	82e3      	strh	r3, [r4, #22]
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 800a298:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f8c4 300e 	str.w	r3, [r4, #14]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 800a2a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	61a3      	str	r3, [r4, #24]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800a2a6:	2500      	movs	r5, #0
 800a2a8:	7025      	strb	r5, [r4, #0]
 800a2aa:	2301      	movs	r3, #1
 800a2ac:	7063      	strb	r3, [r4, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800a2ae:	2308      	movs	r3, #8
 800a2b0:	70a3      	strb	r3, [r4, #2]
 800a2b2:	70e5      	strb	r5, [r4, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800a2b4:	2306      	movs	r3, #6
 800a2b6:	7123      	strb	r3, [r4, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800a2b8:	2304      	movs	r3, #4
 800a2ba:	7163      	strb	r3, [r4, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800a2bc:	f640 0306 	movw	r3, #2054	; 0x806
 800a2c0:	9300      	str	r3, [sp, #0]
 800a2c2:	4653      	mov	r3, sl
 800a2c4:	464a      	mov	r2, r9
 800a2c6:	4631      	mov	r1, r6
 800a2c8:	4638      	mov	r0, r7
 800a2ca:	f001 fa15 	bl	800b6f8 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800a2ce:	4630      	mov	r0, r6
 800a2d0:	f7ff fa54 	bl	800977c <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 800a2d4:	4628      	mov	r0, r5
}
 800a2d6:	b002      	add	sp, #8
 800a2d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800a2dc:	4b0d      	ldr	r3, [pc, #52]	; (800a314 <etharp_raw+0xd0>)
 800a2de:	f44f 628b 	mov.w	r2, #1112	; 0x458
 800a2e2:	490d      	ldr	r1, [pc, #52]	; (800a318 <etharp_raw+0xd4>)
 800a2e4:	480d      	ldr	r0, [pc, #52]	; (800a31c <etharp_raw+0xd8>)
 800a2e6:	f002 fb21 	bl	800c92c <iprintf>
 800a2ea:	e7b5      	b.n	800a258 <etharp_raw+0x14>
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800a2ec:	4b09      	ldr	r3, [pc, #36]	; (800a314 <etharp_raw+0xd0>)
 800a2ee:	f240 4264 	movw	r2, #1124	; 0x464
 800a2f2:	490b      	ldr	r1, [pc, #44]	; (800a320 <etharp_raw+0xdc>)
 800a2f4:	4809      	ldr	r0, [pc, #36]	; (800a31c <etharp_raw+0xd8>)
 800a2f6:	f002 fb19 	bl	800c92c <iprintf>
 800a2fa:	e7b8      	b.n	800a26e <etharp_raw+0x2a>
  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800a2fc:	4b05      	ldr	r3, [pc, #20]	; (800a314 <etharp_raw+0xd0>)
 800a2fe:	f240 426b 	movw	r2, #1131	; 0x46b
 800a302:	4908      	ldr	r1, [pc, #32]	; (800a324 <etharp_raw+0xe0>)
 800a304:	4805      	ldr	r0, [pc, #20]	; (800a31c <etharp_raw+0xd8>)
 800a306:	f002 fb11 	bl	800c92c <iprintf>
 800a30a:	e7ba      	b.n	800a282 <etharp_raw+0x3e>
    return ERR_MEM;
 800a30c:	f04f 30ff 	mov.w	r0, #4294967295
 800a310:	e7e1      	b.n	800a2d6 <etharp_raw+0x92>
 800a312:	bf00      	nop
 800a314:	0800f22c 	.word	0x0800f22c
 800a318:	0800ea78 	.word	0x0800ea78
 800a31c:	0800ea88 	.word	0x0800ea88
 800a320:	0800f35c 	.word	0x0800f35c
 800a324:	0800f390 	.word	0x0800f390

0800a328 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 800a328:	b530      	push	{r4, r5, lr}
 800a32a:	b085      	sub	sp, #20
 800a32c:	4603      	mov	r3, r0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800a32e:	f100 0429 	add.w	r4, r0, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800a332:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800a334:	2501      	movs	r5, #1
 800a336:	9503      	str	r5, [sp, #12]
 800a338:	9102      	str	r1, [sp, #8]
 800a33a:	4904      	ldr	r1, [pc, #16]	; (800a34c <etharp_request_dst+0x24>)
 800a33c:	9101      	str	r1, [sp, #4]
 800a33e:	9300      	str	r3, [sp, #0]
 800a340:	4623      	mov	r3, r4
 800a342:	4621      	mov	r1, r4
 800a344:	f7ff ff7e 	bl	800a244 <etharp_raw>
                    ipaddr, ARP_REQUEST);
}
 800a348:	b005      	add	sp, #20
 800a34a:	bd30      	pop	{r4, r5, pc}
 800a34c:	0800f760 	.word	0x0800f760

0800a350 <etharp_cleanup_netif>:
{
 800a350:	b538      	push	{r3, r4, r5, lr}
 800a352:	4605      	mov	r5, r0
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800a354:	2400      	movs	r4, #0
 800a356:	e001      	b.n	800a35c <etharp_cleanup_netif+0xc>
 800a358:	3401      	adds	r4, #1
 800a35a:	b2e4      	uxtb	r4, r4
 800a35c:	2c09      	cmp	r4, #9
 800a35e:	d810      	bhi.n	800a382 <etharp_cleanup_netif+0x32>
    u8_t state = arp_table[i].state;
 800a360:	4620      	mov	r0, r4
 800a362:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800a366:	00da      	lsls	r2, r3, #3
 800a368:	4b06      	ldr	r3, [pc, #24]	; (800a384 <etharp_cleanup_netif+0x34>)
 800a36a:	4413      	add	r3, r2
 800a36c:	7d1b      	ldrb	r3, [r3, #20]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d0f2      	beq.n	800a358 <etharp_cleanup_netif+0x8>
 800a372:	4b04      	ldr	r3, [pc, #16]	; (800a384 <etharp_cleanup_netif+0x34>)
 800a374:	4413      	add	r3, r2
 800a376:	689b      	ldr	r3, [r3, #8]
 800a378:	42ab      	cmp	r3, r5
 800a37a:	d1ed      	bne.n	800a358 <etharp_cleanup_netif+0x8>
      etharp_free_entry(i);
 800a37c:	f7ff fe12 	bl	8009fa4 <etharp_free_entry>
 800a380:	e7ea      	b.n	800a358 <etharp_cleanup_netif+0x8>
}
 800a382:	bd38      	pop	{r3, r4, r5, pc}
 800a384:	200004a8 	.word	0x200004a8

0800a388 <etharp_input>:
{
 800a388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a38c:	b086      	sub	sp, #24
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800a38e:	b179      	cbz	r1, 800a3b0 <etharp_input+0x28>
 800a390:	4604      	mov	r4, r0
 800a392:	460e      	mov	r6, r1
  hdr = (struct etharp_hdr *)p->payload;
 800a394:	6845      	ldr	r5, [r0, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800a396:	882b      	ldrh	r3, [r5, #0]
 800a398:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a39c:	d102      	bne.n	800a3a4 <etharp_input+0x1c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800a39e:	792b      	ldrb	r3, [r5, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800a3a0:	2b06      	cmp	r3, #6
 800a3a2:	d00d      	beq.n	800a3c0 <etharp_input+0x38>
    pbuf_free(p);
 800a3a4:	4620      	mov	r0, r4
 800a3a6:	f7ff f9e9 	bl	800977c <pbuf_free>
}
 800a3aa:	b006      	add	sp, #24
 800a3ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800a3b0:	4b20      	ldr	r3, [pc, #128]	; (800a434 <etharp_input+0xac>)
 800a3b2:	f44f 7222 	mov.w	r2, #648	; 0x288
 800a3b6:	4920      	ldr	r1, [pc, #128]	; (800a438 <etharp_input+0xb0>)
 800a3b8:	4820      	ldr	r0, [pc, #128]	; (800a43c <etharp_input+0xb4>)
 800a3ba:	f002 fab7 	bl	800c92c <iprintf>
 800a3be:	e7f4      	b.n	800a3aa <etharp_input+0x22>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800a3c0:	796b      	ldrb	r3, [r5, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800a3c2:	2b04      	cmp	r3, #4
 800a3c4:	d1ee      	bne.n	800a3a4 <etharp_input+0x1c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800a3c6:	886b      	ldrh	r3, [r5, #2]
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800a3c8:	2b08      	cmp	r3, #8
 800a3ca:	d1eb      	bne.n	800a3a4 <etharp_input+0x1c>
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 800a3cc:	f8d5 300e 	ldr.w	r3, [r5, #14]
 800a3d0:	9305      	str	r3, [sp, #20]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 800a3d2:	69af      	ldr	r7, [r5, #24]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800a3d4:	684b      	ldr	r3, [r1, #4]
 800a3d6:	b98b      	cbnz	r3, 800a3fc <etharp_input+0x74>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800a3d8:	f105 0808 	add.w	r8, r5, #8
    for_us = 0;
 800a3dc:	2700      	movs	r7, #0
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800a3de:	2302      	movs	r3, #2
 800a3e0:	4642      	mov	r2, r8
 800a3e2:	a905      	add	r1, sp, #20
 800a3e4:	4630      	mov	r0, r6
 800a3e6:	f7ff fec9 	bl	800a17c <etharp_update_arp_entry>
  switch (hdr->opcode) {
 800a3ea:	88eb      	ldrh	r3, [r5, #6]
 800a3ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a3f0:	d100      	bne.n	800a3f4 <etharp_input+0x6c>
    if (for_us) {
 800a3f2:	b977      	cbnz	r7, 800a412 <etharp_input+0x8a>
  pbuf_free(p);
 800a3f4:	4620      	mov	r0, r4
 800a3f6:	f7ff f9c1 	bl	800977c <pbuf_free>
 800a3fa:	e7d6      	b.n	800a3aa <etharp_input+0x22>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800a3fc:	42bb      	cmp	r3, r7
 800a3fe:	bf14      	ite	ne
 800a400:	2700      	movne	r7, #0
 800a402:	2701      	moveq	r7, #1
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800a404:	f105 0808 	add.w	r8, r5, #8
 800a408:	b10f      	cbz	r7, 800a40e <etharp_input+0x86>
 800a40a:	2301      	movs	r3, #1
 800a40c:	e7e8      	b.n	800a3e0 <etharp_input+0x58>
 800a40e:	2302      	movs	r3, #2
 800a410:	e7e6      	b.n	800a3e0 <etharp_input+0x58>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800a412:	f106 0129 	add.w	r1, r6, #41	; 0x29
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800a416:	1d33      	adds	r3, r6, #4
      etharp_raw(netif,
 800a418:	2202      	movs	r2, #2
 800a41a:	9203      	str	r2, [sp, #12]
 800a41c:	aa05      	add	r2, sp, #20
 800a41e:	9202      	str	r2, [sp, #8]
 800a420:	f8cd 8004 	str.w	r8, [sp, #4]
 800a424:	9300      	str	r3, [sp, #0]
 800a426:	460b      	mov	r3, r1
 800a428:	4642      	mov	r2, r8
 800a42a:	4630      	mov	r0, r6
 800a42c:	f7ff ff0a 	bl	800a244 <etharp_raw>
 800a430:	e7e0      	b.n	800a3f4 <etharp_input+0x6c>
 800a432:	bf00      	nop
 800a434:	0800f22c 	.word	0x0800f22c
 800a438:	0800ea78 	.word	0x0800ea78
 800a43c:	0800ea88 	.word	0x0800ea88

0800a440 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800a440:	b508      	push	{r3, lr}
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800a442:	4a02      	ldr	r2, [pc, #8]	; (800a44c <etharp_request+0xc>)
 800a444:	f7ff ff70 	bl	800a328 <etharp_request_dst>
}
 800a448:	bd08      	pop	{r3, pc}
 800a44a:	bf00      	nop
 800a44c:	0800f6ec 	.word	0x0800f6ec

0800a450 <etharp_tmr>:
{
 800a450:	b538      	push	{r3, r4, r5, lr}
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800a452:	2400      	movs	r4, #0
 800a454:	e005      	b.n	800a462 <etharp_tmr+0x12>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800a456:	2b04      	cmp	r3, #4
 800a458:	d91d      	bls.n	800a496 <etharp_tmr+0x46>
        etharp_free_entry(i);
 800a45a:	f7ff fda3 	bl	8009fa4 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800a45e:	3401      	adds	r4, #1
 800a460:	b2e4      	uxtb	r4, r4
 800a462:	2c09      	cmp	r4, #9
 800a464:	d838      	bhi.n	800a4d8 <etharp_tmr+0x88>
    u8_t state = arp_table[i].state;
 800a466:	4620      	mov	r0, r4
 800a468:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800a46c:	00da      	lsls	r2, r3, #3
 800a46e:	4b1b      	ldr	r3, [pc, #108]	; (800a4dc <etharp_tmr+0x8c>)
 800a470:	4413      	add	r3, r2
 800a472:	7d1b      	ldrb	r3, [r3, #20]
    if (state != ETHARP_STATE_EMPTY
 800a474:	2b00      	cmp	r3, #0
 800a476:	d0f2      	beq.n	800a45e <etharp_tmr+0xe>
      arp_table[i].ctime++;
 800a478:	4611      	mov	r1, r2
 800a47a:	4a18      	ldr	r2, [pc, #96]	; (800a4dc <etharp_tmr+0x8c>)
 800a47c:	440a      	add	r2, r1
 800a47e:	8a53      	ldrh	r3, [r2, #18]
 800a480:	3301      	adds	r3, #1
 800a482:	b29b      	uxth	r3, r3
 800a484:	8253      	strh	r3, [r2, #18]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800a486:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800a48a:	d2e6      	bcs.n	800a45a <etharp_tmr+0xa>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800a48c:	4a13      	ldr	r2, [pc, #76]	; (800a4dc <etharp_tmr+0x8c>)
 800a48e:	440a      	add	r2, r1
 800a490:	7d12      	ldrb	r2, [r2, #20]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800a492:	2a01      	cmp	r2, #1
 800a494:	d0df      	beq.n	800a456 <etharp_tmr+0x6>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800a496:	2a03      	cmp	r2, #3
 800a498:	d00e      	beq.n	800a4b8 <etharp_tmr+0x68>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800a49a:	2a04      	cmp	r2, #4
 800a49c:	d014      	beq.n	800a4c8 <etharp_tmr+0x78>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800a49e:	2a01      	cmp	r2, #1
 800a4a0:	d1dd      	bne.n	800a45e <etharp_tmr+0xe>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800a4a2:	4a0e      	ldr	r2, [pc, #56]	; (800a4dc <etharp_tmr+0x8c>)
 800a4a4:	0043      	lsls	r3, r0, #1
 800a4a6:	181d      	adds	r5, r3, r0
 800a4a8:	00e9      	lsls	r1, r5, #3
 800a4aa:	4411      	add	r1, r2
 800a4ac:	460a      	mov	r2, r1
 800a4ae:	3104      	adds	r1, #4
 800a4b0:	6890      	ldr	r0, [r2, #8]
 800a4b2:	f7ff ffc5 	bl	800a440 <etharp_request>
 800a4b6:	e7d2      	b.n	800a45e <etharp_tmr+0xe>
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800a4b8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800a4bc:	00c2      	lsls	r2, r0, #3
 800a4be:	4b07      	ldr	r3, [pc, #28]	; (800a4dc <etharp_tmr+0x8c>)
 800a4c0:	4413      	add	r3, r2
 800a4c2:	2204      	movs	r2, #4
 800a4c4:	751a      	strb	r2, [r3, #20]
 800a4c6:	e7ca      	b.n	800a45e <etharp_tmr+0xe>
        arp_table[i].state = ETHARP_STATE_STABLE;
 800a4c8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800a4cc:	00c2      	lsls	r2, r0, #3
 800a4ce:	4b03      	ldr	r3, [pc, #12]	; (800a4dc <etharp_tmr+0x8c>)
 800a4d0:	4413      	add	r3, r2
 800a4d2:	2202      	movs	r2, #2
 800a4d4:	751a      	strb	r2, [r3, #20]
 800a4d6:	e7c2      	b.n	800a45e <etharp_tmr+0xe>
}
 800a4d8:	bd38      	pop	{r3, r4, r5, pc}
 800a4da:	bf00      	nop
 800a4dc:	200004a8 	.word	0x200004a8

0800a4e0 <etharp_output_to_arp_index>:
{
 800a4e0:	b570      	push	{r4, r5, r6, lr}
 800a4e2:	b082      	sub	sp, #8
 800a4e4:	4605      	mov	r5, r0
 800a4e6:	460e      	mov	r6, r1
 800a4e8:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800a4ea:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800a4ee:	00da      	lsls	r2, r3, #3
 800a4f0:	4b2c      	ldr	r3, [pc, #176]	; (800a5a4 <etharp_output_to_arp_index+0xc4>)
 800a4f2:	4413      	add	r3, r2
 800a4f4:	7d1b      	ldrb	r3, [r3, #20]
 800a4f6:	2b01      	cmp	r3, #1
 800a4f8:	d919      	bls.n	800a52e <etharp_output_to_arp_index+0x4e>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800a4fa:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800a4fe:	00da      	lsls	r2, r3, #3
 800a500:	4b28      	ldr	r3, [pc, #160]	; (800a5a4 <etharp_output_to_arp_index+0xc4>)
 800a502:	4413      	add	r3, r2
 800a504:	7d1b      	ldrb	r3, [r3, #20]
 800a506:	2b02      	cmp	r3, #2
 800a508:	d019      	beq.n	800a53e <etharp_output_to_arp_index+0x5e>
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800a50a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800a50e:	00e3      	lsls	r3, r4, #3
 800a510:	3308      	adds	r3, #8
 800a512:	4a24      	ldr	r2, [pc, #144]	; (800a5a4 <etharp_output_to_arp_index+0xc4>)
 800a514:	4413      	add	r3, r2
 800a516:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a51a:	9200      	str	r2, [sp, #0]
 800a51c:	3304      	adds	r3, #4
 800a51e:	f105 0229 	add.w	r2, r5, #41	; 0x29
 800a522:	4631      	mov	r1, r6
 800a524:	4628      	mov	r0, r5
 800a526:	f001 f8e7 	bl	800b6f8 <ethernet_output>
}
 800a52a:	b002      	add	sp, #8
 800a52c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800a52e:	4b1e      	ldr	r3, [pc, #120]	; (800a5a8 <etharp_output_to_arp_index+0xc8>)
 800a530:	f240 22ed 	movw	r2, #749	; 0x2ed
 800a534:	491d      	ldr	r1, [pc, #116]	; (800a5ac <etharp_output_to_arp_index+0xcc>)
 800a536:	481e      	ldr	r0, [pc, #120]	; (800a5b0 <etharp_output_to_arp_index+0xd0>)
 800a538:	f002 f9f8 	bl	800c92c <iprintf>
 800a53c:	e7dd      	b.n	800a4fa <etharp_output_to_arp_index+0x1a>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800a53e:	4b19      	ldr	r3, [pc, #100]	; (800a5a4 <etharp_output_to_arp_index+0xc4>)
 800a540:	4413      	add	r3, r2
 800a542:	8a5b      	ldrh	r3, [r3, #18]
 800a544:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800a548:	d819      	bhi.n	800a57e <etharp_output_to_arp_index+0x9e>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800a54a:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800a54e:	d3dc      	bcc.n	800a50a <etharp_output_to_arp_index+0x2a>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800a550:	4a14      	ldr	r2, [pc, #80]	; (800a5a4 <etharp_output_to_arp_index+0xc4>)
 800a552:	0063      	lsls	r3, r4, #1
 800a554:	1918      	adds	r0, r3, r4
 800a556:	00c1      	lsls	r1, r0, #3
 800a558:	4608      	mov	r0, r1
 800a55a:	4411      	add	r1, r2
 800a55c:	3008      	adds	r0, #8
 800a55e:	4402      	add	r2, r0
 800a560:	3204      	adds	r2, #4
 800a562:	3104      	adds	r1, #4
 800a564:	4628      	mov	r0, r5
 800a566:	f7ff fedf 	bl	800a328 <etharp_request_dst>
 800a56a:	2800      	cmp	r0, #0
 800a56c:	d1cd      	bne.n	800a50a <etharp_output_to_arp_index+0x2a>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800a56e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800a572:	00da      	lsls	r2, r3, #3
 800a574:	4b0b      	ldr	r3, [pc, #44]	; (800a5a4 <etharp_output_to_arp_index+0xc4>)
 800a576:	4413      	add	r3, r2
 800a578:	2203      	movs	r2, #3
 800a57a:	751a      	strb	r2, [r3, #20]
 800a57c:	e7c5      	b.n	800a50a <etharp_output_to_arp_index+0x2a>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800a57e:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800a582:	00d3      	lsls	r3, r2, #3
 800a584:	4907      	ldr	r1, [pc, #28]	; (800a5a4 <etharp_output_to_arp_index+0xc4>)
 800a586:	4419      	add	r1, r3
 800a588:	3104      	adds	r1, #4
 800a58a:	4628      	mov	r0, r5
 800a58c:	f7ff ff58 	bl	800a440 <etharp_request>
 800a590:	2800      	cmp	r0, #0
 800a592:	d1ba      	bne.n	800a50a <etharp_output_to_arp_index+0x2a>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800a594:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800a598:	00da      	lsls	r2, r3, #3
 800a59a:	4b02      	ldr	r3, [pc, #8]	; (800a5a4 <etharp_output_to_arp_index+0xc4>)
 800a59c:	4413      	add	r3, r2
 800a59e:	2203      	movs	r2, #3
 800a5a0:	751a      	strb	r2, [r3, #20]
 800a5a2:	e7b2      	b.n	800a50a <etharp_output_to_arp_index+0x2a>
 800a5a4:	200004a8 	.word	0x200004a8
 800a5a8:	0800f22c 	.word	0x0800f22c
 800a5ac:	0800f2dc 	.word	0x0800f2dc
 800a5b0:	0800ea88 	.word	0x0800ea88

0800a5b4 <etharp_query>:
{
 800a5b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5b8:	b082      	sub	sp, #8
 800a5ba:	4607      	mov	r7, r0
 800a5bc:	460d      	mov	r5, r1
 800a5be:	4690      	mov	r8, r2
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 800a5c0:	f100 0929 	add.w	r9, r0, #41	; 0x29
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800a5c4:	4601      	mov	r1, r0
 800a5c6:	6828      	ldr	r0, [r5, #0]
 800a5c8:	f000 fc33 	bl	800ae32 <ip4_addr_isbroadcast_u32>
 800a5cc:	2800      	cmp	r0, #0
 800a5ce:	f040 80b3 	bne.w	800a738 <etharp_query+0x184>
      ip4_addr_ismulticast(ipaddr) ||
 800a5d2:	682b      	ldr	r3, [r5, #0]
 800a5d4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800a5d8:	2ae0      	cmp	r2, #224	; 0xe0
 800a5da:	f000 80b0 	beq.w	800a73e <etharp_query+0x18a>
      ip4_addr_ismulticast(ipaddr) ||
 800a5de:	2d00      	cmp	r5, #0
 800a5e0:	f000 80b0 	beq.w	800a744 <etharp_query+0x190>
      ip4_addr_isany(ipaddr)) {
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	f000 80b0 	beq.w	800a74a <etharp_query+0x196>
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800a5ea:	463a      	mov	r2, r7
 800a5ec:	2101      	movs	r1, #1
 800a5ee:	4628      	mov	r0, r5
 800a5f0:	f7ff fcf2 	bl	8009fd8 <etharp_find_entry>
  if (i < 0) {
 800a5f4:	1e04      	subs	r4, r0, #0
 800a5f6:	db5c      	blt.n	800a6b2 <etharp_query+0xfe>
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800a5f8:	4626      	mov	r6, r4
 800a5fa:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800a5fe:	00da      	lsls	r2, r3, #3
 800a600:	4b55      	ldr	r3, [pc, #340]	; (800a758 <etharp_query+0x1a4>)
 800a602:	4413      	add	r3, r2
 800a604:	7d1b      	ldrb	r3, [r3, #20]
 800a606:	bb3b      	cbnz	r3, 800a658 <etharp_query+0xa4>
    arp_table[i].state = ETHARP_STATE_PENDING;
 800a608:	0062      	lsls	r2, r4, #1
 800a60a:	4422      	add	r2, r4
 800a60c:	00d1      	lsls	r1, r2, #3
 800a60e:	4b52      	ldr	r3, [pc, #328]	; (800a758 <etharp_query+0x1a4>)
 800a610:	440b      	add	r3, r1
 800a612:	f04f 0a01 	mov.w	sl, #1
 800a616:	f883 a014 	strb.w	sl, [r3, #20]
    arp_table[i].netif = netif;
 800a61a:	609f      	str	r7, [r3, #8]
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800a61c:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800a620:	00da      	lsls	r2, r3, #3
 800a622:	4b4d      	ldr	r3, [pc, #308]	; (800a758 <etharp_query+0x1a4>)
 800a624:	4413      	add	r3, r2
 800a626:	7d1b      	ldrb	r3, [r3, #20]
 800a628:	b1cb      	cbz	r3, 800a65e <etharp_query+0xaa>
  if (is_new_entry || (q == NULL)) {
 800a62a:	f1ba 0f00 	cmp.w	sl, #0
 800a62e:	d11e      	bne.n	800a66e <etharp_query+0xba>
 800a630:	f1b8 0f00 	cmp.w	r8, #0
 800a634:	d01b      	beq.n	800a66e <etharp_query+0xba>
  err_t result = ERR_MEM;
 800a636:	f04f 35ff 	mov.w	r5, #4294967295
  LWIP_ASSERT("q != NULL", q != NULL);
 800a63a:	f1b8 0f00 	cmp.w	r8, #0
 800a63e:	d020      	beq.n	800a682 <etharp_query+0xce>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800a640:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800a644:	00da      	lsls	r2, r3, #3
 800a646:	4b44      	ldr	r3, [pc, #272]	; (800a758 <etharp_query+0x1a4>)
 800a648:	4413      	add	r3, r2
 800a64a:	7d1b      	ldrb	r3, [r3, #20]
 800a64c:	2b01      	cmp	r3, #1
 800a64e:	d820      	bhi.n	800a692 <etharp_query+0xde>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800a650:	2b01      	cmp	r3, #1
 800a652:	d046      	beq.n	800a6e2 <etharp_query+0x12e>
 800a654:	462c      	mov	r4, r5
 800a656:	e02c      	b.n	800a6b2 <etharp_query+0xfe>
  int is_new_entry = 0;
 800a658:	f04f 0a00 	mov.w	sl, #0
 800a65c:	e7de      	b.n	800a61c <etharp_query+0x68>
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800a65e:	4b3f      	ldr	r3, [pc, #252]	; (800a75c <etharp_query+0x1a8>)
 800a660:	f240 32c9 	movw	r2, #969	; 0x3c9
 800a664:	493e      	ldr	r1, [pc, #248]	; (800a760 <etharp_query+0x1ac>)
 800a666:	483f      	ldr	r0, [pc, #252]	; (800a764 <etharp_query+0x1b0>)
 800a668:	f002 f960 	bl	800c92c <iprintf>
 800a66c:	e7dd      	b.n	800a62a <etharp_query+0x76>
    result = etharp_request(netif, ipaddr);
 800a66e:	4629      	mov	r1, r5
 800a670:	4638      	mov	r0, r7
 800a672:	f7ff fee5 	bl	800a440 <etharp_request>
 800a676:	4605      	mov	r5, r0
    if (q == NULL) {
 800a678:	f1b8 0f00 	cmp.w	r8, #0
 800a67c:	d1dd      	bne.n	800a63a <etharp_query+0x86>
      return result;
 800a67e:	4604      	mov	r4, r0
 800a680:	e017      	b.n	800a6b2 <etharp_query+0xfe>
  LWIP_ASSERT("q != NULL", q != NULL);
 800a682:	4b36      	ldr	r3, [pc, #216]	; (800a75c <etharp_query+0x1a8>)
 800a684:	f240 32db 	movw	r2, #987	; 0x3db
 800a688:	4937      	ldr	r1, [pc, #220]	; (800a768 <etharp_query+0x1b4>)
 800a68a:	4836      	ldr	r0, [pc, #216]	; (800a764 <etharp_query+0x1b0>)
 800a68c:	f002 f94e 	bl	800c92c <iprintf>
 800a690:	e7d6      	b.n	800a640 <etharp_query+0x8c>
    ETHARP_SET_HINT(netif, i);
 800a692:	4b36      	ldr	r3, [pc, #216]	; (800a76c <etharp_query+0x1b8>)
 800a694:	701c      	strb	r4, [r3, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800a696:	4613      	mov	r3, r2
 800a698:	3308      	adds	r3, #8
 800a69a:	4a2f      	ldr	r2, [pc, #188]	; (800a758 <etharp_query+0x1a4>)
 800a69c:	4413      	add	r3, r2
 800a69e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a6a2:	9200      	str	r2, [sp, #0]
 800a6a4:	3304      	adds	r3, #4
 800a6a6:	464a      	mov	r2, r9
 800a6a8:	4641      	mov	r1, r8
 800a6aa:	4638      	mov	r0, r7
 800a6ac:	f001 f824 	bl	800b6f8 <ethernet_output>
 800a6b0:	4604      	mov	r4, r0
}
 800a6b2:	4620      	mov	r0, r4
 800a6b4:	b002      	add	sp, #8
 800a6b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (p->type != PBUF_ROM) {
 800a6ba:	7b23      	ldrb	r3, [r4, #12]
 800a6bc:	2b01      	cmp	r3, #1
 800a6be:	d125      	bne.n	800a70c <etharp_query+0x158>
      p = p->next;
 800a6c0:	6824      	ldr	r4, [r4, #0]
    while (p) {
 800a6c2:	b184      	cbz	r4, 800a6e6 <etharp_query+0x132>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800a6c4:	8962      	ldrh	r2, [r4, #10]
 800a6c6:	8923      	ldrh	r3, [r4, #8]
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d1f6      	bne.n	800a6ba <etharp_query+0x106>
 800a6cc:	6823      	ldr	r3, [r4, #0]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d0f3      	beq.n	800a6ba <etharp_query+0x106>
 800a6d2:	4b22      	ldr	r3, [pc, #136]	; (800a75c <etharp_query+0x1a8>)
 800a6d4:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 800a6d8:	4925      	ldr	r1, [pc, #148]	; (800a770 <etharp_query+0x1bc>)
 800a6da:	4822      	ldr	r0, [pc, #136]	; (800a764 <etharp_query+0x1b0>)
 800a6dc:	f002 f926 	bl	800c92c <iprintf>
 800a6e0:	e7eb      	b.n	800a6ba <etharp_query+0x106>
    p = q;
 800a6e2:	4644      	mov	r4, r8
 800a6e4:	e7ed      	b.n	800a6c2 <etharp_query+0x10e>
    int copy_needed = 0;
 800a6e6:	2300      	movs	r3, #0
    if (copy_needed) {
 800a6e8:	b193      	cbz	r3, 800a710 <etharp_query+0x15c>
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	8921      	ldrh	r1, [r4, #8]
 800a6ee:	2002      	movs	r0, #2
 800a6f0:	f7ff f8a8 	bl	8009844 <pbuf_alloc>
      if (p != NULL) {
 800a6f4:	4604      	mov	r4, r0
 800a6f6:	b178      	cbz	r0, 800a718 <etharp_query+0x164>
        if (pbuf_copy(p, q) != ERR_OK) {
 800a6f8:	4641      	mov	r1, r8
 800a6fa:	f7ff fa5d 	bl	8009bb8 <pbuf_copy>
 800a6fe:	b158      	cbz	r0, 800a718 <etharp_query+0x164>
          pbuf_free(p);
 800a700:	4620      	mov	r0, r4
 800a702:	f7ff f83b 	bl	800977c <pbuf_free>
      result = ERR_MEM;
 800a706:	f04f 34ff 	mov.w	r4, #4294967295
 800a70a:	e7d2      	b.n	800a6b2 <etharp_query+0xfe>
        copy_needed = 1;
 800a70c:	2301      	movs	r3, #1
 800a70e:	e7eb      	b.n	800a6e8 <etharp_query+0x134>
      pbuf_ref(p);
 800a710:	4640      	mov	r0, r8
 800a712:	f7ff f9ff 	bl	8009b14 <pbuf_ref>
      p = q;
 800a716:	4644      	mov	r4, r8
    if (p != NULL) {
 800a718:	b1d4      	cbz	r4, 800a750 <etharp_query+0x19c>
      if (arp_table[i].q != NULL) {
 800a71a:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 800a71e:	00d3      	lsls	r3, r2, #3
 800a720:	4a0d      	ldr	r2, [pc, #52]	; (800a758 <etharp_query+0x1a4>)
 800a722:	58d0      	ldr	r0, [r2, r3]
 800a724:	b108      	cbz	r0, 800a72a <etharp_query+0x176>
        pbuf_free(arp_table[i].q);
 800a726:	f7ff f829 	bl	800977c <pbuf_free>
      arp_table[i].q = p;
 800a72a:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800a72e:	00f3      	lsls	r3, r6, #3
 800a730:	4a09      	ldr	r2, [pc, #36]	; (800a758 <etharp_query+0x1a4>)
 800a732:	50d4      	str	r4, [r2, r3]
      result = ERR_OK;
 800a734:	2400      	movs	r4, #0
 800a736:	e7bc      	b.n	800a6b2 <etharp_query+0xfe>
    return ERR_ARG;
 800a738:	f06f 040f 	mvn.w	r4, #15
 800a73c:	e7b9      	b.n	800a6b2 <etharp_query+0xfe>
 800a73e:	f06f 040f 	mvn.w	r4, #15
 800a742:	e7b6      	b.n	800a6b2 <etharp_query+0xfe>
 800a744:	f06f 040f 	mvn.w	r4, #15
 800a748:	e7b3      	b.n	800a6b2 <etharp_query+0xfe>
 800a74a:	f06f 040f 	mvn.w	r4, #15
 800a74e:	e7b0      	b.n	800a6b2 <etharp_query+0xfe>
      result = ERR_MEM;
 800a750:	f04f 34ff 	mov.w	r4, #4294967295
 800a754:	e7ad      	b.n	800a6b2 <etharp_query+0xfe>
 800a756:	bf00      	nop
 800a758:	200004a8 	.word	0x200004a8
 800a75c:	0800f22c 	.word	0x0800f22c
 800a760:	0800f30c 	.word	0x0800f30c
 800a764:	0800ea88 	.word	0x0800ea88
 800a768:	0800f334 	.word	0x0800f334
 800a76c:	20000598 	.word	0x20000598
 800a770:	0800f340 	.word	0x0800f340

0800a774 <etharp_output>:
{
 800a774:	b570      	push	{r4, r5, r6, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	460e      	mov	r6, r1
 800a77a:	4614      	mov	r4, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800a77c:	4605      	mov	r5, r0
 800a77e:	2800      	cmp	r0, #0
 800a780:	d02f      	beq.n	800a7e2 <etharp_output+0x6e>
  LWIP_ASSERT("q != NULL", q != NULL);
 800a782:	2e00      	cmp	r6, #0
 800a784:	d035      	beq.n	800a7f2 <etharp_output+0x7e>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800a786:	2c00      	cmp	r4, #0
 800a788:	d03b      	beq.n	800a802 <etharp_output+0x8e>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800a78a:	4629      	mov	r1, r5
 800a78c:	6820      	ldr	r0, [r4, #0]
 800a78e:	f000 fb50 	bl	800ae32 <ip4_addr_isbroadcast_u32>
 800a792:	2800      	cmp	r0, #0
 800a794:	d17a      	bne.n	800a88c <etharp_output+0x118>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800a796:	6823      	ldr	r3, [r4, #0]
 800a798:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a79c:	2ae0      	cmp	r2, #224	; 0xe0
 800a79e:	d038      	beq.n	800a812 <etharp_output+0x9e>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800a7a0:	686a      	ldr	r2, [r5, #4]
 800a7a2:	68a9      	ldr	r1, [r5, #8]
 800a7a4:	405a      	eors	r2, r3
 800a7a6:	420a      	tst	r2, r1
 800a7a8:	d009      	beq.n	800a7be <etharp_output+0x4a>
        !ip4_addr_islinklocal(ipaddr)) {
 800a7aa:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800a7ac:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 800a7b0:	4293      	cmp	r3, r2
 800a7b2:	d004      	beq.n	800a7be <etharp_output+0x4a>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800a7b4:	68eb      	ldr	r3, [r5, #12]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d074      	beq.n	800a8a4 <etharp_output+0x130>
            dst_addr = netif_ip4_gw(netif);
 800a7ba:	f105 040c 	add.w	r4, r5, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800a7be:	4b3b      	ldr	r3, [pc, #236]	; (800a8ac <etharp_output+0x138>)
 800a7c0:	781a      	ldrb	r2, [r3, #0]
 800a7c2:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800a7c6:	00d9      	lsls	r1, r3, #3
 800a7c8:	4b39      	ldr	r3, [pc, #228]	; (800a8b0 <etharp_output+0x13c>)
 800a7ca:	440b      	add	r3, r1
 800a7cc:	7d1b      	ldrb	r3, [r3, #20]
 800a7ce:	2b01      	cmp	r3, #1
 800a7d0:	d954      	bls.n	800a87c <etharp_output+0x108>
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800a7d2:	6820      	ldr	r0, [r4, #0]
 800a7d4:	4b36      	ldr	r3, [pc, #216]	; (800a8b0 <etharp_output+0x13c>)
 800a7d6:	440b      	add	r3, r1
 800a7d8:	685b      	ldr	r3, [r3, #4]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800a7da:	4298      	cmp	r0, r3
 800a7dc:	d02f      	beq.n	800a83e <etharp_output+0xca>
 800a7de:	2200      	movs	r2, #0
 800a7e0:	e034      	b.n	800a84c <etharp_output+0xd8>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800a7e2:	4b34      	ldr	r3, [pc, #208]	; (800a8b4 <etharp_output+0x140>)
 800a7e4:	f240 321b 	movw	r2, #795	; 0x31b
 800a7e8:	4933      	ldr	r1, [pc, #204]	; (800a8b8 <etharp_output+0x144>)
 800a7ea:	4834      	ldr	r0, [pc, #208]	; (800a8bc <etharp_output+0x148>)
 800a7ec:	f002 f89e 	bl	800c92c <iprintf>
 800a7f0:	e7c7      	b.n	800a782 <etharp_output+0xe>
  LWIP_ASSERT("q != NULL", q != NULL);
 800a7f2:	4b30      	ldr	r3, [pc, #192]	; (800a8b4 <etharp_output+0x140>)
 800a7f4:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800a7f8:	4931      	ldr	r1, [pc, #196]	; (800a8c0 <etharp_output+0x14c>)
 800a7fa:	4830      	ldr	r0, [pc, #192]	; (800a8bc <etharp_output+0x148>)
 800a7fc:	f002 f896 	bl	800c92c <iprintf>
 800a800:	e7c1      	b.n	800a786 <etharp_output+0x12>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800a802:	4b2c      	ldr	r3, [pc, #176]	; (800a8b4 <etharp_output+0x140>)
 800a804:	f240 321d 	movw	r2, #797	; 0x31d
 800a808:	492e      	ldr	r1, [pc, #184]	; (800a8c4 <etharp_output+0x150>)
 800a80a:	482c      	ldr	r0, [pc, #176]	; (800a8bc <etharp_output+0x148>)
 800a80c:	f002 f88e 	bl	800c92c <iprintf>
 800a810:	e7bb      	b.n	800a78a <etharp_output+0x16>
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800a812:	2301      	movs	r3, #1
 800a814:	f88d 3008 	strb.w	r3, [sp, #8]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800a818:	2300      	movs	r3, #0
 800a81a:	f88d 3009 	strb.w	r3, [sp, #9]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800a81e:	235e      	movs	r3, #94	; 0x5e
 800a820:	f88d 300a 	strb.w	r3, [sp, #10]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800a824:	7863      	ldrb	r3, [r4, #1]
 800a826:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a82a:	f88d 300b 	strb.w	r3, [sp, #11]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800a82e:	78a3      	ldrb	r3, [r4, #2]
 800a830:	f88d 300c 	strb.w	r3, [sp, #12]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800a834:	78e3      	ldrb	r3, [r4, #3]
 800a836:	f88d 300d 	strb.w	r3, [sp, #13]
    dest = &mcastaddr;
 800a83a:	ab02      	add	r3, sp, #8
 800a83c:	e027      	b.n	800a88e <etharp_output+0x11a>
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800a83e:	4631      	mov	r1, r6
 800a840:	4628      	mov	r0, r5
 800a842:	f7ff fe4d 	bl	800a4e0 <etharp_output_to_arp_index>
 800a846:	e02b      	b.n	800a8a0 <etharp_output+0x12c>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800a848:	3201      	adds	r2, #1
 800a84a:	b252      	sxtb	r2, r2
 800a84c:	2a09      	cmp	r2, #9
 800a84e:	dc17      	bgt.n	800a880 <etharp_output+0x10c>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800a850:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800a854:	00d9      	lsls	r1, r3, #3
 800a856:	4b16      	ldr	r3, [pc, #88]	; (800a8b0 <etharp_output+0x13c>)
 800a858:	440b      	add	r3, r1
 800a85a:	7d1b      	ldrb	r3, [r3, #20]
 800a85c:	2b01      	cmp	r3, #1
 800a85e:	d9f3      	bls.n	800a848 <etharp_output+0xd4>
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800a860:	6820      	ldr	r0, [r4, #0]
 800a862:	4b13      	ldr	r3, [pc, #76]	; (800a8b0 <etharp_output+0x13c>)
 800a864:	440b      	add	r3, r1
 800a866:	685b      	ldr	r3, [r3, #4]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800a868:	4298      	cmp	r0, r3
 800a86a:	d1ed      	bne.n	800a848 <etharp_output+0xd4>
        ETHARP_SET_HINT(netif, i);
 800a86c:	b2d2      	uxtb	r2, r2
 800a86e:	4b0f      	ldr	r3, [pc, #60]	; (800a8ac <etharp_output+0x138>)
 800a870:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800a872:	4631      	mov	r1, r6
 800a874:	4628      	mov	r0, r5
 800a876:	f7ff fe33 	bl	800a4e0 <etharp_output_to_arp_index>
 800a87a:	e011      	b.n	800a8a0 <etharp_output+0x12c>
 800a87c:	2200      	movs	r2, #0
 800a87e:	e7e5      	b.n	800a84c <etharp_output+0xd8>
    return etharp_query(netif, dst_addr, q);
 800a880:	4632      	mov	r2, r6
 800a882:	4621      	mov	r1, r4
 800a884:	4628      	mov	r0, r5
 800a886:	f7ff fe95 	bl	800a5b4 <etharp_query>
 800a88a:	e009      	b.n	800a8a0 <etharp_output+0x12c>
    dest = (const struct eth_addr *)&ethbroadcast;
 800a88c:	4b0e      	ldr	r3, [pc, #56]	; (800a8c8 <etharp_output+0x154>)
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 800a88e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a892:	9200      	str	r2, [sp, #0]
 800a894:	f105 0229 	add.w	r2, r5, #41	; 0x29
 800a898:	4631      	mov	r1, r6
 800a89a:	4628      	mov	r0, r5
 800a89c:	f000 ff2c 	bl	800b6f8 <ethernet_output>
}
 800a8a0:	b004      	add	sp, #16
 800a8a2:	bd70      	pop	{r4, r5, r6, pc}
            return ERR_RTE;
 800a8a4:	f06f 0003 	mvn.w	r0, #3
 800a8a8:	e7fa      	b.n	800a8a0 <etharp_output+0x12c>
 800a8aa:	bf00      	nop
 800a8ac:	20000598 	.word	0x20000598
 800a8b0:	200004a8 	.word	0x200004a8
 800a8b4:	0800f22c 	.word	0x0800f22c
 800a8b8:	0800ea78 	.word	0x0800ea78
 800a8bc:	0800ea88 	.word	0x0800ea88
 800a8c0:	0800f334 	.word	0x0800f334
 800a8c4:	0800f2bc 	.word	0x0800f2bc
 800a8c8:	0800f6ec 	.word	0x0800f6ec

0800a8cc <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800a8cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8d0:	b086      	sub	sp, #24
 800a8d2:	4606      	mov	r6, r0
 800a8d4:	4688      	mov	r8, r1
 800a8d6:	4617      	mov	r7, r2

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800a8d8:	2200      	movs	r2, #0
 800a8da:	2124      	movs	r1, #36	; 0x24
 800a8dc:	2001      	movs	r0, #1
 800a8de:	f7fe ffb1 	bl	8009844 <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 800a8e2:	2800      	cmp	r0, #0
 800a8e4:	d037      	beq.n	800a956 <icmp_send_response+0x8a>
 800a8e6:	4605      	mov	r5, r0
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800a8e8:	8943      	ldrh	r3, [r0, #10]
 800a8ea:	2b23      	cmp	r3, #35	; 0x23
 800a8ec:	d936      	bls.n	800a95c <icmp_send_response+0x90>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800a8ee:	f8d6 c004 	ldr.w	ip, [r6, #4]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800a8f2:	686c      	ldr	r4, [r5, #4]
  icmphdr->type = type;
 800a8f4:	f884 8000 	strb.w	r8, [r4]
  icmphdr->code = code;
 800a8f8:	7067      	strb	r7, [r4, #1]
  icmphdr->id = 0;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	7123      	strb	r3, [r4, #4]
 800a8fe:	7163      	strb	r3, [r4, #5]
  icmphdr->seqno = 0;
 800a900:	71a3      	strb	r3, [r4, #6]
 800a902:	71e3      	strb	r3, [r4, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800a904:	686f      	ldr	r7, [r5, #4]
 800a906:	6873      	ldr	r3, [r6, #4]
 800a908:	681e      	ldr	r6, [r3, #0]
 800a90a:	6858      	ldr	r0, [r3, #4]
 800a90c:	6899      	ldr	r1, [r3, #8]
 800a90e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800a912:	60be      	str	r6, [r7, #8]
 800a914:	60f8      	str	r0, [r7, #12]
 800a916:	6139      	str	r1, [r7, #16]
 800a918:	f8c7 e014 	str.w	lr, [r7, #20]
 800a91c:	691e      	ldr	r6, [r3, #16]
 800a91e:	6958      	ldr	r0, [r3, #20]
 800a920:	6999      	ldr	r1, [r3, #24]
 800a922:	61be      	str	r6, [r7, #24]
 800a924:	61f8      	str	r0, [r7, #28]
 800a926:	6239      	str	r1, [r7, #32]
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800a928:	f8dc 300c 	ldr.w	r3, [ip, #12]
 800a92c:	a806      	add	r0, sp, #24
 800a92e:	f840 3d04 	str.w	r3, [r0, #-4]!
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 800a932:	f000 f8cb 	bl	800aacc <ip4_route>
#endif
  if (netif != NULL) {
 800a936:	b158      	cbz	r0, 800a950 <icmp_send_response+0x84>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800a938:	2100      	movs	r1, #0
 800a93a:	70a1      	strb	r1, [r4, #2]
 800a93c:	70e1      	strb	r1, [r4, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800a93e:	9002      	str	r0, [sp, #8]
 800a940:	2301      	movs	r3, #1
 800a942:	9301      	str	r3, [sp, #4]
 800a944:	9100      	str	r1, [sp, #0]
 800a946:	23ff      	movs	r3, #255	; 0xff
 800a948:	aa05      	add	r2, sp, #20
 800a94a:	4628      	mov	r0, r5
 800a94c:	f000 fa5c 	bl	800ae08 <ip4_output_if>
  }
  pbuf_free(q);
 800a950:	4628      	mov	r0, r5
 800a952:	f7fe ff13 	bl	800977c <pbuf_free>
}
 800a956:	b006      	add	sp, #24
 800a958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800a95c:	4b03      	ldr	r3, [pc, #12]	; (800a96c <icmp_send_response+0xa0>)
 800a95e:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800a962:	4903      	ldr	r1, [pc, #12]	; (800a970 <icmp_send_response+0xa4>)
 800a964:	4803      	ldr	r0, [pc, #12]	; (800a974 <icmp_send_response+0xa8>)
 800a966:	f001 ffe1 	bl	800c92c <iprintf>
 800a96a:	e7c0      	b.n	800a8ee <icmp_send_response+0x22>
 800a96c:	0800f464 	.word	0x0800f464
 800a970:	0800f49c 	.word	0x0800f49c
 800a974:	0800ea88 	.word	0x0800ea88

0800a978 <icmp_input>:
{
 800a978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a97c:	b084      	sub	sp, #16
 800a97e:	4605      	mov	r5, r0
  iphdr_in = ip4_current_header();
 800a980:	4b47      	ldr	r3, [pc, #284]	; (800aaa0 <icmp_input+0x128>)
 800a982:	689e      	ldr	r6, [r3, #8]
  hlen = IPH_HL(iphdr_in) * 4;
 800a984:	7834      	ldrb	r4, [r6, #0]
 800a986:	f004 040f 	and.w	r4, r4, #15
 800a98a:	00a4      	lsls	r4, r4, #2
  if (hlen < IP_HLEN) {
 800a98c:	2c13      	cmp	r4, #19
 800a98e:	d915      	bls.n	800a9bc <icmp_input+0x44>
 800a990:	460f      	mov	r7, r1
  if (p->len < sizeof(u16_t)*2) {
 800a992:	8943      	ldrh	r3, [r0, #10]
 800a994:	2b03      	cmp	r3, #3
 800a996:	d911      	bls.n	800a9bc <icmp_input+0x44>
  type = *((u8_t *)p->payload);
 800a998:	6843      	ldr	r3, [r0, #4]
 800a99a:	781b      	ldrb	r3, [r3, #0]
  switch (type) {
 800a99c:	2b08      	cmp	r3, #8
 800a99e:	d15d      	bne.n	800aa5c <icmp_input+0xe4>
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800a9a0:	4b3f      	ldr	r3, [pc, #252]	; (800aaa0 <icmp_input+0x128>)
 800a9a2:	6958      	ldr	r0, [r3, #20]
 800a9a4:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 800a9a8:	2be0      	cmp	r3, #224	; 0xe0
 800a9aa:	d023      	beq.n	800a9f4 <icmp_input+0x7c>
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800a9ac:	4b3c      	ldr	r3, [pc, #240]	; (800aaa0 <icmp_input+0x128>)
 800a9ae:	6819      	ldr	r1, [r3, #0]
 800a9b0:	f000 fa3f 	bl	800ae32 <ip4_addr_isbroadcast_u32>
 800a9b4:	b9f0      	cbnz	r0, 800a9f4 <icmp_input+0x7c>
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800a9b6:	892b      	ldrh	r3, [r5, #8]
 800a9b8:	2b07      	cmp	r3, #7
 800a9ba:	d805      	bhi.n	800a9c8 <icmp_input+0x50>
  pbuf_free(p);
 800a9bc:	4628      	mov	r0, r5
 800a9be:	f7fe fedd 	bl	800977c <pbuf_free>
}
 800a9c2:	b004      	add	sp, #16
 800a9c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800a9c8:	f104 010e 	add.w	r1, r4, #14
 800a9cc:	4628      	mov	r0, r5
 800a9ce:	f7fe fecb 	bl	8009768 <pbuf_header>
 800a9d2:	b3a8      	cbz	r0, 800aa40 <icmp_input+0xc8>
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 800a9d4:	8929      	ldrh	r1, [r5, #8]
 800a9d6:	4421      	add	r1, r4
 800a9d8:	2200      	movs	r2, #0
 800a9da:	b289      	uxth	r1, r1
 800a9dc:	2002      	movs	r0, #2
 800a9de:	f7fe ff31 	bl	8009844 <pbuf_alloc>
      if (r == NULL) {
 800a9e2:	4680      	mov	r8, r0
 800a9e4:	b130      	cbz	r0, 800a9f4 <icmp_input+0x7c>
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800a9e6:	8942      	ldrh	r2, [r0, #10]
 800a9e8:	f104 0308 	add.w	r3, r4, #8
 800a9ec:	429a      	cmp	r2, r3
 800a9ee:	d205      	bcs.n	800a9fc <icmp_input+0x84>
        pbuf_free(r);
 800a9f0:	f7fe fec4 	bl	800977c <pbuf_free>
  pbuf_free(p);
 800a9f4:	4628      	mov	r0, r5
 800a9f6:	f7fe fec1 	bl	800977c <pbuf_free>
  return;
 800a9fa:	e7e2      	b.n	800a9c2 <icmp_input+0x4a>
      MEMCPY(r->payload, iphdr_in, hlen);
 800a9fc:	4622      	mov	r2, r4
 800a9fe:	4631      	mov	r1, r6
 800aa00:	6840      	ldr	r0, [r0, #4]
 800aa02:	f001 fa8a 	bl	800bf1a <memcpy>
      if (pbuf_header(r, (s16_t)-hlen)) {
 800aa06:	4261      	negs	r1, r4
 800aa08:	4640      	mov	r0, r8
 800aa0a:	f7fe fead 	bl	8009768 <pbuf_header>
 800aa0e:	b148      	cbz	r0, 800aa24 <icmp_input+0xac>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800aa10:	4b24      	ldr	r3, [pc, #144]	; (800aaa4 <icmp_input+0x12c>)
 800aa12:	22af      	movs	r2, #175	; 0xaf
 800aa14:	4924      	ldr	r1, [pc, #144]	; (800aaa8 <icmp_input+0x130>)
 800aa16:	4825      	ldr	r0, [pc, #148]	; (800aaac <icmp_input+0x134>)
 800aa18:	f001 ff88 	bl	800c92c <iprintf>
        pbuf_free(r);
 800aa1c:	4640      	mov	r0, r8
 800aa1e:	f7fe fead 	bl	800977c <pbuf_free>
        goto icmperr;
 800aa22:	e7e7      	b.n	800a9f4 <icmp_input+0x7c>
      if (pbuf_copy(r, p) != ERR_OK) {
 800aa24:	4629      	mov	r1, r5
 800aa26:	4640      	mov	r0, r8
 800aa28:	f7ff f8c6 	bl	8009bb8 <pbuf_copy>
 800aa2c:	b118      	cbz	r0, 800aa36 <icmp_input+0xbe>
        pbuf_free(r);
 800aa2e:	4640      	mov	r0, r8
 800aa30:	f7fe fea4 	bl	800977c <pbuf_free>
        goto icmperr;
 800aa34:	e7de      	b.n	800a9f4 <icmp_input+0x7c>
      pbuf_free(p);
 800aa36:	4628      	mov	r0, r5
 800aa38:	f7fe fea0 	bl	800977c <pbuf_free>
      p = r;
 800aa3c:	4645      	mov	r5, r8
 800aa3e:	e007      	b.n	800aa50 <icmp_input+0xd8>
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800aa40:	f5c4 417f 	rsb	r1, r4, #65280	; 0xff00
 800aa44:	31f2      	adds	r1, #242	; 0xf2
 800aa46:	b209      	sxth	r1, r1
 800aa48:	4628      	mov	r0, r5
 800aa4a:	f7fe fe8d 	bl	8009768 <pbuf_header>
 800aa4e:	b948      	cbnz	r0, 800aa64 <icmp_input+0xec>
    iecho = (struct icmp_echo_hdr *)p->payload;
 800aa50:	686e      	ldr	r6, [r5, #4]
    if (pbuf_header(p, (s16_t)hlen)) {
 800aa52:	4621      	mov	r1, r4
 800aa54:	4628      	mov	r0, r5
 800aa56:	f7fe fe87 	bl	8009768 <pbuf_header>
 800aa5a:	b150      	cbz	r0, 800aa72 <icmp_input+0xfa>
  pbuf_free(p);
 800aa5c:	4628      	mov	r0, r5
 800aa5e:	f7fe fe8d 	bl	800977c <pbuf_free>
  return;
 800aa62:	e7ae      	b.n	800a9c2 <icmp_input+0x4a>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800aa64:	4b0f      	ldr	r3, [pc, #60]	; (800aaa4 <icmp_input+0x12c>)
 800aa66:	22c0      	movs	r2, #192	; 0xc0
 800aa68:	4911      	ldr	r1, [pc, #68]	; (800aab0 <icmp_input+0x138>)
 800aa6a:	4810      	ldr	r0, [pc, #64]	; (800aaac <icmp_input+0x134>)
 800aa6c:	f001 ff5e 	bl	800c92c <iprintf>
        goto icmperr;
 800aa70:	e7c0      	b.n	800a9f4 <icmp_input+0x7c>
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 800aa72:	6868      	ldr	r0, [r5, #4]
      ip4_addr_copy(iphdr->src, *src);
 800aa74:	490a      	ldr	r1, [pc, #40]	; (800aaa0 <icmp_input+0x128>)
 800aa76:	694b      	ldr	r3, [r1, #20]
 800aa78:	60c3      	str	r3, [r0, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800aa7a:	690b      	ldr	r3, [r1, #16]
 800aa7c:	6103      	str	r3, [r0, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 800aa7e:	2200      	movs	r2, #0
 800aa80:	7032      	strb	r2, [r6, #0]
      iecho->chksum = 0;
 800aa82:	70b2      	strb	r2, [r6, #2]
 800aa84:	70f2      	strb	r2, [r6, #3]
      IPH_TTL_SET(iphdr, ICMP_TTL);
 800aa86:	23ff      	movs	r3, #255	; 0xff
 800aa88:	7203      	strb	r3, [r0, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 800aa8a:	7282      	strb	r2, [r0, #10]
 800aa8c:	72c2      	strb	r2, [r0, #11]
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800aa8e:	9702      	str	r7, [sp, #8]
 800aa90:	2001      	movs	r0, #1
 800aa92:	9001      	str	r0, [sp, #4]
 800aa94:	9200      	str	r2, [sp, #0]
 800aa96:	3114      	adds	r1, #20
 800aa98:	4628      	mov	r0, r5
 800aa9a:	f000 f9b5 	bl	800ae08 <ip4_output_if>
 800aa9e:	e7dd      	b.n	800aa5c <icmp_input+0xe4>
 800aaa0:	200046c4 	.word	0x200046c4
 800aaa4:	0800f464 	.word	0x0800f464
 800aaa8:	0800f3f8 	.word	0x0800f3f8
 800aaac:	0800ea88 	.word	0x0800ea88
 800aab0:	0800f430 	.word	0x0800f430

0800aab4 <icmp_dest_unreach>:
{
 800aab4:	b508      	push	{r3, lr}
  icmp_send_response(p, ICMP_DUR, t);
 800aab6:	460a      	mov	r2, r1
 800aab8:	2103      	movs	r1, #3
 800aaba:	f7ff ff07 	bl	800a8cc <icmp_send_response>
}
 800aabe:	bd08      	pop	{r3, pc}

0800aac0 <icmp_time_exceeded>:
{
 800aac0:	b508      	push	{r3, lr}
  icmp_send_response(p, ICMP_TE, t);
 800aac2:	460a      	mov	r2, r1
 800aac4:	210b      	movs	r1, #11
 800aac6:	f7ff ff01 	bl	800a8cc <icmp_send_response>
}
 800aaca:	bd08      	pop	{r3, pc}

0800aacc <ip4_route>:
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800aacc:	4b27      	ldr	r3, [pc, #156]	; (800ab6c <ip4_route+0xa0>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	e02d      	b.n	800ab2e <ip4_route+0x62>
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	b1bb      	cbz	r3, 800ab06 <ip4_route+0x3a>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800aad6:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800aada:	f012 0f01 	tst.w	r2, #1
 800aade:	d0f8      	beq.n	800aad2 <ip4_route+0x6>
 800aae0:	f012 0f04 	tst.w	r2, #4
 800aae4:	d0f5      	beq.n	800aad2 <ip4_route+0x6>
 800aae6:	6859      	ldr	r1, [r3, #4]
 800aae8:	2900      	cmp	r1, #0
 800aaea:	d0f2      	beq.n	800aad2 <ip4_route+0x6>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800aaec:	6804      	ldr	r4, [r0, #0]
 800aaee:	689d      	ldr	r5, [r3, #8]
 800aaf0:	4061      	eors	r1, r4
 800aaf2:	4229      	tst	r1, r5
 800aaf4:	d016      	beq.n	800ab24 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800aaf6:	f012 0f02 	tst.w	r2, #2
 800aafa:	d1ea      	bne.n	800aad2 <ip4_route+0x6>
 800aafc:	68da      	ldr	r2, [r3, #12]
 800aafe:	4294      	cmp	r4, r2
 800ab00:	d1e7      	bne.n	800aad2 <ip4_route+0x6>
        /* return netif on which to forward IP packet */
        return netif;
 800ab02:	4618      	mov	r0, r3
 800ab04:	e00a      	b.n	800ab1c <ip4_route+0x50>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800ab06:	4a1a      	ldr	r2, [pc, #104]	; (800ab70 <ip4_route+0xa4>)
 800ab08:	6810      	ldr	r0, [r2, #0]
 800ab0a:	b138      	cbz	r0, 800ab1c <ip4_route+0x50>
 800ab0c:	f890 202f 	ldrb.w	r2, [r0, #47]	; 0x2f
 800ab10:	f002 0205 	and.w	r2, r2, #5
 800ab14:	2a05      	cmp	r2, #5
 800ab16:	d107      	bne.n	800ab28 <ip4_route+0x5c>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 800ab18:	6842      	ldr	r2, [r0, #4]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800ab1a:	b10a      	cbz	r2, 800ab20 <ip4_route+0x54>
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
  }

  return netif_default;
}
 800ab1c:	bc30      	pop	{r4, r5}
 800ab1e:	4770      	bx	lr
    return NULL;
 800ab20:	4618      	mov	r0, r3
 800ab22:	e7fb      	b.n	800ab1c <ip4_route+0x50>
        return netif;
 800ab24:	4618      	mov	r0, r3
 800ab26:	e7f9      	b.n	800ab1c <ip4_route+0x50>
    return NULL;
 800ab28:	4618      	mov	r0, r3
 800ab2a:	e7f7      	b.n	800ab1c <ip4_route+0x50>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	b163      	cbz	r3, 800ab4a <ip4_route+0x7e>
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800ab30:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800ab34:	f012 0f01 	tst.w	r2, #1
 800ab38:	d0f8      	beq.n	800ab2c <ip4_route+0x60>
 800ab3a:	f012 0f04 	tst.w	r2, #4
 800ab3e:	d0f5      	beq.n	800ab2c <ip4_route+0x60>
 800ab40:	6859      	ldr	r1, [r3, #4]
 800ab42:	2900      	cmp	r1, #0
 800ab44:	d0f2      	beq.n	800ab2c <ip4_route+0x60>
{
 800ab46:	b430      	push	{r4, r5}
 800ab48:	e7d0      	b.n	800aaec <ip4_route+0x20>
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800ab4a:	4a09      	ldr	r2, [pc, #36]	; (800ab70 <ip4_route+0xa4>)
 800ab4c:	6810      	ldr	r0, [r2, #0]
 800ab4e:	b138      	cbz	r0, 800ab60 <ip4_route+0x94>
 800ab50:	f890 202f 	ldrb.w	r2, [r0, #47]	; 0x2f
 800ab54:	f002 0205 	and.w	r2, r2, #5
 800ab58:	2a05      	cmp	r2, #5
 800ab5a:	d104      	bne.n	800ab66 <ip4_route+0x9a>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 800ab5c:	6842      	ldr	r2, [r0, #4]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800ab5e:	b102      	cbz	r2, 800ab62 <ip4_route+0x96>
}
 800ab60:	4770      	bx	lr
    return NULL;
 800ab62:	4618      	mov	r0, r3
 800ab64:	4770      	bx	lr
 800ab66:	4618      	mov	r0, r3
 800ab68:	4770      	bx	lr
 800ab6a:	bf00      	nop
 800ab6c:	200076f0 	.word	0x200076f0
 800ab70:	200076f4 	.word	0x200076f4

0800ab74 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800ab74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab78:	4604      	mov	r4, r0

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800ab7a:	6847      	ldr	r7, [r0, #4]
  if (IPH_V(iphdr) != 4) {
 800ab7c:	783b      	ldrb	r3, [r7, #0]
 800ab7e:	091a      	lsrs	r2, r3, #4
 800ab80:	2a04      	cmp	r2, #4
 800ab82:	d004      	beq.n	800ab8e <ip4_input+0x1a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800ab84:	f7fe fdfa 	bl	800977c <pbuf_free>
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 800ab88:	2000      	movs	r0, #0
 800ab8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab8e:	4688      	mov	r8, r1
  iphdr_hlen = IPH_HL(iphdr);
 800ab90:	f003 030f 	and.w	r3, r3, #15
  iphdr_hlen *= 4;
 800ab94:	009e      	lsls	r6, r3, #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800ab96:	8878      	ldrh	r0, [r7, #2]
 800ab98:	f7fe f9cc 	bl	8008f34 <lwip_htons>
 800ab9c:	4605      	mov	r5, r0
  if (iphdr_len < p->tot_len) {
 800ab9e:	8923      	ldrh	r3, [r4, #8]
 800aba0:	4283      	cmp	r3, r0
 800aba2:	d814      	bhi.n	800abce <ip4_input+0x5a>
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800aba4:	8963      	ldrh	r3, [r4, #10]
 800aba6:	42b3      	cmp	r3, r6
 800aba8:	d316      	bcc.n	800abd8 <ip4_input+0x64>
 800abaa:	8923      	ldrh	r3, [r4, #8]
 800abac:	42ab      	cmp	r3, r5
 800abae:	d313      	bcc.n	800abd8 <ip4_input+0x64>
 800abb0:	2e13      	cmp	r6, #19
 800abb2:	d911      	bls.n	800abd8 <ip4_input+0x64>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800abb4:	693b      	ldr	r3, [r7, #16]
 800abb6:	4a54      	ldr	r2, [pc, #336]	; (800ad08 <ip4_input+0x194>)
 800abb8:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800abba:	68f9      	ldr	r1, [r7, #12]
 800abbc:	6111      	str	r1, [r2, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800abbe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800abc2:	2be0      	cmp	r3, #224	; 0xe0
 800abc4:	d00c      	beq.n	800abe0 <ip4_input+0x6c>
    netif = inp;
 800abc6:	4645      	mov	r5, r8
    int first = 1;
 800abc8:	f04f 0901 	mov.w	r9, #1
 800abcc:	e017      	b.n	800abfe <ip4_input+0x8a>
    pbuf_realloc(p, iphdr_len);
 800abce:	4601      	mov	r1, r0
 800abd0:	4620      	mov	r0, r4
 800abd2:	f7fe ff1d 	bl	8009a10 <pbuf_realloc>
 800abd6:	e7e5      	b.n	800aba4 <ip4_input+0x30>
    pbuf_free(p);
 800abd8:	4620      	mov	r0, r4
 800abda:	f7fe fdcf 	bl	800977c <pbuf_free>
    return ERR_OK;
 800abde:	e7d3      	b.n	800ab88 <ip4_input+0x14>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800abe0:	f898 302f 	ldrb.w	r3, [r8, #47]	; 0x2f
 800abe4:	f013 0f01 	tst.w	r3, #1
 800abe8:	d026      	beq.n	800ac38 <ip4_input+0xc4>
 800abea:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d15e      	bne.n	800acb0 <ip4_input+0x13c>
      netif = NULL;
 800abf2:	2500      	movs	r5, #0
 800abf4:	e021      	b.n	800ac3a <ip4_input+0xc6>
        netif = netif->next;
 800abf6:	682d      	ldr	r5, [r5, #0]
      if (netif == inp) {
 800abf8:	4545      	cmp	r5, r8
 800abfa:	d01b      	beq.n	800ac34 <ip4_input+0xc0>
    } while (netif != NULL);
 800abfc:	b1ed      	cbz	r5, 800ac3a <ip4_input+0xc6>
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800abfe:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 800ac02:	f013 0f01 	tst.w	r3, #1
 800ac06:	d009      	beq.n	800ac1c <ip4_input+0xa8>
 800ac08:	686b      	ldr	r3, [r5, #4]
 800ac0a:	b13b      	cbz	r3, 800ac1c <ip4_input+0xa8>
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800ac0c:	4a3e      	ldr	r2, [pc, #248]	; (800ad08 <ip4_input+0x194>)
 800ac0e:	6950      	ldr	r0, [r2, #20]
 800ac10:	4283      	cmp	r3, r0
 800ac12:	d012      	beq.n	800ac3a <ip4_input+0xc6>
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800ac14:	4629      	mov	r1, r5
 800ac16:	f000 f90c 	bl	800ae32 <ip4_addr_isbroadcast_u32>
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800ac1a:	b970      	cbnz	r0, 800ac3a <ip4_input+0xc6>
      if (first) {
 800ac1c:	f1b9 0f00 	cmp.w	r9, #0
 800ac20:	d0e9      	beq.n	800abf6 <ip4_input+0x82>
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 800ac22:	4b39      	ldr	r3, [pc, #228]	; (800ad08 <ip4_input+0x194>)
 800ac24:	7d1b      	ldrb	r3, [r3, #20]
 800ac26:	2b7f      	cmp	r3, #127	; 0x7f
 800ac28:	d044      	beq.n	800acb4 <ip4_input+0x140>
        netif = netif_list;
 800ac2a:	4b38      	ldr	r3, [pc, #224]	; (800ad0c <ip4_input+0x198>)
 800ac2c:	681d      	ldr	r5, [r3, #0]
        first = 0;
 800ac2e:	f04f 0900 	mov.w	r9, #0
 800ac32:	e7e1      	b.n	800abf8 <ip4_input+0x84>
        netif = netif->next;
 800ac34:	682d      	ldr	r5, [r5, #0]
 800ac36:	e7e1      	b.n	800abfc <ip4_input+0x88>
      netif = NULL;
 800ac38:	2500      	movs	r5, #0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800ac3a:	4641      	mov	r1, r8
 800ac3c:	4b32      	ldr	r3, [pc, #200]	; (800ad08 <ip4_input+0x194>)
 800ac3e:	6918      	ldr	r0, [r3, #16]
 800ac40:	f000 f8f7 	bl	800ae32 <ip4_addr_isbroadcast_u32>
 800ac44:	2800      	cmp	r0, #0
 800ac46:	d137      	bne.n	800acb8 <ip4_input+0x144>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800ac48:	4b2f      	ldr	r3, [pc, #188]	; (800ad08 <ip4_input+0x194>)
 800ac4a:	691b      	ldr	r3, [r3, #16]
 800ac4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800ac50:	2be0      	cmp	r3, #224	; 0xe0
 800ac52:	d031      	beq.n	800acb8 <ip4_input+0x144>
  if (netif == NULL) {
 800ac54:	2d00      	cmp	r5, #0
 800ac56:	d033      	beq.n	800acc0 <ip4_input+0x14c>
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800ac58:	88fb      	ldrh	r3, [r7, #6]
 800ac5a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ac5e:	b29b      	uxth	r3, r3
 800ac60:	b133      	cbz	r3, 800ac70 <ip4_input+0xfc>
    p = ip4_reass(p);
 800ac62:	4620      	mov	r0, r4
 800ac64:	f000 fb2a 	bl	800b2bc <ip4_reass>
    if (p == NULL) {
 800ac68:	4604      	mov	r4, r0
 800ac6a:	2800      	cmp	r0, #0
 800ac6c:	d08c      	beq.n	800ab88 <ip4_input+0x14>
    iphdr = (struct ip_hdr *)p->payload;
 800ac6e:	6847      	ldr	r7, [r0, #4]
  ip_data.current_netif = netif;
 800ac70:	4a25      	ldr	r2, [pc, #148]	; (800ad08 <ip4_input+0x194>)
 800ac72:	6015      	str	r5, [r2, #0]
  ip_data.current_input_netif = inp;
 800ac74:	f8c2 8004 	str.w	r8, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800ac78:	6097      	str	r7, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800ac7a:	783b      	ldrb	r3, [r7, #0]
 800ac7c:	f003 030f 	and.w	r3, r3, #15
 800ac80:	009b      	lsls	r3, r3, #2
 800ac82:	8193      	strh	r3, [r2, #12]
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800ac84:	4271      	negs	r1, r6
 800ac86:	4620      	mov	r0, r4
 800ac88:	f7fe fd6e 	bl	8009768 <pbuf_header>
    switch (IPH_PROTO(iphdr)) {
 800ac8c:	7a7b      	ldrb	r3, [r7, #9]
 800ac8e:	2b01      	cmp	r3, #1
 800ac90:	d01a      	beq.n	800acc8 <ip4_input+0x154>
 800ac92:	2b11      	cmp	r3, #17
 800ac94:	d11d      	bne.n	800acd2 <ip4_input+0x15e>
      udp_input(p, inp);
 800ac96:	4641      	mov	r1, r8
 800ac98:	4620      	mov	r0, r4
 800ac9a:	f7ff f8cd 	bl	8009e38 <udp_input>
  ip_data.current_netif = NULL;
 800ac9e:	4b1a      	ldr	r3, [pc, #104]	; (800ad08 <ip4_input+0x194>)
 800aca0:	2200      	movs	r2, #0
 800aca2:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800aca4:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800aca6:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800aca8:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800acaa:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800acac:	615a      	str	r2, [r3, #20]
  return ERR_OK;
 800acae:	e76b      	b.n	800ab88 <ip4_input+0x14>
      netif = inp;
 800acb0:	4645      	mov	r5, r8
 800acb2:	e7c2      	b.n	800ac3a <ip4_input+0xc6>
          netif = NULL;
 800acb4:	2500      	movs	r5, #0
 800acb6:	e7c0      	b.n	800ac3a <ip4_input+0xc6>
      pbuf_free(p);
 800acb8:	4620      	mov	r0, r4
 800acba:	f7fe fd5f 	bl	800977c <pbuf_free>
      return ERR_OK;
 800acbe:	e763      	b.n	800ab88 <ip4_input+0x14>
    pbuf_free(p);
 800acc0:	4620      	mov	r0, r4
 800acc2:	f7fe fd5b 	bl	800977c <pbuf_free>
    return ERR_OK;
 800acc6:	e75f      	b.n	800ab88 <ip4_input+0x14>
      icmp_input(p, inp);
 800acc8:	4641      	mov	r1, r8
 800acca:	4620      	mov	r0, r4
 800accc:	f7ff fe54 	bl	800a978 <icmp_input>
      break;
 800acd0:	e7e5      	b.n	800ac9e <ip4_input+0x12a>
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800acd2:	4629      	mov	r1, r5
 800acd4:	4b0c      	ldr	r3, [pc, #48]	; (800ad08 <ip4_input+0x194>)
 800acd6:	6958      	ldr	r0, [r3, #20]
 800acd8:	f000 f8ab 	bl	800ae32 <ip4_addr_isbroadcast_u32>
 800acdc:	b928      	cbnz	r0, 800acea <ip4_input+0x176>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800acde:	4b0a      	ldr	r3, [pc, #40]	; (800ad08 <ip4_input+0x194>)
 800ace0:	695b      	ldr	r3, [r3, #20]
 800ace2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800ace6:	2be0      	cmp	r3, #224	; 0xe0
 800ace8:	d103      	bne.n	800acf2 <ip4_input+0x17e>
      pbuf_free(p);
 800acea:	4620      	mov	r0, r4
 800acec:	f7fe fd46 	bl	800977c <pbuf_free>
 800acf0:	e7d5      	b.n	800ac9e <ip4_input+0x12a>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 800acf2:	4631      	mov	r1, r6
 800acf4:	4620      	mov	r0, r4
 800acf6:	f7fe fd3c 	bl	8009772 <pbuf_header_force>
        p->payload = iphdr;
 800acfa:	6067      	str	r7, [r4, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800acfc:	2102      	movs	r1, #2
 800acfe:	4620      	mov	r0, r4
 800ad00:	f7ff fed8 	bl	800aab4 <icmp_dest_unreach>
 800ad04:	e7f1      	b.n	800acea <ip4_input+0x176>
 800ad06:	bf00      	nop
 800ad08:	200046c4 	.word	0x200046c4
 800ad0c:	200076f0 	.word	0x200076f0

0800ad10 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800ad10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ad14:	b083      	sub	sp, #12
 800ad16:	4605      	mov	r5, r0
 800ad18:	4689      	mov	r9, r1
 800ad1a:	4616      	mov	r6, r2
 800ad1c:	4698      	mov	r8, r3
 800ad1e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800ad20:	89c3      	ldrh	r3, [r0, #14]
 800ad22:	2b01      	cmp	r3, #1
 800ad24:	d13d      	bne.n	800ada2 <ip4_output_if_src+0x92>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800ad26:	2e00      	cmp	r6, #0
 800ad28:	d04f      	beq.n	800adca <ip4_output_if_src+0xba>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 800ad2a:	2114      	movs	r1, #20
 800ad2c:	4628      	mov	r0, r5
 800ad2e:	f7fe fd1b 	bl	8009768 <pbuf_header>
 800ad32:	2800      	cmp	r0, #0
 800ad34:	d158      	bne.n	800ade8 <ip4_output_if_src+0xd8>
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
 800ad36:	686c      	ldr	r4, [r5, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800ad38:	896b      	ldrh	r3, [r5, #10]
 800ad3a:	2b13      	cmp	r3, #19
 800ad3c:	d939      	bls.n	800adb2 <ip4_output_if_src+0xa2>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800ad3e:	f884 8008 	strb.w	r8, [r4, #8]
    IPH_PROTO_SET(iphdr, proto);
 800ad42:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 800ad46:	7263      	strb	r3, [r4, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800ad48:	6833      	ldr	r3, [r6, #0]
 800ad4a:	6123      	str	r3, [r4, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800ad4c:	2345      	movs	r3, #69	; 0x45
 800ad4e:	7023      	strb	r3, [r4, #0]
    IPH_TOS_SET(iphdr, tos);
 800ad50:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 800ad54:	7063      	strb	r3, [r4, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800ad56:	8928      	ldrh	r0, [r5, #8]
 800ad58:	f7fe f8ec 	bl	8008f34 <lwip_htons>
 800ad5c:	8060      	strh	r0, [r4, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800ad5e:	2300      	movs	r3, #0
 800ad60:	71a3      	strb	r3, [r4, #6]
 800ad62:	71e3      	strb	r3, [r4, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800ad64:	f8df 809c 	ldr.w	r8, [pc, #156]	; 800ae04 <ip4_output_if_src+0xf4>
 800ad68:	f8b8 0000 	ldrh.w	r0, [r8]
 800ad6c:	f7fe f8e2 	bl	8008f34 <lwip_htons>
 800ad70:	80a0      	strh	r0, [r4, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800ad72:	f8b8 3000 	ldrh.w	r3, [r8]
 800ad76:	3301      	adds	r3, #1
 800ad78:	f8a8 3000 	strh.w	r3, [r8]

    if (src == NULL) {
 800ad7c:	f1b9 0f00 	cmp.w	r9, #0
 800ad80:	d01f      	beq.n	800adc2 <ip4_output_if_src+0xb2>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800ad82:	f8d9 3000 	ldr.w	r3, [r9]
 800ad86:	60e3      	str	r3, [r4, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800ad88:	2300      	movs	r3, #0
 800ad8a:	72a3      	strb	r3, [r4, #10]
 800ad8c:	72e3      	strb	r3, [r4, #11]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800ad8e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ad90:	bb0b      	cbnz	r3, 800add6 <ip4_output_if_src+0xc6>
    return ip4_frag(p, netif, dest);
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800ad92:	697b      	ldr	r3, [r7, #20]
 800ad94:	4632      	mov	r2, r6
 800ad96:	4629      	mov	r1, r5
 800ad98:	4638      	mov	r0, r7
 800ad9a:	4798      	blx	r3
}
 800ad9c:	b003      	add	sp, #12
 800ad9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800ada2:	4b13      	ldr	r3, [pc, #76]	; (800adf0 <ip4_output_if_src+0xe0>)
 800ada4:	f240 3233 	movw	r2, #819	; 0x333
 800ada8:	4912      	ldr	r1, [pc, #72]	; (800adf4 <ip4_output_if_src+0xe4>)
 800adaa:	4813      	ldr	r0, [pc, #76]	; (800adf8 <ip4_output_if_src+0xe8>)
 800adac:	f001 fdbe 	bl	800c92c <iprintf>
 800adb0:	e7b9      	b.n	800ad26 <ip4_output_if_src+0x16>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800adb2:	4b0f      	ldr	r3, [pc, #60]	; (800adf0 <ip4_output_if_src+0xe0>)
 800adb4:	f240 3261 	movw	r2, #865	; 0x361
 800adb8:	4910      	ldr	r1, [pc, #64]	; (800adfc <ip4_output_if_src+0xec>)
 800adba:	480f      	ldr	r0, [pc, #60]	; (800adf8 <ip4_output_if_src+0xe8>)
 800adbc:	f001 fdb6 	bl	800c92c <iprintf>
 800adc0:	e7bd      	b.n	800ad3e <ip4_output_if_src+0x2e>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800adc2:	4b0f      	ldr	r3, [pc, #60]	; (800ae00 <ip4_output_if_src+0xf0>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	60e3      	str	r3, [r4, #12]
 800adc8:	e7de      	b.n	800ad88 <ip4_output_if_src+0x78>
    iphdr = (struct ip_hdr *)p->payload;
 800adca:	686b      	ldr	r3, [r5, #4]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800adcc:	691b      	ldr	r3, [r3, #16]
 800adce:	ae02      	add	r6, sp, #8
 800add0:	f846 3d04 	str.w	r3, [r6, #-4]!
 800add4:	e7db      	b.n	800ad8e <ip4_output_if_src+0x7e>
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800add6:	892a      	ldrh	r2, [r5, #8]
 800add8:	4293      	cmp	r3, r2
 800adda:	d2da      	bcs.n	800ad92 <ip4_output_if_src+0x82>
    return ip4_frag(p, netif, dest);
 800addc:	4632      	mov	r2, r6
 800adde:	4639      	mov	r1, r7
 800ade0:	4628      	mov	r0, r5
 800ade2:	f000 fb3f 	bl	800b464 <ip4_frag>
 800ade6:	e7d9      	b.n	800ad9c <ip4_output_if_src+0x8c>
      return ERR_BUF;
 800ade8:	f06f 0001 	mvn.w	r0, #1
 800adec:	e7d6      	b.n	800ad9c <ip4_output_if_src+0x8c>
 800adee:	bf00      	nop
 800adf0:	0800f4c8 	.word	0x0800f4c8
 800adf4:	0800f4fc 	.word	0x0800f4fc
 800adf8:	0800ea88 	.word	0x0800ea88
 800adfc:	0800f508 	.word	0x0800f508
 800ae00:	0800f538 	.word	0x0800f538
 800ae04:	2000059a 	.word	0x2000059a

0800ae08 <ip4_output_if>:
{
 800ae08:	b530      	push	{r4, r5, lr}
 800ae0a:	b085      	sub	sp, #20
 800ae0c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  if (dest != LWIP_IP_HDRINCL) {
 800ae0e:	4615      	mov	r5, r2
 800ae10:	b11a      	cbz	r2, 800ae1a <ip4_output_if+0x12>
    if (ip4_addr_isany(src)) {
 800ae12:	b109      	cbz	r1, 800ae18 <ip4_output_if+0x10>
 800ae14:	680a      	ldr	r2, [r1, #0]
 800ae16:	b902      	cbnz	r2, 800ae1a <ip4_output_if+0x12>
      src_used = netif_ip4_addr(netif);
 800ae18:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800ae1a:	9402      	str	r4, [sp, #8]
 800ae1c:	f89d 2024 	ldrb.w	r2, [sp, #36]	; 0x24
 800ae20:	9201      	str	r2, [sp, #4]
 800ae22:	f89d 2020 	ldrb.w	r2, [sp, #32]
 800ae26:	9200      	str	r2, [sp, #0]
 800ae28:	462a      	mov	r2, r5
 800ae2a:	f7ff ff71 	bl	800ad10 <ip4_output_if_src>
}
 800ae2e:	b005      	add	sp, #20
 800ae30:	bd30      	pop	{r4, r5, pc}

0800ae32 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800ae32:	1e43      	subs	r3, r0, #1
 800ae34:	f113 0f03 	cmn.w	r3, #3
 800ae38:	d811      	bhi.n	800ae5e <ip4_addr_isbroadcast_u32+0x2c>
      (addr == IPADDR_ANY)) {
    return 1;
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800ae3a:	f891 302f 	ldrb.w	r3, [r1, #47]	; 0x2f
 800ae3e:	f013 0f02 	tst.w	r3, #2
 800ae42:	d00e      	beq.n	800ae62 <ip4_addr_isbroadcast_u32+0x30>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800ae44:	684b      	ldr	r3, [r1, #4]
 800ae46:	4283      	cmp	r3, r0
 800ae48:	d00d      	beq.n	800ae66 <ip4_addr_isbroadcast_u32+0x34>
    return 0;
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800ae4a:	688a      	ldr	r2, [r1, #8]
 800ae4c:	4043      	eors	r3, r0
 800ae4e:	4213      	tst	r3, r2
 800ae50:	d10b      	bne.n	800ae6a <ip4_addr_isbroadcast_u32+0x38>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800ae52:	43d2      	mvns	r2, r2
 800ae54:	ea32 0300 	bics.w	r3, r2, r0
 800ae58:	d009      	beq.n	800ae6e <ip4_addr_isbroadcast_u32+0x3c>
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 800ae5a:	2000      	movs	r0, #0
 800ae5c:	4770      	bx	lr
    return 1;
 800ae5e:	2001      	movs	r0, #1
 800ae60:	4770      	bx	lr
    return 0;
 800ae62:	2000      	movs	r0, #0
 800ae64:	4770      	bx	lr
    return 0;
 800ae66:	2000      	movs	r0, #0
 800ae68:	4770      	bx	lr
    return 0;
 800ae6a:	2000      	movs	r0, #0
 800ae6c:	4770      	bx	lr
    return 1;
 800ae6e:	2001      	movs	r0, #1
  }
}
 800ae70:	4770      	bx	lr
	...

0800ae74 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800ae74:	b538      	push	{r3, r4, r5, lr}
 800ae76:	4604      	mov	r4, r0
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800ae78:	4b0c      	ldr	r3, [pc, #48]	; (800aeac <ip_reass_dequeue_datagram+0x38>)
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	4283      	cmp	r3, r0
 800ae7e:	d008      	beq.n	800ae92 <ip_reass_dequeue_datagram+0x1e>
 800ae80:	460d      	mov	r5, r1
    /* it was the first in the list */
    reassdatagrams = ipr->next;
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800ae82:	b151      	cbz	r1, 800ae9a <ip_reass_dequeue_datagram+0x26>
    prev->next = ipr->next;
 800ae84:	6823      	ldr	r3, [r4, #0]
 800ae86:	602b      	str	r3, [r5, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800ae88:	4621      	mov	r1, r4
 800ae8a:	2001      	movs	r0, #1
 800ae8c:	f7fe fae2 	bl	8009454 <memp_free>
}
 800ae90:	bd38      	pop	{r3, r4, r5, pc}
    reassdatagrams = ipr->next;
 800ae92:	6802      	ldr	r2, [r0, #0]
 800ae94:	4b05      	ldr	r3, [pc, #20]	; (800aeac <ip_reass_dequeue_datagram+0x38>)
 800ae96:	601a      	str	r2, [r3, #0]
 800ae98:	e7f6      	b.n	800ae88 <ip_reass_dequeue_datagram+0x14>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800ae9a:	4b05      	ldr	r3, [pc, #20]	; (800aeb0 <ip_reass_dequeue_datagram+0x3c>)
 800ae9c:	f240 1245 	movw	r2, #325	; 0x145
 800aea0:	4904      	ldr	r1, [pc, #16]	; (800aeb4 <ip_reass_dequeue_datagram+0x40>)
 800aea2:	4805      	ldr	r0, [pc, #20]	; (800aeb8 <ip_reass_dequeue_datagram+0x44>)
 800aea4:	f001 fd42 	bl	800c92c <iprintf>
 800aea8:	e7ec      	b.n	800ae84 <ip_reass_dequeue_datagram+0x10>
 800aeaa:	bf00      	nop
 800aeac:	200005a0 	.word	0x200005a0
 800aeb0:	0800f62c 	.word	0x0800f62c
 800aeb4:	0800f668 	.word	0x0800f668
 800aeb8:	0800ea88 	.word	0x0800ea88

0800aebc <ip_reass_free_complete_datagram>:
{
 800aebc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aec0:	4680      	mov	r8, r0
 800aec2:	4689      	mov	r9, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 800aec4:	4281      	cmp	r1, r0
 800aec6:	d015      	beq.n	800aef4 <ip_reass_free_complete_datagram+0x38>
  if (prev != NULL) {
 800aec8:	f1b9 0f00 	cmp.w	r9, #0
 800aecc:	d009      	beq.n	800aee2 <ip_reass_free_complete_datagram+0x26>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800aece:	f8d9 3000 	ldr.w	r3, [r9]
 800aed2:	4543      	cmp	r3, r8
 800aed4:	d005      	beq.n	800aee2 <ip_reass_free_complete_datagram+0x26>
 800aed6:	4b30      	ldr	r3, [pc, #192]	; (800af98 <ip_reass_free_complete_datagram+0xdc>)
 800aed8:	22ad      	movs	r2, #173	; 0xad
 800aeda:	4930      	ldr	r1, [pc, #192]	; (800af9c <ip_reass_free_complete_datagram+0xe0>)
 800aedc:	4830      	ldr	r0, [pc, #192]	; (800afa0 <ip_reass_free_complete_datagram+0xe4>)
 800aede:	f001 fd25 	bl	800c92c <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800aee2:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800aee6:	6863      	ldr	r3, [r4, #4]
  if (iprh->start == 0) {
 800aee8:	889a      	ldrh	r2, [r3, #4]
 800aeea:	b152      	cbz	r2, 800af02 <ip_reass_free_complete_datagram+0x46>
  u16_t pbufs_freed = 0;
 800aeec:	2600      	movs	r6, #0
  p = ipr->p;
 800aeee:	f8d8 4004 	ldr.w	r4, [r8, #4]
  while (p != NULL) {
 800aef2:	e028      	b.n	800af46 <ip_reass_free_complete_datagram+0x8a>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 800aef4:	4b28      	ldr	r3, [pc, #160]	; (800af98 <ip_reass_free_complete_datagram+0xdc>)
 800aef6:	22ab      	movs	r2, #171	; 0xab
 800aef8:	492a      	ldr	r1, [pc, #168]	; (800afa4 <ip_reass_free_complete_datagram+0xe8>)
 800aefa:	4829      	ldr	r0, [pc, #164]	; (800afa0 <ip_reass_free_complete_datagram+0xe4>)
 800aefc:	f001 fd16 	bl	800c92c <iprintf>
 800af00:	e7e2      	b.n	800aec8 <ip_reass_free_complete_datagram+0xc>
    ipr->p = iprh->next_pbuf;
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	f8c8 3004 	str.w	r3, [r8, #4]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800af08:	4643      	mov	r3, r8
 800af0a:	6862      	ldr	r2, [r4, #4]
 800af0c:	f853 1f08 	ldr.w	r1, [r3, #8]!
 800af10:	685e      	ldr	r6, [r3, #4]
 800af12:	689d      	ldr	r5, [r3, #8]
 800af14:	68d8      	ldr	r0, [r3, #12]
 800af16:	6011      	str	r1, [r2, #0]
 800af18:	6056      	str	r6, [r2, #4]
 800af1a:	6095      	str	r5, [r2, #8]
 800af1c:	60d0      	str	r0, [r2, #12]
 800af1e:	6919      	ldr	r1, [r3, #16]
 800af20:	6111      	str	r1, [r2, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800af22:	2101      	movs	r1, #1
 800af24:	4620      	mov	r0, r4
 800af26:	f7ff fdcb 	bl	800aac0 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800af2a:	4620      	mov	r0, r4
 800af2c:	f7fe fde8 	bl	8009b00 <pbuf_clen>
 800af30:	4606      	mov	r6, r0
    pbuf_free(p);
 800af32:	4620      	mov	r0, r4
 800af34:	f7fe fc22 	bl	800977c <pbuf_free>
 800af38:	e7d9      	b.n	800aeee <ip_reass_free_complete_datagram+0x32>
    pbufs_freed += clen;
 800af3a:	4435      	add	r5, r6
 800af3c:	b2ae      	uxth	r6, r5
    pbuf_free(pcur);
 800af3e:	4620      	mov	r0, r4
 800af40:	f7fe fc1c 	bl	800977c <pbuf_free>
    p = iprh->next_pbuf;
 800af44:	463c      	mov	r4, r7
  while (p != NULL) {
 800af46:	b184      	cbz	r4, 800af6a <ip_reass_free_complete_datagram+0xae>
    iprh = (struct ip_reass_helper *)p->payload;
 800af48:	6863      	ldr	r3, [r4, #4]
    p = iprh->next_pbuf;
 800af4a:	681f      	ldr	r7, [r3, #0]
    clen = pbuf_clen(pcur);
 800af4c:	4620      	mov	r0, r4
 800af4e:	f7fe fdd7 	bl	8009b00 <pbuf_clen>
 800af52:	4605      	mov	r5, r0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800af54:	1833      	adds	r3, r6, r0
 800af56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af5a:	dbee      	blt.n	800af3a <ip_reass_free_complete_datagram+0x7e>
 800af5c:	4b0e      	ldr	r3, [pc, #56]	; (800af98 <ip_reass_free_complete_datagram+0xdc>)
 800af5e:	22cc      	movs	r2, #204	; 0xcc
 800af60:	4911      	ldr	r1, [pc, #68]	; (800afa8 <ip_reass_free_complete_datagram+0xec>)
 800af62:	480f      	ldr	r0, [pc, #60]	; (800afa0 <ip_reass_free_complete_datagram+0xe4>)
 800af64:	f001 fce2 	bl	800c92c <iprintf>
 800af68:	e7e7      	b.n	800af3a <ip_reass_free_complete_datagram+0x7e>
  ip_reass_dequeue_datagram(ipr, prev);
 800af6a:	4649      	mov	r1, r9
 800af6c:	4640      	mov	r0, r8
 800af6e:	f7ff ff81 	bl	800ae74 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800af72:	4b0e      	ldr	r3, [pc, #56]	; (800afac <ip_reass_free_complete_datagram+0xf0>)
 800af74:	881b      	ldrh	r3, [r3, #0]
 800af76:	42b3      	cmp	r3, r6
 800af78:	d306      	bcc.n	800af88 <ip_reass_free_complete_datagram+0xcc>
  ip_reass_pbufcount -= pbufs_freed;
 800af7a:	4a0c      	ldr	r2, [pc, #48]	; (800afac <ip_reass_free_complete_datagram+0xf0>)
 800af7c:	8813      	ldrh	r3, [r2, #0]
 800af7e:	1b9b      	subs	r3, r3, r6
 800af80:	8013      	strh	r3, [r2, #0]
}
 800af82:	4630      	mov	r0, r6
 800af84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800af88:	4b03      	ldr	r3, [pc, #12]	; (800af98 <ip_reass_free_complete_datagram+0xdc>)
 800af8a:	22d2      	movs	r2, #210	; 0xd2
 800af8c:	4908      	ldr	r1, [pc, #32]	; (800afb0 <ip_reass_free_complete_datagram+0xf4>)
 800af8e:	4804      	ldr	r0, [pc, #16]	; (800afa0 <ip_reass_free_complete_datagram+0xe4>)
 800af90:	f001 fccc 	bl	800c92c <iprintf>
 800af94:	e7f1      	b.n	800af7a <ip_reass_free_complete_datagram+0xbe>
 800af96:	bf00      	nop
 800af98:	0800f62c 	.word	0x0800f62c
 800af9c:	0800f690 	.word	0x0800f690
 800afa0:	0800ea88 	.word	0x0800ea88
 800afa4:	0800f684 	.word	0x0800f684
 800afa8:	0800f6a4 	.word	0x0800f6a4
 800afac:	2000059c 	.word	0x2000059c
 800afb0:	0800f6c4 	.word	0x0800f6c4

0800afb4 <ip_reass_remove_oldest_datagram>:
{
 800afb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afb8:	4606      	mov	r6, r0
 800afba:	4688      	mov	r8, r1
  int pbufs_freed = 0, pbufs_freed_current;
 800afbc:	2700      	movs	r7, #0
 800afbe:	e02b      	b.n	800b018 <ip_reass_remove_oldest_datagram+0x64>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800afc0:	699a      	ldr	r2, [r3, #24]
 800afc2:	f8d6 c010 	ldr.w	ip, [r6, #16]
 800afc6:	4562      	cmp	r2, ip
 800afc8:	d111      	bne.n	800afee <ip_reass_remove_oldest_datagram+0x3a>
 800afca:	f8b3 c00c 	ldrh.w	ip, [r3, #12]
 800afce:	88b2      	ldrh	r2, [r6, #4]
 800afd0:	4594      	cmp	ip, r2
 800afd2:	d10c      	bne.n	800afee <ip_reass_remove_oldest_datagram+0x3a>
 800afd4:	e001      	b.n	800afda <ip_reass_remove_oldest_datagram+0x26>
          oldest_prev = prev;
 800afd6:	4629      	mov	r1, r5
          oldest = r;
 800afd8:	4618      	mov	r0, r3
      if (r->next != NULL) {
 800afda:	681a      	ldr	r2, [r3, #0]
 800afdc:	b192      	cbz	r2, 800b004 <ip_reass_remove_oldest_datagram+0x50>
 800afde:	461d      	mov	r5, r3
 800afe0:	4613      	mov	r3, r2
    while (r != NULL) {
 800afe2:	b18b      	cbz	r3, 800b008 <ip_reass_remove_oldest_datagram+0x54>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800afe4:	695a      	ldr	r2, [r3, #20]
 800afe6:	f8d6 c00c 	ldr.w	ip, [r6, #12]
 800afea:	4562      	cmp	r2, ip
 800afec:	d0e8      	beq.n	800afc0 <ip_reass_remove_oldest_datagram+0xc>
        other_datagrams++;
 800afee:	3401      	adds	r4, #1
        if (oldest == NULL) {
 800aff0:	2800      	cmp	r0, #0
 800aff2:	d0f0      	beq.n	800afd6 <ip_reass_remove_oldest_datagram+0x22>
        } else if (r->timer <= oldest->timer) {
 800aff4:	f893 c01f 	ldrb.w	ip, [r3, #31]
 800aff8:	7fc2      	ldrb	r2, [r0, #31]
 800affa:	4594      	cmp	ip, r2
 800affc:	d8ed      	bhi.n	800afda <ip_reass_remove_oldest_datagram+0x26>
          oldest_prev = prev;
 800affe:	4629      	mov	r1, r5
          oldest = r;
 800b000:	4618      	mov	r0, r3
 800b002:	e7ea      	b.n	800afda <ip_reass_remove_oldest_datagram+0x26>
      if (r->next != NULL) {
 800b004:	462b      	mov	r3, r5
 800b006:	e7ea      	b.n	800afde <ip_reass_remove_oldest_datagram+0x2a>
    if (oldest != NULL) {
 800b008:	b110      	cbz	r0, 800b010 <ip_reass_remove_oldest_datagram+0x5c>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800b00a:	f7ff ff57 	bl	800aebc <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 800b00e:	4407      	add	r7, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800b010:	4547      	cmp	r7, r8
 800b012:	da08      	bge.n	800b026 <ip_reass_remove_oldest_datagram+0x72>
 800b014:	2c01      	cmp	r4, #1
 800b016:	dd06      	ble.n	800b026 <ip_reass_remove_oldest_datagram+0x72>
    r = reassdatagrams;
 800b018:	4b04      	ldr	r3, [pc, #16]	; (800b02c <ip_reass_remove_oldest_datagram+0x78>)
 800b01a:	681b      	ldr	r3, [r3, #0]
    other_datagrams = 0;
 800b01c:	2400      	movs	r4, #0
    oldest_prev = NULL;
 800b01e:	4621      	mov	r1, r4
    prev = NULL;
 800b020:	4625      	mov	r5, r4
    oldest = NULL;
 800b022:	4620      	mov	r0, r4
    while (r != NULL) {
 800b024:	e7dd      	b.n	800afe2 <ip_reass_remove_oldest_datagram+0x2e>
}
 800b026:	4638      	mov	r0, r7
 800b028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b02c:	200005a0 	.word	0x200005a0

0800b030 <ip_frag_free_pbuf_custom_ref>:
}

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 800b030:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 800b032:	4604      	mov	r4, r0
 800b034:	b120      	cbz	r0, 800b040 <ip_frag_free_pbuf_custom_ref+0x10>
  memp_free(MEMP_FRAG_PBUF, p);
 800b036:	4621      	mov	r1, r4
 800b038:	2002      	movs	r0, #2
 800b03a:	f7fe fa0b 	bl	8009454 <memp_free>
}
 800b03e:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 800b040:	4b03      	ldr	r3, [pc, #12]	; (800b050 <ip_frag_free_pbuf_custom_ref+0x20>)
 800b042:	f240 22ae 	movw	r2, #686	; 0x2ae
 800b046:	4903      	ldr	r1, [pc, #12]	; (800b054 <ip_frag_free_pbuf_custom_ref+0x24>)
 800b048:	4803      	ldr	r0, [pc, #12]	; (800b058 <ip_frag_free_pbuf_custom_ref+0x28>)
 800b04a:	f001 fc6f 	bl	800c92c <iprintf>
 800b04e:	e7f2      	b.n	800b036 <ip_frag_free_pbuf_custom_ref+0x6>
 800b050:	0800f62c 	.word	0x0800f62c
 800b054:	0800f098 	.word	0x0800f098
 800b058:	0800ea88 	.word	0x0800ea88

0800b05c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800b05c:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800b05e:	4604      	mov	r4, r0
 800b060:	b138      	cbz	r0, 800b072 <ipfrag_free_pbuf_custom+0x16>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
  if (pcr->original != NULL) {
 800b062:	6960      	ldr	r0, [r4, #20]
 800b064:	b108      	cbz	r0, 800b06a <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 800b066:	f7fe fb89 	bl	800977c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800b06a:	4620      	mov	r0, r4
 800b06c:	f7ff ffe0 	bl	800b030 <ip_frag_free_pbuf_custom_ref>
}
 800b070:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800b072:	4b04      	ldr	r3, [pc, #16]	; (800b084 <ipfrag_free_pbuf_custom+0x28>)
 800b074:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 800b078:	4903      	ldr	r1, [pc, #12]	; (800b088 <ipfrag_free_pbuf_custom+0x2c>)
 800b07a:	4804      	ldr	r0, [pc, #16]	; (800b08c <ipfrag_free_pbuf_custom+0x30>)
 800b07c:	f001 fc56 	bl	800c92c <iprintf>
 800b080:	e7ef      	b.n	800b062 <ipfrag_free_pbuf_custom+0x6>
 800b082:	bf00      	nop
 800b084:	0800f62c 	.word	0x0800f62c
 800b088:	0800f6e0 	.word	0x0800f6e0
 800b08c:	0800ea88 	.word	0x0800ea88

0800b090 <ip_reass_chain_frag_into_datagram_and_validate>:
{
 800b090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b094:	4680      	mov	r8, r0
 800b096:	460f      	mov	r7, r1
 800b098:	4691      	mov	r9, r2
  fraghdr = (struct ip_hdr*)new_p->payload;
 800b09a:	684c      	ldr	r4, [r1, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800b09c:	8860      	ldrh	r0, [r4, #2]
 800b09e:	f7fd ff49 	bl	8008f34 <lwip_htons>
 800b0a2:	7826      	ldrb	r6, [r4, #0]
 800b0a4:	f006 060f 	and.w	r6, r6, #15
 800b0a8:	eba0 0686 	sub.w	r6, r0, r6, lsl #2
 800b0ac:	b2b6      	uxth	r6, r6
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800b0ae:	88e0      	ldrh	r0, [r4, #6]
 800b0b0:	f7fd ff40 	bl	8008f34 <lwip_htons>
 800b0b4:	f3c0 000c 	ubfx	r0, r0, #0, #13
 800b0b8:	00c2      	lsls	r2, r0, #3
  iprh = (struct ip_reass_helper*)new_p->payload;
 800b0ba:	687d      	ldr	r5, [r7, #4]
  iprh->next_pbuf = NULL;
 800b0bc:	2400      	movs	r4, #0
 800b0be:	702c      	strb	r4, [r5, #0]
 800b0c0:	706c      	strb	r4, [r5, #1]
 800b0c2:	70ac      	strb	r4, [r5, #2]
 800b0c4:	70ec      	strb	r4, [r5, #3]
  iprh->start = offset;
 800b0c6:	80aa      	strh	r2, [r5, #4]
  iprh->end = offset + len;
 800b0c8:	eb06 0c02 	add.w	ip, r6, r2
 800b0cc:	fa1f fc8c 	uxth.w	ip, ip
 800b0d0:	f8a5 c006 	strh.w	ip, [r5, #6]
  for (q = ipr->p; q != NULL;) {
 800b0d4:	f8d8 0004 	ldr.w	r0, [r8, #4]
  int valid = 1;
 800b0d8:	2601      	movs	r6, #1
  for (q = ipr->p; q != NULL;) {
 800b0da:	e033      	b.n	800b144 <ip_reass_chain_frag_into_datagram_and_validate+0xb4>
      iprh->next_pbuf = q;
 800b0dc:	6028      	str	r0, [r5, #0]
      if (iprh_prev != NULL) {
 800b0de:	b34c      	cbz	r4, 800b134 <ip_reass_chain_frag_into_datagram_and_validate+0xa4>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800b0e0:	88e1      	ldrh	r1, [r4, #6]
 800b0e2:	4291      	cmp	r1, r2
 800b0e4:	d87d      	bhi.n	800b1e2 <ip_reass_chain_frag_into_datagram_and_validate+0x152>
 800b0e6:	889b      	ldrh	r3, [r3, #4]
 800b0e8:	459c      	cmp	ip, r3
 800b0ea:	d87a      	bhi.n	800b1e2 <ip_reass_chain_frag_into_datagram_and_validate+0x152>
        iprh_prev->next_pbuf = new_p;
 800b0ec:	6027      	str	r7, [r4, #0]
        if (iprh_prev->end != iprh->start) {
 800b0ee:	88ab      	ldrh	r3, [r5, #4]
 800b0f0:	4299      	cmp	r1, r3
 800b0f2:	d000      	beq.n	800b0f6 <ip_reass_chain_frag_into_datagram_and_validate+0x66>
          valid = 0;
 800b0f4:	2600      	movs	r6, #0
  if (q == NULL) {
 800b0f6:	2800      	cmp	r0, #0
 800b0f8:	d036      	beq.n	800b168 <ip_reass_chain_frag_into_datagram_and_validate+0xd8>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800b0fa:	f1b9 0f00 	cmp.w	r9, #0
 800b0fe:	d104      	bne.n	800b10a <ip_reass_chain_frag_into_datagram_and_validate+0x7a>
 800b100:	f898 301e 	ldrb.w	r3, [r8, #30]
 800b104:	f013 0f01 	tst.w	r3, #1
 800b108:	d079      	beq.n	800b1fe <ip_reass_chain_frag_into_datagram_and_validate+0x16e>
    if (valid) {
 800b10a:	2e00      	cmp	r6, #0
 800b10c:	d067      	beq.n	800b1de <ip_reass_chain_frag_into_datagram_and_validate+0x14e>
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 800b10e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d060      	beq.n	800b1d8 <ip_reass_chain_frag_into_datagram_and_validate+0x148>
 800b116:	6858      	ldr	r0, [r3, #4]
 800b118:	8883      	ldrh	r3, [r0, #4]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d15e      	bne.n	800b1dc <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
        q = iprh->next_pbuf;
 800b11e:	682a      	ldr	r2, [r5, #0]
        while (q != NULL) {
 800b120:	2a00      	cmp	r2, #0
 800b122:	d044      	beq.n	800b1ae <ip_reass_chain_frag_into_datagram_and_validate+0x11e>
          iprh = (struct ip_reass_helper*)q->payload;
 800b124:	6853      	ldr	r3, [r2, #4]
          if (iprh_prev->end != iprh->start) {
 800b126:	88e9      	ldrh	r1, [r5, #6]
 800b128:	889a      	ldrh	r2, [r3, #4]
 800b12a:	4291      	cmp	r1, r2
 800b12c:	d13d      	bne.n	800b1aa <ip_reass_chain_frag_into_datagram_and_validate+0x11a>
          q = iprh->next_pbuf;
 800b12e:	681a      	ldr	r2, [r3, #0]
          iprh = (struct ip_reass_helper*)q->payload;
 800b130:	461d      	mov	r5, r3
 800b132:	e7f5      	b.n	800b120 <ip_reass_chain_frag_into_datagram_and_validate+0x90>
        if (iprh->end > iprh_tmp->start) {
 800b134:	889b      	ldrh	r3, [r3, #4]
 800b136:	459c      	cmp	ip, r3
 800b138:	d853      	bhi.n	800b1e2 <ip_reass_chain_frag_into_datagram_and_validate+0x152>
        ipr->p = new_p;
 800b13a:	f8c8 7004 	str.w	r7, [r8, #4]
 800b13e:	e7da      	b.n	800b0f6 <ip_reass_chain_frag_into_datagram_and_validate+0x66>
    q = iprh_tmp->next_pbuf;
 800b140:	6818      	ldr	r0, [r3, #0]
    iprh_prev = iprh_tmp;
 800b142:	461c      	mov	r4, r3
  for (q = ipr->p; q != NULL;) {
 800b144:	2800      	cmp	r0, #0
 800b146:	d0d6      	beq.n	800b0f6 <ip_reass_chain_frag_into_datagram_and_validate+0x66>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 800b148:	6843      	ldr	r3, [r0, #4]
    if (iprh->start < iprh_tmp->start) {
 800b14a:	8899      	ldrh	r1, [r3, #4]
 800b14c:	4291      	cmp	r1, r2
 800b14e:	d8c5      	bhi.n	800b0dc <ip_reass_chain_frag_into_datagram_and_validate+0x4c>
    } else if (iprh->start == iprh_tmp->start) {
 800b150:	4291      	cmp	r1, r2
 800b152:	d046      	beq.n	800b1e2 <ip_reass_chain_frag_into_datagram_and_validate+0x152>
    } else if (iprh->start < iprh_tmp->end) {
 800b154:	88d8      	ldrh	r0, [r3, #6]
 800b156:	4290      	cmp	r0, r2
 800b158:	d843      	bhi.n	800b1e2 <ip_reass_chain_frag_into_datagram_and_validate+0x152>
      if (iprh_prev != NULL) {
 800b15a:	2c00      	cmp	r4, #0
 800b15c:	d0f0      	beq.n	800b140 <ip_reass_chain_frag_into_datagram_and_validate+0xb0>
        if (iprh_prev->end != iprh_tmp->start) {
 800b15e:	88e0      	ldrh	r0, [r4, #6]
 800b160:	4281      	cmp	r1, r0
 800b162:	d0ed      	beq.n	800b140 <ip_reass_chain_frag_into_datagram_and_validate+0xb0>
          valid = 0;
 800b164:	2600      	movs	r6, #0
 800b166:	e7eb      	b.n	800b140 <ip_reass_chain_frag_into_datagram_and_validate+0xb0>
    if (iprh_prev != NULL) {
 800b168:	b194      	cbz	r4, 800b190 <ip_reass_chain_frag_into_datagram_and_validate+0x100>
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800b16a:	88e2      	ldrh	r2, [r4, #6]
 800b16c:	88ab      	ldrh	r3, [r5, #4]
 800b16e:	429a      	cmp	r2, r3
 800b170:	d806      	bhi.n	800b180 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
      iprh_prev->next_pbuf = new_p;
 800b172:	6027      	str	r7, [r4, #0]
      if (iprh_prev->end != iprh->start) {
 800b174:	88e2      	ldrh	r2, [r4, #6]
 800b176:	88ab      	ldrh	r3, [r5, #4]
 800b178:	429a      	cmp	r2, r3
 800b17a:	d0be      	beq.n	800b0fa <ip_reass_chain_frag_into_datagram_and_validate+0x6a>
        valid = 0;
 800b17c:	2600      	movs	r6, #0
 800b17e:	e7bc      	b.n	800b0fa <ip_reass_chain_frag_into_datagram_and_validate+0x6a>
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800b180:	4b20      	ldr	r3, [pc, #128]	; (800b204 <ip_reass_chain_frag_into_datagram_and_validate+0x174>)
 800b182:	f240 12ab 	movw	r2, #427	; 0x1ab
 800b186:	4920      	ldr	r1, [pc, #128]	; (800b208 <ip_reass_chain_frag_into_datagram_and_validate+0x178>)
 800b188:	4820      	ldr	r0, [pc, #128]	; (800b20c <ip_reass_chain_frag_into_datagram_and_validate+0x17c>)
 800b18a:	f001 fbcf 	bl	800c92c <iprintf>
 800b18e:	e7f0      	b.n	800b172 <ip_reass_chain_frag_into_datagram_and_validate+0xe2>
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800b190:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b194:	b133      	cbz	r3, 800b1a4 <ip_reass_chain_frag_into_datagram_and_validate+0x114>
 800b196:	4b1b      	ldr	r3, [pc, #108]	; (800b204 <ip_reass_chain_frag_into_datagram_and_validate+0x174>)
 800b198:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 800b19c:	491c      	ldr	r1, [pc, #112]	; (800b210 <ip_reass_chain_frag_into_datagram_and_validate+0x180>)
 800b19e:	481b      	ldr	r0, [pc, #108]	; (800b20c <ip_reass_chain_frag_into_datagram_and_validate+0x17c>)
 800b1a0:	f001 fbc4 	bl	800c92c <iprintf>
      ipr->p = new_p;
 800b1a4:	f8c8 7004 	str.w	r7, [r8, #4]
 800b1a8:	e7a7      	b.n	800b0fa <ip_reass_chain_frag_into_datagram_and_validate+0x6a>
          iprh = (struct ip_reass_helper*)q->payload;
 800b1aa:	461d      	mov	r5, r3
            valid = 0;
 800b1ac:	2600      	movs	r6, #0
        if (valid) {
 800b1ae:	b1b6      	cbz	r6, 800b1de <ip_reass_chain_frag_into_datagram_and_validate+0x14e>
          LWIP_ASSERT("sanity check",
 800b1b0:	42a8      	cmp	r0, r5
 800b1b2:	d009      	beq.n	800b1c8 <ip_reass_chain_frag_into_datagram_and_validate+0x138>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800b1b4:	682b      	ldr	r3, [r5, #0]
 800b1b6:	b193      	cbz	r3, 800b1de <ip_reass_chain_frag_into_datagram_and_validate+0x14e>
 800b1b8:	4b12      	ldr	r3, [pc, #72]	; (800b204 <ip_reass_chain_frag_into_datagram_and_validate+0x174>)
 800b1ba:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 800b1be:	4915      	ldr	r1, [pc, #84]	; (800b214 <ip_reass_chain_frag_into_datagram_and_validate+0x184>)
 800b1c0:	4812      	ldr	r0, [pc, #72]	; (800b20c <ip_reass_chain_frag_into_datagram_and_validate+0x17c>)
 800b1c2:	f001 fbb3 	bl	800c92c <iprintf>
 800b1c6:	e00a      	b.n	800b1de <ip_reass_chain_frag_into_datagram_and_validate+0x14e>
          LWIP_ASSERT("sanity check",
 800b1c8:	4b0e      	ldr	r3, [pc, #56]	; (800b204 <ip_reass_chain_frag_into_datagram_and_validate+0x174>)
 800b1ca:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 800b1ce:	4912      	ldr	r1, [pc, #72]	; (800b218 <ip_reass_chain_frag_into_datagram_and_validate+0x188>)
 800b1d0:	480e      	ldr	r0, [pc, #56]	; (800b20c <ip_reass_chain_frag_into_datagram_and_validate+0x17c>)
 800b1d2:	f001 fbab 	bl	800c92c <iprintf>
 800b1d6:	e7ed      	b.n	800b1b4 <ip_reass_chain_frag_into_datagram_and_validate+0x124>
        valid = 0;
 800b1d8:	2600      	movs	r6, #0
 800b1da:	e000      	b.n	800b1de <ip_reass_chain_frag_into_datagram_and_validate+0x14e>
 800b1dc:	2600      	movs	r6, #0
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800b1de:	4630      	mov	r0, r6
 800b1e0:	e00b      	b.n	800b1fa <ip_reass_chain_frag_into_datagram_and_validate+0x16a>
  ip_reass_pbufcount -= pbuf_clen(new_p);
 800b1e2:	4638      	mov	r0, r7
 800b1e4:	f7fe fc8c 	bl	8009b00 <pbuf_clen>
 800b1e8:	4a0c      	ldr	r2, [pc, #48]	; (800b21c <ip_reass_chain_frag_into_datagram_and_validate+0x18c>)
 800b1ea:	8813      	ldrh	r3, [r2, #0]
 800b1ec:	1a18      	subs	r0, r3, r0
 800b1ee:	8010      	strh	r0, [r2, #0]
  pbuf_free(new_p);
 800b1f0:	4638      	mov	r0, r7
 800b1f2:	f7fe fac3 	bl	800977c <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 800b1f6:	f04f 30ff 	mov.w	r0, #4294967295
}
 800b1fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800b1fe:	4648      	mov	r0, r9
 800b200:	e7fb      	b.n	800b1fa <ip_reass_chain_frag_into_datagram_and_validate+0x16a>
 800b202:	bf00      	nop
 800b204:	0800f62c 	.word	0x0800f62c
 800b208:	0800f5a0 	.word	0x0800f5a0
 800b20c:	0800ea88 	.word	0x0800ea88
 800b210:	0800f5c0 	.word	0x0800f5c0
 800b214:	0800f608 	.word	0x0800f608
 800b218:	0800f5f8 	.word	0x0800f5f8
 800b21c:	2000059c 	.word	0x2000059c

0800b220 <ip_frag_alloc_pbuf_custom_ref>:
{
 800b220:	b508      	push	{r3, lr}
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 800b222:	2002      	movs	r0, #2
 800b224:	f7fe f8fc 	bl	8009420 <memp_malloc>
}
 800b228:	bd08      	pop	{r3, pc}
	...

0800b22c <ip_reass_enqueue_new_datagram>:
{
 800b22c:	b570      	push	{r4, r5, r6, lr}
 800b22e:	4605      	mov	r5, r0
 800b230:	460e      	mov	r6, r1
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800b232:	2001      	movs	r0, #1
 800b234:	f7fe f8f4 	bl	8009420 <memp_malloc>
  if (ipr == NULL) {
 800b238:	4604      	mov	r4, r0
 800b23a:	b1c8      	cbz	r0, 800b270 <ip_reass_enqueue_new_datagram+0x44>
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800b23c:	2200      	movs	r2, #0
 800b23e:	6062      	str	r2, [r4, #4]
 800b240:	60a2      	str	r2, [r4, #8]
 800b242:	60e2      	str	r2, [r4, #12]
 800b244:	6122      	str	r2, [r4, #16]
 800b246:	6162      	str	r2, [r4, #20]
 800b248:	61a2      	str	r2, [r4, #24]
 800b24a:	61e2      	str	r2, [r4, #28]
  ipr->timer = IP_REASS_MAXAGE;
 800b24c:	2303      	movs	r3, #3
 800b24e:	77e3      	strb	r3, [r4, #31]
  ipr->next = reassdatagrams;
 800b250:	4b0e      	ldr	r3, [pc, #56]	; (800b28c <ip_reass_enqueue_new_datagram+0x60>)
 800b252:	681a      	ldr	r2, [r3, #0]
 800b254:	6022      	str	r2, [r4, #0]
  reassdatagrams = ipr;
 800b256:	601c      	str	r4, [r3, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800b258:	682a      	ldr	r2, [r5, #0]
 800b25a:	686e      	ldr	r6, [r5, #4]
 800b25c:	68a8      	ldr	r0, [r5, #8]
 800b25e:	68e9      	ldr	r1, [r5, #12]
 800b260:	60a2      	str	r2, [r4, #8]
 800b262:	60e6      	str	r6, [r4, #12]
 800b264:	6120      	str	r0, [r4, #16]
 800b266:	6161      	str	r1, [r4, #20]
 800b268:	692a      	ldr	r2, [r5, #16]
 800b26a:	61a2      	str	r2, [r4, #24]
}
 800b26c:	4620      	mov	r0, r4
 800b26e:	bd70      	pop	{r4, r5, r6, pc}
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800b270:	4631      	mov	r1, r6
 800b272:	4628      	mov	r0, r5
 800b274:	f7ff fe9e 	bl	800afb4 <ip_reass_remove_oldest_datagram>
 800b278:	42b0      	cmp	r0, r6
 800b27a:	da02      	bge.n	800b282 <ip_reass_enqueue_new_datagram+0x56>
    if (ipr == NULL)
 800b27c:	2c00      	cmp	r4, #0
 800b27e:	d1dd      	bne.n	800b23c <ip_reass_enqueue_new_datagram+0x10>
 800b280:	e7f4      	b.n	800b26c <ip_reass_enqueue_new_datagram+0x40>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800b282:	2001      	movs	r0, #1
 800b284:	f7fe f8cc 	bl	8009420 <memp_malloc>
 800b288:	4604      	mov	r4, r0
 800b28a:	e7f7      	b.n	800b27c <ip_reass_enqueue_new_datagram+0x50>
 800b28c:	200005a0 	.word	0x200005a0

0800b290 <ip_reass_tmr>:
{
 800b290:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 800b292:	4b09      	ldr	r3, [pc, #36]	; (800b2b8 <ip_reass_tmr+0x28>)
 800b294:	6818      	ldr	r0, [r3, #0]
  struct ip_reassdata *r, *prev = NULL;
 800b296:	2400      	movs	r4, #0
  while (r != NULL) {
 800b298:	e004      	b.n	800b2a4 <ip_reass_tmr+0x14>
      r = r->next;
 800b29a:	6805      	ldr	r5, [r0, #0]
      ip_reass_free_complete_datagram(tmp, prev);
 800b29c:	4621      	mov	r1, r4
 800b29e:	f7ff fe0d 	bl	800aebc <ip_reass_free_complete_datagram>
      r = r->next;
 800b2a2:	4628      	mov	r0, r5
  while (r != NULL) {
 800b2a4:	b138      	cbz	r0, 800b2b6 <ip_reass_tmr+0x26>
    if (r->timer > 0) {
 800b2a6:	7fc3      	ldrb	r3, [r0, #31]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d0f6      	beq.n	800b29a <ip_reass_tmr+0xa>
      r->timer--;
 800b2ac:	3b01      	subs	r3, #1
 800b2ae:	77c3      	strb	r3, [r0, #31]
      prev = r;
 800b2b0:	4604      	mov	r4, r0
      r = r->next;
 800b2b2:	6800      	ldr	r0, [r0, #0]
 800b2b4:	e7f6      	b.n	800b2a4 <ip_reass_tmr+0x14>
}
 800b2b6:	bd38      	pop	{r3, r4, r5, pc}
 800b2b8:	200005a0 	.word	0x200005a0

0800b2bc <ip4_reass>:
{
 800b2bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2c0:	4681      	mov	r9, r0
  fraghdr = (struct ip_hdr*)p->payload;
 800b2c2:	6845      	ldr	r5, [r0, #4]
  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 800b2c4:	782b      	ldrb	r3, [r5, #0]
 800b2c6:	f003 030f 	and.w	r3, r3, #15
 800b2ca:	2b05      	cmp	r3, #5
 800b2cc:	d124      	bne.n	800b318 <ip4_reass+0x5c>
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800b2ce:	88e8      	ldrh	r0, [r5, #6]
 800b2d0:	f7fd fe30 	bl	8008f34 <lwip_htons>
 800b2d4:	f3c0 000c 	ubfx	r0, r0, #0, #13
 800b2d8:	00c7      	lsls	r7, r0, #3
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800b2da:	8868      	ldrh	r0, [r5, #2]
 800b2dc:	f7fd fe2a 	bl	8008f34 <lwip_htons>
 800b2e0:	782e      	ldrb	r6, [r5, #0]
 800b2e2:	f006 060f 	and.w	r6, r6, #15
 800b2e6:	eba0 0686 	sub.w	r6, r0, r6, lsl #2
 800b2ea:	b2b6      	uxth	r6, r6
  clen = pbuf_clen(p);
 800b2ec:	4648      	mov	r0, r9
 800b2ee:	f7fe fc07 	bl	8009b00 <pbuf_clen>
 800b2f2:	4680      	mov	r8, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800b2f4:	4b59      	ldr	r3, [pc, #356]	; (800b45c <ip4_reass+0x1a0>)
 800b2f6:	881b      	ldrh	r3, [r3, #0]
 800b2f8:	4403      	add	r3, r0
 800b2fa:	2b0a      	cmp	r3, #10
 800b2fc:	dc02      	bgt.n	800b304 <ip4_reass+0x48>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800b2fe:	4b58      	ldr	r3, [pc, #352]	; (800b460 <ip4_reass+0x1a4>)
 800b300:	681c      	ldr	r4, [r3, #0]
 800b302:	e00f      	b.n	800b324 <ip4_reass+0x68>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800b304:	4601      	mov	r1, r0
 800b306:	4628      	mov	r0, r5
 800b308:	f7ff fe54 	bl	800afb4 <ip_reass_remove_oldest_datagram>
 800b30c:	b120      	cbz	r0, 800b318 <ip4_reass+0x5c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800b30e:	4b53      	ldr	r3, [pc, #332]	; (800b45c <ip4_reass+0x1a0>)
 800b310:	881b      	ldrh	r3, [r3, #0]
 800b312:	4443      	add	r3, r8
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800b314:	2b0a      	cmp	r3, #10
 800b316:	ddf2      	ble.n	800b2fe <ip4_reass+0x42>
  pbuf_free(p);
 800b318:	4648      	mov	r0, r9
 800b31a:	f7fe fa2f 	bl	800977c <pbuf_free>
  return NULL;
 800b31e:	2700      	movs	r7, #0
 800b320:	e096      	b.n	800b450 <ip4_reass+0x194>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800b322:	6824      	ldr	r4, [r4, #0]
 800b324:	b15c      	cbz	r4, 800b33e <ip4_reass+0x82>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800b326:	6962      	ldr	r2, [r4, #20]
 800b328:	68eb      	ldr	r3, [r5, #12]
 800b32a:	429a      	cmp	r2, r3
 800b32c:	d1f9      	bne.n	800b322 <ip4_reass+0x66>
 800b32e:	69a2      	ldr	r2, [r4, #24]
 800b330:	692b      	ldr	r3, [r5, #16]
 800b332:	429a      	cmp	r2, r3
 800b334:	d1f5      	bne.n	800b322 <ip4_reass+0x66>
 800b336:	89a2      	ldrh	r2, [r4, #12]
 800b338:	88ab      	ldrh	r3, [r5, #4]
 800b33a:	429a      	cmp	r2, r3
 800b33c:	d1f1      	bne.n	800b322 <ip4_reass+0x66>
  if (ipr == NULL) {
 800b33e:	2c00      	cmp	r4, #0
 800b340:	d048      	beq.n	800b3d4 <ip4_reass+0x118>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800b342:	88e8      	ldrh	r0, [r5, #6]
 800b344:	f7fd fdf6 	bl	8008f34 <lwip_htons>
 800b348:	f3c0 000c 	ubfx	r0, r0, #0, #13
 800b34c:	2800      	cmp	r0, #0
 800b34e:	d049      	beq.n	800b3e4 <ip4_reass+0x128>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800b350:	88ed      	ldrh	r5, [r5, #6]
 800b352:	f005 0520 	and.w	r5, r5, #32
 800b356:	2d00      	cmp	r5, #0
 800b358:	bf0c      	ite	eq
 800b35a:	2201      	moveq	r2, #1
 800b35c:	2200      	movne	r2, #0
  if (is_last) {
 800b35e:	d107      	bne.n	800b370 <ip4_reass+0xb4>
    u16_t datagram_len = (u16_t)(offset + len);
 800b360:	19bb      	adds	r3, r7, r6
 800b362:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800b364:	429f      	cmp	r7, r3
 800b366:	d8d7      	bhi.n	800b318 <ip4_reass+0x5c>
 800b368:	f64f 71eb 	movw	r1, #65515	; 0xffeb
 800b36c:	428b      	cmp	r3, r1
 800b36e:	d8d3      	bhi.n	800b318 <ip4_reass+0x5c>
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800b370:	4649      	mov	r1, r9
 800b372:	4620      	mov	r0, r4
 800b374:	f7ff fe8c 	bl	800b090 <ip_reass_chain_frag_into_datagram_and_validate>
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 800b378:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b37c:	d0cc      	beq.n	800b318 <ip4_reass+0x5c>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800b37e:	4b37      	ldr	r3, [pc, #220]	; (800b45c <ip4_reass+0x1a0>)
 800b380:	881a      	ldrh	r2, [r3, #0]
 800b382:	4490      	add	r8, r2
 800b384:	f8a3 8000 	strh.w	r8, [r3]
  if (is_last) {
 800b388:	b92d      	cbnz	r5, 800b396 <ip4_reass+0xda>
    u16_t datagram_len = (u16_t)(offset + len);
 800b38a:	443e      	add	r6, r7
    ipr->datagram_len = datagram_len;
 800b38c:	83a6      	strh	r6, [r4, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800b38e:	7fa3      	ldrb	r3, [r4, #30]
 800b390:	f043 0301 	orr.w	r3, r3, #1
 800b394:	77a3      	strb	r3, [r4, #30]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800b396:	2801      	cmp	r0, #1
 800b398:	d15d      	bne.n	800b456 <ip4_reass+0x19a>
    ipr->datagram_len += IP_HLEN;
 800b39a:	8ba3      	ldrh	r3, [r4, #28]
 800b39c:	3314      	adds	r3, #20
 800b39e:	83a3      	strh	r3, [r4, #28]
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 800b3a0:	6863      	ldr	r3, [r4, #4]
 800b3a2:	685e      	ldr	r6, [r3, #4]
 800b3a4:	6835      	ldr	r5, [r6, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800b3a6:	4623      	mov	r3, r4
 800b3a8:	f853 2f08 	ldr.w	r2, [r3, #8]!
 800b3ac:	685f      	ldr	r7, [r3, #4]
 800b3ae:	6898      	ldr	r0, [r3, #8]
 800b3b0:	68d9      	ldr	r1, [r3, #12]
 800b3b2:	6032      	str	r2, [r6, #0]
 800b3b4:	6077      	str	r7, [r6, #4]
 800b3b6:	60b0      	str	r0, [r6, #8]
 800b3b8:	60f1      	str	r1, [r6, #12]
 800b3ba:	691a      	ldr	r2, [r3, #16]
 800b3bc:	6132      	str	r2, [r6, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 800b3be:	8ba0      	ldrh	r0, [r4, #28]
 800b3c0:	f7fd fdb8 	bl	8008f34 <lwip_htons>
 800b3c4:	8070      	strh	r0, [r6, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	71b3      	strb	r3, [r6, #6]
 800b3ca:	71f3      	strb	r3, [r6, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800b3cc:	72b3      	strb	r3, [r6, #10]
 800b3ce:	72f3      	strb	r3, [r6, #11]
    p = ipr->p;
 800b3d0:	6867      	ldr	r7, [r4, #4]
    while (r != NULL) {
 800b3d2:	e026      	b.n	800b422 <ip4_reass+0x166>
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 800b3d4:	4641      	mov	r1, r8
 800b3d6:	4628      	mov	r0, r5
 800b3d8:	f7ff ff28 	bl	800b22c <ip_reass_enqueue_new_datagram>
    if (ipr == NULL) {
 800b3dc:	4604      	mov	r4, r0
 800b3de:	2800      	cmp	r0, #0
 800b3e0:	d1b6      	bne.n	800b350 <ip4_reass+0x94>
 800b3e2:	e799      	b.n	800b318 <ip4_reass+0x5c>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800b3e4:	89e0      	ldrh	r0, [r4, #14]
 800b3e6:	f7fd fda5 	bl	8008f34 <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800b3ea:	f3c0 000c 	ubfx	r0, r0, #0, #13
 800b3ee:	2800      	cmp	r0, #0
 800b3f0:	d0ae      	beq.n	800b350 <ip4_reass+0x94>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800b3f2:	682a      	ldr	r2, [r5, #0]
 800b3f4:	f8d5 c004 	ldr.w	ip, [r5, #4]
 800b3f8:	68a8      	ldr	r0, [r5, #8]
 800b3fa:	68e9      	ldr	r1, [r5, #12]
 800b3fc:	60a2      	str	r2, [r4, #8]
 800b3fe:	f8c4 c00c 	str.w	ip, [r4, #12]
 800b402:	6120      	str	r0, [r4, #16]
 800b404:	6161      	str	r1, [r4, #20]
 800b406:	692a      	ldr	r2, [r5, #16]
 800b408:	61a2      	str	r2, [r4, #24]
 800b40a:	e7a1      	b.n	800b350 <ip4_reass+0x94>
      iprh = (struct ip_reass_helper*)r->payload;
 800b40c:	686e      	ldr	r6, [r5, #4]
      pbuf_header(r, -IP_HLEN);
 800b40e:	f06f 0113 	mvn.w	r1, #19
 800b412:	4628      	mov	r0, r5
 800b414:	f7fe f9a8 	bl	8009768 <pbuf_header>
      pbuf_cat(p, r);
 800b418:	4629      	mov	r1, r5
 800b41a:	4638      	mov	r0, r7
 800b41c:	f7fe fb92 	bl	8009b44 <pbuf_cat>
      r = iprh->next_pbuf;
 800b420:	6835      	ldr	r5, [r6, #0]
    while (r != NULL) {
 800b422:	2d00      	cmp	r5, #0
 800b424:	d1f2      	bne.n	800b40c <ip4_reass+0x150>
    if (ipr == reassdatagrams) {
 800b426:	4b0e      	ldr	r3, [pc, #56]	; (800b460 <ip4_reass+0x1a4>)
 800b428:	6819      	ldr	r1, [r3, #0]
 800b42a:	42a1      	cmp	r1, r4
 800b42c:	d005      	beq.n	800b43a <ip4_reass+0x17e>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800b42e:	b129      	cbz	r1, 800b43c <ip4_reass+0x180>
        if (ipr_prev->next == ipr) {
 800b430:	680b      	ldr	r3, [r1, #0]
 800b432:	42a3      	cmp	r3, r4
 800b434:	d002      	beq.n	800b43c <ip4_reass+0x180>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800b436:	4619      	mov	r1, r3
 800b438:	e7f9      	b.n	800b42e <ip4_reass+0x172>
      ipr_prev = NULL;
 800b43a:	2100      	movs	r1, #0
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800b43c:	4620      	mov	r0, r4
 800b43e:	f7ff fd19 	bl	800ae74 <ip_reass_dequeue_datagram>
    ip_reass_pbufcount -= pbuf_clen(p);
 800b442:	4638      	mov	r0, r7
 800b444:	f7fe fb5c 	bl	8009b00 <pbuf_clen>
 800b448:	4a04      	ldr	r2, [pc, #16]	; (800b45c <ip4_reass+0x1a0>)
 800b44a:	8813      	ldrh	r3, [r2, #0]
 800b44c:	1a18      	subs	r0, r3, r0
 800b44e:	8010      	strh	r0, [r2, #0]
}
 800b450:	4638      	mov	r0, r7
 800b452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  return NULL;
 800b456:	2700      	movs	r7, #0
 800b458:	e7fa      	b.n	800b450 <ip4_reass+0x194>
 800b45a:	bf00      	nop
 800b45c:	2000059c 	.word	0x2000059c
 800b460:	200005a0 	.word	0x200005a0

0800b464 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800b464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b468:	b08d      	sub	sp, #52	; 0x34
 800b46a:	4606      	mov	r6, r0
 800b46c:	9108      	str	r1, [sp, #32]
 800b46e:	920b      	str	r2, [sp, #44]	; 0x2c
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 800b470:	8ccb      	ldrh	r3, [r1, #38]	; 0x26
 800b472:	3b14      	subs	r3, #20
 800b474:	d44d      	bmi.n	800b512 <ip4_frag+0xae>
 800b476:	10db      	asrs	r3, r3, #3
 800b478:	9307      	str	r3, [sp, #28]
 800b47a:	b29b      	uxth	r3, r3
 800b47c:	930a      	str	r3, [sp, #40]	; 0x28
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 800b47e:	f8d6 a004 	ldr.w	sl, [r6, #4]
  iphdr = original_iphdr;
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 800b482:	f89a 3000 	ldrb.w	r3, [sl]
 800b486:	f003 030f 	and.w	r3, r3, #15
 800b48a:	2b05      	cmp	r3, #5
 800b48c:	d143      	bne.n	800b516 <ip4_frag+0xb2>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800b48e:	f8ba 0006 	ldrh.w	r0, [sl, #6]
 800b492:	f7fd fd4f 	bl	8008f34 <lwip_htons>
  ofo = tmp & IP_OFFMASK;
 800b496:	f3c0 030c 	ubfx	r3, r0, #0, #13
 800b49a:	9306      	str	r3, [sp, #24]
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 800b49c:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 800b4a0:	d143      	bne.n	800b52a <ip4_frag+0xc6>

  left = p->tot_len - IP_HLEN;
 800b4a2:	f8b6 8008 	ldrh.w	r8, [r6, #8]
 800b4a6:	f1a8 0814 	sub.w	r8, r8, #20
 800b4aa:	fa1f fb88 	uxth.w	fp, r8
  u16_t poff = IP_HLEN;
 800b4ae:	f04f 0914 	mov.w	r9, #20
  u16_t newpbuflen = 0;
 800b4b2:	2400      	movs	r4, #0

  while (left) {
 800b4b4:	f1bb 0f00 	cmp.w	fp, #0
 800b4b8:	f000 80b9 	beq.w	800b62e <ip4_frag+0x1ca>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 800b4bc:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800b4c0:	00db      	lsls	r3, r3, #3
 800b4c2:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800b4c6:	455b      	cmp	r3, fp
 800b4c8:	bfa8      	it	ge
 800b4ca:	465b      	movge	r3, fp
 800b4cc:	b29b      	uxth	r3, r3
 800b4ce:	9305      	str	r3, [sp, #20]
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	2114      	movs	r1, #20
 800b4d4:	2002      	movs	r0, #2
 800b4d6:	f7fe f9b5 	bl	8009844 <pbuf_alloc>
    if (rambuf == NULL) {
 800b4da:	9004      	str	r0, [sp, #16]
 800b4dc:	2800      	cmp	r0, #0
 800b4de:	f000 80a8 	beq.w	800b632 <ip4_frag+0x1ce>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800b4e2:	8973      	ldrh	r3, [r6, #10]
 800b4e4:	2b13      	cmp	r3, #19
 800b4e6:	d92a      	bls.n	800b53e <ip4_frag+0xda>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800b4e8:	9f04      	ldr	r7, [sp, #16]
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f8da 2000 	ldr.w	r2, [sl]
 800b4f0:	f8da 5004 	ldr.w	r5, [sl, #4]
 800b4f4:	f8da 0008 	ldr.w	r0, [sl, #8]
 800b4f8:	f8da 100c 	ldr.w	r1, [sl, #12]
 800b4fc:	601a      	str	r2, [r3, #0]
 800b4fe:	605d      	str	r5, [r3, #4]
 800b500:	6098      	str	r0, [r3, #8]
 800b502:	60d9      	str	r1, [r3, #12]
 800b504:	f8da 2010 	ldr.w	r2, [sl, #16]
 800b508:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 800b50a:	f8d7 8004 	ldr.w	r8, [r7, #4]

    left_to_copy = fragsize;
 800b50e:	9d05      	ldr	r5, [sp, #20]
    while (left_to_copy) {
 800b510:	e03d      	b.n	800b58e <ip4_frag+0x12a>
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 800b512:	3307      	adds	r3, #7
 800b514:	e7af      	b.n	800b476 <ip4_frag+0x12>
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 800b516:	4b48      	ldr	r3, [pc, #288]	; (800b638 <ip4_frag+0x1d4>)
 800b518:	f240 22e1 	movw	r2, #737	; 0x2e1
 800b51c:	4947      	ldr	r1, [pc, #284]	; (800b63c <ip4_frag+0x1d8>)
 800b51e:	4848      	ldr	r0, [pc, #288]	; (800b640 <ip4_frag+0x1dc>)
 800b520:	f001 fa04 	bl	800c92c <iprintf>
 800b524:	f06f 0005 	mvn.w	r0, #5
 800b528:	e043      	b.n	800b5b2 <ip4_frag+0x14e>
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 800b52a:	4b43      	ldr	r3, [pc, #268]	; (800b638 <ip4_frag+0x1d4>)
 800b52c:	f240 22e6 	movw	r2, #742	; 0x2e6
 800b530:	4944      	ldr	r1, [pc, #272]	; (800b644 <ip4_frag+0x1e0>)
 800b532:	4843      	ldr	r0, [pc, #268]	; (800b640 <ip4_frag+0x1dc>)
 800b534:	f001 f9fa 	bl	800c92c <iprintf>
 800b538:	f06f 0005 	mvn.w	r0, #5
 800b53c:	e039      	b.n	800b5b2 <ip4_frag+0x14e>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800b53e:	4b3e      	ldr	r3, [pc, #248]	; (800b638 <ip4_frag+0x1d4>)
 800b540:	f240 3209 	movw	r2, #777	; 0x309
 800b544:	4940      	ldr	r1, [pc, #256]	; (800b648 <ip4_frag+0x1e4>)
 800b546:	483e      	ldr	r0, [pc, #248]	; (800b640 <ip4_frag+0x1dc>)
 800b548:	f001 f9f0 	bl	800c92c <iprintf>
 800b54c:	e7cc      	b.n	800b4e8 <ip4_frag+0x84>
      if (!newpbuflen) {
        poff = 0;
        p = p->next;
        continue;
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 800b54e:	f7ff fe67 	bl	800b220 <ip_frag_alloc_pbuf_custom_ref>
      if (pcr == NULL) {
 800b552:	4607      	mov	r7, r0
 800b554:	b340      	cbz	r0, 800b5a8 <ip4_frag+0x144>
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
        (u8_t*)p->payload + poff, newpbuflen);
 800b556:	6873      	ldr	r3, [r6, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800b558:	444b      	add	r3, r9
 800b55a:	9401      	str	r4, [sp, #4]
 800b55c:	9300      	str	r3, [sp, #0]
 800b55e:	4603      	mov	r3, r0
 800b560:	2202      	movs	r2, #2
 800b562:	4621      	mov	r1, r4
 800b564:	2004      	movs	r0, #4
 800b566:	f7fe f8c3 	bl	80096f0 <pbuf_alloced_custom>
      if (newpbuf == NULL) {
 800b56a:	9003      	str	r0, [sp, #12]
 800b56c:	b320      	cbz	r0, 800b5b8 <ip4_frag+0x154>
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 800b56e:	4630      	mov	r0, r6
 800b570:	f7fe fad0 	bl	8009b14 <pbuf_ref>
      pcr->original = p;
 800b574:	617e      	str	r6, [r7, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800b576:	4b35      	ldr	r3, [pc, #212]	; (800b64c <ip4_frag+0x1e8>)
 800b578:	613b      	str	r3, [r7, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 800b57a:	9903      	ldr	r1, [sp, #12]
 800b57c:	9804      	ldr	r0, [sp, #16]
 800b57e:	f7fe fae1 	bl	8009b44 <pbuf_cat>
      left_to_copy -= newpbuflen;
 800b582:	1b2d      	subs	r5, r5, r4
 800b584:	b2ad      	uxth	r5, r5
      if (left_to_copy) {
 800b586:	b115      	cbz	r5, 800b58e <ip4_frag+0x12a>
        poff = 0;
        p = p->next;
 800b588:	6836      	ldr	r6, [r6, #0]
        poff = 0;
 800b58a:	f04f 0900 	mov.w	r9, #0
    while (left_to_copy) {
 800b58e:	b1e5      	cbz	r5, 800b5ca <ip4_frag+0x166>
      u16_t plen = p->len - poff;
 800b590:	8974      	ldrh	r4, [r6, #10]
 800b592:	eba4 0409 	sub.w	r4, r4, r9
 800b596:	b2a4      	uxth	r4, r4
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800b598:	42ac      	cmp	r4, r5
 800b59a:	bf28      	it	cs
 800b59c:	462c      	movcs	r4, r5
      if (!newpbuflen) {
 800b59e:	2c00      	cmp	r4, #0
 800b5a0:	d1d5      	bne.n	800b54e <ip4_frag+0xea>
        p = p->next;
 800b5a2:	6836      	ldr	r6, [r6, #0]
        poff = 0;
 800b5a4:	46a1      	mov	r9, r4
        continue;
 800b5a6:	e7f2      	b.n	800b58e <ip4_frag+0x12a>
        pbuf_free(rambuf);
 800b5a8:	9804      	ldr	r0, [sp, #16]
 800b5aa:	f7fe f8e7 	bl	800977c <pbuf_free>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 800b5ae:	f04f 30ff 	mov.w	r0, #4294967295
}
 800b5b2:	b00d      	add	sp, #52	; 0x34
 800b5b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        ip_frag_free_pbuf_custom_ref(pcr);
 800b5b8:	4638      	mov	r0, r7
 800b5ba:	f7ff fd39 	bl	800b030 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 800b5be:	9804      	ldr	r0, [sp, #16]
 800b5c0:	f7fe f8dc 	bl	800977c <pbuf_free>
  return ERR_MEM;
 800b5c4:	f04f 30ff 	mov.w	r0, #4294967295
        goto memerr;
 800b5c8:	e7f3      	b.n	800b5b2 <ip4_frag+0x14e>
    poff += newpbuflen;
 800b5ca:	44a1      	add	r9, r4
 800b5cc:	fa1f f989 	uxth.w	r9, r9
    last = (left <= netif->mtu - IP_HLEN);
 800b5d0:	9b08      	ldr	r3, [sp, #32]
 800b5d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b5d4:	3b14      	subs	r3, #20
    tmp = (IP_OFFMASK & (ofo));
 800b5d6:	9a06      	ldr	r2, [sp, #24]
 800b5d8:	f3c2 000c 	ubfx	r0, r2, #0, #13
    if (!last) {
 800b5dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b5de:	429a      	cmp	r2, r3
 800b5e0:	dd01      	ble.n	800b5e6 <ip4_frag+0x182>
      tmp = tmp | IP_MF;
 800b5e2:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800b5e6:	f7fd fca5 	bl	8008f34 <lwip_htons>
 800b5ea:	f8a8 0006 	strh.w	r0, [r8, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 800b5ee:	9d05      	ldr	r5, [sp, #20]
 800b5f0:	f105 0014 	add.w	r0, r5, #20
 800b5f4:	b280      	uxth	r0, r0
 800b5f6:	f7fd fc9d 	bl	8008f34 <lwip_htons>
 800b5fa:	f8a8 0002 	strh.w	r0, [r8, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800b5fe:	2300      	movs	r3, #0
 800b600:	f888 300a 	strb.w	r3, [r8, #10]
 800b604:	f888 300b 	strb.w	r3, [r8, #11]
    netif->output(netif, rambuf, dest);
 800b608:	9808      	ldr	r0, [sp, #32]
 800b60a:	6943      	ldr	r3, [r0, #20]
 800b60c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b60e:	9f04      	ldr	r7, [sp, #16]
 800b610:	4639      	mov	r1, r7
 800b612:	4798      	blx	r3
    pbuf_free(rambuf);
 800b614:	4638      	mov	r0, r7
 800b616:	f7fe f8b1 	bl	800977c <pbuf_free>
    left -= fragsize;
 800b61a:	ebab 0b05 	sub.w	fp, fp, r5
 800b61e:	fa1f fb8b 	uxth.w	fp, fp
    ofo += nfb;
 800b622:	9b06      	ldr	r3, [sp, #24]
 800b624:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b626:	4413      	add	r3, r2
 800b628:	b29b      	uxth	r3, r3
 800b62a:	9306      	str	r3, [sp, #24]
 800b62c:	e742      	b.n	800b4b4 <ip4_frag+0x50>
  return ERR_OK;
 800b62e:	2000      	movs	r0, #0
 800b630:	e7bf      	b.n	800b5b2 <ip4_frag+0x14e>
  return ERR_MEM;
 800b632:	f04f 30ff 	mov.w	r0, #4294967295
 800b636:	e7bc      	b.n	800b5b2 <ip4_frag+0x14e>
 800b638:	0800f62c 	.word	0x0800f62c
 800b63c:	0800f53c 	.word	0x0800f53c
 800b640:	0800ea88 	.word	0x0800ea88
 800b644:	0800f564 	.word	0x0800f564
 800b648:	0800f580 	.word	0x0800f580
 800b64c:	0800b05d 	.word	0x0800b05d

0800b650 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 800b650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b652:	4604      	mov	r4, r0
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 800b654:	8945      	ldrh	r5, [r0, #10]
 800b656:	2d0e      	cmp	r5, #14
 800b658:	d916      	bls.n	800b688 <ethernet_input+0x38>
 800b65a:	460f      	mov	r7, r1
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800b65c:	6840      	ldr	r0, [r0, #4]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 800b65e:	8986      	ldrh	r6, [r0, #12]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800b660:	7803      	ldrb	r3, [r0, #0]
 800b662:	f013 0f01 	tst.w	r3, #1
 800b666:	d00a      	beq.n	800b67e <ethernet_input+0x2e>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800b668:	2b01      	cmp	r3, #1
 800b66a:	d012      	beq.n	800b692 <ethernet_input+0x42>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800b66c:	2206      	movs	r2, #6
 800b66e:	4921      	ldr	r1, [pc, #132]	; (800b6f4 <ethernet_input+0xa4>)
 800b670:	f000 fc44 	bl	800befc <memcmp>
 800b674:	b918      	cbnz	r0, 800b67e <ethernet_input+0x2e>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800b676:	7b63      	ldrb	r3, [r4, #13]
 800b678:	f043 0308 	orr.w	r3, r3, #8
 800b67c:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 800b67e:	2e08      	cmp	r6, #8
 800b680:	d012      	beq.n	800b6a8 <ethernet_input+0x58>
 800b682:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 800b686:	d022      	beq.n	800b6ce <ethernet_input+0x7e>
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 800b688:	4620      	mov	r0, r4
 800b68a:	f7fe f877 	bl	800977c <pbuf_free>
  return ERR_OK;
}
 800b68e:	2000      	movs	r0, #0
 800b690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800b692:	7843      	ldrb	r3, [r0, #1]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d1f2      	bne.n	800b67e <ethernet_input+0x2e>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 800b698:	7883      	ldrb	r3, [r0, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800b69a:	2b5e      	cmp	r3, #94	; 0x5e
 800b69c:	d1ef      	bne.n	800b67e <ethernet_input+0x2e>
        p->flags |= PBUF_FLAG_LLMCAST;
 800b69e:	7b63      	ldrb	r3, [r4, #13]
 800b6a0:	f043 0310 	orr.w	r3, r3, #16
 800b6a4:	7363      	strb	r3, [r4, #13]
 800b6a6:	e7ea      	b.n	800b67e <ethernet_input+0x2e>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800b6a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b6ac:	f013 0f08 	tst.w	r3, #8
 800b6b0:	d0ea      	beq.n	800b688 <ethernet_input+0x38>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800b6b2:	2d0d      	cmp	r5, #13
 800b6b4:	d9e8      	bls.n	800b688 <ethernet_input+0x38>
 800b6b6:	f06f 010d 	mvn.w	r1, #13
 800b6ba:	4620      	mov	r0, r4
 800b6bc:	f7fe f854 	bl	8009768 <pbuf_header>
 800b6c0:	2800      	cmp	r0, #0
 800b6c2:	d1e1      	bne.n	800b688 <ethernet_input+0x38>
        ip4_input(p, netif);
 800b6c4:	4639      	mov	r1, r7
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	f7ff fa54 	bl	800ab74 <ip4_input>
      break;
 800b6cc:	e7df      	b.n	800b68e <ethernet_input+0x3e>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800b6ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b6d2:	f013 0f08 	tst.w	r3, #8
 800b6d6:	d0d7      	beq.n	800b688 <ethernet_input+0x38>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800b6d8:	2d0d      	cmp	r5, #13
 800b6da:	d9d5      	bls.n	800b688 <ethernet_input+0x38>
 800b6dc:	f06f 010d 	mvn.w	r1, #13
 800b6e0:	4620      	mov	r0, r4
 800b6e2:	f7fe f841 	bl	8009768 <pbuf_header>
 800b6e6:	2800      	cmp	r0, #0
 800b6e8:	d1ce      	bne.n	800b688 <ethernet_input+0x38>
        etharp_input(p, netif);
 800b6ea:	4639      	mov	r1, r7
 800b6ec:	4620      	mov	r0, r4
 800b6ee:	f7fe fe4b 	bl	800a388 <etharp_input>
      break;
 800b6f2:	e7cc      	b.n	800b68e <ethernet_input+0x3e>
 800b6f4:	0800f6ec 	.word	0x0800f6ec

0800b6f8 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 800b6f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6fc:	4605      	mov	r5, r0
 800b6fe:	460c      	mov	r4, r1
 800b700:	4616      	mov	r6, r2
 800b702:	461f      	mov	r7, r3
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800b704:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 800b708:	f7fd fc14 	bl	8008f34 <lwip_htons>
 800b70c:	4680      	mov	r8, r0

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 800b70e:	210e      	movs	r1, #14
 800b710:	4620      	mov	r0, r4
 800b712:	f7fe f829 	bl	8009768 <pbuf_header>
 800b716:	b9e8      	cbnz	r0, 800b754 <ethernet_output+0x5c>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 800b718:	6863      	ldr	r3, [r4, #4]
  ethhdr->type = eth_type_be;
 800b71a:	f8a3 800c 	strh.w	r8, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 800b71e:	683a      	ldr	r2, [r7, #0]
 800b720:	601a      	str	r2, [r3, #0]
 800b722:	88ba      	ldrh	r2, [r7, #4]
 800b724:	809a      	strh	r2, [r3, #4]
  ETHADDR16_COPY(&ethhdr->src,  src);
 800b726:	6832      	ldr	r2, [r6, #0]
 800b728:	f8c3 2006 	str.w	r2, [r3, #6]
 800b72c:	88b2      	ldrh	r2, [r6, #4]
 800b72e:	815a      	strh	r2, [r3, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800b730:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 800b734:	2b06      	cmp	r3, #6
 800b736:	d105      	bne.n	800b744 <ethernet_output+0x4c>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800b738:	69ab      	ldr	r3, [r5, #24]
 800b73a:	4621      	mov	r1, r4
 800b73c:	4628      	mov	r0, r5
 800b73e:	4798      	blx	r3
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 800b740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800b744:	4b05      	ldr	r3, [pc, #20]	; (800b75c <ethernet_output+0x64>)
 800b746:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800b74a:	4905      	ldr	r1, [pc, #20]	; (800b760 <ethernet_output+0x68>)
 800b74c:	4805      	ldr	r0, [pc, #20]	; (800b764 <ethernet_output+0x6c>)
 800b74e:	f001 f8ed 	bl	800c92c <iprintf>
 800b752:	e7f1      	b.n	800b738 <ethernet_output+0x40>
  return ERR_BUF;
 800b754:	f06f 0001 	mvn.w	r0, #1
 800b758:	e7f2      	b.n	800b740 <ethernet_output+0x48>
 800b75a:	bf00      	nop
 800b75c:	0800f6f4 	.word	0x0800f6f4
 800b760:	0800f72c 	.word	0x0800f72c
 800b764:	0800ea88 	.word	0x0800ea88

0800b768 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b768:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b76a:	2200      	movs	r2, #0
 800b76c:	490f      	ldr	r1, [pc, #60]	; (800b7ac <MX_USB_DEVICE_Init+0x44>)
 800b76e:	4810      	ldr	r0, [pc, #64]	; (800b7b0 <MX_USB_DEVICE_Init+0x48>)
 800b770:	f7fc fe36 	bl	80083e0 <USBD_Init>
 800b774:	b970      	cbnz	r0, 800b794 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b776:	490f      	ldr	r1, [pc, #60]	; (800b7b4 <MX_USB_DEVICE_Init+0x4c>)
 800b778:	480d      	ldr	r0, [pc, #52]	; (800b7b0 <MX_USB_DEVICE_Init+0x48>)
 800b77a:	f7fc fe48 	bl	800840e <USBD_RegisterClass>
 800b77e:	b960      	cbnz	r0, 800b79a <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b780:	490d      	ldr	r1, [pc, #52]	; (800b7b8 <MX_USB_DEVICE_Init+0x50>)
 800b782:	480b      	ldr	r0, [pc, #44]	; (800b7b0 <MX_USB_DEVICE_Init+0x48>)
 800b784:	f7fc fde4 	bl	8008350 <USBD_CDC_RegisterInterface>
 800b788:	b950      	cbnz	r0, 800b7a0 <MX_USB_DEVICE_Init+0x38>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b78a:	4809      	ldr	r0, [pc, #36]	; (800b7b0 <MX_USB_DEVICE_Init+0x48>)
 800b78c:	f7fc fe46 	bl	800841c <USBD_Start>
 800b790:	b948      	cbnz	r0, 800b7a6 <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b792:	bd08      	pop	{r3, pc}
    Error_Handler();
 800b794:	f7f5 ff34 	bl	8001600 <Error_Handler>
 800b798:	e7ed      	b.n	800b776 <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 800b79a:	f7f5 ff31 	bl	8001600 <Error_Handler>
 800b79e:	e7ef      	b.n	800b780 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 800b7a0:	f7f5 ff2e 	bl	8001600 <Error_Handler>
 800b7a4:	e7f1      	b.n	800b78a <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 800b7a6:	f7f5 ff2b 	bl	8001600 <Error_Handler>
}
 800b7aa:	e7f2      	b.n	800b792 <MX_USB_DEVICE_Init+0x2a>
 800b7ac:	2000021c 	.word	0x2000021c
 800b7b0:	200076fc 	.word	0x200076fc
 800b7b4:	20000010 	.word	0x20000010
 800b7b8:	20000204 	.word	0x20000204

0800b7bc <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
	/* USER CODE END 4 */
}
 800b7bc:	2000      	movs	r0, #0
 800b7be:	4770      	bx	lr

0800b7c0 <CDC_Control_FS>:
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
	/* USER CODE BEGIN 5 */
	switch (cmd)
 800b7c0:	2820      	cmp	r0, #32
 800b7c2:	d003      	beq.n	800b7cc <CDC_Control_FS+0xc>
 800b7c4:	2821      	cmp	r0, #33	; 0x21
 800b7c6:	d009      	beq.n	800b7dc <CDC_Control_FS+0x1c>
		break;
	}

	return (USBD_OK);
	/* USER CODE END 5 */
}
 800b7c8:	2000      	movs	r0, #0
 800b7ca:	4770      	bx	lr
		memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800b7cc:	4b07      	ldr	r3, [pc, #28]	; (800b7ec <CDC_Control_FS+0x2c>)
 800b7ce:	6808      	ldr	r0, [r1, #0]
 800b7d0:	6018      	str	r0, [r3, #0]
 800b7d2:	8888      	ldrh	r0, [r1, #4]
 800b7d4:	798a      	ldrb	r2, [r1, #6]
 800b7d6:	8098      	strh	r0, [r3, #4]
 800b7d8:	719a      	strb	r2, [r3, #6]
		break;
 800b7da:	e7f5      	b.n	800b7c8 <CDC_Control_FS+0x8>
		memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800b7dc:	4b03      	ldr	r3, [pc, #12]	; (800b7ec <CDC_Control_FS+0x2c>)
 800b7de:	6818      	ldr	r0, [r3, #0]
 800b7e0:	6008      	str	r0, [r1, #0]
 800b7e2:	889a      	ldrh	r2, [r3, #4]
 800b7e4:	799b      	ldrb	r3, [r3, #6]
 800b7e6:	808a      	strh	r2, [r1, #4]
 800b7e8:	718b      	strb	r3, [r1, #6]
		break;
 800b7ea:	e7ed      	b.n	800b7c8 <CDC_Control_FS+0x8>
 800b7ec:	20000214 	.word	0x20000214

0800b7f0 <CDC_Init_FS>:
{
 800b7f0:	b510      	push	{r4, lr}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b7f2:	4c06      	ldr	r4, [pc, #24]	; (800b80c <CDC_Init_FS+0x1c>)
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	4906      	ldr	r1, [pc, #24]	; (800b810 <CDC_Init_FS+0x20>)
 800b7f8:	4620      	mov	r0, r4
 800b7fa:	f7fc fdb0 	bl	800835e <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b7fe:	4905      	ldr	r1, [pc, #20]	; (800b814 <CDC_Init_FS+0x24>)
 800b800:	4620      	mov	r0, r4
 800b802:	f7fc fdb4 	bl	800836e <USBD_CDC_SetRxBuffer>
}
 800b806:	2000      	movs	r0, #0
 800b808:	bd10      	pop	{r4, pc}
 800b80a:	bf00      	nop
 800b80c:	200076fc 	.word	0x200076fc
 800b810:	20007bb8 	.word	0x20007bb8
 800b814:	20007a8c 	.word	0x20007a8c

0800b818 <CDC_Transmit_FS>:
 */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len)
{
	uint8_t result = USBD_OK;
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 800b818:	4b09      	ldr	r3, [pc, #36]	; (800b840 <CDC_Transmit_FS+0x28>)
 800b81a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 800b81e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b822:	b10b      	cbz	r3, 800b828 <CDC_Transmit_FS+0x10>
	{
		return USBD_BUSY;
 800b824:	2001      	movs	r0, #1
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
	/* USER CODE END 7 */
	return result;
}
 800b826:	4770      	bx	lr
{
 800b828:	b510      	push	{r4, lr}
 800b82a:	460a      	mov	r2, r1
 800b82c:	4601      	mov	r1, r0
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b82e:	4c04      	ldr	r4, [pc, #16]	; (800b840 <CDC_Transmit_FS+0x28>)
 800b830:	4620      	mov	r0, r4
 800b832:	f7fc fd94 	bl	800835e <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b836:	4620      	mov	r0, r4
 800b838:	f7fc fd9f 	bl	800837a <USBD_CDC_TransmitPacket>
}
 800b83c:	bd10      	pop	{r4, pc}
 800b83e:	bf00      	nop
 800b840:	200076fc 	.word	0x200076fc

0800b844 <CDC_Receive_FS>:
{
 800b844:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b846:	b08b      	sub	sp, #44	; 0x2c
 800b848:	4606      	mov	r6, r0
 800b84a:	460f      	mov	r7, r1
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b84c:	4c7e      	ldr	r4, [pc, #504]	; (800ba48 <CDC_Receive_FS+0x204>)
 800b84e:	4601      	mov	r1, r0
 800b850:	4620      	mov	r0, r4
 800b852:	f7fc fd8c 	bl	800836e <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b856:	4620      	mov	r0, r4
 800b858:	f7fc fda9 	bl	80083ae <USBD_CDC_ReceivePacket>
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 800b85c:	4b7b      	ldr	r3, [pc, #492]	; (800ba4c <CDC_Receive_FS+0x208>)
 800b85e:	681a      	ldr	r2, [r3, #0]
 800b860:	9209      	str	r2, [sp, #36]	; 0x24
	if (strncmp((const char*) Buf, "m", 1) == 0)
 800b862:	7833      	ldrb	r3, [r6, #0]
 800b864:	2b6d      	cmp	r3, #109	; 0x6d
 800b866:	d018      	beq.n	800b89a <CDC_Receive_FS+0x56>
	else if (strncmp((const char*) Buf, "p", 1) == 0)
 800b868:	2b70      	cmp	r3, #112	; 0x70
 800b86a:	d022      	beq.n	800b8b2 <CDC_Receive_FS+0x6e>
	else if (strncmp((const char*) Buf, "h", 1) == 0)
 800b86c:	2b68      	cmp	r3, #104	; 0x68
 800b86e:	d046      	beq.n	800b8fe <CDC_Receive_FS+0xba>
	else if (strncmp((const char*) Buf, "2", 1) == 0)
 800b870:	2b32      	cmp	r3, #50	; 0x32
 800b872:	d07c      	beq.n	800b96e <CDC_Receive_FS+0x12a>
	else if (strncmp((const char*) Buf, "3", 1) == 0)
 800b874:	2b33      	cmp	r3, #51	; 0x33
 800b876:	f000 8084 	beq.w	800b982 <CDC_Receive_FS+0x13e>
	else if (strncmp((const char*) Buf, "f", 1) == 0)
 800b87a:	2b66      	cmp	r3, #102	; 0x66
 800b87c:	f000 808b 	beq.w	800b996 <CDC_Receive_FS+0x152>
	else if (strncmp((const char*) Buf, "a", 1) == 0)
 800b880:	2b61      	cmp	r3, #97	; 0x61
 800b882:	f000 80a2 	beq.w	800b9ca <CDC_Receive_FS+0x186>
	else if (strncmp((const char*) Buf, "t", 1) == 0)
 800b886:	2b74      	cmp	r3, #116	; 0x74
 800b888:	d127      	bne.n	800b8da <CDC_Receive_FS+0x96>
		bFlag = 0;
 800b88a:	4b71      	ldr	r3, [pc, #452]	; (800ba50 <CDC_Receive_FS+0x20c>)
 800b88c:	2200      	movs	r2, #0
 800b88e:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 10); // ACK
 800b890:	210a      	movs	r1, #10
 800b892:	4870      	ldr	r0, [pc, #448]	; (800ba54 <CDC_Receive_FS+0x210>)
 800b894:	f7ff ffc0 	bl	800b818 <CDC_Transmit_FS>
 800b898:	e01f      	b.n	800b8da <CDC_Receive_FS+0x96>
		CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 800b89a:	4c6f      	ldr	r4, [pc, #444]	; (800ba58 <CDC_Receive_FS+0x214>)
 800b89c:	4620      	mov	r0, r4
 800b89e:	f7f4 fc93 	bl	80001c8 <strlen>
 800b8a2:	b281      	uxth	r1, r0
 800b8a4:	4620      	mov	r0, r4
 800b8a6:	f7ff ffb7 	bl	800b818 <CDC_Transmit_FS>
		bufptr = URxbuf;
 800b8aa:	4b6c      	ldr	r3, [pc, #432]	; (800ba5c <CDC_Receive_FS+0x218>)
 800b8ac:	4a6c      	ldr	r2, [pc, #432]	; (800ba60 <CDC_Receive_FS+0x21c>)
 800b8ae:	601a      	str	r2, [r3, #0]
 800b8b0:	e013      	b.n	800b8da <CDC_Receive_FS+0x96>
		sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 800b8b2:	4b6c      	ldr	r3, [pc, #432]	; (800ba64 <CDC_Receive_FS+0x220>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
				(bFlag == true) ? ("Started\r\n") : ("Disabled\r\n"));
 800b8b6:	4966      	ldr	r1, [pc, #408]	; (800ba50 <CDC_Receive_FS+0x20c>)
 800b8b8:	7809      	ldrb	r1, [r1, #0]
		sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 800b8ba:	2901      	cmp	r1, #1
 800b8bc:	d01d      	beq.n	800b8fa <CDC_Receive_FS+0xb6>
 800b8be:	496a      	ldr	r1, [pc, #424]	; (800ba68 <CDC_Receive_FS+0x224>)
 800b8c0:	4c6a      	ldr	r4, [pc, #424]	; (800ba6c <CDC_Receive_FS+0x228>)
 800b8c2:	9100      	str	r1, [sp, #0]
 800b8c4:	496a      	ldr	r1, [pc, #424]	; (800ba70 <CDC_Receive_FS+0x22c>)
 800b8c6:	4620      	mov	r0, r4
 800b8c8:	f001 f858 	bl	800c97c <siprintf>
		CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 800b8cc:	4620      	mov	r0, r4
 800b8ce:	f7f4 fc7b 	bl	80001c8 <strlen>
 800b8d2:	b281      	uxth	r1, r0
 800b8d4:	4620      	mov	r0, r4
 800b8d6:	f7ff ff9f 	bl	800b818 <CDC_Transmit_FS>
	if (UFlag == 0)
 800b8da:	4b66      	ldr	r3, [pc, #408]	; (800ba74 <CDC_Receive_FS+0x230>)
 800b8dc:	781b      	ldrb	r3, [r3, #0]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	f040 80af 	bne.w	800ba42 <CDC_Receive_FS+0x1fe>
		switch (Buf[0])
 800b8e4:	7833      	ldrb	r3, [r6, #0]
 800b8e6:	2b49      	cmp	r3, #73	; 0x49
 800b8e8:	d001      	beq.n	800b8ee <CDC_Receive_FS+0xaa>
 800b8ea:	2b69      	cmp	r3, #105	; 0x69
 800b8ec:	d17c      	bne.n	800b9e8 <CDC_Receive_FS+0x1a4>
			UFlag = 1;
 800b8ee:	4b61      	ldr	r3, [pc, #388]	; (800ba74 <CDC_Receive_FS+0x230>)
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	701a      	strb	r2, [r3, #0]
}
 800b8f4:	2000      	movs	r0, #0
 800b8f6:	b00b      	add	sp, #44	; 0x2c
 800b8f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 800b8fa:	495f      	ldr	r1, [pc, #380]	; (800ba78 <CDC_Receive_FS+0x234>)
 800b8fc:	e7e0      	b.n	800b8c0 <CDC_Receive_FS+0x7c>
		HAL_FLASH_Unlock();
 800b8fe:	f7f8 f8cb 	bl	8003a98 <HAL_FLASH_Unlock>
			wP.encoderTargetCount = encoderval;
 800b902:	4b5e      	ldr	r3, [pc, #376]	; (800ba7c <CDC_Receive_FS+0x238>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	9309      	str	r3, [sp, #36]	; 0x24
			fler.TypeErase = FLASH_TYPEERASE_SECTORS;
 800b908:	2500      	movs	r5, #0
 800b90a:	9504      	str	r5, [sp, #16]
			fler.Banks = FLASH_BANK_1;
 800b90c:	2301      	movs	r3, #1
 800b90e:	9305      	str	r3, [sp, #20]
			fler.Sector = FLASH_SECTOR_11;
 800b910:	220b      	movs	r2, #11
 800b912:	9206      	str	r2, [sp, #24]
			fler.NbSectors = 1;
 800b914:	9307      	str	r3, [sp, #28]
			HAL_FLASHEx_Erase(&fler, &perr);
 800b916:	a903      	add	r1, sp, #12
 800b918:	a804      	add	r0, sp, #16
 800b91a:	f7f8 f9c3 	bl	8003ca4 <HAL_FLASHEx_Erase>
			for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 800b91e:	462c      	mov	r4, r5
 800b920:	e010      	b.n	800b944 <CDC_Receive_FS+0x100>
				BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 800b922:	f004 03fc 	and.w	r3, r4, #252	; 0xfc
 800b926:	aa0a      	add	r2, sp, #40	; 0x28
 800b928:	4413      	add	r3, r2
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800b92a:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800b92e:	2300      	movs	r3, #0
 800b930:	f104 6100 	add.w	r1, r4, #134217728	; 0x8000000
 800b934:	f501 2160 	add.w	r1, r1, #917504	; 0xe0000
 800b938:	2002      	movs	r0, #2
 800b93a:	f7f8 f901 	bl	8003b40 <HAL_FLASH_Program>
 800b93e:	4605      	mov	r5, r0
			for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 800b940:	3404      	adds	r4, #4
 800b942:	b2e4      	uxtb	r4, r4
 800b944:	2c08      	cmp	r4, #8
 800b946:	d9ec      	bls.n	800b922 <CDC_Receive_FS+0xde>
		HAL_FLASH_Lock();
 800b948:	f7f8 f8be 	bl	8003ac8 <HAL_FLASH_Lock>
		sprintf(UTxbuf, "Save %s",
 800b94c:	b96d      	cbnz	r5, 800b96a <CDC_Receive_FS+0x126>
 800b94e:	4a4c      	ldr	r2, [pc, #304]	; (800ba80 <CDC_Receive_FS+0x23c>)
 800b950:	4c46      	ldr	r4, [pc, #280]	; (800ba6c <CDC_Receive_FS+0x228>)
 800b952:	494c      	ldr	r1, [pc, #304]	; (800ba84 <CDC_Receive_FS+0x240>)
 800b954:	4620      	mov	r0, r4
 800b956:	f001 f811 	bl	800c97c <siprintf>
		CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 800b95a:	4620      	mov	r0, r4
 800b95c:	f7f4 fc34 	bl	80001c8 <strlen>
 800b960:	b281      	uxth	r1, r0
 800b962:	4620      	mov	r0, r4
 800b964:	f7ff ff58 	bl	800b818 <CDC_Transmit_FS>
 800b968:	e7b7      	b.n	800b8da <CDC_Receive_FS+0x96>
		sprintf(UTxbuf, "Save %s",
 800b96a:	4a47      	ldr	r2, [pc, #284]	; (800ba88 <CDC_Receive_FS+0x244>)
 800b96c:	e7f0      	b.n	800b950 <CDC_Receive_FS+0x10c>
		CDC_Transmit_FS((uint8_t*) "USB Select 2.0\r\n", 16);
 800b96e:	2110      	movs	r1, #16
 800b970:	4846      	ldr	r0, [pc, #280]	; (800ba8c <CDC_Receive_FS+0x248>)
 800b972:	f7ff ff51 	bl	800b818 <CDC_Transmit_FS>
		usbselect = 2;
 800b976:	2002      	movs	r0, #2
 800b978:	4b3a      	ldr	r3, [pc, #232]	; (800ba64 <CDC_Receive_FS+0x220>)
 800b97a:	6018      	str	r0, [r3, #0]
		CAN_Transmit(usbselect);
 800b97c:	f7f5 fd3c 	bl	80013f8 <CAN_Transmit>
 800b980:	e7ab      	b.n	800b8da <CDC_Receive_FS+0x96>
		CDC_Transmit_FS((uint8_t*) "USB Select 3.0\r\n", 16);
 800b982:	2110      	movs	r1, #16
 800b984:	4842      	ldr	r0, [pc, #264]	; (800ba90 <CDC_Receive_FS+0x24c>)
 800b986:	f7ff ff47 	bl	800b818 <CDC_Transmit_FS>
		usbselect = 3;
 800b98a:	2003      	movs	r0, #3
 800b98c:	4b35      	ldr	r3, [pc, #212]	; (800ba64 <CDC_Receive_FS+0x220>)
 800b98e:	6018      	str	r0, [r3, #0]
		CAN_Transmit(usbselect);
 800b990:	f7f5 fd32 	bl	80013f8 <CAN_Transmit>
 800b994:	e7a1      	b.n	800b8da <CDC_Receive_FS+0x96>
		HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 800b996:	4c3f      	ldr	r4, [pc, #252]	; (800ba94 <CDC_Receive_FS+0x250>)
 800b998:	2201      	movs	r2, #1
 800b99a:	2120      	movs	r1, #32
 800b99c:	4620      	mov	r0, r4
 800b99e:	f7f8 fab8 	bl	8003f12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, GPIO_PIN_SET);
 800b9a2:	2201      	movs	r2, #1
 800b9a4:	2110      	movs	r1, #16
 800b9a6:	4620      	mov	r0, r4
 800b9a8:	f7f8 fab3 	bl	8003f12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b9b2:	4839      	ldr	r0, [pc, #228]	; (800ba98 <CDC_Receive_FS+0x254>)
 800b9b4:	f7f8 faad 	bl	8003f12 <HAL_GPIO_WritePin>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800b9b8:	4b38      	ldr	r3, [pc, #224]	; (800ba9c <CDC_Receive_FS+0x258>)
 800b9ba:	f06f 0201 	mvn.w	r2, #1
 800b9be:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800b9c0:	681a      	ldr	r2, [r3, #0]
 800b9c2:	f042 0201 	orr.w	r2, r2, #1
 800b9c6:	601a      	str	r2, [r3, #0]
 800b9c8:	e787      	b.n	800b8da <CDC_Receive_FS+0x96>
		TIM8->CNT = 0;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	4a34      	ldr	r2, [pc, #208]	; (800baa0 <CDC_Receive_FS+0x25c>)
 800b9ce:	6253      	str	r3, [r2, #36]	; 0x24
		A_PLS_CNT = 0;
 800b9d0:	4a34      	ldr	r2, [pc, #208]	; (800baa4 <CDC_Receive_FS+0x260>)
 800b9d2:	8013      	strh	r3, [r2, #0]
		B_PLS_CNT = 0;
 800b9d4:	4a34      	ldr	r2, [pc, #208]	; (800baa8 <CDC_Receive_FS+0x264>)
 800b9d6:	8013      	strh	r3, [r2, #0]
		bFlag = 1;
 800b9d8:	4b1d      	ldr	r3, [pc, #116]	; (800ba50 <CDC_Receive_FS+0x20c>)
 800b9da:	2201      	movs	r2, #1
 800b9dc:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 800b9de:	2116      	movs	r1, #22
 800b9e0:	4832      	ldr	r0, [pc, #200]	; (800baac <CDC_Receive_FS+0x268>)
 800b9e2:	f7ff ff19 	bl	800b818 <CDC_Transmit_FS>
 800b9e6:	e778      	b.n	800b8da <CDC_Receive_FS+0x96>
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 800b9e8:	4c1b      	ldr	r4, [pc, #108]	; (800ba58 <CDC_Receive_FS+0x214>)
 800b9ea:	4620      	mov	r0, r4
 800b9ec:	f7f4 fbec 	bl	80001c8 <strlen>
 800b9f0:	b281      	uxth	r1, r0
 800b9f2:	4620      	mov	r0, r4
 800b9f4:	f7ff ff10 	bl	800b818 <CDC_Transmit_FS>
			break;
 800b9f8:	e77c      	b.n	800b8f4 <CDC_Receive_FS+0xb0>
				EnterFlag = 1;
 800b9fa:	4b2d      	ldr	r3, [pc, #180]	; (800bab0 <CDC_Receive_FS+0x26c>)
 800b9fc:	2201      	movs	r2, #1
 800b9fe:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 800ba00:	4b16      	ldr	r3, [pc, #88]	; (800ba5c <CDC_Receive_FS+0x218>)
 800ba02:	4a17      	ldr	r2, [pc, #92]	; (800ba60 <CDC_Receive_FS+0x21c>)
 800ba04:	601a      	str	r2, [r3, #0]
		for (uint16_t i = 0; i < *Len; i++)
 800ba06:	3401      	adds	r4, #1
 800ba08:	b2a4      	uxth	r4, r4
 800ba0a:	683b      	ldr	r3, [r7, #0]
 800ba0c:	429c      	cmp	r4, r3
 800ba0e:	f4bf af71 	bcs.w	800b8f4 <CDC_Receive_FS+0xb0>
			*bufptr = Buf[i];
 800ba12:	4d12      	ldr	r5, [pc, #72]	; (800ba5c <CDC_Receive_FS+0x218>)
 800ba14:	682b      	ldr	r3, [r5, #0]
 800ba16:	5d32      	ldrb	r2, [r6, r4]
 800ba18:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 800ba1a:	2101      	movs	r1, #1
 800ba1c:	6828      	ldr	r0, [r5, #0]
 800ba1e:	f7ff fefb 	bl	800b818 <CDC_Transmit_FS>
			bufptr++;
 800ba22:	6829      	ldr	r1, [r5, #0]
 800ba24:	1c4a      	adds	r2, r1, #1
 800ba26:	602a      	str	r2, [r5, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 800ba28:	5d33      	ldrb	r3, [r6, r4]
 800ba2a:	2b0d      	cmp	r3, #13
 800ba2c:	d0e5      	beq.n	800b9fa <CDC_Receive_FS+0x1b6>
 800ba2e:	2b0a      	cmp	r3, #10
 800ba30:	d0e3      	beq.n	800b9fa <CDC_Receive_FS+0x1b6>
			else if (Buf[i] == '\b')
 800ba32:	2b08      	cmp	r3, #8
 800ba34:	d1e7      	bne.n	800ba06 <CDC_Receive_FS+0x1c2>
				if (bufptr != URxbuf)
 800ba36:	4b0a      	ldr	r3, [pc, #40]	; (800ba60 <CDC_Receive_FS+0x21c>)
 800ba38:	429a      	cmp	r2, r3
 800ba3a:	d0e4      	beq.n	800ba06 <CDC_Receive_FS+0x1c2>
					bufptr--;
 800ba3c:	4b07      	ldr	r3, [pc, #28]	; (800ba5c <CDC_Receive_FS+0x218>)
 800ba3e:	6019      	str	r1, [r3, #0]
 800ba40:	e7e1      	b.n	800ba06 <CDC_Receive_FS+0x1c2>
		for (uint16_t i = 0; i < *Len; i++)
 800ba42:	2400      	movs	r4, #0
 800ba44:	e7e1      	b.n	800ba0a <CDC_Receive_FS+0x1c6>
 800ba46:	bf00      	nop
 800ba48:	200076fc 	.word	0x200076fc
 800ba4c:	080e0000 	.word	0x080e0000
 800ba50:	2000045e 	.word	0x2000045e
 800ba54:	0800f82c 	.word	0x0800f82c
 800ba58:	20000120 	.word	0x20000120
 800ba5c:	200079c0 	.word	0x200079c0
 800ba60:	200079c4 	.word	0x200079c4
 800ba64:	20000000 	.word	0x20000000
 800ba68:	0800f774 	.word	0x0800f774
 800ba6c:	200005ac 	.word	0x200005ac
 800ba70:	0800f794 	.word	0x0800f794
 800ba74:	2000045d 	.word	0x2000045d
 800ba78:	0800f768 	.word	0x0800f768
 800ba7c:	20000460 	.word	0x20000460
 800ba80:	0800f780 	.word	0x0800f780
 800ba84:	0800f7e4 	.word	0x0800f7e4
 800ba88:	0800f78c 	.word	0x0800f78c
 800ba8c:	0800f7ec 	.word	0x0800f7ec
 800ba90:	0800f800 	.word	0x0800f800
 800ba94:	40021800 	.word	0x40021800
 800ba98:	40021000 	.word	0x40021000
 800ba9c:	40000400 	.word	0x40000400
 800baa0:	40010400 	.word	0x40010400
 800baa4:	20000458 	.word	0x20000458
 800baa8:	2000045a 	.word	0x2000045a
 800baac:	0800f814 	.word	0x0800f814
 800bab0:	2000045c 	.word	0x2000045c

0800bab4 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800bab4:	2312      	movs	r3, #18
 800bab6:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 800bab8:	4800      	ldr	r0, [pc, #0]	; (800babc <USBD_FS_DeviceDescriptor+0x8>)
 800baba:	4770      	bx	lr
 800babc:	20000238 	.word	0x20000238

0800bac0 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bac0:	2304      	movs	r3, #4
 800bac2:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 800bac4:	4800      	ldr	r0, [pc, #0]	; (800bac8 <USBD_FS_LangIDStrDescriptor+0x8>)
 800bac6:	4770      	bx	lr
 800bac8:	2000024c 	.word	0x2000024c

0800bacc <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 800bacc:	2300      	movs	r3, #0
 800bace:	4293      	cmp	r3, r2
 800bad0:	d216      	bcs.n	800bb00 <IntToUnicode+0x34>
{
 800bad2:	b430      	push	{r4, r5}
 800bad4:	e00b      	b.n	800baee <IntToUnicode+0x22>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bad6:	3437      	adds	r4, #55	; 0x37
 800bad8:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    }

    value = value << 4;
 800badc:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 800bade:	005c      	lsls	r4, r3, #1
 800bae0:	3401      	adds	r4, #1
 800bae2:	2500      	movs	r5, #0
 800bae4:	550d      	strb	r5, [r1, r4]
  for (idx = 0; idx < len; idx++)
 800bae6:	3301      	adds	r3, #1
 800bae8:	b2db      	uxtb	r3, r3
 800baea:	4293      	cmp	r3, r2
 800baec:	d206      	bcs.n	800bafc <IntToUnicode+0x30>
    if (((value >> 28)) < 0xA)
 800baee:	0f04      	lsrs	r4, r0, #28
 800baf0:	2c09      	cmp	r4, #9
 800baf2:	d8f0      	bhi.n	800bad6 <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 800baf4:	3430      	adds	r4, #48	; 0x30
 800baf6:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
 800bafa:	e7ef      	b.n	800badc <IntToUnicode+0x10>
  }
}
 800bafc:	bc30      	pop	{r4, r5}
 800bafe:	4770      	bx	lr
 800bb00:	4770      	bx	lr
	...

0800bb04 <Get_SerialNum>:
{
 800bb04:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bb06:	4b0a      	ldr	r3, [pc, #40]	; (800bb30 <Get_SerialNum+0x2c>)
 800bb08:	6818      	ldr	r0, [r3, #0]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bb0a:	3304      	adds	r3, #4
 800bb0c:	681c      	ldr	r4, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bb0e:	3304      	adds	r3, #4
 800bb10:	681b      	ldr	r3, [r3, #0]
  if (deviceserial0 != 0)
 800bb12:	18c0      	adds	r0, r0, r3
 800bb14:	d100      	bne.n	800bb18 <Get_SerialNum+0x14>
}
 800bb16:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bb18:	4d06      	ldr	r5, [pc, #24]	; (800bb34 <Get_SerialNum+0x30>)
 800bb1a:	2208      	movs	r2, #8
 800bb1c:	1ca9      	adds	r1, r5, #2
 800bb1e:	f7ff ffd5 	bl	800bacc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bb22:	2204      	movs	r2, #4
 800bb24:	f105 0112 	add.w	r1, r5, #18
 800bb28:	4620      	mov	r0, r4
 800bb2a:	f7ff ffcf 	bl	800bacc <IntToUnicode>
}
 800bb2e:	e7f2      	b.n	800bb16 <Get_SerialNum+0x12>
 800bb30:	1fff7a10 	.word	0x1fff7a10
 800bb34:	20000250 	.word	0x20000250

0800bb38 <USBD_FS_SerialStrDescriptor>:
{
 800bb38:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800bb3a:	231a      	movs	r3, #26
 800bb3c:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 800bb3e:	f7ff ffe1 	bl	800bb04 <Get_SerialNum>
}
 800bb42:	4801      	ldr	r0, [pc, #4]	; (800bb48 <USBD_FS_SerialStrDescriptor+0x10>)
 800bb44:	bd08      	pop	{r3, pc}
 800bb46:	bf00      	nop
 800bb48:	20000250 	.word	0x20000250

0800bb4c <USBD_FS_ProductStrDescriptor>:
{
 800bb4c:	b508      	push	{r3, lr}
 800bb4e:	460a      	mov	r2, r1
  if(speed == 0)
 800bb50:	b128      	cbz	r0, 800bb5e <USBD_FS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bb52:	4905      	ldr	r1, [pc, #20]	; (800bb68 <USBD_FS_ProductStrDescriptor+0x1c>)
 800bb54:	4805      	ldr	r0, [pc, #20]	; (800bb6c <USBD_FS_ProductStrDescriptor+0x20>)
 800bb56:	f7fd f8e3 	bl	8008d20 <USBD_GetString>
}
 800bb5a:	4803      	ldr	r0, [pc, #12]	; (800bb68 <USBD_FS_ProductStrDescriptor+0x1c>)
 800bb5c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bb5e:	4902      	ldr	r1, [pc, #8]	; (800bb68 <USBD_FS_ProductStrDescriptor+0x1c>)
 800bb60:	4802      	ldr	r0, [pc, #8]	; (800bb6c <USBD_FS_ProductStrDescriptor+0x20>)
 800bb62:	f7fd f8dd 	bl	8008d20 <USBD_GetString>
 800bb66:	e7f8      	b.n	800bb5a <USBD_FS_ProductStrDescriptor+0xe>
 800bb68:	20007ce4 	.word	0x20007ce4
 800bb6c:	0800f860 	.word	0x0800f860

0800bb70 <USBD_FS_ManufacturerStrDescriptor>:
{
 800bb70:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bb72:	4c04      	ldr	r4, [pc, #16]	; (800bb84 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 800bb74:	460a      	mov	r2, r1
 800bb76:	4621      	mov	r1, r4
 800bb78:	4803      	ldr	r0, [pc, #12]	; (800bb88 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800bb7a:	f7fd f8d1 	bl	8008d20 <USBD_GetString>
}
 800bb7e:	4620      	mov	r0, r4
 800bb80:	bd10      	pop	{r4, pc}
 800bb82:	bf00      	nop
 800bb84:	20007ce4 	.word	0x20007ce4
 800bb88:	0800f854 	.word	0x0800f854

0800bb8c <USBD_FS_ConfigStrDescriptor>:
{
 800bb8c:	b508      	push	{r3, lr}
 800bb8e:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 800bb90:	b128      	cbz	r0, 800bb9e <USBD_FS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bb92:	4905      	ldr	r1, [pc, #20]	; (800bba8 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800bb94:	4805      	ldr	r0, [pc, #20]	; (800bbac <USBD_FS_ConfigStrDescriptor+0x20>)
 800bb96:	f7fd f8c3 	bl	8008d20 <USBD_GetString>
}
 800bb9a:	4803      	ldr	r0, [pc, #12]	; (800bba8 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800bb9c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bb9e:	4902      	ldr	r1, [pc, #8]	; (800bba8 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800bba0:	4802      	ldr	r0, [pc, #8]	; (800bbac <USBD_FS_ConfigStrDescriptor+0x20>)
 800bba2:	f7fd f8bd 	bl	8008d20 <USBD_GetString>
 800bba6:	e7f8      	b.n	800bb9a <USBD_FS_ConfigStrDescriptor+0xe>
 800bba8:	20007ce4 	.word	0x20007ce4
 800bbac:	0800f838 	.word	0x0800f838

0800bbb0 <USBD_FS_InterfaceStrDescriptor>:
{
 800bbb0:	b508      	push	{r3, lr}
 800bbb2:	460a      	mov	r2, r1
  if(speed == 0)
 800bbb4:	b128      	cbz	r0, 800bbc2 <USBD_FS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bbb6:	4905      	ldr	r1, [pc, #20]	; (800bbcc <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800bbb8:	4805      	ldr	r0, [pc, #20]	; (800bbd0 <USBD_FS_InterfaceStrDescriptor+0x20>)
 800bbba:	f7fd f8b1 	bl	8008d20 <USBD_GetString>
}
 800bbbe:	4803      	ldr	r0, [pc, #12]	; (800bbcc <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800bbc0:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bbc2:	4902      	ldr	r1, [pc, #8]	; (800bbcc <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800bbc4:	4802      	ldr	r0, [pc, #8]	; (800bbd0 <USBD_FS_InterfaceStrDescriptor+0x20>)
 800bbc6:	f7fd f8ab 	bl	8008d20 <USBD_GetString>
 800bbca:	e7f8      	b.n	800bbbe <USBD_FS_InterfaceStrDescriptor+0xe>
 800bbcc:	20007ce4 	.word	0x20007ce4
 800bbd0:	0800f844 	.word	0x0800f844

0800bbd4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bbd4:	b570      	push	{r4, r5, r6, lr}
 800bbd6:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bbd8:	2300      	movs	r3, #0
 800bbda:	9303      	str	r3, [sp, #12]
 800bbdc:	9304      	str	r3, [sp, #16]
 800bbde:	9305      	str	r3, [sp, #20]
 800bbe0:	9306      	str	r3, [sp, #24]
 800bbe2:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bbe4:	6803      	ldr	r3, [r0, #0]
 800bbe6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bbea:	d001      	beq.n	800bbf0 <HAL_PCD_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bbec:	b008      	add	sp, #32
 800bbee:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bbf0:	2500      	movs	r5, #0
 800bbf2:	9501      	str	r5, [sp, #4]
 800bbf4:	4c1b      	ldr	r4, [pc, #108]	; (800bc64 <HAL_PCD_MspInit+0x90>)
 800bbf6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bbf8:	f043 0301 	orr.w	r3, r3, #1
 800bbfc:	6323      	str	r3, [r4, #48]	; 0x30
 800bbfe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bc00:	f003 0301 	and.w	r3, r3, #1
 800bc04:	9301      	str	r3, [sp, #4]
 800bc06:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800bc08:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800bc0c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bc0e:	2302      	movs	r3, #2
 800bc10:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bc12:	2303      	movs	r3, #3
 800bc14:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bc16:	230a      	movs	r3, #10
 800bc18:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc1a:	4e13      	ldr	r6, [pc, #76]	; (800bc68 <HAL_PCD_MspInit+0x94>)
 800bc1c:	a903      	add	r1, sp, #12
 800bc1e:	4630      	mov	r0, r6
 800bc20:	f7f8 f88a 	bl	8003d38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800bc24:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bc28:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bc2a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc2c:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800bc2e:	a903      	add	r1, sp, #12
 800bc30:	4630      	mov	r0, r6
 800bc32:	f7f8 f881 	bl	8003d38 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bc36:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bc38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc3c:	6363      	str	r3, [r4, #52]	; 0x34
 800bc3e:	9502      	str	r5, [sp, #8]
 800bc40:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800bc42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bc46:	6463      	str	r3, [r4, #68]	; 0x44
 800bc48:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800bc4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bc4e:	9302      	str	r3, [sp, #8]
 800bc50:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 800bc52:	462a      	mov	r2, r5
 800bc54:	2101      	movs	r1, #1
 800bc56:	2043      	movs	r0, #67	; 0x43
 800bc58:	f7f6 ff66 	bl	8002b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bc5c:	2043      	movs	r0, #67	; 0x43
 800bc5e:	f7f6 ff97 	bl	8002b90 <HAL_NVIC_EnableIRQ>
}
 800bc62:	e7c3      	b.n	800bbec <HAL_PCD_MspInit+0x18>
 800bc64:	40023800 	.word	0x40023800
 800bc68:	40020000 	.word	0x40020000

0800bc6c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc6c:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bc6e:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 800bc72:	f8d0 03fc 	ldr.w	r0, [r0, #1020]	; 0x3fc
 800bc76:	f7fc fbea 	bl	800844e <USBD_LL_SetupStage>
}
 800bc7a:	bd08      	pop	{r3, pc}

0800bc7c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc7c:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bc7e:	ebc1 02c1 	rsb	r2, r1, r1, lsl #3
 800bc82:	0093      	lsls	r3, r2, #2
 800bc84:	4403      	add	r3, r0
 800bc86:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800bc8a:	f8d0 03fc 	ldr.w	r0, [r0, #1020]	; 0x3fc
 800bc8e:	f7fc fc0b 	bl	80084a8 <USBD_LL_DataOutStage>
}
 800bc92:	bd08      	pop	{r3, pc}

0800bc94 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc94:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bc96:	ebc1 02c1 	rsb	r2, r1, r1, lsl #3
 800bc9a:	0093      	lsls	r3, r2, #2
 800bc9c:	4403      	add	r3, r0
 800bc9e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bca0:	f8d0 03fc 	ldr.w	r0, [r0, #1020]	; 0x3fc
 800bca4:	f7fc fc49 	bl	800853a <USBD_LL_DataInStage>
}
 800bca8:	bd08      	pop	{r3, pc}

0800bcaa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcaa:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bcac:	f8d0 03fc 	ldr.w	r0, [r0, #1020]	; 0x3fc
 800bcb0:	f7fc fceb 	bl	800868a <USBD_LL_SOF>
}
 800bcb4:	bd08      	pop	{r3, pc}

0800bcb6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcb6:	b510      	push	{r4, lr}
 800bcb8:	4604      	mov	r4, r0
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bcba:	68c3      	ldr	r3, [r0, #12]
 800bcbc:	b12b      	cbz	r3, 800bcca <HAL_PCD_ResetCallback+0x14>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bcbe:	2b02      	cmp	r3, #2
 800bcc0:	d00d      	beq.n	800bcde <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
  }
  else
  {
    Error_Handler();
 800bcc2:	f7f5 fc9d 	bl	8001600 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bcc6:	2101      	movs	r1, #1
 800bcc8:	e000      	b.n	800bccc <HAL_PCD_ResetCallback+0x16>
    speed = USBD_SPEED_HIGH;
 800bcca:	2100      	movs	r1, #0
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bccc:	f8d4 03fc 	ldr.w	r0, [r4, #1020]	; 0x3fc
 800bcd0:	f7fc fcc4 	bl	800865c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bcd4:	f8d4 03fc 	ldr.w	r0, [r4, #1020]	; 0x3fc
 800bcd8:	f7fc fc98 	bl	800860c <USBD_LL_Reset>
}
 800bcdc:	bd10      	pop	{r4, pc}
    speed = USBD_SPEED_FULL;
 800bcde:	2101      	movs	r1, #1
 800bce0:	e7f4      	b.n	800bccc <HAL_PCD_ResetCallback+0x16>
	...

0800bce4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bce4:	b510      	push	{r4, lr}
 800bce6:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bce8:	f8d0 03fc 	ldr.w	r0, [r0, #1020]	; 0x3fc
 800bcec:	f7fc fcb9 	bl	8008662 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bcf0:	6822      	ldr	r2, [r4, #0]
 800bcf2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800bcf6:	f043 0301 	orr.w	r3, r3, #1
 800bcfa:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bcfe:	6a23      	ldr	r3, [r4, #32]
 800bd00:	b123      	cbz	r3, 800bd0c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bd02:	4a03      	ldr	r2, [pc, #12]	; (800bd10 <HAL_PCD_SuspendCallback+0x2c>)
 800bd04:	6913      	ldr	r3, [r2, #16]
 800bd06:	f043 0306 	orr.w	r3, r3, #6
 800bd0a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bd0c:	bd10      	pop	{r4, pc}
 800bd0e:	bf00      	nop
 800bd10:	e000ed00 	.word	0xe000ed00

0800bd14 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd14:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bd16:	f8d0 03fc 	ldr.w	r0, [r0, #1020]	; 0x3fc
 800bd1a:	f7fc fcab 	bl	8008674 <USBD_LL_Resume>
}
 800bd1e:	bd08      	pop	{r3, pc}

0800bd20 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd20:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bd22:	f8d0 03fc 	ldr.w	r0, [r0, #1020]	; 0x3fc
 800bd26:	f7fc fcc0 	bl	80086aa <USBD_LL_IsoOUTIncomplete>
}
 800bd2a:	bd08      	pop	{r3, pc}

0800bd2c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd2c:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bd2e:	f8d0 03fc 	ldr.w	r0, [r0, #1020]	; 0x3fc
 800bd32:	f7fc fcb8 	bl	80086a6 <USBD_LL_IsoINIncomplete>
}
 800bd36:	bd08      	pop	{r3, pc}

0800bd38 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd38:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bd3a:	f8d0 03fc 	ldr.w	r0, [r0, #1020]	; 0x3fc
 800bd3e:	f7fc fcb6 	bl	80086ae <USBD_LL_DevConnected>
}
 800bd42:	bd08      	pop	{r3, pc}

0800bd44 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd44:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bd46:	f8d0 03fc 	ldr.w	r0, [r0, #1020]	; 0x3fc
 800bd4a:	f7fc fcb2 	bl	80086b2 <USBD_LL_DevDisconnected>
}
 800bd4e:	bd08      	pop	{r3, pc}

0800bd50 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bd50:	7803      	ldrb	r3, [r0, #0]
 800bd52:	b10b      	cbz	r3, 800bd58 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 800bd54:	2000      	movs	r0, #0
 800bd56:	4770      	bx	lr
{
 800bd58:	b510      	push	{r4, lr}
 800bd5a:	4603      	mov	r3, r0
  hpcd_USB_OTG_FS.pData = pdev;
 800bd5c:	4815      	ldr	r0, [pc, #84]	; (800bdb4 <USBD_LL_Init+0x64>)
 800bd5e:	f8c0 33fc 	str.w	r3, [r0, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 800bd62:	f8c3 02c0 	str.w	r0, [r3, #704]	; 0x2c0
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bd66:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800bd6a:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800bd6c:	2304      	movs	r3, #4
 800bd6e:	6043      	str	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bd70:	2202      	movs	r2, #2
 800bd72:	60c2      	str	r2, [r0, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bd74:	2300      	movs	r3, #0
 800bd76:	6103      	str	r3, [r0, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bd78:	6182      	str	r2, [r0, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800bd7a:	2201      	movs	r2, #1
 800bd7c:	61c2      	str	r2, [r0, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bd7e:	6203      	str	r3, [r0, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800bd80:	62c2      	str	r2, [r0, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bd82:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bd84:	f7f8 f94c 	bl	8004020 <HAL_PCD_Init>
 800bd88:	b980      	cbnz	r0, 800bdac <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bd8a:	4c0a      	ldr	r4, [pc, #40]	; (800bdb4 <USBD_LL_Init+0x64>)
 800bd8c:	2180      	movs	r1, #128	; 0x80
 800bd8e:	4620      	mov	r0, r4
 800bd90:	f7f8 fe65 	bl	8004a5e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bd94:	2240      	movs	r2, #64	; 0x40
 800bd96:	2100      	movs	r1, #0
 800bd98:	4620      	mov	r0, r4
 800bd9a:	f7f8 fe3c 	bl	8004a16 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bd9e:	2280      	movs	r2, #128	; 0x80
 800bda0:	2101      	movs	r1, #1
 800bda2:	4620      	mov	r0, r4
 800bda4:	f7f8 fe37 	bl	8004a16 <HAL_PCDEx_SetTxFiFo>
}
 800bda8:	2000      	movs	r0, #0
 800bdaa:	bd10      	pop	{r4, pc}
    Error_Handler( );
 800bdac:	f7f5 fc28 	bl	8001600 <Error_Handler>
 800bdb0:	e7eb      	b.n	800bd8a <USBD_LL_Init+0x3a>
 800bdb2:	bf00      	nop
 800bdb4:	20007ee4 	.word	0x20007ee4

0800bdb8 <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bdb8:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0

  if((ep_addr & 0x80) == 0x80)
 800bdbc:	f011 0f80 	tst.w	r1, #128	; 0x80
 800bdc0:	d108      	bne.n	800bdd4 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bdc2:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800bdc6:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800bdca:	008a      	lsls	r2, r1, #2
 800bdcc:	4413      	add	r3, r2
 800bdce:	f893 01fe 	ldrb.w	r0, [r3, #510]	; 0x1fe
  }
}
 800bdd2:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bdd4:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800bdd8:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800bddc:	008a      	lsls	r2, r1, #2
 800bdde:	4413      	add	r3, r2
 800bde0:	f893 003e 	ldrb.w	r0, [r3, #62]	; 0x3e
 800bde4:	4770      	bx	lr

0800bde6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bde6:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bde8:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800bdec:	f7f8 fd68 	bl	80048c0 <HAL_PCD_EP_GetRxCount>
}
 800bdf0:	bd08      	pop	{r3, pc}

0800bdf2 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800bdf2:	b118      	cbz	r0, 800bdfc <USBD_Get_USB_Status+0xa>
 800bdf4:	2802      	cmp	r0, #2
 800bdf6:	d003      	beq.n	800be00 <USBD_Get_USB_Status+0xe>
  {
    case HAL_OK :
      usb_status = USBD_OK;
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bdf8:	2002      	movs	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800bdfa:	4770      	bx	lr
      usb_status = USBD_OK;
 800bdfc:	2000      	movs	r0, #0
 800bdfe:	4770      	bx	lr
      usb_status = USBD_BUSY;
 800be00:	2001      	movs	r0, #1
    break;
 800be02:	4770      	bx	lr

0800be04 <USBD_LL_Start>:
{
 800be04:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800be06:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800be0a:	f7f8 f99a 	bl	8004142 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800be0e:	f7ff fff0 	bl	800bdf2 <USBD_Get_USB_Status>
}
 800be12:	bd08      	pop	{r3, pc}

0800be14 <USBD_LL_OpenEP>:
{
 800be14:	b510      	push	{r4, lr}
 800be16:	461c      	mov	r4, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800be18:	4613      	mov	r3, r2
 800be1a:	4622      	mov	r2, r4
 800be1c:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800be20:	f7f8 fca8 	bl	8004774 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800be24:	f7ff ffe5 	bl	800bdf2 <USBD_Get_USB_Status>
}
 800be28:	bd10      	pop	{r4, pc}

0800be2a <USBD_LL_CloseEP>:
{
 800be2a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800be2c:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800be30:	f7f8 fce1 	bl	80047f6 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800be34:	f7ff ffdd 	bl	800bdf2 <USBD_Get_USB_Status>
}
 800be38:	bd08      	pop	{r3, pc}

0800be3a <USBD_LL_StallEP>:
{
 800be3a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800be3c:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800be40:	f7f8 fd71 	bl	8004926 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800be44:	f7ff ffd5 	bl	800bdf2 <USBD_Get_USB_Status>
}
 800be48:	bd08      	pop	{r3, pc}

0800be4a <USBD_LL_ClearStallEP>:
{
 800be4a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800be4c:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800be50:	f7f8 fdaa 	bl	80049a8 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800be54:	f7ff ffcd 	bl	800bdf2 <USBD_Get_USB_Status>
}
 800be58:	bd08      	pop	{r3, pc}

0800be5a <USBD_LL_SetUSBAddress>:
{
 800be5a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800be5c:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800be60:	f7f8 fc74 	bl	800474c <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800be64:	f7ff ffc5 	bl	800bdf2 <USBD_Get_USB_Status>
}
 800be68:	bd08      	pop	{r3, pc}

0800be6a <USBD_LL_Transmit>:
{
 800be6a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800be6c:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800be70:	f7f8 fd2f 	bl	80048d2 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800be74:	f7ff ffbd 	bl	800bdf2 <USBD_Get_USB_Status>
}
 800be78:	bd08      	pop	{r3, pc}

0800be7a <USBD_LL_PrepareReceive>:
{
 800be7a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800be7c:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800be80:	f7f8 fcf0 	bl	8004864 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800be84:	f7ff ffb5 	bl	800bdf2 <USBD_Get_USB_Status>
}
 800be88:	bd08      	pop	{r3, pc}

0800be8a <atoi>:
 800be8a:	220a      	movs	r2, #10
 800be8c:	2100      	movs	r1, #0
 800be8e:	f000 be11 	b.w	800cab4 <strtol>
	...

0800be94 <__libc_init_array>:
 800be94:	b570      	push	{r4, r5, r6, lr}
 800be96:	2500      	movs	r5, #0
 800be98:	4e0c      	ldr	r6, [pc, #48]	; (800becc <__libc_init_array+0x38>)
 800be9a:	4c0d      	ldr	r4, [pc, #52]	; (800bed0 <__libc_init_array+0x3c>)
 800be9c:	1ba4      	subs	r4, r4, r6
 800be9e:	10a4      	asrs	r4, r4, #2
 800bea0:	42a5      	cmp	r5, r4
 800bea2:	d109      	bne.n	800beb8 <__libc_init_array+0x24>
 800bea4:	f002 fdae 	bl	800ea04 <_init>
 800bea8:	2500      	movs	r5, #0
 800beaa:	4e0a      	ldr	r6, [pc, #40]	; (800bed4 <__libc_init_array+0x40>)
 800beac:	4c0a      	ldr	r4, [pc, #40]	; (800bed8 <__libc_init_array+0x44>)
 800beae:	1ba4      	subs	r4, r4, r6
 800beb0:	10a4      	asrs	r4, r4, #2
 800beb2:	42a5      	cmp	r5, r4
 800beb4:	d105      	bne.n	800bec2 <__libc_init_array+0x2e>
 800beb6:	bd70      	pop	{r4, r5, r6, pc}
 800beb8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bebc:	4798      	blx	r3
 800bebe:	3501      	adds	r5, #1
 800bec0:	e7ee      	b.n	800bea0 <__libc_init_array+0xc>
 800bec2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bec6:	4798      	blx	r3
 800bec8:	3501      	adds	r5, #1
 800beca:	e7f2      	b.n	800beb2 <__libc_init_array+0x1e>
 800becc:	0800fb38 	.word	0x0800fb38
 800bed0:	0800fb38 	.word	0x0800fb38
 800bed4:	0800fb38 	.word	0x0800fb38
 800bed8:	0800fb3c 	.word	0x0800fb3c

0800bedc <malloc>:
 800bedc:	4b02      	ldr	r3, [pc, #8]	; (800bee8 <malloc+0xc>)
 800bede:	4601      	mov	r1, r0
 800bee0:	6818      	ldr	r0, [r3, #0]
 800bee2:	f000 b879 	b.w	800bfd8 <_malloc_r>
 800bee6:	bf00      	nop
 800bee8:	2000026c 	.word	0x2000026c

0800beec <free>:
 800beec:	4b02      	ldr	r3, [pc, #8]	; (800bef8 <free+0xc>)
 800beee:	4601      	mov	r1, r0
 800bef0:	6818      	ldr	r0, [r3, #0]
 800bef2:	f000 b825 	b.w	800bf40 <_free_r>
 800bef6:	bf00      	nop
 800bef8:	2000026c 	.word	0x2000026c

0800befc <memcmp>:
 800befc:	b530      	push	{r4, r5, lr}
 800befe:	2400      	movs	r4, #0
 800bf00:	42a2      	cmp	r2, r4
 800bf02:	d101      	bne.n	800bf08 <memcmp+0xc>
 800bf04:	2000      	movs	r0, #0
 800bf06:	e007      	b.n	800bf18 <memcmp+0x1c>
 800bf08:	5d03      	ldrb	r3, [r0, r4]
 800bf0a:	3401      	adds	r4, #1
 800bf0c:	190d      	adds	r5, r1, r4
 800bf0e:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 800bf12:	42ab      	cmp	r3, r5
 800bf14:	d0f4      	beq.n	800bf00 <memcmp+0x4>
 800bf16:	1b58      	subs	r0, r3, r5
 800bf18:	bd30      	pop	{r4, r5, pc}

0800bf1a <memcpy>:
 800bf1a:	b510      	push	{r4, lr}
 800bf1c:	1e43      	subs	r3, r0, #1
 800bf1e:	440a      	add	r2, r1
 800bf20:	4291      	cmp	r1, r2
 800bf22:	d100      	bne.n	800bf26 <memcpy+0xc>
 800bf24:	bd10      	pop	{r4, pc}
 800bf26:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf2e:	e7f7      	b.n	800bf20 <memcpy+0x6>

0800bf30 <memset>:
 800bf30:	4603      	mov	r3, r0
 800bf32:	4402      	add	r2, r0
 800bf34:	4293      	cmp	r3, r2
 800bf36:	d100      	bne.n	800bf3a <memset+0xa>
 800bf38:	4770      	bx	lr
 800bf3a:	f803 1b01 	strb.w	r1, [r3], #1
 800bf3e:	e7f9      	b.n	800bf34 <memset+0x4>

0800bf40 <_free_r>:
 800bf40:	b538      	push	{r3, r4, r5, lr}
 800bf42:	4605      	mov	r5, r0
 800bf44:	2900      	cmp	r1, #0
 800bf46:	d043      	beq.n	800bfd0 <_free_r+0x90>
 800bf48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf4c:	1f0c      	subs	r4, r1, #4
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	bfb8      	it	lt
 800bf52:	18e4      	addlt	r4, r4, r3
 800bf54:	f001 fd04 	bl	800d960 <__malloc_lock>
 800bf58:	4a1e      	ldr	r2, [pc, #120]	; (800bfd4 <_free_r+0x94>)
 800bf5a:	6813      	ldr	r3, [r2, #0]
 800bf5c:	4610      	mov	r0, r2
 800bf5e:	b933      	cbnz	r3, 800bf6e <_free_r+0x2e>
 800bf60:	6063      	str	r3, [r4, #4]
 800bf62:	6014      	str	r4, [r2, #0]
 800bf64:	4628      	mov	r0, r5
 800bf66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf6a:	f001 bcfa 	b.w	800d962 <__malloc_unlock>
 800bf6e:	42a3      	cmp	r3, r4
 800bf70:	d90b      	bls.n	800bf8a <_free_r+0x4a>
 800bf72:	6821      	ldr	r1, [r4, #0]
 800bf74:	1862      	adds	r2, r4, r1
 800bf76:	4293      	cmp	r3, r2
 800bf78:	bf01      	itttt	eq
 800bf7a:	681a      	ldreq	r2, [r3, #0]
 800bf7c:	685b      	ldreq	r3, [r3, #4]
 800bf7e:	1852      	addeq	r2, r2, r1
 800bf80:	6022      	streq	r2, [r4, #0]
 800bf82:	6063      	str	r3, [r4, #4]
 800bf84:	6004      	str	r4, [r0, #0]
 800bf86:	e7ed      	b.n	800bf64 <_free_r+0x24>
 800bf88:	4613      	mov	r3, r2
 800bf8a:	685a      	ldr	r2, [r3, #4]
 800bf8c:	b10a      	cbz	r2, 800bf92 <_free_r+0x52>
 800bf8e:	42a2      	cmp	r2, r4
 800bf90:	d9fa      	bls.n	800bf88 <_free_r+0x48>
 800bf92:	6819      	ldr	r1, [r3, #0]
 800bf94:	1858      	adds	r0, r3, r1
 800bf96:	42a0      	cmp	r0, r4
 800bf98:	d10b      	bne.n	800bfb2 <_free_r+0x72>
 800bf9a:	6820      	ldr	r0, [r4, #0]
 800bf9c:	4401      	add	r1, r0
 800bf9e:	1858      	adds	r0, r3, r1
 800bfa0:	4282      	cmp	r2, r0
 800bfa2:	6019      	str	r1, [r3, #0]
 800bfa4:	d1de      	bne.n	800bf64 <_free_r+0x24>
 800bfa6:	6810      	ldr	r0, [r2, #0]
 800bfa8:	6852      	ldr	r2, [r2, #4]
 800bfaa:	4401      	add	r1, r0
 800bfac:	6019      	str	r1, [r3, #0]
 800bfae:	605a      	str	r2, [r3, #4]
 800bfb0:	e7d8      	b.n	800bf64 <_free_r+0x24>
 800bfb2:	d902      	bls.n	800bfba <_free_r+0x7a>
 800bfb4:	230c      	movs	r3, #12
 800bfb6:	602b      	str	r3, [r5, #0]
 800bfb8:	e7d4      	b.n	800bf64 <_free_r+0x24>
 800bfba:	6820      	ldr	r0, [r4, #0]
 800bfbc:	1821      	adds	r1, r4, r0
 800bfbe:	428a      	cmp	r2, r1
 800bfc0:	bf01      	itttt	eq
 800bfc2:	6811      	ldreq	r1, [r2, #0]
 800bfc4:	6852      	ldreq	r2, [r2, #4]
 800bfc6:	1809      	addeq	r1, r1, r0
 800bfc8:	6021      	streq	r1, [r4, #0]
 800bfca:	6062      	str	r2, [r4, #4]
 800bfcc:	605c      	str	r4, [r3, #4]
 800bfce:	e7c9      	b.n	800bf64 <_free_r+0x24>
 800bfd0:	bd38      	pop	{r3, r4, r5, pc}
 800bfd2:	bf00      	nop
 800bfd4:	200005a4 	.word	0x200005a4

0800bfd8 <_malloc_r>:
 800bfd8:	b570      	push	{r4, r5, r6, lr}
 800bfda:	1ccd      	adds	r5, r1, #3
 800bfdc:	f025 0503 	bic.w	r5, r5, #3
 800bfe0:	3508      	adds	r5, #8
 800bfe2:	2d0c      	cmp	r5, #12
 800bfe4:	bf38      	it	cc
 800bfe6:	250c      	movcc	r5, #12
 800bfe8:	2d00      	cmp	r5, #0
 800bfea:	4606      	mov	r6, r0
 800bfec:	db01      	blt.n	800bff2 <_malloc_r+0x1a>
 800bfee:	42a9      	cmp	r1, r5
 800bff0:	d903      	bls.n	800bffa <_malloc_r+0x22>
 800bff2:	230c      	movs	r3, #12
 800bff4:	6033      	str	r3, [r6, #0]
 800bff6:	2000      	movs	r0, #0
 800bff8:	bd70      	pop	{r4, r5, r6, pc}
 800bffa:	f001 fcb1 	bl	800d960 <__malloc_lock>
 800bffe:	4a21      	ldr	r2, [pc, #132]	; (800c084 <_malloc_r+0xac>)
 800c000:	6814      	ldr	r4, [r2, #0]
 800c002:	4621      	mov	r1, r4
 800c004:	b991      	cbnz	r1, 800c02c <_malloc_r+0x54>
 800c006:	4c20      	ldr	r4, [pc, #128]	; (800c088 <_malloc_r+0xb0>)
 800c008:	6823      	ldr	r3, [r4, #0]
 800c00a:	b91b      	cbnz	r3, 800c014 <_malloc_r+0x3c>
 800c00c:	4630      	mov	r0, r6
 800c00e:	f000 fca5 	bl	800c95c <_sbrk_r>
 800c012:	6020      	str	r0, [r4, #0]
 800c014:	4629      	mov	r1, r5
 800c016:	4630      	mov	r0, r6
 800c018:	f000 fca0 	bl	800c95c <_sbrk_r>
 800c01c:	1c43      	adds	r3, r0, #1
 800c01e:	d124      	bne.n	800c06a <_malloc_r+0x92>
 800c020:	230c      	movs	r3, #12
 800c022:	4630      	mov	r0, r6
 800c024:	6033      	str	r3, [r6, #0]
 800c026:	f001 fc9c 	bl	800d962 <__malloc_unlock>
 800c02a:	e7e4      	b.n	800bff6 <_malloc_r+0x1e>
 800c02c:	680b      	ldr	r3, [r1, #0]
 800c02e:	1b5b      	subs	r3, r3, r5
 800c030:	d418      	bmi.n	800c064 <_malloc_r+0x8c>
 800c032:	2b0b      	cmp	r3, #11
 800c034:	d90f      	bls.n	800c056 <_malloc_r+0x7e>
 800c036:	600b      	str	r3, [r1, #0]
 800c038:	18cc      	adds	r4, r1, r3
 800c03a:	50cd      	str	r5, [r1, r3]
 800c03c:	4630      	mov	r0, r6
 800c03e:	f001 fc90 	bl	800d962 <__malloc_unlock>
 800c042:	f104 000b 	add.w	r0, r4, #11
 800c046:	1d23      	adds	r3, r4, #4
 800c048:	f020 0007 	bic.w	r0, r0, #7
 800c04c:	1ac3      	subs	r3, r0, r3
 800c04e:	d0d3      	beq.n	800bff8 <_malloc_r+0x20>
 800c050:	425a      	negs	r2, r3
 800c052:	50e2      	str	r2, [r4, r3]
 800c054:	e7d0      	b.n	800bff8 <_malloc_r+0x20>
 800c056:	684b      	ldr	r3, [r1, #4]
 800c058:	428c      	cmp	r4, r1
 800c05a:	bf16      	itet	ne
 800c05c:	6063      	strne	r3, [r4, #4]
 800c05e:	6013      	streq	r3, [r2, #0]
 800c060:	460c      	movne	r4, r1
 800c062:	e7eb      	b.n	800c03c <_malloc_r+0x64>
 800c064:	460c      	mov	r4, r1
 800c066:	6849      	ldr	r1, [r1, #4]
 800c068:	e7cc      	b.n	800c004 <_malloc_r+0x2c>
 800c06a:	1cc4      	adds	r4, r0, #3
 800c06c:	f024 0403 	bic.w	r4, r4, #3
 800c070:	42a0      	cmp	r0, r4
 800c072:	d005      	beq.n	800c080 <_malloc_r+0xa8>
 800c074:	1a21      	subs	r1, r4, r0
 800c076:	4630      	mov	r0, r6
 800c078:	f000 fc70 	bl	800c95c <_sbrk_r>
 800c07c:	3001      	adds	r0, #1
 800c07e:	d0cf      	beq.n	800c020 <_malloc_r+0x48>
 800c080:	6025      	str	r5, [r4, #0]
 800c082:	e7db      	b.n	800c03c <_malloc_r+0x64>
 800c084:	200005a4 	.word	0x200005a4
 800c088:	200005a8 	.word	0x200005a8

0800c08c <__cvt>:
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c092:	461e      	mov	r6, r3
 800c094:	bfbb      	ittet	lt
 800c096:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800c09a:	461e      	movlt	r6, r3
 800c09c:	2300      	movge	r3, #0
 800c09e:	232d      	movlt	r3, #45	; 0x2d
 800c0a0:	b088      	sub	sp, #32
 800c0a2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800c0a4:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800c0a8:	f027 0720 	bic.w	r7, r7, #32
 800c0ac:	2f46      	cmp	r7, #70	; 0x46
 800c0ae:	4614      	mov	r4, r2
 800c0b0:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800c0b2:	700b      	strb	r3, [r1, #0]
 800c0b4:	d004      	beq.n	800c0c0 <__cvt+0x34>
 800c0b6:	2f45      	cmp	r7, #69	; 0x45
 800c0b8:	d100      	bne.n	800c0bc <__cvt+0x30>
 800c0ba:	3501      	adds	r5, #1
 800c0bc:	2302      	movs	r3, #2
 800c0be:	e000      	b.n	800c0c2 <__cvt+0x36>
 800c0c0:	2303      	movs	r3, #3
 800c0c2:	aa07      	add	r2, sp, #28
 800c0c4:	9204      	str	r2, [sp, #16]
 800c0c6:	aa06      	add	r2, sp, #24
 800c0c8:	e9cd a202 	strd	sl, r2, [sp, #8]
 800c0cc:	e9cd 3500 	strd	r3, r5, [sp]
 800c0d0:	4622      	mov	r2, r4
 800c0d2:	4633      	mov	r3, r6
 800c0d4:	f000 fd94 	bl	800cc00 <_dtoa_r>
 800c0d8:	2f47      	cmp	r7, #71	; 0x47
 800c0da:	4680      	mov	r8, r0
 800c0dc:	d102      	bne.n	800c0e4 <__cvt+0x58>
 800c0de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c0e0:	07db      	lsls	r3, r3, #31
 800c0e2:	d526      	bpl.n	800c132 <__cvt+0xa6>
 800c0e4:	2f46      	cmp	r7, #70	; 0x46
 800c0e6:	eb08 0905 	add.w	r9, r8, r5
 800c0ea:	d111      	bne.n	800c110 <__cvt+0x84>
 800c0ec:	f898 3000 	ldrb.w	r3, [r8]
 800c0f0:	2b30      	cmp	r3, #48	; 0x30
 800c0f2:	d10a      	bne.n	800c10a <__cvt+0x7e>
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	4620      	mov	r0, r4
 800c0fa:	4631      	mov	r1, r6
 800c0fc:	f7f4 fc90 	bl	8000a20 <__aeabi_dcmpeq>
 800c100:	b918      	cbnz	r0, 800c10a <__cvt+0x7e>
 800c102:	f1c5 0501 	rsb	r5, r5, #1
 800c106:	f8ca 5000 	str.w	r5, [sl]
 800c10a:	f8da 3000 	ldr.w	r3, [sl]
 800c10e:	4499      	add	r9, r3
 800c110:	2200      	movs	r2, #0
 800c112:	2300      	movs	r3, #0
 800c114:	4620      	mov	r0, r4
 800c116:	4631      	mov	r1, r6
 800c118:	f7f4 fc82 	bl	8000a20 <__aeabi_dcmpeq>
 800c11c:	b938      	cbnz	r0, 800c12e <__cvt+0xa2>
 800c11e:	2230      	movs	r2, #48	; 0x30
 800c120:	9b07      	ldr	r3, [sp, #28]
 800c122:	454b      	cmp	r3, r9
 800c124:	d205      	bcs.n	800c132 <__cvt+0xa6>
 800c126:	1c59      	adds	r1, r3, #1
 800c128:	9107      	str	r1, [sp, #28]
 800c12a:	701a      	strb	r2, [r3, #0]
 800c12c:	e7f8      	b.n	800c120 <__cvt+0x94>
 800c12e:	f8cd 901c 	str.w	r9, [sp, #28]
 800c132:	4640      	mov	r0, r8
 800c134:	9b07      	ldr	r3, [sp, #28]
 800c136:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c138:	eba3 0308 	sub.w	r3, r3, r8
 800c13c:	6013      	str	r3, [r2, #0]
 800c13e:	b008      	add	sp, #32
 800c140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c144 <__exponent>:
 800c144:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c146:	2900      	cmp	r1, #0
 800c148:	bfb4      	ite	lt
 800c14a:	232d      	movlt	r3, #45	; 0x2d
 800c14c:	232b      	movge	r3, #43	; 0x2b
 800c14e:	4604      	mov	r4, r0
 800c150:	bfb8      	it	lt
 800c152:	4249      	neglt	r1, r1
 800c154:	2909      	cmp	r1, #9
 800c156:	f804 2b02 	strb.w	r2, [r4], #2
 800c15a:	7043      	strb	r3, [r0, #1]
 800c15c:	dd21      	ble.n	800c1a2 <__exponent+0x5e>
 800c15e:	f10d 0307 	add.w	r3, sp, #7
 800c162:	461f      	mov	r7, r3
 800c164:	260a      	movs	r6, #10
 800c166:	fb91 f5f6 	sdiv	r5, r1, r6
 800c16a:	fb06 1115 	mls	r1, r6, r5, r1
 800c16e:	2d09      	cmp	r5, #9
 800c170:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800c174:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c178:	f103 32ff 	add.w	r2, r3, #4294967295
 800c17c:	4629      	mov	r1, r5
 800c17e:	dc09      	bgt.n	800c194 <__exponent+0x50>
 800c180:	3130      	adds	r1, #48	; 0x30
 800c182:	3b02      	subs	r3, #2
 800c184:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c188:	42bb      	cmp	r3, r7
 800c18a:	4622      	mov	r2, r4
 800c18c:	d304      	bcc.n	800c198 <__exponent+0x54>
 800c18e:	1a10      	subs	r0, r2, r0
 800c190:	b003      	add	sp, #12
 800c192:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c194:	4613      	mov	r3, r2
 800c196:	e7e6      	b.n	800c166 <__exponent+0x22>
 800c198:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c19c:	f804 2b01 	strb.w	r2, [r4], #1
 800c1a0:	e7f2      	b.n	800c188 <__exponent+0x44>
 800c1a2:	2330      	movs	r3, #48	; 0x30
 800c1a4:	4419      	add	r1, r3
 800c1a6:	7083      	strb	r3, [r0, #2]
 800c1a8:	1d02      	adds	r2, r0, #4
 800c1aa:	70c1      	strb	r1, [r0, #3]
 800c1ac:	e7ef      	b.n	800c18e <__exponent+0x4a>
	...

0800c1b0 <_printf_float>:
 800c1b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1b4:	b091      	sub	sp, #68	; 0x44
 800c1b6:	460c      	mov	r4, r1
 800c1b8:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800c1ba:	4693      	mov	fp, r2
 800c1bc:	461e      	mov	r6, r3
 800c1be:	4605      	mov	r5, r0
 800c1c0:	f001 fba0 	bl	800d904 <_localeconv_r>
 800c1c4:	6803      	ldr	r3, [r0, #0]
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	9309      	str	r3, [sp, #36]	; 0x24
 800c1ca:	f7f3 fffd 	bl	80001c8 <strlen>
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	930e      	str	r3, [sp, #56]	; 0x38
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	900a      	str	r0, [sp, #40]	; 0x28
 800c1d6:	3307      	adds	r3, #7
 800c1d8:	f023 0307 	bic.w	r3, r3, #7
 800c1dc:	f103 0208 	add.w	r2, r3, #8
 800c1e0:	f894 8018 	ldrb.w	r8, [r4, #24]
 800c1e4:	f8d4 a000 	ldr.w	sl, [r4]
 800c1e8:	603a      	str	r2, [r7, #0]
 800c1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ee:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c1f2:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800c1f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c1fa:	930b      	str	r3, [sp, #44]	; 0x2c
 800c1fc:	f04f 32ff 	mov.w	r2, #4294967295
 800c200:	4ba6      	ldr	r3, [pc, #664]	; (800c49c <_printf_float+0x2ec>)
 800c202:	4638      	mov	r0, r7
 800c204:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c206:	f7f4 fc3d 	bl	8000a84 <__aeabi_dcmpun>
 800c20a:	bb68      	cbnz	r0, 800c268 <_printf_float+0xb8>
 800c20c:	f04f 32ff 	mov.w	r2, #4294967295
 800c210:	4ba2      	ldr	r3, [pc, #648]	; (800c49c <_printf_float+0x2ec>)
 800c212:	4638      	mov	r0, r7
 800c214:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c216:	f7f4 fc17 	bl	8000a48 <__aeabi_dcmple>
 800c21a:	bb28      	cbnz	r0, 800c268 <_printf_float+0xb8>
 800c21c:	2200      	movs	r2, #0
 800c21e:	2300      	movs	r3, #0
 800c220:	4638      	mov	r0, r7
 800c222:	4649      	mov	r1, r9
 800c224:	f7f4 fc06 	bl	8000a34 <__aeabi_dcmplt>
 800c228:	b110      	cbz	r0, 800c230 <_printf_float+0x80>
 800c22a:	232d      	movs	r3, #45	; 0x2d
 800c22c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c230:	4f9b      	ldr	r7, [pc, #620]	; (800c4a0 <_printf_float+0x2f0>)
 800c232:	4b9c      	ldr	r3, [pc, #624]	; (800c4a4 <_printf_float+0x2f4>)
 800c234:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c238:	bf98      	it	ls
 800c23a:	461f      	movls	r7, r3
 800c23c:	2303      	movs	r3, #3
 800c23e:	f04f 0900 	mov.w	r9, #0
 800c242:	6123      	str	r3, [r4, #16]
 800c244:	f02a 0304 	bic.w	r3, sl, #4
 800c248:	6023      	str	r3, [r4, #0]
 800c24a:	9600      	str	r6, [sp, #0]
 800c24c:	465b      	mov	r3, fp
 800c24e:	aa0f      	add	r2, sp, #60	; 0x3c
 800c250:	4621      	mov	r1, r4
 800c252:	4628      	mov	r0, r5
 800c254:	f000 f9e2 	bl	800c61c <_printf_common>
 800c258:	3001      	adds	r0, #1
 800c25a:	f040 8090 	bne.w	800c37e <_printf_float+0x1ce>
 800c25e:	f04f 30ff 	mov.w	r0, #4294967295
 800c262:	b011      	add	sp, #68	; 0x44
 800c264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c268:	463a      	mov	r2, r7
 800c26a:	464b      	mov	r3, r9
 800c26c:	4638      	mov	r0, r7
 800c26e:	4649      	mov	r1, r9
 800c270:	f7f4 fc08 	bl	8000a84 <__aeabi_dcmpun>
 800c274:	b110      	cbz	r0, 800c27c <_printf_float+0xcc>
 800c276:	4f8c      	ldr	r7, [pc, #560]	; (800c4a8 <_printf_float+0x2f8>)
 800c278:	4b8c      	ldr	r3, [pc, #560]	; (800c4ac <_printf_float+0x2fc>)
 800c27a:	e7db      	b.n	800c234 <_printf_float+0x84>
 800c27c:	6863      	ldr	r3, [r4, #4]
 800c27e:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800c282:	1c59      	adds	r1, r3, #1
 800c284:	a80d      	add	r0, sp, #52	; 0x34
 800c286:	a90e      	add	r1, sp, #56	; 0x38
 800c288:	d140      	bne.n	800c30c <_printf_float+0x15c>
 800c28a:	2306      	movs	r3, #6
 800c28c:	6063      	str	r3, [r4, #4]
 800c28e:	f04f 0c00 	mov.w	ip, #0
 800c292:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800c296:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800c29a:	6863      	ldr	r3, [r4, #4]
 800c29c:	6022      	str	r2, [r4, #0]
 800c29e:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800c2a2:	9300      	str	r3, [sp, #0]
 800c2a4:	463a      	mov	r2, r7
 800c2a6:	464b      	mov	r3, r9
 800c2a8:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800c2ac:	4628      	mov	r0, r5
 800c2ae:	f7ff feed 	bl	800c08c <__cvt>
 800c2b2:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800c2b6:	2b47      	cmp	r3, #71	; 0x47
 800c2b8:	4607      	mov	r7, r0
 800c2ba:	d109      	bne.n	800c2d0 <_printf_float+0x120>
 800c2bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2be:	1cd8      	adds	r0, r3, #3
 800c2c0:	db02      	blt.n	800c2c8 <_printf_float+0x118>
 800c2c2:	6862      	ldr	r2, [r4, #4]
 800c2c4:	4293      	cmp	r3, r2
 800c2c6:	dd47      	ble.n	800c358 <_printf_float+0x1a8>
 800c2c8:	f1a8 0802 	sub.w	r8, r8, #2
 800c2cc:	fa5f f888 	uxtb.w	r8, r8
 800c2d0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800c2d4:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c2d6:	d824      	bhi.n	800c322 <_printf_float+0x172>
 800c2d8:	3901      	subs	r1, #1
 800c2da:	4642      	mov	r2, r8
 800c2dc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c2e0:	910d      	str	r1, [sp, #52]	; 0x34
 800c2e2:	f7ff ff2f 	bl	800c144 <__exponent>
 800c2e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c2e8:	4681      	mov	r9, r0
 800c2ea:	1813      	adds	r3, r2, r0
 800c2ec:	2a01      	cmp	r2, #1
 800c2ee:	6123      	str	r3, [r4, #16]
 800c2f0:	dc02      	bgt.n	800c2f8 <_printf_float+0x148>
 800c2f2:	6822      	ldr	r2, [r4, #0]
 800c2f4:	07d1      	lsls	r1, r2, #31
 800c2f6:	d501      	bpl.n	800c2fc <_printf_float+0x14c>
 800c2f8:	3301      	adds	r3, #1
 800c2fa:	6123      	str	r3, [r4, #16]
 800c2fc:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c300:	2b00      	cmp	r3, #0
 800c302:	d0a2      	beq.n	800c24a <_printf_float+0x9a>
 800c304:	232d      	movs	r3, #45	; 0x2d
 800c306:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c30a:	e79e      	b.n	800c24a <_printf_float+0x9a>
 800c30c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800c310:	f000 816e 	beq.w	800c5f0 <_printf_float+0x440>
 800c314:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c318:	d1b9      	bne.n	800c28e <_printf_float+0xde>
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d1b7      	bne.n	800c28e <_printf_float+0xde>
 800c31e:	2301      	movs	r3, #1
 800c320:	e7b4      	b.n	800c28c <_printf_float+0xdc>
 800c322:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800c326:	d119      	bne.n	800c35c <_printf_float+0x1ac>
 800c328:	2900      	cmp	r1, #0
 800c32a:	6863      	ldr	r3, [r4, #4]
 800c32c:	dd0c      	ble.n	800c348 <_printf_float+0x198>
 800c32e:	6121      	str	r1, [r4, #16]
 800c330:	b913      	cbnz	r3, 800c338 <_printf_float+0x188>
 800c332:	6822      	ldr	r2, [r4, #0]
 800c334:	07d2      	lsls	r2, r2, #31
 800c336:	d502      	bpl.n	800c33e <_printf_float+0x18e>
 800c338:	3301      	adds	r3, #1
 800c33a:	440b      	add	r3, r1
 800c33c:	6123      	str	r3, [r4, #16]
 800c33e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c340:	f04f 0900 	mov.w	r9, #0
 800c344:	65a3      	str	r3, [r4, #88]	; 0x58
 800c346:	e7d9      	b.n	800c2fc <_printf_float+0x14c>
 800c348:	b913      	cbnz	r3, 800c350 <_printf_float+0x1a0>
 800c34a:	6822      	ldr	r2, [r4, #0]
 800c34c:	07d0      	lsls	r0, r2, #31
 800c34e:	d501      	bpl.n	800c354 <_printf_float+0x1a4>
 800c350:	3302      	adds	r3, #2
 800c352:	e7f3      	b.n	800c33c <_printf_float+0x18c>
 800c354:	2301      	movs	r3, #1
 800c356:	e7f1      	b.n	800c33c <_printf_float+0x18c>
 800c358:	f04f 0867 	mov.w	r8, #103	; 0x67
 800c35c:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800c360:	4293      	cmp	r3, r2
 800c362:	db05      	blt.n	800c370 <_printf_float+0x1c0>
 800c364:	6822      	ldr	r2, [r4, #0]
 800c366:	6123      	str	r3, [r4, #16]
 800c368:	07d1      	lsls	r1, r2, #31
 800c36a:	d5e8      	bpl.n	800c33e <_printf_float+0x18e>
 800c36c:	3301      	adds	r3, #1
 800c36e:	e7e5      	b.n	800c33c <_printf_float+0x18c>
 800c370:	2b00      	cmp	r3, #0
 800c372:	bfcc      	ite	gt
 800c374:	2301      	movgt	r3, #1
 800c376:	f1c3 0302 	rsble	r3, r3, #2
 800c37a:	4413      	add	r3, r2
 800c37c:	e7de      	b.n	800c33c <_printf_float+0x18c>
 800c37e:	6823      	ldr	r3, [r4, #0]
 800c380:	055a      	lsls	r2, r3, #21
 800c382:	d407      	bmi.n	800c394 <_printf_float+0x1e4>
 800c384:	6923      	ldr	r3, [r4, #16]
 800c386:	463a      	mov	r2, r7
 800c388:	4659      	mov	r1, fp
 800c38a:	4628      	mov	r0, r5
 800c38c:	47b0      	blx	r6
 800c38e:	3001      	adds	r0, #1
 800c390:	d129      	bne.n	800c3e6 <_printf_float+0x236>
 800c392:	e764      	b.n	800c25e <_printf_float+0xae>
 800c394:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800c398:	f240 80d7 	bls.w	800c54a <_printf_float+0x39a>
 800c39c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	f7f4 fb3c 	bl	8000a20 <__aeabi_dcmpeq>
 800c3a8:	b388      	cbz	r0, 800c40e <_printf_float+0x25e>
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	4a40      	ldr	r2, [pc, #256]	; (800c4b0 <_printf_float+0x300>)
 800c3ae:	4659      	mov	r1, fp
 800c3b0:	4628      	mov	r0, r5
 800c3b2:	47b0      	blx	r6
 800c3b4:	3001      	adds	r0, #1
 800c3b6:	f43f af52 	beq.w	800c25e <_printf_float+0xae>
 800c3ba:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c3be:	429a      	cmp	r2, r3
 800c3c0:	db02      	blt.n	800c3c8 <_printf_float+0x218>
 800c3c2:	6823      	ldr	r3, [r4, #0]
 800c3c4:	07d8      	lsls	r0, r3, #31
 800c3c6:	d50e      	bpl.n	800c3e6 <_printf_float+0x236>
 800c3c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c3cc:	4659      	mov	r1, fp
 800c3ce:	4628      	mov	r0, r5
 800c3d0:	47b0      	blx	r6
 800c3d2:	3001      	adds	r0, #1
 800c3d4:	f43f af43 	beq.w	800c25e <_printf_float+0xae>
 800c3d8:	2700      	movs	r7, #0
 800c3da:	f104 081a 	add.w	r8, r4, #26
 800c3de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c3e0:	3b01      	subs	r3, #1
 800c3e2:	42bb      	cmp	r3, r7
 800c3e4:	dc09      	bgt.n	800c3fa <_printf_float+0x24a>
 800c3e6:	6823      	ldr	r3, [r4, #0]
 800c3e8:	079f      	lsls	r7, r3, #30
 800c3ea:	f100 80fd 	bmi.w	800c5e8 <_printf_float+0x438>
 800c3ee:	68e0      	ldr	r0, [r4, #12]
 800c3f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c3f2:	4298      	cmp	r0, r3
 800c3f4:	bfb8      	it	lt
 800c3f6:	4618      	movlt	r0, r3
 800c3f8:	e733      	b.n	800c262 <_printf_float+0xb2>
 800c3fa:	2301      	movs	r3, #1
 800c3fc:	4642      	mov	r2, r8
 800c3fe:	4659      	mov	r1, fp
 800c400:	4628      	mov	r0, r5
 800c402:	47b0      	blx	r6
 800c404:	3001      	adds	r0, #1
 800c406:	f43f af2a 	beq.w	800c25e <_printf_float+0xae>
 800c40a:	3701      	adds	r7, #1
 800c40c:	e7e7      	b.n	800c3de <_printf_float+0x22e>
 800c40e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c410:	2b00      	cmp	r3, #0
 800c412:	dc2b      	bgt.n	800c46c <_printf_float+0x2bc>
 800c414:	2301      	movs	r3, #1
 800c416:	4a26      	ldr	r2, [pc, #152]	; (800c4b0 <_printf_float+0x300>)
 800c418:	4659      	mov	r1, fp
 800c41a:	4628      	mov	r0, r5
 800c41c:	47b0      	blx	r6
 800c41e:	3001      	adds	r0, #1
 800c420:	f43f af1d 	beq.w	800c25e <_printf_float+0xae>
 800c424:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c426:	b923      	cbnz	r3, 800c432 <_printf_float+0x282>
 800c428:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c42a:	b913      	cbnz	r3, 800c432 <_printf_float+0x282>
 800c42c:	6823      	ldr	r3, [r4, #0]
 800c42e:	07d9      	lsls	r1, r3, #31
 800c430:	d5d9      	bpl.n	800c3e6 <_printf_float+0x236>
 800c432:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c436:	4659      	mov	r1, fp
 800c438:	4628      	mov	r0, r5
 800c43a:	47b0      	blx	r6
 800c43c:	3001      	adds	r0, #1
 800c43e:	f43f af0e 	beq.w	800c25e <_printf_float+0xae>
 800c442:	f04f 0800 	mov.w	r8, #0
 800c446:	f104 091a 	add.w	r9, r4, #26
 800c44a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c44c:	425b      	negs	r3, r3
 800c44e:	4543      	cmp	r3, r8
 800c450:	dc01      	bgt.n	800c456 <_printf_float+0x2a6>
 800c452:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c454:	e797      	b.n	800c386 <_printf_float+0x1d6>
 800c456:	2301      	movs	r3, #1
 800c458:	464a      	mov	r2, r9
 800c45a:	4659      	mov	r1, fp
 800c45c:	4628      	mov	r0, r5
 800c45e:	47b0      	blx	r6
 800c460:	3001      	adds	r0, #1
 800c462:	f43f aefc 	beq.w	800c25e <_printf_float+0xae>
 800c466:	f108 0801 	add.w	r8, r8, #1
 800c46a:	e7ee      	b.n	800c44a <_printf_float+0x29a>
 800c46c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c46e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c470:	429a      	cmp	r2, r3
 800c472:	bfa8      	it	ge
 800c474:	461a      	movge	r2, r3
 800c476:	2a00      	cmp	r2, #0
 800c478:	4690      	mov	r8, r2
 800c47a:	dd07      	ble.n	800c48c <_printf_float+0x2dc>
 800c47c:	4613      	mov	r3, r2
 800c47e:	4659      	mov	r1, fp
 800c480:	463a      	mov	r2, r7
 800c482:	4628      	mov	r0, r5
 800c484:	47b0      	blx	r6
 800c486:	3001      	adds	r0, #1
 800c488:	f43f aee9 	beq.w	800c25e <_printf_float+0xae>
 800c48c:	f104 031a 	add.w	r3, r4, #26
 800c490:	f04f 0a00 	mov.w	sl, #0
 800c494:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800c498:	930b      	str	r3, [sp, #44]	; 0x2c
 800c49a:	e015      	b.n	800c4c8 <_printf_float+0x318>
 800c49c:	7fefffff 	.word	0x7fefffff
 800c4a0:	0800f874 	.word	0x0800f874
 800c4a4:	0800f870 	.word	0x0800f870
 800c4a8:	0800f87c 	.word	0x0800f87c
 800c4ac:	0800f878 	.word	0x0800f878
 800c4b0:	0800f880 	.word	0x0800f880
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c4b8:	4659      	mov	r1, fp
 800c4ba:	4628      	mov	r0, r5
 800c4bc:	47b0      	blx	r6
 800c4be:	3001      	adds	r0, #1
 800c4c0:	f43f aecd 	beq.w	800c25e <_printf_float+0xae>
 800c4c4:	f10a 0a01 	add.w	sl, sl, #1
 800c4c8:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800c4cc:	eba9 0308 	sub.w	r3, r9, r8
 800c4d0:	4553      	cmp	r3, sl
 800c4d2:	dcef      	bgt.n	800c4b4 <_printf_float+0x304>
 800c4d4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c4d8:	429a      	cmp	r2, r3
 800c4da:	444f      	add	r7, r9
 800c4dc:	db14      	blt.n	800c508 <_printf_float+0x358>
 800c4de:	6823      	ldr	r3, [r4, #0]
 800c4e0:	07da      	lsls	r2, r3, #31
 800c4e2:	d411      	bmi.n	800c508 <_printf_float+0x358>
 800c4e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c4e6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c4e8:	eba3 0209 	sub.w	r2, r3, r9
 800c4ec:	eba3 0901 	sub.w	r9, r3, r1
 800c4f0:	4591      	cmp	r9, r2
 800c4f2:	bfa8      	it	ge
 800c4f4:	4691      	movge	r9, r2
 800c4f6:	f1b9 0f00 	cmp.w	r9, #0
 800c4fa:	dc0d      	bgt.n	800c518 <_printf_float+0x368>
 800c4fc:	2700      	movs	r7, #0
 800c4fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c502:	f104 081a 	add.w	r8, r4, #26
 800c506:	e018      	b.n	800c53a <_printf_float+0x38a>
 800c508:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c50c:	4659      	mov	r1, fp
 800c50e:	4628      	mov	r0, r5
 800c510:	47b0      	blx	r6
 800c512:	3001      	adds	r0, #1
 800c514:	d1e6      	bne.n	800c4e4 <_printf_float+0x334>
 800c516:	e6a2      	b.n	800c25e <_printf_float+0xae>
 800c518:	464b      	mov	r3, r9
 800c51a:	463a      	mov	r2, r7
 800c51c:	4659      	mov	r1, fp
 800c51e:	4628      	mov	r0, r5
 800c520:	47b0      	blx	r6
 800c522:	3001      	adds	r0, #1
 800c524:	d1ea      	bne.n	800c4fc <_printf_float+0x34c>
 800c526:	e69a      	b.n	800c25e <_printf_float+0xae>
 800c528:	2301      	movs	r3, #1
 800c52a:	4642      	mov	r2, r8
 800c52c:	4659      	mov	r1, fp
 800c52e:	4628      	mov	r0, r5
 800c530:	47b0      	blx	r6
 800c532:	3001      	adds	r0, #1
 800c534:	f43f ae93 	beq.w	800c25e <_printf_float+0xae>
 800c538:	3701      	adds	r7, #1
 800c53a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c53e:	1a9b      	subs	r3, r3, r2
 800c540:	eba3 0309 	sub.w	r3, r3, r9
 800c544:	42bb      	cmp	r3, r7
 800c546:	dcef      	bgt.n	800c528 <_printf_float+0x378>
 800c548:	e74d      	b.n	800c3e6 <_printf_float+0x236>
 800c54a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c54c:	2a01      	cmp	r2, #1
 800c54e:	dc01      	bgt.n	800c554 <_printf_float+0x3a4>
 800c550:	07db      	lsls	r3, r3, #31
 800c552:	d538      	bpl.n	800c5c6 <_printf_float+0x416>
 800c554:	2301      	movs	r3, #1
 800c556:	463a      	mov	r2, r7
 800c558:	4659      	mov	r1, fp
 800c55a:	4628      	mov	r0, r5
 800c55c:	47b0      	blx	r6
 800c55e:	3001      	adds	r0, #1
 800c560:	f43f ae7d 	beq.w	800c25e <_printf_float+0xae>
 800c564:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c568:	4659      	mov	r1, fp
 800c56a:	4628      	mov	r0, r5
 800c56c:	47b0      	blx	r6
 800c56e:	3001      	adds	r0, #1
 800c570:	f107 0701 	add.w	r7, r7, #1
 800c574:	f43f ae73 	beq.w	800c25e <_printf_float+0xae>
 800c578:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c57c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c57e:	2200      	movs	r2, #0
 800c580:	f103 38ff 	add.w	r8, r3, #4294967295
 800c584:	2300      	movs	r3, #0
 800c586:	f7f4 fa4b 	bl	8000a20 <__aeabi_dcmpeq>
 800c58a:	b9c0      	cbnz	r0, 800c5be <_printf_float+0x40e>
 800c58c:	4643      	mov	r3, r8
 800c58e:	463a      	mov	r2, r7
 800c590:	4659      	mov	r1, fp
 800c592:	4628      	mov	r0, r5
 800c594:	47b0      	blx	r6
 800c596:	3001      	adds	r0, #1
 800c598:	d10d      	bne.n	800c5b6 <_printf_float+0x406>
 800c59a:	e660      	b.n	800c25e <_printf_float+0xae>
 800c59c:	2301      	movs	r3, #1
 800c59e:	4642      	mov	r2, r8
 800c5a0:	4659      	mov	r1, fp
 800c5a2:	4628      	mov	r0, r5
 800c5a4:	47b0      	blx	r6
 800c5a6:	3001      	adds	r0, #1
 800c5a8:	f43f ae59 	beq.w	800c25e <_printf_float+0xae>
 800c5ac:	3701      	adds	r7, #1
 800c5ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c5b0:	3b01      	subs	r3, #1
 800c5b2:	42bb      	cmp	r3, r7
 800c5b4:	dcf2      	bgt.n	800c59c <_printf_float+0x3ec>
 800c5b6:	464b      	mov	r3, r9
 800c5b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c5bc:	e6e4      	b.n	800c388 <_printf_float+0x1d8>
 800c5be:	2700      	movs	r7, #0
 800c5c0:	f104 081a 	add.w	r8, r4, #26
 800c5c4:	e7f3      	b.n	800c5ae <_printf_float+0x3fe>
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	e7e1      	b.n	800c58e <_printf_float+0x3de>
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	4642      	mov	r2, r8
 800c5ce:	4659      	mov	r1, fp
 800c5d0:	4628      	mov	r0, r5
 800c5d2:	47b0      	blx	r6
 800c5d4:	3001      	adds	r0, #1
 800c5d6:	f43f ae42 	beq.w	800c25e <_printf_float+0xae>
 800c5da:	3701      	adds	r7, #1
 800c5dc:	68e3      	ldr	r3, [r4, #12]
 800c5de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c5e0:	1a9b      	subs	r3, r3, r2
 800c5e2:	42bb      	cmp	r3, r7
 800c5e4:	dcf1      	bgt.n	800c5ca <_printf_float+0x41a>
 800c5e6:	e702      	b.n	800c3ee <_printf_float+0x23e>
 800c5e8:	2700      	movs	r7, #0
 800c5ea:	f104 0819 	add.w	r8, r4, #25
 800c5ee:	e7f5      	b.n	800c5dc <_printf_float+0x42c>
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	f43f ae94 	beq.w	800c31e <_printf_float+0x16e>
 800c5f6:	f04f 0c00 	mov.w	ip, #0
 800c5fa:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800c5fe:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800c602:	6022      	str	r2, [r4, #0]
 800c604:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800c608:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800c60c:	9300      	str	r3, [sp, #0]
 800c60e:	463a      	mov	r2, r7
 800c610:	464b      	mov	r3, r9
 800c612:	4628      	mov	r0, r5
 800c614:	f7ff fd3a 	bl	800c08c <__cvt>
 800c618:	4607      	mov	r7, r0
 800c61a:	e64f      	b.n	800c2bc <_printf_float+0x10c>

0800c61c <_printf_common>:
 800c61c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c620:	4691      	mov	r9, r2
 800c622:	461f      	mov	r7, r3
 800c624:	688a      	ldr	r2, [r1, #8]
 800c626:	690b      	ldr	r3, [r1, #16]
 800c628:	4606      	mov	r6, r0
 800c62a:	4293      	cmp	r3, r2
 800c62c:	bfb8      	it	lt
 800c62e:	4613      	movlt	r3, r2
 800c630:	f8c9 3000 	str.w	r3, [r9]
 800c634:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c638:	460c      	mov	r4, r1
 800c63a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c63e:	b112      	cbz	r2, 800c646 <_printf_common+0x2a>
 800c640:	3301      	adds	r3, #1
 800c642:	f8c9 3000 	str.w	r3, [r9]
 800c646:	6823      	ldr	r3, [r4, #0]
 800c648:	0699      	lsls	r1, r3, #26
 800c64a:	bf42      	ittt	mi
 800c64c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c650:	3302      	addmi	r3, #2
 800c652:	f8c9 3000 	strmi.w	r3, [r9]
 800c656:	6825      	ldr	r5, [r4, #0]
 800c658:	f015 0506 	ands.w	r5, r5, #6
 800c65c:	d107      	bne.n	800c66e <_printf_common+0x52>
 800c65e:	f104 0a19 	add.w	sl, r4, #25
 800c662:	68e3      	ldr	r3, [r4, #12]
 800c664:	f8d9 2000 	ldr.w	r2, [r9]
 800c668:	1a9b      	subs	r3, r3, r2
 800c66a:	42ab      	cmp	r3, r5
 800c66c:	dc29      	bgt.n	800c6c2 <_printf_common+0xa6>
 800c66e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c672:	6822      	ldr	r2, [r4, #0]
 800c674:	3300      	adds	r3, #0
 800c676:	bf18      	it	ne
 800c678:	2301      	movne	r3, #1
 800c67a:	0692      	lsls	r2, r2, #26
 800c67c:	d42e      	bmi.n	800c6dc <_printf_common+0xc0>
 800c67e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c682:	4639      	mov	r1, r7
 800c684:	4630      	mov	r0, r6
 800c686:	47c0      	blx	r8
 800c688:	3001      	adds	r0, #1
 800c68a:	d021      	beq.n	800c6d0 <_printf_common+0xb4>
 800c68c:	6823      	ldr	r3, [r4, #0]
 800c68e:	68e5      	ldr	r5, [r4, #12]
 800c690:	f003 0306 	and.w	r3, r3, #6
 800c694:	2b04      	cmp	r3, #4
 800c696:	bf18      	it	ne
 800c698:	2500      	movne	r5, #0
 800c69a:	f8d9 2000 	ldr.w	r2, [r9]
 800c69e:	f04f 0900 	mov.w	r9, #0
 800c6a2:	bf08      	it	eq
 800c6a4:	1aad      	subeq	r5, r5, r2
 800c6a6:	68a3      	ldr	r3, [r4, #8]
 800c6a8:	6922      	ldr	r2, [r4, #16]
 800c6aa:	bf08      	it	eq
 800c6ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c6b0:	4293      	cmp	r3, r2
 800c6b2:	bfc4      	itt	gt
 800c6b4:	1a9b      	subgt	r3, r3, r2
 800c6b6:	18ed      	addgt	r5, r5, r3
 800c6b8:	341a      	adds	r4, #26
 800c6ba:	454d      	cmp	r5, r9
 800c6bc:	d11a      	bne.n	800c6f4 <_printf_common+0xd8>
 800c6be:	2000      	movs	r0, #0
 800c6c0:	e008      	b.n	800c6d4 <_printf_common+0xb8>
 800c6c2:	2301      	movs	r3, #1
 800c6c4:	4652      	mov	r2, sl
 800c6c6:	4639      	mov	r1, r7
 800c6c8:	4630      	mov	r0, r6
 800c6ca:	47c0      	blx	r8
 800c6cc:	3001      	adds	r0, #1
 800c6ce:	d103      	bne.n	800c6d8 <_printf_common+0xbc>
 800c6d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c6d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6d8:	3501      	adds	r5, #1
 800c6da:	e7c2      	b.n	800c662 <_printf_common+0x46>
 800c6dc:	2030      	movs	r0, #48	; 0x30
 800c6de:	18e1      	adds	r1, r4, r3
 800c6e0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c6e4:	1c5a      	adds	r2, r3, #1
 800c6e6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c6ea:	4422      	add	r2, r4
 800c6ec:	3302      	adds	r3, #2
 800c6ee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c6f2:	e7c4      	b.n	800c67e <_printf_common+0x62>
 800c6f4:	2301      	movs	r3, #1
 800c6f6:	4622      	mov	r2, r4
 800c6f8:	4639      	mov	r1, r7
 800c6fa:	4630      	mov	r0, r6
 800c6fc:	47c0      	blx	r8
 800c6fe:	3001      	adds	r0, #1
 800c700:	d0e6      	beq.n	800c6d0 <_printf_common+0xb4>
 800c702:	f109 0901 	add.w	r9, r9, #1
 800c706:	e7d8      	b.n	800c6ba <_printf_common+0x9e>

0800c708 <_printf_i>:
 800c708:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c70c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800c710:	460c      	mov	r4, r1
 800c712:	7e09      	ldrb	r1, [r1, #24]
 800c714:	b085      	sub	sp, #20
 800c716:	296e      	cmp	r1, #110	; 0x6e
 800c718:	4617      	mov	r7, r2
 800c71a:	4606      	mov	r6, r0
 800c71c:	4698      	mov	r8, r3
 800c71e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c720:	f000 80b3 	beq.w	800c88a <_printf_i+0x182>
 800c724:	d822      	bhi.n	800c76c <_printf_i+0x64>
 800c726:	2963      	cmp	r1, #99	; 0x63
 800c728:	d036      	beq.n	800c798 <_printf_i+0x90>
 800c72a:	d80a      	bhi.n	800c742 <_printf_i+0x3a>
 800c72c:	2900      	cmp	r1, #0
 800c72e:	f000 80b9 	beq.w	800c8a4 <_printf_i+0x19c>
 800c732:	2958      	cmp	r1, #88	; 0x58
 800c734:	f000 8083 	beq.w	800c83e <_printf_i+0x136>
 800c738:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c73c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800c740:	e032      	b.n	800c7a8 <_printf_i+0xa0>
 800c742:	2964      	cmp	r1, #100	; 0x64
 800c744:	d001      	beq.n	800c74a <_printf_i+0x42>
 800c746:	2969      	cmp	r1, #105	; 0x69
 800c748:	d1f6      	bne.n	800c738 <_printf_i+0x30>
 800c74a:	6820      	ldr	r0, [r4, #0]
 800c74c:	6813      	ldr	r3, [r2, #0]
 800c74e:	0605      	lsls	r5, r0, #24
 800c750:	f103 0104 	add.w	r1, r3, #4
 800c754:	d52a      	bpl.n	800c7ac <_printf_i+0xa4>
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	6011      	str	r1, [r2, #0]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	da03      	bge.n	800c766 <_printf_i+0x5e>
 800c75e:	222d      	movs	r2, #45	; 0x2d
 800c760:	425b      	negs	r3, r3
 800c762:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c766:	486f      	ldr	r0, [pc, #444]	; (800c924 <_printf_i+0x21c>)
 800c768:	220a      	movs	r2, #10
 800c76a:	e039      	b.n	800c7e0 <_printf_i+0xd8>
 800c76c:	2973      	cmp	r1, #115	; 0x73
 800c76e:	f000 809d 	beq.w	800c8ac <_printf_i+0x1a4>
 800c772:	d808      	bhi.n	800c786 <_printf_i+0x7e>
 800c774:	296f      	cmp	r1, #111	; 0x6f
 800c776:	d020      	beq.n	800c7ba <_printf_i+0xb2>
 800c778:	2970      	cmp	r1, #112	; 0x70
 800c77a:	d1dd      	bne.n	800c738 <_printf_i+0x30>
 800c77c:	6823      	ldr	r3, [r4, #0]
 800c77e:	f043 0320 	orr.w	r3, r3, #32
 800c782:	6023      	str	r3, [r4, #0]
 800c784:	e003      	b.n	800c78e <_printf_i+0x86>
 800c786:	2975      	cmp	r1, #117	; 0x75
 800c788:	d017      	beq.n	800c7ba <_printf_i+0xb2>
 800c78a:	2978      	cmp	r1, #120	; 0x78
 800c78c:	d1d4      	bne.n	800c738 <_printf_i+0x30>
 800c78e:	2378      	movs	r3, #120	; 0x78
 800c790:	4865      	ldr	r0, [pc, #404]	; (800c928 <_printf_i+0x220>)
 800c792:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c796:	e055      	b.n	800c844 <_printf_i+0x13c>
 800c798:	6813      	ldr	r3, [r2, #0]
 800c79a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c79e:	1d19      	adds	r1, r3, #4
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	6011      	str	r1, [r2, #0]
 800c7a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	e08c      	b.n	800c8c6 <_printf_i+0x1be>
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c7b2:	6011      	str	r1, [r2, #0]
 800c7b4:	bf18      	it	ne
 800c7b6:	b21b      	sxthne	r3, r3
 800c7b8:	e7cf      	b.n	800c75a <_printf_i+0x52>
 800c7ba:	6813      	ldr	r3, [r2, #0]
 800c7bc:	6825      	ldr	r5, [r4, #0]
 800c7be:	1d18      	adds	r0, r3, #4
 800c7c0:	6010      	str	r0, [r2, #0]
 800c7c2:	0628      	lsls	r0, r5, #24
 800c7c4:	d501      	bpl.n	800c7ca <_printf_i+0xc2>
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	e002      	b.n	800c7d0 <_printf_i+0xc8>
 800c7ca:	0668      	lsls	r0, r5, #25
 800c7cc:	d5fb      	bpl.n	800c7c6 <_printf_i+0xbe>
 800c7ce:	881b      	ldrh	r3, [r3, #0]
 800c7d0:	296f      	cmp	r1, #111	; 0x6f
 800c7d2:	bf14      	ite	ne
 800c7d4:	220a      	movne	r2, #10
 800c7d6:	2208      	moveq	r2, #8
 800c7d8:	4852      	ldr	r0, [pc, #328]	; (800c924 <_printf_i+0x21c>)
 800c7da:	2100      	movs	r1, #0
 800c7dc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c7e0:	6865      	ldr	r5, [r4, #4]
 800c7e2:	2d00      	cmp	r5, #0
 800c7e4:	60a5      	str	r5, [r4, #8]
 800c7e6:	f2c0 8095 	blt.w	800c914 <_printf_i+0x20c>
 800c7ea:	6821      	ldr	r1, [r4, #0]
 800c7ec:	f021 0104 	bic.w	r1, r1, #4
 800c7f0:	6021      	str	r1, [r4, #0]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d13d      	bne.n	800c872 <_printf_i+0x16a>
 800c7f6:	2d00      	cmp	r5, #0
 800c7f8:	f040 808e 	bne.w	800c918 <_printf_i+0x210>
 800c7fc:	4665      	mov	r5, ip
 800c7fe:	2a08      	cmp	r2, #8
 800c800:	d10b      	bne.n	800c81a <_printf_i+0x112>
 800c802:	6823      	ldr	r3, [r4, #0]
 800c804:	07db      	lsls	r3, r3, #31
 800c806:	d508      	bpl.n	800c81a <_printf_i+0x112>
 800c808:	6923      	ldr	r3, [r4, #16]
 800c80a:	6862      	ldr	r2, [r4, #4]
 800c80c:	429a      	cmp	r2, r3
 800c80e:	bfde      	ittt	le
 800c810:	2330      	movle	r3, #48	; 0x30
 800c812:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c816:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c81a:	ebac 0305 	sub.w	r3, ip, r5
 800c81e:	6123      	str	r3, [r4, #16]
 800c820:	f8cd 8000 	str.w	r8, [sp]
 800c824:	463b      	mov	r3, r7
 800c826:	aa03      	add	r2, sp, #12
 800c828:	4621      	mov	r1, r4
 800c82a:	4630      	mov	r0, r6
 800c82c:	f7ff fef6 	bl	800c61c <_printf_common>
 800c830:	3001      	adds	r0, #1
 800c832:	d14d      	bne.n	800c8d0 <_printf_i+0x1c8>
 800c834:	f04f 30ff 	mov.w	r0, #4294967295
 800c838:	b005      	add	sp, #20
 800c83a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c83e:	4839      	ldr	r0, [pc, #228]	; (800c924 <_printf_i+0x21c>)
 800c840:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800c844:	6813      	ldr	r3, [r2, #0]
 800c846:	6821      	ldr	r1, [r4, #0]
 800c848:	1d1d      	adds	r5, r3, #4
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	6015      	str	r5, [r2, #0]
 800c84e:	060a      	lsls	r2, r1, #24
 800c850:	d50b      	bpl.n	800c86a <_printf_i+0x162>
 800c852:	07ca      	lsls	r2, r1, #31
 800c854:	bf44      	itt	mi
 800c856:	f041 0120 	orrmi.w	r1, r1, #32
 800c85a:	6021      	strmi	r1, [r4, #0]
 800c85c:	b91b      	cbnz	r3, 800c866 <_printf_i+0x15e>
 800c85e:	6822      	ldr	r2, [r4, #0]
 800c860:	f022 0220 	bic.w	r2, r2, #32
 800c864:	6022      	str	r2, [r4, #0]
 800c866:	2210      	movs	r2, #16
 800c868:	e7b7      	b.n	800c7da <_printf_i+0xd2>
 800c86a:	064d      	lsls	r5, r1, #25
 800c86c:	bf48      	it	mi
 800c86e:	b29b      	uxthmi	r3, r3
 800c870:	e7ef      	b.n	800c852 <_printf_i+0x14a>
 800c872:	4665      	mov	r5, ip
 800c874:	fbb3 f1f2 	udiv	r1, r3, r2
 800c878:	fb02 3311 	mls	r3, r2, r1, r3
 800c87c:	5cc3      	ldrb	r3, [r0, r3]
 800c87e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c882:	460b      	mov	r3, r1
 800c884:	2900      	cmp	r1, #0
 800c886:	d1f5      	bne.n	800c874 <_printf_i+0x16c>
 800c888:	e7b9      	b.n	800c7fe <_printf_i+0xf6>
 800c88a:	6813      	ldr	r3, [r2, #0]
 800c88c:	6825      	ldr	r5, [r4, #0]
 800c88e:	1d18      	adds	r0, r3, #4
 800c890:	6961      	ldr	r1, [r4, #20]
 800c892:	6010      	str	r0, [r2, #0]
 800c894:	0628      	lsls	r0, r5, #24
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	d501      	bpl.n	800c89e <_printf_i+0x196>
 800c89a:	6019      	str	r1, [r3, #0]
 800c89c:	e002      	b.n	800c8a4 <_printf_i+0x19c>
 800c89e:	066a      	lsls	r2, r5, #25
 800c8a0:	d5fb      	bpl.n	800c89a <_printf_i+0x192>
 800c8a2:	8019      	strh	r1, [r3, #0]
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	4665      	mov	r5, ip
 800c8a8:	6123      	str	r3, [r4, #16]
 800c8aa:	e7b9      	b.n	800c820 <_printf_i+0x118>
 800c8ac:	6813      	ldr	r3, [r2, #0]
 800c8ae:	1d19      	adds	r1, r3, #4
 800c8b0:	6011      	str	r1, [r2, #0]
 800c8b2:	681d      	ldr	r5, [r3, #0]
 800c8b4:	6862      	ldr	r2, [r4, #4]
 800c8b6:	2100      	movs	r1, #0
 800c8b8:	4628      	mov	r0, r5
 800c8ba:	f001 f843 	bl	800d944 <memchr>
 800c8be:	b108      	cbz	r0, 800c8c4 <_printf_i+0x1bc>
 800c8c0:	1b40      	subs	r0, r0, r5
 800c8c2:	6060      	str	r0, [r4, #4]
 800c8c4:	6863      	ldr	r3, [r4, #4]
 800c8c6:	6123      	str	r3, [r4, #16]
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c8ce:	e7a7      	b.n	800c820 <_printf_i+0x118>
 800c8d0:	6923      	ldr	r3, [r4, #16]
 800c8d2:	462a      	mov	r2, r5
 800c8d4:	4639      	mov	r1, r7
 800c8d6:	4630      	mov	r0, r6
 800c8d8:	47c0      	blx	r8
 800c8da:	3001      	adds	r0, #1
 800c8dc:	d0aa      	beq.n	800c834 <_printf_i+0x12c>
 800c8de:	6823      	ldr	r3, [r4, #0]
 800c8e0:	079b      	lsls	r3, r3, #30
 800c8e2:	d413      	bmi.n	800c90c <_printf_i+0x204>
 800c8e4:	68e0      	ldr	r0, [r4, #12]
 800c8e6:	9b03      	ldr	r3, [sp, #12]
 800c8e8:	4298      	cmp	r0, r3
 800c8ea:	bfb8      	it	lt
 800c8ec:	4618      	movlt	r0, r3
 800c8ee:	e7a3      	b.n	800c838 <_printf_i+0x130>
 800c8f0:	2301      	movs	r3, #1
 800c8f2:	464a      	mov	r2, r9
 800c8f4:	4639      	mov	r1, r7
 800c8f6:	4630      	mov	r0, r6
 800c8f8:	47c0      	blx	r8
 800c8fa:	3001      	adds	r0, #1
 800c8fc:	d09a      	beq.n	800c834 <_printf_i+0x12c>
 800c8fe:	3501      	adds	r5, #1
 800c900:	68e3      	ldr	r3, [r4, #12]
 800c902:	9a03      	ldr	r2, [sp, #12]
 800c904:	1a9b      	subs	r3, r3, r2
 800c906:	42ab      	cmp	r3, r5
 800c908:	dcf2      	bgt.n	800c8f0 <_printf_i+0x1e8>
 800c90a:	e7eb      	b.n	800c8e4 <_printf_i+0x1dc>
 800c90c:	2500      	movs	r5, #0
 800c90e:	f104 0919 	add.w	r9, r4, #25
 800c912:	e7f5      	b.n	800c900 <_printf_i+0x1f8>
 800c914:	2b00      	cmp	r3, #0
 800c916:	d1ac      	bne.n	800c872 <_printf_i+0x16a>
 800c918:	7803      	ldrb	r3, [r0, #0]
 800c91a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c91e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c922:	e76c      	b.n	800c7fe <_printf_i+0xf6>
 800c924:	0800f882 	.word	0x0800f882
 800c928:	0800f893 	.word	0x0800f893

0800c92c <iprintf>:
 800c92c:	b40f      	push	{r0, r1, r2, r3}
 800c92e:	4b0a      	ldr	r3, [pc, #40]	; (800c958 <iprintf+0x2c>)
 800c930:	b513      	push	{r0, r1, r4, lr}
 800c932:	681c      	ldr	r4, [r3, #0]
 800c934:	b124      	cbz	r4, 800c940 <iprintf+0x14>
 800c936:	69a3      	ldr	r3, [r4, #24]
 800c938:	b913      	cbnz	r3, 800c940 <iprintf+0x14>
 800c93a:	4620      	mov	r0, r4
 800c93c:	f000 ff54 	bl	800d7e8 <__sinit>
 800c940:	ab05      	add	r3, sp, #20
 800c942:	9a04      	ldr	r2, [sp, #16]
 800c944:	68a1      	ldr	r1, [r4, #8]
 800c946:	4620      	mov	r0, r4
 800c948:	9301      	str	r3, [sp, #4]
 800c94a:	f001 fc6f 	bl	800e22c <_vfiprintf_r>
 800c94e:	b002      	add	sp, #8
 800c950:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c954:	b004      	add	sp, #16
 800c956:	4770      	bx	lr
 800c958:	2000026c 	.word	0x2000026c

0800c95c <_sbrk_r>:
 800c95c:	b538      	push	{r3, r4, r5, lr}
 800c95e:	2300      	movs	r3, #0
 800c960:	4c05      	ldr	r4, [pc, #20]	; (800c978 <_sbrk_r+0x1c>)
 800c962:	4605      	mov	r5, r0
 800c964:	4608      	mov	r0, r1
 800c966:	6023      	str	r3, [r4, #0]
 800c968:	f7f5 fa6e 	bl	8001e48 <_sbrk>
 800c96c:	1c43      	adds	r3, r0, #1
 800c96e:	d102      	bne.n	800c976 <_sbrk_r+0x1a>
 800c970:	6823      	ldr	r3, [r4, #0]
 800c972:	b103      	cbz	r3, 800c976 <_sbrk_r+0x1a>
 800c974:	602b      	str	r3, [r5, #0]
 800c976:	bd38      	pop	{r3, r4, r5, pc}
 800c978:	200082e4 	.word	0x200082e4

0800c97c <siprintf>:
 800c97c:	b40e      	push	{r1, r2, r3}
 800c97e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c982:	b500      	push	{lr}
 800c984:	b09c      	sub	sp, #112	; 0x70
 800c986:	ab1d      	add	r3, sp, #116	; 0x74
 800c988:	9002      	str	r0, [sp, #8]
 800c98a:	9006      	str	r0, [sp, #24]
 800c98c:	9107      	str	r1, [sp, #28]
 800c98e:	9104      	str	r1, [sp, #16]
 800c990:	4808      	ldr	r0, [pc, #32]	; (800c9b4 <siprintf+0x38>)
 800c992:	4909      	ldr	r1, [pc, #36]	; (800c9b8 <siprintf+0x3c>)
 800c994:	f853 2b04 	ldr.w	r2, [r3], #4
 800c998:	9105      	str	r1, [sp, #20]
 800c99a:	6800      	ldr	r0, [r0, #0]
 800c99c:	a902      	add	r1, sp, #8
 800c99e:	9301      	str	r3, [sp, #4]
 800c9a0:	f001 fb24 	bl	800dfec <_svfiprintf_r>
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	9b02      	ldr	r3, [sp, #8]
 800c9a8:	701a      	strb	r2, [r3, #0]
 800c9aa:	b01c      	add	sp, #112	; 0x70
 800c9ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800c9b0:	b003      	add	sp, #12
 800c9b2:	4770      	bx	lr
 800c9b4:	2000026c 	.word	0x2000026c
 800c9b8:	ffff0208 	.word	0xffff0208

0800c9bc <_strtol_l.isra.0>:
 800c9bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9c0:	4680      	mov	r8, r0
 800c9c2:	4689      	mov	r9, r1
 800c9c4:	4692      	mov	sl, r2
 800c9c6:	461e      	mov	r6, r3
 800c9c8:	460f      	mov	r7, r1
 800c9ca:	463d      	mov	r5, r7
 800c9cc:	9808      	ldr	r0, [sp, #32]
 800c9ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c9d2:	f000 ff93 	bl	800d8fc <__locale_ctype_ptr_l>
 800c9d6:	4420      	add	r0, r4
 800c9d8:	7843      	ldrb	r3, [r0, #1]
 800c9da:	f013 0308 	ands.w	r3, r3, #8
 800c9de:	d132      	bne.n	800ca46 <_strtol_l.isra.0+0x8a>
 800c9e0:	2c2d      	cmp	r4, #45	; 0x2d
 800c9e2:	d132      	bne.n	800ca4a <_strtol_l.isra.0+0x8e>
 800c9e4:	2201      	movs	r2, #1
 800c9e6:	787c      	ldrb	r4, [r7, #1]
 800c9e8:	1cbd      	adds	r5, r7, #2
 800c9ea:	2e00      	cmp	r6, #0
 800c9ec:	d05d      	beq.n	800caaa <_strtol_l.isra.0+0xee>
 800c9ee:	2e10      	cmp	r6, #16
 800c9f0:	d109      	bne.n	800ca06 <_strtol_l.isra.0+0x4a>
 800c9f2:	2c30      	cmp	r4, #48	; 0x30
 800c9f4:	d107      	bne.n	800ca06 <_strtol_l.isra.0+0x4a>
 800c9f6:	782b      	ldrb	r3, [r5, #0]
 800c9f8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c9fc:	2b58      	cmp	r3, #88	; 0x58
 800c9fe:	d14f      	bne.n	800caa0 <_strtol_l.isra.0+0xe4>
 800ca00:	2610      	movs	r6, #16
 800ca02:	786c      	ldrb	r4, [r5, #1]
 800ca04:	3502      	adds	r5, #2
 800ca06:	2a00      	cmp	r2, #0
 800ca08:	bf14      	ite	ne
 800ca0a:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800ca0e:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800ca12:	2700      	movs	r7, #0
 800ca14:	fbb1 fcf6 	udiv	ip, r1, r6
 800ca18:	4638      	mov	r0, r7
 800ca1a:	fb06 1e1c 	mls	lr, r6, ip, r1
 800ca1e:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800ca22:	2b09      	cmp	r3, #9
 800ca24:	d817      	bhi.n	800ca56 <_strtol_l.isra.0+0x9a>
 800ca26:	461c      	mov	r4, r3
 800ca28:	42a6      	cmp	r6, r4
 800ca2a:	dd23      	ble.n	800ca74 <_strtol_l.isra.0+0xb8>
 800ca2c:	1c7b      	adds	r3, r7, #1
 800ca2e:	d007      	beq.n	800ca40 <_strtol_l.isra.0+0x84>
 800ca30:	4584      	cmp	ip, r0
 800ca32:	d31c      	bcc.n	800ca6e <_strtol_l.isra.0+0xb2>
 800ca34:	d101      	bne.n	800ca3a <_strtol_l.isra.0+0x7e>
 800ca36:	45a6      	cmp	lr, r4
 800ca38:	db19      	blt.n	800ca6e <_strtol_l.isra.0+0xb2>
 800ca3a:	2701      	movs	r7, #1
 800ca3c:	fb00 4006 	mla	r0, r0, r6, r4
 800ca40:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca44:	e7eb      	b.n	800ca1e <_strtol_l.isra.0+0x62>
 800ca46:	462f      	mov	r7, r5
 800ca48:	e7bf      	b.n	800c9ca <_strtol_l.isra.0+0xe>
 800ca4a:	2c2b      	cmp	r4, #43	; 0x2b
 800ca4c:	bf04      	itt	eq
 800ca4e:	1cbd      	addeq	r5, r7, #2
 800ca50:	787c      	ldrbeq	r4, [r7, #1]
 800ca52:	461a      	mov	r2, r3
 800ca54:	e7c9      	b.n	800c9ea <_strtol_l.isra.0+0x2e>
 800ca56:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800ca5a:	2b19      	cmp	r3, #25
 800ca5c:	d801      	bhi.n	800ca62 <_strtol_l.isra.0+0xa6>
 800ca5e:	3c37      	subs	r4, #55	; 0x37
 800ca60:	e7e2      	b.n	800ca28 <_strtol_l.isra.0+0x6c>
 800ca62:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800ca66:	2b19      	cmp	r3, #25
 800ca68:	d804      	bhi.n	800ca74 <_strtol_l.isra.0+0xb8>
 800ca6a:	3c57      	subs	r4, #87	; 0x57
 800ca6c:	e7dc      	b.n	800ca28 <_strtol_l.isra.0+0x6c>
 800ca6e:	f04f 37ff 	mov.w	r7, #4294967295
 800ca72:	e7e5      	b.n	800ca40 <_strtol_l.isra.0+0x84>
 800ca74:	1c7b      	adds	r3, r7, #1
 800ca76:	d108      	bne.n	800ca8a <_strtol_l.isra.0+0xce>
 800ca78:	2322      	movs	r3, #34	; 0x22
 800ca7a:	4608      	mov	r0, r1
 800ca7c:	f8c8 3000 	str.w	r3, [r8]
 800ca80:	f1ba 0f00 	cmp.w	sl, #0
 800ca84:	d107      	bne.n	800ca96 <_strtol_l.isra.0+0xda>
 800ca86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca8a:	b102      	cbz	r2, 800ca8e <_strtol_l.isra.0+0xd2>
 800ca8c:	4240      	negs	r0, r0
 800ca8e:	f1ba 0f00 	cmp.w	sl, #0
 800ca92:	d0f8      	beq.n	800ca86 <_strtol_l.isra.0+0xca>
 800ca94:	b10f      	cbz	r7, 800ca9a <_strtol_l.isra.0+0xde>
 800ca96:	f105 39ff 	add.w	r9, r5, #4294967295
 800ca9a:	f8ca 9000 	str.w	r9, [sl]
 800ca9e:	e7f2      	b.n	800ca86 <_strtol_l.isra.0+0xca>
 800caa0:	2430      	movs	r4, #48	; 0x30
 800caa2:	2e00      	cmp	r6, #0
 800caa4:	d1af      	bne.n	800ca06 <_strtol_l.isra.0+0x4a>
 800caa6:	2608      	movs	r6, #8
 800caa8:	e7ad      	b.n	800ca06 <_strtol_l.isra.0+0x4a>
 800caaa:	2c30      	cmp	r4, #48	; 0x30
 800caac:	d0a3      	beq.n	800c9f6 <_strtol_l.isra.0+0x3a>
 800caae:	260a      	movs	r6, #10
 800cab0:	e7a9      	b.n	800ca06 <_strtol_l.isra.0+0x4a>
	...

0800cab4 <strtol>:
 800cab4:	4b08      	ldr	r3, [pc, #32]	; (800cad8 <strtol+0x24>)
 800cab6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cab8:	681c      	ldr	r4, [r3, #0]
 800caba:	4d08      	ldr	r5, [pc, #32]	; (800cadc <strtol+0x28>)
 800cabc:	6a23      	ldr	r3, [r4, #32]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	bf08      	it	eq
 800cac2:	462b      	moveq	r3, r5
 800cac4:	9300      	str	r3, [sp, #0]
 800cac6:	4613      	mov	r3, r2
 800cac8:	460a      	mov	r2, r1
 800caca:	4601      	mov	r1, r0
 800cacc:	4620      	mov	r0, r4
 800cace:	f7ff ff75 	bl	800c9bc <_strtol_l.isra.0>
 800cad2:	b003      	add	sp, #12
 800cad4:	bd30      	pop	{r4, r5, pc}
 800cad6:	bf00      	nop
 800cad8:	2000026c 	.word	0x2000026c
 800cadc:	200002d0 	.word	0x200002d0

0800cae0 <quorem>:
 800cae0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cae4:	6903      	ldr	r3, [r0, #16]
 800cae6:	690c      	ldr	r4, [r1, #16]
 800cae8:	4680      	mov	r8, r0
 800caea:	42a3      	cmp	r3, r4
 800caec:	f2c0 8084 	blt.w	800cbf8 <quorem+0x118>
 800caf0:	3c01      	subs	r4, #1
 800caf2:	f101 0714 	add.w	r7, r1, #20
 800caf6:	f100 0614 	add.w	r6, r0, #20
 800cafa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800cafe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800cb02:	3501      	adds	r5, #1
 800cb04:	fbb0 f5f5 	udiv	r5, r0, r5
 800cb08:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800cb0c:	eb06 030c 	add.w	r3, r6, ip
 800cb10:	eb07 090c 	add.w	r9, r7, ip
 800cb14:	9301      	str	r3, [sp, #4]
 800cb16:	b39d      	cbz	r5, 800cb80 <quorem+0xa0>
 800cb18:	f04f 0a00 	mov.w	sl, #0
 800cb1c:	4638      	mov	r0, r7
 800cb1e:	46b6      	mov	lr, r6
 800cb20:	46d3      	mov	fp, sl
 800cb22:	f850 2b04 	ldr.w	r2, [r0], #4
 800cb26:	b293      	uxth	r3, r2
 800cb28:	fb05 a303 	mla	r3, r5, r3, sl
 800cb2c:	0c12      	lsrs	r2, r2, #16
 800cb2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cb32:	fb05 a202 	mla	r2, r5, r2, sl
 800cb36:	b29b      	uxth	r3, r3
 800cb38:	ebab 0303 	sub.w	r3, fp, r3
 800cb3c:	f8de b000 	ldr.w	fp, [lr]
 800cb40:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800cb44:	fa1f fb8b 	uxth.w	fp, fp
 800cb48:	445b      	add	r3, fp
 800cb4a:	fa1f fb82 	uxth.w	fp, r2
 800cb4e:	f8de 2000 	ldr.w	r2, [lr]
 800cb52:	4581      	cmp	r9, r0
 800cb54:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800cb58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cb5c:	b29b      	uxth	r3, r3
 800cb5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb62:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800cb66:	f84e 3b04 	str.w	r3, [lr], #4
 800cb6a:	d2da      	bcs.n	800cb22 <quorem+0x42>
 800cb6c:	f856 300c 	ldr.w	r3, [r6, ip]
 800cb70:	b933      	cbnz	r3, 800cb80 <quorem+0xa0>
 800cb72:	9b01      	ldr	r3, [sp, #4]
 800cb74:	3b04      	subs	r3, #4
 800cb76:	429e      	cmp	r6, r3
 800cb78:	461a      	mov	r2, r3
 800cb7a:	d331      	bcc.n	800cbe0 <quorem+0x100>
 800cb7c:	f8c8 4010 	str.w	r4, [r8, #16]
 800cb80:	4640      	mov	r0, r8
 800cb82:	f001 f903 	bl	800dd8c <__mcmp>
 800cb86:	2800      	cmp	r0, #0
 800cb88:	db26      	blt.n	800cbd8 <quorem+0xf8>
 800cb8a:	4630      	mov	r0, r6
 800cb8c:	f04f 0c00 	mov.w	ip, #0
 800cb90:	3501      	adds	r5, #1
 800cb92:	f857 1b04 	ldr.w	r1, [r7], #4
 800cb96:	f8d0 e000 	ldr.w	lr, [r0]
 800cb9a:	b28b      	uxth	r3, r1
 800cb9c:	ebac 0303 	sub.w	r3, ip, r3
 800cba0:	fa1f f28e 	uxth.w	r2, lr
 800cba4:	4413      	add	r3, r2
 800cba6:	0c0a      	lsrs	r2, r1, #16
 800cba8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cbac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cbb0:	b29b      	uxth	r3, r3
 800cbb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbb6:	45b9      	cmp	r9, r7
 800cbb8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cbbc:	f840 3b04 	str.w	r3, [r0], #4
 800cbc0:	d2e7      	bcs.n	800cb92 <quorem+0xb2>
 800cbc2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800cbc6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800cbca:	b92a      	cbnz	r2, 800cbd8 <quorem+0xf8>
 800cbcc:	3b04      	subs	r3, #4
 800cbce:	429e      	cmp	r6, r3
 800cbd0:	461a      	mov	r2, r3
 800cbd2:	d30b      	bcc.n	800cbec <quorem+0x10c>
 800cbd4:	f8c8 4010 	str.w	r4, [r8, #16]
 800cbd8:	4628      	mov	r0, r5
 800cbda:	b003      	add	sp, #12
 800cbdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbe0:	6812      	ldr	r2, [r2, #0]
 800cbe2:	3b04      	subs	r3, #4
 800cbe4:	2a00      	cmp	r2, #0
 800cbe6:	d1c9      	bne.n	800cb7c <quorem+0x9c>
 800cbe8:	3c01      	subs	r4, #1
 800cbea:	e7c4      	b.n	800cb76 <quorem+0x96>
 800cbec:	6812      	ldr	r2, [r2, #0]
 800cbee:	3b04      	subs	r3, #4
 800cbf0:	2a00      	cmp	r2, #0
 800cbf2:	d1ef      	bne.n	800cbd4 <quorem+0xf4>
 800cbf4:	3c01      	subs	r4, #1
 800cbf6:	e7ea      	b.n	800cbce <quorem+0xee>
 800cbf8:	2000      	movs	r0, #0
 800cbfa:	e7ee      	b.n	800cbda <quorem+0xfa>
 800cbfc:	0000      	movs	r0, r0
	...

0800cc00 <_dtoa_r>:
 800cc00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc04:	4616      	mov	r6, r2
 800cc06:	461f      	mov	r7, r3
 800cc08:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cc0a:	b095      	sub	sp, #84	; 0x54
 800cc0c:	4604      	mov	r4, r0
 800cc0e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800cc12:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800cc16:	b93d      	cbnz	r5, 800cc28 <_dtoa_r+0x28>
 800cc18:	2010      	movs	r0, #16
 800cc1a:	f7ff f95f 	bl	800bedc <malloc>
 800cc1e:	6260      	str	r0, [r4, #36]	; 0x24
 800cc20:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cc24:	6005      	str	r5, [r0, #0]
 800cc26:	60c5      	str	r5, [r0, #12]
 800cc28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cc2a:	6819      	ldr	r1, [r3, #0]
 800cc2c:	b151      	cbz	r1, 800cc44 <_dtoa_r+0x44>
 800cc2e:	685a      	ldr	r2, [r3, #4]
 800cc30:	2301      	movs	r3, #1
 800cc32:	4093      	lsls	r3, r2
 800cc34:	604a      	str	r2, [r1, #4]
 800cc36:	608b      	str	r3, [r1, #8]
 800cc38:	4620      	mov	r0, r4
 800cc3a:	f000 fec7 	bl	800d9cc <_Bfree>
 800cc3e:	2200      	movs	r2, #0
 800cc40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cc42:	601a      	str	r2, [r3, #0]
 800cc44:	1e3b      	subs	r3, r7, #0
 800cc46:	bfaf      	iteee	ge
 800cc48:	2300      	movge	r3, #0
 800cc4a:	2201      	movlt	r2, #1
 800cc4c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800cc50:	9303      	strlt	r3, [sp, #12]
 800cc52:	bfac      	ite	ge
 800cc54:	f8c8 3000 	strge.w	r3, [r8]
 800cc58:	f8c8 2000 	strlt.w	r2, [r8]
 800cc5c:	4bae      	ldr	r3, [pc, #696]	; (800cf18 <_dtoa_r+0x318>)
 800cc5e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800cc62:	ea33 0308 	bics.w	r3, r3, r8
 800cc66:	d11b      	bne.n	800cca0 <_dtoa_r+0xa0>
 800cc68:	f242 730f 	movw	r3, #9999	; 0x270f
 800cc6c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800cc6e:	6013      	str	r3, [r2, #0]
 800cc70:	9b02      	ldr	r3, [sp, #8]
 800cc72:	b923      	cbnz	r3, 800cc7e <_dtoa_r+0x7e>
 800cc74:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800cc78:	2800      	cmp	r0, #0
 800cc7a:	f000 8545 	beq.w	800d708 <_dtoa_r+0xb08>
 800cc7e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cc80:	b953      	cbnz	r3, 800cc98 <_dtoa_r+0x98>
 800cc82:	4ba6      	ldr	r3, [pc, #664]	; (800cf1c <_dtoa_r+0x31c>)
 800cc84:	e021      	b.n	800ccca <_dtoa_r+0xca>
 800cc86:	4ba6      	ldr	r3, [pc, #664]	; (800cf20 <_dtoa_r+0x320>)
 800cc88:	9306      	str	r3, [sp, #24]
 800cc8a:	3308      	adds	r3, #8
 800cc8c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800cc8e:	6013      	str	r3, [r2, #0]
 800cc90:	9806      	ldr	r0, [sp, #24]
 800cc92:	b015      	add	sp, #84	; 0x54
 800cc94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc98:	4ba0      	ldr	r3, [pc, #640]	; (800cf1c <_dtoa_r+0x31c>)
 800cc9a:	9306      	str	r3, [sp, #24]
 800cc9c:	3303      	adds	r3, #3
 800cc9e:	e7f5      	b.n	800cc8c <_dtoa_r+0x8c>
 800cca0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800cca4:	2200      	movs	r2, #0
 800cca6:	2300      	movs	r3, #0
 800cca8:	4630      	mov	r0, r6
 800ccaa:	4639      	mov	r1, r7
 800ccac:	f7f3 feb8 	bl	8000a20 <__aeabi_dcmpeq>
 800ccb0:	4682      	mov	sl, r0
 800ccb2:	b160      	cbz	r0, 800ccce <_dtoa_r+0xce>
 800ccb4:	2301      	movs	r3, #1
 800ccb6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ccb8:	6013      	str	r3, [r2, #0]
 800ccba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	f000 8520 	beq.w	800d702 <_dtoa_r+0xb02>
 800ccc2:	4b98      	ldr	r3, [pc, #608]	; (800cf24 <_dtoa_r+0x324>)
 800ccc4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ccc6:	6013      	str	r3, [r2, #0]
 800ccc8:	3b01      	subs	r3, #1
 800ccca:	9306      	str	r3, [sp, #24]
 800cccc:	e7e0      	b.n	800cc90 <_dtoa_r+0x90>
 800ccce:	ab12      	add	r3, sp, #72	; 0x48
 800ccd0:	9301      	str	r3, [sp, #4]
 800ccd2:	ab13      	add	r3, sp, #76	; 0x4c
 800ccd4:	9300      	str	r3, [sp, #0]
 800ccd6:	4632      	mov	r2, r6
 800ccd8:	463b      	mov	r3, r7
 800ccda:	4620      	mov	r0, r4
 800ccdc:	f001 f8ce 	bl	800de7c <__d2b>
 800cce0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cce4:	4683      	mov	fp, r0
 800cce6:	2d00      	cmp	r5, #0
 800cce8:	d07d      	beq.n	800cde6 <_dtoa_r+0x1e6>
 800ccea:	46b0      	mov	r8, r6
 800ccec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ccf0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800ccf4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800ccf8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ccfc:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800cd00:	2200      	movs	r2, #0
 800cd02:	4b89      	ldr	r3, [pc, #548]	; (800cf28 <_dtoa_r+0x328>)
 800cd04:	4640      	mov	r0, r8
 800cd06:	4649      	mov	r1, r9
 800cd08:	f7f3 fa6a 	bl	80001e0 <__aeabi_dsub>
 800cd0c:	a37c      	add	r3, pc, #496	; (adr r3, 800cf00 <_dtoa_r+0x300>)
 800cd0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd12:	f7f3 fc1d 	bl	8000550 <__aeabi_dmul>
 800cd16:	a37c      	add	r3, pc, #496	; (adr r3, 800cf08 <_dtoa_r+0x308>)
 800cd18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd1c:	f7f3 fa62 	bl	80001e4 <__adddf3>
 800cd20:	4606      	mov	r6, r0
 800cd22:	4628      	mov	r0, r5
 800cd24:	460f      	mov	r7, r1
 800cd26:	f7f3 fba9 	bl	800047c <__aeabi_i2d>
 800cd2a:	a379      	add	r3, pc, #484	; (adr r3, 800cf10 <_dtoa_r+0x310>)
 800cd2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd30:	f7f3 fc0e 	bl	8000550 <__aeabi_dmul>
 800cd34:	4602      	mov	r2, r0
 800cd36:	460b      	mov	r3, r1
 800cd38:	4630      	mov	r0, r6
 800cd3a:	4639      	mov	r1, r7
 800cd3c:	f7f3 fa52 	bl	80001e4 <__adddf3>
 800cd40:	4606      	mov	r6, r0
 800cd42:	460f      	mov	r7, r1
 800cd44:	f7f3 feb4 	bl	8000ab0 <__aeabi_d2iz>
 800cd48:	2200      	movs	r2, #0
 800cd4a:	4682      	mov	sl, r0
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	4630      	mov	r0, r6
 800cd50:	4639      	mov	r1, r7
 800cd52:	f7f3 fe6f 	bl	8000a34 <__aeabi_dcmplt>
 800cd56:	b148      	cbz	r0, 800cd6c <_dtoa_r+0x16c>
 800cd58:	4650      	mov	r0, sl
 800cd5a:	f7f3 fb8f 	bl	800047c <__aeabi_i2d>
 800cd5e:	4632      	mov	r2, r6
 800cd60:	463b      	mov	r3, r7
 800cd62:	f7f3 fe5d 	bl	8000a20 <__aeabi_dcmpeq>
 800cd66:	b908      	cbnz	r0, 800cd6c <_dtoa_r+0x16c>
 800cd68:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cd6c:	f1ba 0f16 	cmp.w	sl, #22
 800cd70:	d85a      	bhi.n	800ce28 <_dtoa_r+0x228>
 800cd72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cd76:	496d      	ldr	r1, [pc, #436]	; (800cf2c <_dtoa_r+0x32c>)
 800cd78:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800cd7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd80:	f7f3 fe76 	bl	8000a70 <__aeabi_dcmpgt>
 800cd84:	2800      	cmp	r0, #0
 800cd86:	d051      	beq.n	800ce2c <_dtoa_r+0x22c>
 800cd88:	2300      	movs	r3, #0
 800cd8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cd8e:	930d      	str	r3, [sp, #52]	; 0x34
 800cd90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cd92:	1b5d      	subs	r5, r3, r5
 800cd94:	1e6b      	subs	r3, r5, #1
 800cd96:	9307      	str	r3, [sp, #28]
 800cd98:	bf43      	ittte	mi
 800cd9a:	2300      	movmi	r3, #0
 800cd9c:	f1c5 0901 	rsbmi	r9, r5, #1
 800cda0:	9307      	strmi	r3, [sp, #28]
 800cda2:	f04f 0900 	movpl.w	r9, #0
 800cda6:	f1ba 0f00 	cmp.w	sl, #0
 800cdaa:	db41      	blt.n	800ce30 <_dtoa_r+0x230>
 800cdac:	9b07      	ldr	r3, [sp, #28]
 800cdae:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800cdb2:	4453      	add	r3, sl
 800cdb4:	9307      	str	r3, [sp, #28]
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	9308      	str	r3, [sp, #32]
 800cdba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800cdbc:	2b09      	cmp	r3, #9
 800cdbe:	f200 808f 	bhi.w	800cee0 <_dtoa_r+0x2e0>
 800cdc2:	2b05      	cmp	r3, #5
 800cdc4:	bfc4      	itt	gt
 800cdc6:	3b04      	subgt	r3, #4
 800cdc8:	931e      	strgt	r3, [sp, #120]	; 0x78
 800cdca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800cdcc:	bfc8      	it	gt
 800cdce:	2500      	movgt	r5, #0
 800cdd0:	f1a3 0302 	sub.w	r3, r3, #2
 800cdd4:	bfd8      	it	le
 800cdd6:	2501      	movle	r5, #1
 800cdd8:	2b03      	cmp	r3, #3
 800cdda:	f200 808d 	bhi.w	800cef8 <_dtoa_r+0x2f8>
 800cdde:	e8df f003 	tbb	[pc, r3]
 800cde2:	7d7b      	.short	0x7d7b
 800cde4:	6f2f      	.short	0x6f2f
 800cde6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800cdea:	441d      	add	r5, r3
 800cdec:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800cdf0:	2820      	cmp	r0, #32
 800cdf2:	dd13      	ble.n	800ce1c <_dtoa_r+0x21c>
 800cdf4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800cdf8:	9b02      	ldr	r3, [sp, #8]
 800cdfa:	fa08 f800 	lsl.w	r8, r8, r0
 800cdfe:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ce02:	fa23 f000 	lsr.w	r0, r3, r0
 800ce06:	ea48 0000 	orr.w	r0, r8, r0
 800ce0a:	f7f3 fb27 	bl	800045c <__aeabi_ui2d>
 800ce0e:	2301      	movs	r3, #1
 800ce10:	4680      	mov	r8, r0
 800ce12:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800ce16:	3d01      	subs	r5, #1
 800ce18:	9310      	str	r3, [sp, #64]	; 0x40
 800ce1a:	e771      	b.n	800cd00 <_dtoa_r+0x100>
 800ce1c:	9b02      	ldr	r3, [sp, #8]
 800ce1e:	f1c0 0020 	rsb	r0, r0, #32
 800ce22:	fa03 f000 	lsl.w	r0, r3, r0
 800ce26:	e7f0      	b.n	800ce0a <_dtoa_r+0x20a>
 800ce28:	2301      	movs	r3, #1
 800ce2a:	e7b0      	b.n	800cd8e <_dtoa_r+0x18e>
 800ce2c:	900d      	str	r0, [sp, #52]	; 0x34
 800ce2e:	e7af      	b.n	800cd90 <_dtoa_r+0x190>
 800ce30:	f1ca 0300 	rsb	r3, sl, #0
 800ce34:	9308      	str	r3, [sp, #32]
 800ce36:	2300      	movs	r3, #0
 800ce38:	eba9 090a 	sub.w	r9, r9, sl
 800ce3c:	930c      	str	r3, [sp, #48]	; 0x30
 800ce3e:	e7bc      	b.n	800cdba <_dtoa_r+0x1ba>
 800ce40:	2301      	movs	r3, #1
 800ce42:	9309      	str	r3, [sp, #36]	; 0x24
 800ce44:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	dd74      	ble.n	800cf34 <_dtoa_r+0x334>
 800ce4a:	4698      	mov	r8, r3
 800ce4c:	9304      	str	r3, [sp, #16]
 800ce4e:	2200      	movs	r2, #0
 800ce50:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ce52:	6072      	str	r2, [r6, #4]
 800ce54:	2204      	movs	r2, #4
 800ce56:	f102 0014 	add.w	r0, r2, #20
 800ce5a:	4298      	cmp	r0, r3
 800ce5c:	6871      	ldr	r1, [r6, #4]
 800ce5e:	d96e      	bls.n	800cf3e <_dtoa_r+0x33e>
 800ce60:	4620      	mov	r0, r4
 800ce62:	f000 fd7f 	bl	800d964 <_Balloc>
 800ce66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ce68:	6030      	str	r0, [r6, #0]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	f1b8 0f0e 	cmp.w	r8, #14
 800ce70:	9306      	str	r3, [sp, #24]
 800ce72:	f200 80ed 	bhi.w	800d050 <_dtoa_r+0x450>
 800ce76:	2d00      	cmp	r5, #0
 800ce78:	f000 80ea 	beq.w	800d050 <_dtoa_r+0x450>
 800ce7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ce80:	f1ba 0f00 	cmp.w	sl, #0
 800ce84:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800ce88:	dd77      	ble.n	800cf7a <_dtoa_r+0x37a>
 800ce8a:	4a28      	ldr	r2, [pc, #160]	; (800cf2c <_dtoa_r+0x32c>)
 800ce8c:	f00a 030f 	and.w	r3, sl, #15
 800ce90:	ea4f 162a 	mov.w	r6, sl, asr #4
 800ce94:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ce98:	06f0      	lsls	r0, r6, #27
 800ce9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce9e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800cea2:	d568      	bpl.n	800cf76 <_dtoa_r+0x376>
 800cea4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800cea8:	4b21      	ldr	r3, [pc, #132]	; (800cf30 <_dtoa_r+0x330>)
 800ceaa:	2503      	movs	r5, #3
 800ceac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ceb0:	f7f3 fc78 	bl	80007a4 <__aeabi_ddiv>
 800ceb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ceb8:	f006 060f 	and.w	r6, r6, #15
 800cebc:	4f1c      	ldr	r7, [pc, #112]	; (800cf30 <_dtoa_r+0x330>)
 800cebe:	e04f      	b.n	800cf60 <_dtoa_r+0x360>
 800cec0:	2301      	movs	r3, #1
 800cec2:	9309      	str	r3, [sp, #36]	; 0x24
 800cec4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cec6:	4453      	add	r3, sl
 800cec8:	f103 0801 	add.w	r8, r3, #1
 800cecc:	9304      	str	r3, [sp, #16]
 800cece:	4643      	mov	r3, r8
 800ced0:	2b01      	cmp	r3, #1
 800ced2:	bfb8      	it	lt
 800ced4:	2301      	movlt	r3, #1
 800ced6:	e7ba      	b.n	800ce4e <_dtoa_r+0x24e>
 800ced8:	2300      	movs	r3, #0
 800ceda:	e7b2      	b.n	800ce42 <_dtoa_r+0x242>
 800cedc:	2300      	movs	r3, #0
 800cede:	e7f0      	b.n	800cec2 <_dtoa_r+0x2c2>
 800cee0:	2501      	movs	r5, #1
 800cee2:	2300      	movs	r3, #0
 800cee4:	9509      	str	r5, [sp, #36]	; 0x24
 800cee6:	931e      	str	r3, [sp, #120]	; 0x78
 800cee8:	f04f 33ff 	mov.w	r3, #4294967295
 800ceec:	2200      	movs	r2, #0
 800ceee:	9304      	str	r3, [sp, #16]
 800cef0:	4698      	mov	r8, r3
 800cef2:	2312      	movs	r3, #18
 800cef4:	921f      	str	r2, [sp, #124]	; 0x7c
 800cef6:	e7aa      	b.n	800ce4e <_dtoa_r+0x24e>
 800cef8:	2301      	movs	r3, #1
 800cefa:	9309      	str	r3, [sp, #36]	; 0x24
 800cefc:	e7f4      	b.n	800cee8 <_dtoa_r+0x2e8>
 800cefe:	bf00      	nop
 800cf00:	636f4361 	.word	0x636f4361
 800cf04:	3fd287a7 	.word	0x3fd287a7
 800cf08:	8b60c8b3 	.word	0x8b60c8b3
 800cf0c:	3fc68a28 	.word	0x3fc68a28
 800cf10:	509f79fb 	.word	0x509f79fb
 800cf14:	3fd34413 	.word	0x3fd34413
 800cf18:	7ff00000 	.word	0x7ff00000
 800cf1c:	0800f8ad 	.word	0x0800f8ad
 800cf20:	0800f8a4 	.word	0x0800f8a4
 800cf24:	0800f881 	.word	0x0800f881
 800cf28:	3ff80000 	.word	0x3ff80000
 800cf2c:	0800f948 	.word	0x0800f948
 800cf30:	0800f920 	.word	0x0800f920
 800cf34:	2301      	movs	r3, #1
 800cf36:	9304      	str	r3, [sp, #16]
 800cf38:	4698      	mov	r8, r3
 800cf3a:	461a      	mov	r2, r3
 800cf3c:	e7da      	b.n	800cef4 <_dtoa_r+0x2f4>
 800cf3e:	3101      	adds	r1, #1
 800cf40:	6071      	str	r1, [r6, #4]
 800cf42:	0052      	lsls	r2, r2, #1
 800cf44:	e787      	b.n	800ce56 <_dtoa_r+0x256>
 800cf46:	07f1      	lsls	r1, r6, #31
 800cf48:	d508      	bpl.n	800cf5c <_dtoa_r+0x35c>
 800cf4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cf4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf52:	f7f3 fafd 	bl	8000550 <__aeabi_dmul>
 800cf56:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800cf5a:	3501      	adds	r5, #1
 800cf5c:	1076      	asrs	r6, r6, #1
 800cf5e:	3708      	adds	r7, #8
 800cf60:	2e00      	cmp	r6, #0
 800cf62:	d1f0      	bne.n	800cf46 <_dtoa_r+0x346>
 800cf64:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800cf68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf6c:	f7f3 fc1a 	bl	80007a4 <__aeabi_ddiv>
 800cf70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf74:	e01b      	b.n	800cfae <_dtoa_r+0x3ae>
 800cf76:	2502      	movs	r5, #2
 800cf78:	e7a0      	b.n	800cebc <_dtoa_r+0x2bc>
 800cf7a:	f000 80a4 	beq.w	800d0c6 <_dtoa_r+0x4c6>
 800cf7e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800cf82:	f1ca 0600 	rsb	r6, sl, #0
 800cf86:	4ba0      	ldr	r3, [pc, #640]	; (800d208 <_dtoa_r+0x608>)
 800cf88:	f006 020f 	and.w	r2, r6, #15
 800cf8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf94:	f7f3 fadc 	bl	8000550 <__aeabi_dmul>
 800cf98:	2502      	movs	r5, #2
 800cf9a:	2300      	movs	r3, #0
 800cf9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfa0:	4f9a      	ldr	r7, [pc, #616]	; (800d20c <_dtoa_r+0x60c>)
 800cfa2:	1136      	asrs	r6, r6, #4
 800cfa4:	2e00      	cmp	r6, #0
 800cfa6:	f040 8083 	bne.w	800d0b0 <_dtoa_r+0x4b0>
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d1e0      	bne.n	800cf70 <_dtoa_r+0x370>
 800cfae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	f000 808a 	beq.w	800d0ca <_dtoa_r+0x4ca>
 800cfb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cfba:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800cfbe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	4b92      	ldr	r3, [pc, #584]	; (800d210 <_dtoa_r+0x610>)
 800cfc6:	f7f3 fd35 	bl	8000a34 <__aeabi_dcmplt>
 800cfca:	2800      	cmp	r0, #0
 800cfcc:	d07d      	beq.n	800d0ca <_dtoa_r+0x4ca>
 800cfce:	f1b8 0f00 	cmp.w	r8, #0
 800cfd2:	d07a      	beq.n	800d0ca <_dtoa_r+0x4ca>
 800cfd4:	9b04      	ldr	r3, [sp, #16]
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	dd36      	ble.n	800d048 <_dtoa_r+0x448>
 800cfda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cfde:	2200      	movs	r2, #0
 800cfe0:	4b8c      	ldr	r3, [pc, #560]	; (800d214 <_dtoa_r+0x614>)
 800cfe2:	f7f3 fab5 	bl	8000550 <__aeabi_dmul>
 800cfe6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfea:	9e04      	ldr	r6, [sp, #16]
 800cfec:	f10a 37ff 	add.w	r7, sl, #4294967295
 800cff0:	3501      	adds	r5, #1
 800cff2:	4628      	mov	r0, r5
 800cff4:	f7f3 fa42 	bl	800047c <__aeabi_i2d>
 800cff8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cffc:	f7f3 faa8 	bl	8000550 <__aeabi_dmul>
 800d000:	2200      	movs	r2, #0
 800d002:	4b85      	ldr	r3, [pc, #532]	; (800d218 <_dtoa_r+0x618>)
 800d004:	f7f3 f8ee 	bl	80001e4 <__adddf3>
 800d008:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800d00c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d010:	950b      	str	r5, [sp, #44]	; 0x2c
 800d012:	2e00      	cmp	r6, #0
 800d014:	d15c      	bne.n	800d0d0 <_dtoa_r+0x4d0>
 800d016:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d01a:	2200      	movs	r2, #0
 800d01c:	4b7f      	ldr	r3, [pc, #508]	; (800d21c <_dtoa_r+0x61c>)
 800d01e:	f7f3 f8df 	bl	80001e0 <__aeabi_dsub>
 800d022:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d024:	462b      	mov	r3, r5
 800d026:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d02a:	f7f3 fd21 	bl	8000a70 <__aeabi_dcmpgt>
 800d02e:	2800      	cmp	r0, #0
 800d030:	f040 8281 	bne.w	800d536 <_dtoa_r+0x936>
 800d034:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d038:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d03a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800d03e:	f7f3 fcf9 	bl	8000a34 <__aeabi_dcmplt>
 800d042:	2800      	cmp	r0, #0
 800d044:	f040 8275 	bne.w	800d532 <_dtoa_r+0x932>
 800d048:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800d04c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d050:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d052:	2b00      	cmp	r3, #0
 800d054:	f2c0 814b 	blt.w	800d2ee <_dtoa_r+0x6ee>
 800d058:	f1ba 0f0e 	cmp.w	sl, #14
 800d05c:	f300 8147 	bgt.w	800d2ee <_dtoa_r+0x6ee>
 800d060:	4b69      	ldr	r3, [pc, #420]	; (800d208 <_dtoa_r+0x608>)
 800d062:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d06a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d06e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d070:	2b00      	cmp	r3, #0
 800d072:	f280 80d7 	bge.w	800d224 <_dtoa_r+0x624>
 800d076:	f1b8 0f00 	cmp.w	r8, #0
 800d07a:	f300 80d3 	bgt.w	800d224 <_dtoa_r+0x624>
 800d07e:	f040 8257 	bne.w	800d530 <_dtoa_r+0x930>
 800d082:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d086:	2200      	movs	r2, #0
 800d088:	4b64      	ldr	r3, [pc, #400]	; (800d21c <_dtoa_r+0x61c>)
 800d08a:	f7f3 fa61 	bl	8000550 <__aeabi_dmul>
 800d08e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d092:	f7f3 fce3 	bl	8000a5c <__aeabi_dcmpge>
 800d096:	4646      	mov	r6, r8
 800d098:	4647      	mov	r7, r8
 800d09a:	2800      	cmp	r0, #0
 800d09c:	f040 822d 	bne.w	800d4fa <_dtoa_r+0x8fa>
 800d0a0:	9b06      	ldr	r3, [sp, #24]
 800d0a2:	9a06      	ldr	r2, [sp, #24]
 800d0a4:	1c5d      	adds	r5, r3, #1
 800d0a6:	2331      	movs	r3, #49	; 0x31
 800d0a8:	f10a 0a01 	add.w	sl, sl, #1
 800d0ac:	7013      	strb	r3, [r2, #0]
 800d0ae:	e228      	b.n	800d502 <_dtoa_r+0x902>
 800d0b0:	07f2      	lsls	r2, r6, #31
 800d0b2:	d505      	bpl.n	800d0c0 <_dtoa_r+0x4c0>
 800d0b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d0b8:	f7f3 fa4a 	bl	8000550 <__aeabi_dmul>
 800d0bc:	2301      	movs	r3, #1
 800d0be:	3501      	adds	r5, #1
 800d0c0:	1076      	asrs	r6, r6, #1
 800d0c2:	3708      	adds	r7, #8
 800d0c4:	e76e      	b.n	800cfa4 <_dtoa_r+0x3a4>
 800d0c6:	2502      	movs	r5, #2
 800d0c8:	e771      	b.n	800cfae <_dtoa_r+0x3ae>
 800d0ca:	4657      	mov	r7, sl
 800d0cc:	4646      	mov	r6, r8
 800d0ce:	e790      	b.n	800cff2 <_dtoa_r+0x3f2>
 800d0d0:	4b4d      	ldr	r3, [pc, #308]	; (800d208 <_dtoa_r+0x608>)
 800d0d2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d0d6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800d0da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d048      	beq.n	800d172 <_dtoa_r+0x572>
 800d0e0:	4602      	mov	r2, r0
 800d0e2:	460b      	mov	r3, r1
 800d0e4:	2000      	movs	r0, #0
 800d0e6:	494e      	ldr	r1, [pc, #312]	; (800d220 <_dtoa_r+0x620>)
 800d0e8:	f7f3 fb5c 	bl	80007a4 <__aeabi_ddiv>
 800d0ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d0f0:	f7f3 f876 	bl	80001e0 <__aeabi_dsub>
 800d0f4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d0f8:	9d06      	ldr	r5, [sp, #24]
 800d0fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0fe:	f7f3 fcd7 	bl	8000ab0 <__aeabi_d2iz>
 800d102:	9011      	str	r0, [sp, #68]	; 0x44
 800d104:	f7f3 f9ba 	bl	800047c <__aeabi_i2d>
 800d108:	4602      	mov	r2, r0
 800d10a:	460b      	mov	r3, r1
 800d10c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d110:	f7f3 f866 	bl	80001e0 <__aeabi_dsub>
 800d114:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d116:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d11a:	3330      	adds	r3, #48	; 0x30
 800d11c:	f805 3b01 	strb.w	r3, [r5], #1
 800d120:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d124:	f7f3 fc86 	bl	8000a34 <__aeabi_dcmplt>
 800d128:	2800      	cmp	r0, #0
 800d12a:	d163      	bne.n	800d1f4 <_dtoa_r+0x5f4>
 800d12c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d130:	2000      	movs	r0, #0
 800d132:	4937      	ldr	r1, [pc, #220]	; (800d210 <_dtoa_r+0x610>)
 800d134:	f7f3 f854 	bl	80001e0 <__aeabi_dsub>
 800d138:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d13c:	f7f3 fc7a 	bl	8000a34 <__aeabi_dcmplt>
 800d140:	2800      	cmp	r0, #0
 800d142:	f040 80b5 	bne.w	800d2b0 <_dtoa_r+0x6b0>
 800d146:	9b06      	ldr	r3, [sp, #24]
 800d148:	1aeb      	subs	r3, r5, r3
 800d14a:	429e      	cmp	r6, r3
 800d14c:	f77f af7c 	ble.w	800d048 <_dtoa_r+0x448>
 800d150:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d154:	2200      	movs	r2, #0
 800d156:	4b2f      	ldr	r3, [pc, #188]	; (800d214 <_dtoa_r+0x614>)
 800d158:	f7f3 f9fa 	bl	8000550 <__aeabi_dmul>
 800d15c:	2200      	movs	r2, #0
 800d15e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d162:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d166:	4b2b      	ldr	r3, [pc, #172]	; (800d214 <_dtoa_r+0x614>)
 800d168:	f7f3 f9f2 	bl	8000550 <__aeabi_dmul>
 800d16c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d170:	e7c3      	b.n	800d0fa <_dtoa_r+0x4fa>
 800d172:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d176:	f7f3 f9eb 	bl	8000550 <__aeabi_dmul>
 800d17a:	9b06      	ldr	r3, [sp, #24]
 800d17c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d180:	199d      	adds	r5, r3, r6
 800d182:	461e      	mov	r6, r3
 800d184:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d188:	f7f3 fc92 	bl	8000ab0 <__aeabi_d2iz>
 800d18c:	9011      	str	r0, [sp, #68]	; 0x44
 800d18e:	f7f3 f975 	bl	800047c <__aeabi_i2d>
 800d192:	4602      	mov	r2, r0
 800d194:	460b      	mov	r3, r1
 800d196:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d19a:	f7f3 f821 	bl	80001e0 <__aeabi_dsub>
 800d19e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d1a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d1a4:	3330      	adds	r3, #48	; 0x30
 800d1a6:	f806 3b01 	strb.w	r3, [r6], #1
 800d1aa:	42ae      	cmp	r6, r5
 800d1ac:	f04f 0200 	mov.w	r2, #0
 800d1b0:	d124      	bne.n	800d1fc <_dtoa_r+0x5fc>
 800d1b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d1b6:	4b1a      	ldr	r3, [pc, #104]	; (800d220 <_dtoa_r+0x620>)
 800d1b8:	f7f3 f814 	bl	80001e4 <__adddf3>
 800d1bc:	4602      	mov	r2, r0
 800d1be:	460b      	mov	r3, r1
 800d1c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1c4:	f7f3 fc54 	bl	8000a70 <__aeabi_dcmpgt>
 800d1c8:	2800      	cmp	r0, #0
 800d1ca:	d171      	bne.n	800d2b0 <_dtoa_r+0x6b0>
 800d1cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d1d0:	2000      	movs	r0, #0
 800d1d2:	4913      	ldr	r1, [pc, #76]	; (800d220 <_dtoa_r+0x620>)
 800d1d4:	f7f3 f804 	bl	80001e0 <__aeabi_dsub>
 800d1d8:	4602      	mov	r2, r0
 800d1da:	460b      	mov	r3, r1
 800d1dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1e0:	f7f3 fc28 	bl	8000a34 <__aeabi_dcmplt>
 800d1e4:	2800      	cmp	r0, #0
 800d1e6:	f43f af2f 	beq.w	800d048 <_dtoa_r+0x448>
 800d1ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d1ee:	1e6a      	subs	r2, r5, #1
 800d1f0:	2b30      	cmp	r3, #48	; 0x30
 800d1f2:	d001      	beq.n	800d1f8 <_dtoa_r+0x5f8>
 800d1f4:	46ba      	mov	sl, r7
 800d1f6:	e04a      	b.n	800d28e <_dtoa_r+0x68e>
 800d1f8:	4615      	mov	r5, r2
 800d1fa:	e7f6      	b.n	800d1ea <_dtoa_r+0x5ea>
 800d1fc:	4b05      	ldr	r3, [pc, #20]	; (800d214 <_dtoa_r+0x614>)
 800d1fe:	f7f3 f9a7 	bl	8000550 <__aeabi_dmul>
 800d202:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d206:	e7bd      	b.n	800d184 <_dtoa_r+0x584>
 800d208:	0800f948 	.word	0x0800f948
 800d20c:	0800f920 	.word	0x0800f920
 800d210:	3ff00000 	.word	0x3ff00000
 800d214:	40240000 	.word	0x40240000
 800d218:	401c0000 	.word	0x401c0000
 800d21c:	40140000 	.word	0x40140000
 800d220:	3fe00000 	.word	0x3fe00000
 800d224:	9d06      	ldr	r5, [sp, #24]
 800d226:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d22a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d22e:	4630      	mov	r0, r6
 800d230:	4639      	mov	r1, r7
 800d232:	f7f3 fab7 	bl	80007a4 <__aeabi_ddiv>
 800d236:	f7f3 fc3b 	bl	8000ab0 <__aeabi_d2iz>
 800d23a:	4681      	mov	r9, r0
 800d23c:	f7f3 f91e 	bl	800047c <__aeabi_i2d>
 800d240:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d244:	f7f3 f984 	bl	8000550 <__aeabi_dmul>
 800d248:	4602      	mov	r2, r0
 800d24a:	460b      	mov	r3, r1
 800d24c:	4630      	mov	r0, r6
 800d24e:	4639      	mov	r1, r7
 800d250:	f7f2 ffc6 	bl	80001e0 <__aeabi_dsub>
 800d254:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800d258:	f805 6b01 	strb.w	r6, [r5], #1
 800d25c:	9e06      	ldr	r6, [sp, #24]
 800d25e:	4602      	mov	r2, r0
 800d260:	1bae      	subs	r6, r5, r6
 800d262:	45b0      	cmp	r8, r6
 800d264:	460b      	mov	r3, r1
 800d266:	d135      	bne.n	800d2d4 <_dtoa_r+0x6d4>
 800d268:	f7f2 ffbc 	bl	80001e4 <__adddf3>
 800d26c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d270:	4606      	mov	r6, r0
 800d272:	460f      	mov	r7, r1
 800d274:	f7f3 fbfc 	bl	8000a70 <__aeabi_dcmpgt>
 800d278:	b9c8      	cbnz	r0, 800d2ae <_dtoa_r+0x6ae>
 800d27a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d27e:	4630      	mov	r0, r6
 800d280:	4639      	mov	r1, r7
 800d282:	f7f3 fbcd 	bl	8000a20 <__aeabi_dcmpeq>
 800d286:	b110      	cbz	r0, 800d28e <_dtoa_r+0x68e>
 800d288:	f019 0f01 	tst.w	r9, #1
 800d28c:	d10f      	bne.n	800d2ae <_dtoa_r+0x6ae>
 800d28e:	4659      	mov	r1, fp
 800d290:	4620      	mov	r0, r4
 800d292:	f000 fb9b 	bl	800d9cc <_Bfree>
 800d296:	2300      	movs	r3, #0
 800d298:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d29a:	702b      	strb	r3, [r5, #0]
 800d29c:	f10a 0301 	add.w	r3, sl, #1
 800d2a0:	6013      	str	r3, [r2, #0]
 800d2a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	f43f acf3 	beq.w	800cc90 <_dtoa_r+0x90>
 800d2aa:	601d      	str	r5, [r3, #0]
 800d2ac:	e4f0      	b.n	800cc90 <_dtoa_r+0x90>
 800d2ae:	4657      	mov	r7, sl
 800d2b0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d2b4:	1e6b      	subs	r3, r5, #1
 800d2b6:	2a39      	cmp	r2, #57	; 0x39
 800d2b8:	d106      	bne.n	800d2c8 <_dtoa_r+0x6c8>
 800d2ba:	9a06      	ldr	r2, [sp, #24]
 800d2bc:	429a      	cmp	r2, r3
 800d2be:	d107      	bne.n	800d2d0 <_dtoa_r+0x6d0>
 800d2c0:	2330      	movs	r3, #48	; 0x30
 800d2c2:	7013      	strb	r3, [r2, #0]
 800d2c4:	4613      	mov	r3, r2
 800d2c6:	3701      	adds	r7, #1
 800d2c8:	781a      	ldrb	r2, [r3, #0]
 800d2ca:	3201      	adds	r2, #1
 800d2cc:	701a      	strb	r2, [r3, #0]
 800d2ce:	e791      	b.n	800d1f4 <_dtoa_r+0x5f4>
 800d2d0:	461d      	mov	r5, r3
 800d2d2:	e7ed      	b.n	800d2b0 <_dtoa_r+0x6b0>
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	4b99      	ldr	r3, [pc, #612]	; (800d53c <_dtoa_r+0x93c>)
 800d2d8:	f7f3 f93a 	bl	8000550 <__aeabi_dmul>
 800d2dc:	2200      	movs	r2, #0
 800d2de:	2300      	movs	r3, #0
 800d2e0:	4606      	mov	r6, r0
 800d2e2:	460f      	mov	r7, r1
 800d2e4:	f7f3 fb9c 	bl	8000a20 <__aeabi_dcmpeq>
 800d2e8:	2800      	cmp	r0, #0
 800d2ea:	d09e      	beq.n	800d22a <_dtoa_r+0x62a>
 800d2ec:	e7cf      	b.n	800d28e <_dtoa_r+0x68e>
 800d2ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d2f0:	2a00      	cmp	r2, #0
 800d2f2:	f000 8088 	beq.w	800d406 <_dtoa_r+0x806>
 800d2f6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d2f8:	2a01      	cmp	r2, #1
 800d2fa:	dc6d      	bgt.n	800d3d8 <_dtoa_r+0x7d8>
 800d2fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d2fe:	2a00      	cmp	r2, #0
 800d300:	d066      	beq.n	800d3d0 <_dtoa_r+0x7d0>
 800d302:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d306:	464d      	mov	r5, r9
 800d308:	9e08      	ldr	r6, [sp, #32]
 800d30a:	9a07      	ldr	r2, [sp, #28]
 800d30c:	2101      	movs	r1, #1
 800d30e:	441a      	add	r2, r3
 800d310:	4620      	mov	r0, r4
 800d312:	4499      	add	r9, r3
 800d314:	9207      	str	r2, [sp, #28]
 800d316:	f000 fbf9 	bl	800db0c <__i2b>
 800d31a:	4607      	mov	r7, r0
 800d31c:	2d00      	cmp	r5, #0
 800d31e:	dd0b      	ble.n	800d338 <_dtoa_r+0x738>
 800d320:	9b07      	ldr	r3, [sp, #28]
 800d322:	2b00      	cmp	r3, #0
 800d324:	dd08      	ble.n	800d338 <_dtoa_r+0x738>
 800d326:	42ab      	cmp	r3, r5
 800d328:	bfa8      	it	ge
 800d32a:	462b      	movge	r3, r5
 800d32c:	9a07      	ldr	r2, [sp, #28]
 800d32e:	eba9 0903 	sub.w	r9, r9, r3
 800d332:	1aed      	subs	r5, r5, r3
 800d334:	1ad3      	subs	r3, r2, r3
 800d336:	9307      	str	r3, [sp, #28]
 800d338:	9b08      	ldr	r3, [sp, #32]
 800d33a:	b1eb      	cbz	r3, 800d378 <_dtoa_r+0x778>
 800d33c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d065      	beq.n	800d40e <_dtoa_r+0x80e>
 800d342:	b18e      	cbz	r6, 800d368 <_dtoa_r+0x768>
 800d344:	4639      	mov	r1, r7
 800d346:	4632      	mov	r2, r6
 800d348:	4620      	mov	r0, r4
 800d34a:	f000 fc7d 	bl	800dc48 <__pow5mult>
 800d34e:	465a      	mov	r2, fp
 800d350:	4601      	mov	r1, r0
 800d352:	4607      	mov	r7, r0
 800d354:	4620      	mov	r0, r4
 800d356:	f000 fbe2 	bl	800db1e <__multiply>
 800d35a:	4659      	mov	r1, fp
 800d35c:	900a      	str	r0, [sp, #40]	; 0x28
 800d35e:	4620      	mov	r0, r4
 800d360:	f000 fb34 	bl	800d9cc <_Bfree>
 800d364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d366:	469b      	mov	fp, r3
 800d368:	9b08      	ldr	r3, [sp, #32]
 800d36a:	1b9a      	subs	r2, r3, r6
 800d36c:	d004      	beq.n	800d378 <_dtoa_r+0x778>
 800d36e:	4659      	mov	r1, fp
 800d370:	4620      	mov	r0, r4
 800d372:	f000 fc69 	bl	800dc48 <__pow5mult>
 800d376:	4683      	mov	fp, r0
 800d378:	2101      	movs	r1, #1
 800d37a:	4620      	mov	r0, r4
 800d37c:	f000 fbc6 	bl	800db0c <__i2b>
 800d380:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d382:	4606      	mov	r6, r0
 800d384:	2b00      	cmp	r3, #0
 800d386:	f000 81c6 	beq.w	800d716 <_dtoa_r+0xb16>
 800d38a:	461a      	mov	r2, r3
 800d38c:	4601      	mov	r1, r0
 800d38e:	4620      	mov	r0, r4
 800d390:	f000 fc5a 	bl	800dc48 <__pow5mult>
 800d394:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d396:	4606      	mov	r6, r0
 800d398:	2b01      	cmp	r3, #1
 800d39a:	dc3e      	bgt.n	800d41a <_dtoa_r+0x81a>
 800d39c:	9b02      	ldr	r3, [sp, #8]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d137      	bne.n	800d412 <_dtoa_r+0x812>
 800d3a2:	9b03      	ldr	r3, [sp, #12]
 800d3a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d134      	bne.n	800d416 <_dtoa_r+0x816>
 800d3ac:	9b03      	ldr	r3, [sp, #12]
 800d3ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d3b2:	0d1b      	lsrs	r3, r3, #20
 800d3b4:	051b      	lsls	r3, r3, #20
 800d3b6:	b12b      	cbz	r3, 800d3c4 <_dtoa_r+0x7c4>
 800d3b8:	9b07      	ldr	r3, [sp, #28]
 800d3ba:	f109 0901 	add.w	r9, r9, #1
 800d3be:	3301      	adds	r3, #1
 800d3c0:	9307      	str	r3, [sp, #28]
 800d3c2:	2301      	movs	r3, #1
 800d3c4:	9308      	str	r3, [sp, #32]
 800d3c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d128      	bne.n	800d41e <_dtoa_r+0x81e>
 800d3cc:	2001      	movs	r0, #1
 800d3ce:	e02e      	b.n	800d42e <_dtoa_r+0x82e>
 800d3d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d3d2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d3d6:	e796      	b.n	800d306 <_dtoa_r+0x706>
 800d3d8:	9b08      	ldr	r3, [sp, #32]
 800d3da:	f108 36ff 	add.w	r6, r8, #4294967295
 800d3de:	42b3      	cmp	r3, r6
 800d3e0:	bfb7      	itett	lt
 800d3e2:	9b08      	ldrlt	r3, [sp, #32]
 800d3e4:	1b9e      	subge	r6, r3, r6
 800d3e6:	1af2      	sublt	r2, r6, r3
 800d3e8:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800d3ea:	bfbf      	itttt	lt
 800d3ec:	9608      	strlt	r6, [sp, #32]
 800d3ee:	189b      	addlt	r3, r3, r2
 800d3f0:	930c      	strlt	r3, [sp, #48]	; 0x30
 800d3f2:	2600      	movlt	r6, #0
 800d3f4:	f1b8 0f00 	cmp.w	r8, #0
 800d3f8:	bfb9      	ittee	lt
 800d3fa:	eba9 0508 	sublt.w	r5, r9, r8
 800d3fe:	2300      	movlt	r3, #0
 800d400:	464d      	movge	r5, r9
 800d402:	4643      	movge	r3, r8
 800d404:	e781      	b.n	800d30a <_dtoa_r+0x70a>
 800d406:	9e08      	ldr	r6, [sp, #32]
 800d408:	464d      	mov	r5, r9
 800d40a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d40c:	e786      	b.n	800d31c <_dtoa_r+0x71c>
 800d40e:	9a08      	ldr	r2, [sp, #32]
 800d410:	e7ad      	b.n	800d36e <_dtoa_r+0x76e>
 800d412:	2300      	movs	r3, #0
 800d414:	e7d6      	b.n	800d3c4 <_dtoa_r+0x7c4>
 800d416:	9b02      	ldr	r3, [sp, #8]
 800d418:	e7d4      	b.n	800d3c4 <_dtoa_r+0x7c4>
 800d41a:	2300      	movs	r3, #0
 800d41c:	9308      	str	r3, [sp, #32]
 800d41e:	6933      	ldr	r3, [r6, #16]
 800d420:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d424:	6918      	ldr	r0, [r3, #16]
 800d426:	f000 fb23 	bl	800da70 <__hi0bits>
 800d42a:	f1c0 0020 	rsb	r0, r0, #32
 800d42e:	9b07      	ldr	r3, [sp, #28]
 800d430:	4418      	add	r0, r3
 800d432:	f010 001f 	ands.w	r0, r0, #31
 800d436:	d047      	beq.n	800d4c8 <_dtoa_r+0x8c8>
 800d438:	f1c0 0320 	rsb	r3, r0, #32
 800d43c:	2b04      	cmp	r3, #4
 800d43e:	dd3b      	ble.n	800d4b8 <_dtoa_r+0x8b8>
 800d440:	9b07      	ldr	r3, [sp, #28]
 800d442:	f1c0 001c 	rsb	r0, r0, #28
 800d446:	4481      	add	r9, r0
 800d448:	4405      	add	r5, r0
 800d44a:	4403      	add	r3, r0
 800d44c:	9307      	str	r3, [sp, #28]
 800d44e:	f1b9 0f00 	cmp.w	r9, #0
 800d452:	dd05      	ble.n	800d460 <_dtoa_r+0x860>
 800d454:	4659      	mov	r1, fp
 800d456:	464a      	mov	r2, r9
 800d458:	4620      	mov	r0, r4
 800d45a:	f000 fc43 	bl	800dce4 <__lshift>
 800d45e:	4683      	mov	fp, r0
 800d460:	9b07      	ldr	r3, [sp, #28]
 800d462:	2b00      	cmp	r3, #0
 800d464:	dd05      	ble.n	800d472 <_dtoa_r+0x872>
 800d466:	4631      	mov	r1, r6
 800d468:	461a      	mov	r2, r3
 800d46a:	4620      	mov	r0, r4
 800d46c:	f000 fc3a 	bl	800dce4 <__lshift>
 800d470:	4606      	mov	r6, r0
 800d472:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d474:	b353      	cbz	r3, 800d4cc <_dtoa_r+0x8cc>
 800d476:	4631      	mov	r1, r6
 800d478:	4658      	mov	r0, fp
 800d47a:	f000 fc87 	bl	800dd8c <__mcmp>
 800d47e:	2800      	cmp	r0, #0
 800d480:	da24      	bge.n	800d4cc <_dtoa_r+0x8cc>
 800d482:	2300      	movs	r3, #0
 800d484:	4659      	mov	r1, fp
 800d486:	220a      	movs	r2, #10
 800d488:	4620      	mov	r0, r4
 800d48a:	f000 fab6 	bl	800d9fa <__multadd>
 800d48e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d490:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d494:	4683      	mov	fp, r0
 800d496:	2b00      	cmp	r3, #0
 800d498:	f000 8144 	beq.w	800d724 <_dtoa_r+0xb24>
 800d49c:	2300      	movs	r3, #0
 800d49e:	4639      	mov	r1, r7
 800d4a0:	220a      	movs	r2, #10
 800d4a2:	4620      	mov	r0, r4
 800d4a4:	f000 faa9 	bl	800d9fa <__multadd>
 800d4a8:	9b04      	ldr	r3, [sp, #16]
 800d4aa:	4607      	mov	r7, r0
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	dc4d      	bgt.n	800d54c <_dtoa_r+0x94c>
 800d4b0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d4b2:	2b02      	cmp	r3, #2
 800d4b4:	dd4a      	ble.n	800d54c <_dtoa_r+0x94c>
 800d4b6:	e011      	b.n	800d4dc <_dtoa_r+0x8dc>
 800d4b8:	d0c9      	beq.n	800d44e <_dtoa_r+0x84e>
 800d4ba:	9a07      	ldr	r2, [sp, #28]
 800d4bc:	331c      	adds	r3, #28
 800d4be:	441a      	add	r2, r3
 800d4c0:	4499      	add	r9, r3
 800d4c2:	441d      	add	r5, r3
 800d4c4:	4613      	mov	r3, r2
 800d4c6:	e7c1      	b.n	800d44c <_dtoa_r+0x84c>
 800d4c8:	4603      	mov	r3, r0
 800d4ca:	e7f6      	b.n	800d4ba <_dtoa_r+0x8ba>
 800d4cc:	f1b8 0f00 	cmp.w	r8, #0
 800d4d0:	dc36      	bgt.n	800d540 <_dtoa_r+0x940>
 800d4d2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d4d4:	2b02      	cmp	r3, #2
 800d4d6:	dd33      	ble.n	800d540 <_dtoa_r+0x940>
 800d4d8:	f8cd 8010 	str.w	r8, [sp, #16]
 800d4dc:	9b04      	ldr	r3, [sp, #16]
 800d4de:	b963      	cbnz	r3, 800d4fa <_dtoa_r+0x8fa>
 800d4e0:	4631      	mov	r1, r6
 800d4e2:	2205      	movs	r2, #5
 800d4e4:	4620      	mov	r0, r4
 800d4e6:	f000 fa88 	bl	800d9fa <__multadd>
 800d4ea:	4601      	mov	r1, r0
 800d4ec:	4606      	mov	r6, r0
 800d4ee:	4658      	mov	r0, fp
 800d4f0:	f000 fc4c 	bl	800dd8c <__mcmp>
 800d4f4:	2800      	cmp	r0, #0
 800d4f6:	f73f add3 	bgt.w	800d0a0 <_dtoa_r+0x4a0>
 800d4fa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d4fc:	9d06      	ldr	r5, [sp, #24]
 800d4fe:	ea6f 0a03 	mvn.w	sl, r3
 800d502:	f04f 0900 	mov.w	r9, #0
 800d506:	4631      	mov	r1, r6
 800d508:	4620      	mov	r0, r4
 800d50a:	f000 fa5f 	bl	800d9cc <_Bfree>
 800d50e:	2f00      	cmp	r7, #0
 800d510:	f43f aebd 	beq.w	800d28e <_dtoa_r+0x68e>
 800d514:	f1b9 0f00 	cmp.w	r9, #0
 800d518:	d005      	beq.n	800d526 <_dtoa_r+0x926>
 800d51a:	45b9      	cmp	r9, r7
 800d51c:	d003      	beq.n	800d526 <_dtoa_r+0x926>
 800d51e:	4649      	mov	r1, r9
 800d520:	4620      	mov	r0, r4
 800d522:	f000 fa53 	bl	800d9cc <_Bfree>
 800d526:	4639      	mov	r1, r7
 800d528:	4620      	mov	r0, r4
 800d52a:	f000 fa4f 	bl	800d9cc <_Bfree>
 800d52e:	e6ae      	b.n	800d28e <_dtoa_r+0x68e>
 800d530:	2600      	movs	r6, #0
 800d532:	4637      	mov	r7, r6
 800d534:	e7e1      	b.n	800d4fa <_dtoa_r+0x8fa>
 800d536:	46ba      	mov	sl, r7
 800d538:	4637      	mov	r7, r6
 800d53a:	e5b1      	b.n	800d0a0 <_dtoa_r+0x4a0>
 800d53c:	40240000 	.word	0x40240000
 800d540:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d542:	f8cd 8010 	str.w	r8, [sp, #16]
 800d546:	2b00      	cmp	r3, #0
 800d548:	f000 80f3 	beq.w	800d732 <_dtoa_r+0xb32>
 800d54c:	2d00      	cmp	r5, #0
 800d54e:	dd05      	ble.n	800d55c <_dtoa_r+0x95c>
 800d550:	4639      	mov	r1, r7
 800d552:	462a      	mov	r2, r5
 800d554:	4620      	mov	r0, r4
 800d556:	f000 fbc5 	bl	800dce4 <__lshift>
 800d55a:	4607      	mov	r7, r0
 800d55c:	9b08      	ldr	r3, [sp, #32]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d04c      	beq.n	800d5fc <_dtoa_r+0x9fc>
 800d562:	6879      	ldr	r1, [r7, #4]
 800d564:	4620      	mov	r0, r4
 800d566:	f000 f9fd 	bl	800d964 <_Balloc>
 800d56a:	4605      	mov	r5, r0
 800d56c:	693a      	ldr	r2, [r7, #16]
 800d56e:	f107 010c 	add.w	r1, r7, #12
 800d572:	3202      	adds	r2, #2
 800d574:	0092      	lsls	r2, r2, #2
 800d576:	300c      	adds	r0, #12
 800d578:	f7fe fccf 	bl	800bf1a <memcpy>
 800d57c:	2201      	movs	r2, #1
 800d57e:	4629      	mov	r1, r5
 800d580:	4620      	mov	r0, r4
 800d582:	f000 fbaf 	bl	800dce4 <__lshift>
 800d586:	46b9      	mov	r9, r7
 800d588:	4607      	mov	r7, r0
 800d58a:	9b06      	ldr	r3, [sp, #24]
 800d58c:	9307      	str	r3, [sp, #28]
 800d58e:	9b02      	ldr	r3, [sp, #8]
 800d590:	f003 0301 	and.w	r3, r3, #1
 800d594:	9308      	str	r3, [sp, #32]
 800d596:	4631      	mov	r1, r6
 800d598:	4658      	mov	r0, fp
 800d59a:	f7ff faa1 	bl	800cae0 <quorem>
 800d59e:	4649      	mov	r1, r9
 800d5a0:	4605      	mov	r5, r0
 800d5a2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d5a6:	4658      	mov	r0, fp
 800d5a8:	f000 fbf0 	bl	800dd8c <__mcmp>
 800d5ac:	463a      	mov	r2, r7
 800d5ae:	9002      	str	r0, [sp, #8]
 800d5b0:	4631      	mov	r1, r6
 800d5b2:	4620      	mov	r0, r4
 800d5b4:	f000 fc04 	bl	800ddc0 <__mdiff>
 800d5b8:	68c3      	ldr	r3, [r0, #12]
 800d5ba:	4602      	mov	r2, r0
 800d5bc:	bb03      	cbnz	r3, 800d600 <_dtoa_r+0xa00>
 800d5be:	4601      	mov	r1, r0
 800d5c0:	9009      	str	r0, [sp, #36]	; 0x24
 800d5c2:	4658      	mov	r0, fp
 800d5c4:	f000 fbe2 	bl	800dd8c <__mcmp>
 800d5c8:	4603      	mov	r3, r0
 800d5ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5cc:	4611      	mov	r1, r2
 800d5ce:	4620      	mov	r0, r4
 800d5d0:	9309      	str	r3, [sp, #36]	; 0x24
 800d5d2:	f000 f9fb 	bl	800d9cc <_Bfree>
 800d5d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5d8:	b9a3      	cbnz	r3, 800d604 <_dtoa_r+0xa04>
 800d5da:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d5dc:	b992      	cbnz	r2, 800d604 <_dtoa_r+0xa04>
 800d5de:	9a08      	ldr	r2, [sp, #32]
 800d5e0:	b982      	cbnz	r2, 800d604 <_dtoa_r+0xa04>
 800d5e2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d5e6:	d029      	beq.n	800d63c <_dtoa_r+0xa3c>
 800d5e8:	9b02      	ldr	r3, [sp, #8]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	dd01      	ble.n	800d5f2 <_dtoa_r+0x9f2>
 800d5ee:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800d5f2:	9b07      	ldr	r3, [sp, #28]
 800d5f4:	1c5d      	adds	r5, r3, #1
 800d5f6:	f883 8000 	strb.w	r8, [r3]
 800d5fa:	e784      	b.n	800d506 <_dtoa_r+0x906>
 800d5fc:	4638      	mov	r0, r7
 800d5fe:	e7c2      	b.n	800d586 <_dtoa_r+0x986>
 800d600:	2301      	movs	r3, #1
 800d602:	e7e3      	b.n	800d5cc <_dtoa_r+0x9cc>
 800d604:	9a02      	ldr	r2, [sp, #8]
 800d606:	2a00      	cmp	r2, #0
 800d608:	db04      	blt.n	800d614 <_dtoa_r+0xa14>
 800d60a:	d123      	bne.n	800d654 <_dtoa_r+0xa54>
 800d60c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d60e:	bb0a      	cbnz	r2, 800d654 <_dtoa_r+0xa54>
 800d610:	9a08      	ldr	r2, [sp, #32]
 800d612:	b9fa      	cbnz	r2, 800d654 <_dtoa_r+0xa54>
 800d614:	2b00      	cmp	r3, #0
 800d616:	ddec      	ble.n	800d5f2 <_dtoa_r+0x9f2>
 800d618:	4659      	mov	r1, fp
 800d61a:	2201      	movs	r2, #1
 800d61c:	4620      	mov	r0, r4
 800d61e:	f000 fb61 	bl	800dce4 <__lshift>
 800d622:	4631      	mov	r1, r6
 800d624:	4683      	mov	fp, r0
 800d626:	f000 fbb1 	bl	800dd8c <__mcmp>
 800d62a:	2800      	cmp	r0, #0
 800d62c:	dc03      	bgt.n	800d636 <_dtoa_r+0xa36>
 800d62e:	d1e0      	bne.n	800d5f2 <_dtoa_r+0x9f2>
 800d630:	f018 0f01 	tst.w	r8, #1
 800d634:	d0dd      	beq.n	800d5f2 <_dtoa_r+0x9f2>
 800d636:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d63a:	d1d8      	bne.n	800d5ee <_dtoa_r+0x9ee>
 800d63c:	9b07      	ldr	r3, [sp, #28]
 800d63e:	9a07      	ldr	r2, [sp, #28]
 800d640:	1c5d      	adds	r5, r3, #1
 800d642:	2339      	movs	r3, #57	; 0x39
 800d644:	7013      	strb	r3, [r2, #0]
 800d646:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d64a:	1e6a      	subs	r2, r5, #1
 800d64c:	2b39      	cmp	r3, #57	; 0x39
 800d64e:	d04d      	beq.n	800d6ec <_dtoa_r+0xaec>
 800d650:	3301      	adds	r3, #1
 800d652:	e052      	b.n	800d6fa <_dtoa_r+0xafa>
 800d654:	9a07      	ldr	r2, [sp, #28]
 800d656:	2b00      	cmp	r3, #0
 800d658:	f102 0501 	add.w	r5, r2, #1
 800d65c:	dd06      	ble.n	800d66c <_dtoa_r+0xa6c>
 800d65e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d662:	d0eb      	beq.n	800d63c <_dtoa_r+0xa3c>
 800d664:	f108 0801 	add.w	r8, r8, #1
 800d668:	9b07      	ldr	r3, [sp, #28]
 800d66a:	e7c4      	b.n	800d5f6 <_dtoa_r+0x9f6>
 800d66c:	9b06      	ldr	r3, [sp, #24]
 800d66e:	9a04      	ldr	r2, [sp, #16]
 800d670:	1aeb      	subs	r3, r5, r3
 800d672:	4293      	cmp	r3, r2
 800d674:	f805 8c01 	strb.w	r8, [r5, #-1]
 800d678:	d021      	beq.n	800d6be <_dtoa_r+0xabe>
 800d67a:	4659      	mov	r1, fp
 800d67c:	2300      	movs	r3, #0
 800d67e:	220a      	movs	r2, #10
 800d680:	4620      	mov	r0, r4
 800d682:	f000 f9ba 	bl	800d9fa <__multadd>
 800d686:	45b9      	cmp	r9, r7
 800d688:	4683      	mov	fp, r0
 800d68a:	f04f 0300 	mov.w	r3, #0
 800d68e:	f04f 020a 	mov.w	r2, #10
 800d692:	4649      	mov	r1, r9
 800d694:	4620      	mov	r0, r4
 800d696:	d105      	bne.n	800d6a4 <_dtoa_r+0xaa4>
 800d698:	f000 f9af 	bl	800d9fa <__multadd>
 800d69c:	4681      	mov	r9, r0
 800d69e:	4607      	mov	r7, r0
 800d6a0:	9507      	str	r5, [sp, #28]
 800d6a2:	e778      	b.n	800d596 <_dtoa_r+0x996>
 800d6a4:	f000 f9a9 	bl	800d9fa <__multadd>
 800d6a8:	4639      	mov	r1, r7
 800d6aa:	4681      	mov	r9, r0
 800d6ac:	2300      	movs	r3, #0
 800d6ae:	220a      	movs	r2, #10
 800d6b0:	4620      	mov	r0, r4
 800d6b2:	f000 f9a2 	bl	800d9fa <__multadd>
 800d6b6:	4607      	mov	r7, r0
 800d6b8:	e7f2      	b.n	800d6a0 <_dtoa_r+0xaa0>
 800d6ba:	f04f 0900 	mov.w	r9, #0
 800d6be:	4659      	mov	r1, fp
 800d6c0:	2201      	movs	r2, #1
 800d6c2:	4620      	mov	r0, r4
 800d6c4:	f000 fb0e 	bl	800dce4 <__lshift>
 800d6c8:	4631      	mov	r1, r6
 800d6ca:	4683      	mov	fp, r0
 800d6cc:	f000 fb5e 	bl	800dd8c <__mcmp>
 800d6d0:	2800      	cmp	r0, #0
 800d6d2:	dcb8      	bgt.n	800d646 <_dtoa_r+0xa46>
 800d6d4:	d102      	bne.n	800d6dc <_dtoa_r+0xadc>
 800d6d6:	f018 0f01 	tst.w	r8, #1
 800d6da:	d1b4      	bne.n	800d646 <_dtoa_r+0xa46>
 800d6dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d6e0:	1e6a      	subs	r2, r5, #1
 800d6e2:	2b30      	cmp	r3, #48	; 0x30
 800d6e4:	f47f af0f 	bne.w	800d506 <_dtoa_r+0x906>
 800d6e8:	4615      	mov	r5, r2
 800d6ea:	e7f7      	b.n	800d6dc <_dtoa_r+0xadc>
 800d6ec:	9b06      	ldr	r3, [sp, #24]
 800d6ee:	4293      	cmp	r3, r2
 800d6f0:	d105      	bne.n	800d6fe <_dtoa_r+0xafe>
 800d6f2:	2331      	movs	r3, #49	; 0x31
 800d6f4:	9a06      	ldr	r2, [sp, #24]
 800d6f6:	f10a 0a01 	add.w	sl, sl, #1
 800d6fa:	7013      	strb	r3, [r2, #0]
 800d6fc:	e703      	b.n	800d506 <_dtoa_r+0x906>
 800d6fe:	4615      	mov	r5, r2
 800d700:	e7a1      	b.n	800d646 <_dtoa_r+0xa46>
 800d702:	4b17      	ldr	r3, [pc, #92]	; (800d760 <_dtoa_r+0xb60>)
 800d704:	f7ff bae1 	b.w	800ccca <_dtoa_r+0xca>
 800d708:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	f47f aabb 	bne.w	800cc86 <_dtoa_r+0x86>
 800d710:	4b14      	ldr	r3, [pc, #80]	; (800d764 <_dtoa_r+0xb64>)
 800d712:	f7ff bada 	b.w	800ccca <_dtoa_r+0xca>
 800d716:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d718:	2b01      	cmp	r3, #1
 800d71a:	f77f ae3f 	ble.w	800d39c <_dtoa_r+0x79c>
 800d71e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d720:	9308      	str	r3, [sp, #32]
 800d722:	e653      	b.n	800d3cc <_dtoa_r+0x7cc>
 800d724:	9b04      	ldr	r3, [sp, #16]
 800d726:	2b00      	cmp	r3, #0
 800d728:	dc03      	bgt.n	800d732 <_dtoa_r+0xb32>
 800d72a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d72c:	2b02      	cmp	r3, #2
 800d72e:	f73f aed5 	bgt.w	800d4dc <_dtoa_r+0x8dc>
 800d732:	9d06      	ldr	r5, [sp, #24]
 800d734:	4631      	mov	r1, r6
 800d736:	4658      	mov	r0, fp
 800d738:	f7ff f9d2 	bl	800cae0 <quorem>
 800d73c:	9b06      	ldr	r3, [sp, #24]
 800d73e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d742:	f805 8b01 	strb.w	r8, [r5], #1
 800d746:	9a04      	ldr	r2, [sp, #16]
 800d748:	1aeb      	subs	r3, r5, r3
 800d74a:	429a      	cmp	r2, r3
 800d74c:	ddb5      	ble.n	800d6ba <_dtoa_r+0xaba>
 800d74e:	4659      	mov	r1, fp
 800d750:	2300      	movs	r3, #0
 800d752:	220a      	movs	r2, #10
 800d754:	4620      	mov	r0, r4
 800d756:	f000 f950 	bl	800d9fa <__multadd>
 800d75a:	4683      	mov	fp, r0
 800d75c:	e7ea      	b.n	800d734 <_dtoa_r+0xb34>
 800d75e:	bf00      	nop
 800d760:	0800f880 	.word	0x0800f880
 800d764:	0800f8a4 	.word	0x0800f8a4

0800d768 <std>:
 800d768:	2300      	movs	r3, #0
 800d76a:	b510      	push	{r4, lr}
 800d76c:	4604      	mov	r4, r0
 800d76e:	e9c0 3300 	strd	r3, r3, [r0]
 800d772:	6083      	str	r3, [r0, #8]
 800d774:	8181      	strh	r1, [r0, #12]
 800d776:	6643      	str	r3, [r0, #100]	; 0x64
 800d778:	81c2      	strh	r2, [r0, #14]
 800d77a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d77e:	6183      	str	r3, [r0, #24]
 800d780:	4619      	mov	r1, r3
 800d782:	2208      	movs	r2, #8
 800d784:	305c      	adds	r0, #92	; 0x5c
 800d786:	f7fe fbd3 	bl	800bf30 <memset>
 800d78a:	4b05      	ldr	r3, [pc, #20]	; (800d7a0 <std+0x38>)
 800d78c:	6224      	str	r4, [r4, #32]
 800d78e:	6263      	str	r3, [r4, #36]	; 0x24
 800d790:	4b04      	ldr	r3, [pc, #16]	; (800d7a4 <std+0x3c>)
 800d792:	62a3      	str	r3, [r4, #40]	; 0x28
 800d794:	4b04      	ldr	r3, [pc, #16]	; (800d7a8 <std+0x40>)
 800d796:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d798:	4b04      	ldr	r3, [pc, #16]	; (800d7ac <std+0x44>)
 800d79a:	6323      	str	r3, [r4, #48]	; 0x30
 800d79c:	bd10      	pop	{r4, pc}
 800d79e:	bf00      	nop
 800d7a0:	0800e459 	.word	0x0800e459
 800d7a4:	0800e47b 	.word	0x0800e47b
 800d7a8:	0800e4b3 	.word	0x0800e4b3
 800d7ac:	0800e4d7 	.word	0x0800e4d7

0800d7b0 <_cleanup_r>:
 800d7b0:	4901      	ldr	r1, [pc, #4]	; (800d7b8 <_cleanup_r+0x8>)
 800d7b2:	f000 b885 	b.w	800d8c0 <_fwalk_reent>
 800d7b6:	bf00      	nop
 800d7b8:	0800e7cd 	.word	0x0800e7cd

0800d7bc <__sfmoreglue>:
 800d7bc:	b570      	push	{r4, r5, r6, lr}
 800d7be:	2568      	movs	r5, #104	; 0x68
 800d7c0:	1e4a      	subs	r2, r1, #1
 800d7c2:	4355      	muls	r5, r2
 800d7c4:	460e      	mov	r6, r1
 800d7c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d7ca:	f7fe fc05 	bl	800bfd8 <_malloc_r>
 800d7ce:	4604      	mov	r4, r0
 800d7d0:	b140      	cbz	r0, 800d7e4 <__sfmoreglue+0x28>
 800d7d2:	2100      	movs	r1, #0
 800d7d4:	e9c0 1600 	strd	r1, r6, [r0]
 800d7d8:	300c      	adds	r0, #12
 800d7da:	60a0      	str	r0, [r4, #8]
 800d7dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d7e0:	f7fe fba6 	bl	800bf30 <memset>
 800d7e4:	4620      	mov	r0, r4
 800d7e6:	bd70      	pop	{r4, r5, r6, pc}

0800d7e8 <__sinit>:
 800d7e8:	6983      	ldr	r3, [r0, #24]
 800d7ea:	b510      	push	{r4, lr}
 800d7ec:	4604      	mov	r4, r0
 800d7ee:	bb33      	cbnz	r3, 800d83e <__sinit+0x56>
 800d7f0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800d7f4:	6503      	str	r3, [r0, #80]	; 0x50
 800d7f6:	4b12      	ldr	r3, [pc, #72]	; (800d840 <__sinit+0x58>)
 800d7f8:	4a12      	ldr	r2, [pc, #72]	; (800d844 <__sinit+0x5c>)
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	6282      	str	r2, [r0, #40]	; 0x28
 800d7fe:	4298      	cmp	r0, r3
 800d800:	bf04      	itt	eq
 800d802:	2301      	moveq	r3, #1
 800d804:	6183      	streq	r3, [r0, #24]
 800d806:	f000 f81f 	bl	800d848 <__sfp>
 800d80a:	6060      	str	r0, [r4, #4]
 800d80c:	4620      	mov	r0, r4
 800d80e:	f000 f81b 	bl	800d848 <__sfp>
 800d812:	60a0      	str	r0, [r4, #8]
 800d814:	4620      	mov	r0, r4
 800d816:	f000 f817 	bl	800d848 <__sfp>
 800d81a:	2200      	movs	r2, #0
 800d81c:	60e0      	str	r0, [r4, #12]
 800d81e:	2104      	movs	r1, #4
 800d820:	6860      	ldr	r0, [r4, #4]
 800d822:	f7ff ffa1 	bl	800d768 <std>
 800d826:	2201      	movs	r2, #1
 800d828:	2109      	movs	r1, #9
 800d82a:	68a0      	ldr	r0, [r4, #8]
 800d82c:	f7ff ff9c 	bl	800d768 <std>
 800d830:	2202      	movs	r2, #2
 800d832:	2112      	movs	r1, #18
 800d834:	68e0      	ldr	r0, [r4, #12]
 800d836:	f7ff ff97 	bl	800d768 <std>
 800d83a:	2301      	movs	r3, #1
 800d83c:	61a3      	str	r3, [r4, #24]
 800d83e:	bd10      	pop	{r4, pc}
 800d840:	0800f86c 	.word	0x0800f86c
 800d844:	0800d7b1 	.word	0x0800d7b1

0800d848 <__sfp>:
 800d848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d84a:	4b1b      	ldr	r3, [pc, #108]	; (800d8b8 <__sfp+0x70>)
 800d84c:	4607      	mov	r7, r0
 800d84e:	681e      	ldr	r6, [r3, #0]
 800d850:	69b3      	ldr	r3, [r6, #24]
 800d852:	b913      	cbnz	r3, 800d85a <__sfp+0x12>
 800d854:	4630      	mov	r0, r6
 800d856:	f7ff ffc7 	bl	800d7e8 <__sinit>
 800d85a:	3648      	adds	r6, #72	; 0x48
 800d85c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d860:	3b01      	subs	r3, #1
 800d862:	d503      	bpl.n	800d86c <__sfp+0x24>
 800d864:	6833      	ldr	r3, [r6, #0]
 800d866:	b133      	cbz	r3, 800d876 <__sfp+0x2e>
 800d868:	6836      	ldr	r6, [r6, #0]
 800d86a:	e7f7      	b.n	800d85c <__sfp+0x14>
 800d86c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d870:	b16d      	cbz	r5, 800d88e <__sfp+0x46>
 800d872:	3468      	adds	r4, #104	; 0x68
 800d874:	e7f4      	b.n	800d860 <__sfp+0x18>
 800d876:	2104      	movs	r1, #4
 800d878:	4638      	mov	r0, r7
 800d87a:	f7ff ff9f 	bl	800d7bc <__sfmoreglue>
 800d87e:	6030      	str	r0, [r6, #0]
 800d880:	2800      	cmp	r0, #0
 800d882:	d1f1      	bne.n	800d868 <__sfp+0x20>
 800d884:	230c      	movs	r3, #12
 800d886:	4604      	mov	r4, r0
 800d888:	603b      	str	r3, [r7, #0]
 800d88a:	4620      	mov	r0, r4
 800d88c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d88e:	4b0b      	ldr	r3, [pc, #44]	; (800d8bc <__sfp+0x74>)
 800d890:	6665      	str	r5, [r4, #100]	; 0x64
 800d892:	e9c4 5500 	strd	r5, r5, [r4]
 800d896:	60a5      	str	r5, [r4, #8]
 800d898:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d89c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800d8a0:	2208      	movs	r2, #8
 800d8a2:	4629      	mov	r1, r5
 800d8a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d8a8:	f7fe fb42 	bl	800bf30 <memset>
 800d8ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d8b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d8b4:	e7e9      	b.n	800d88a <__sfp+0x42>
 800d8b6:	bf00      	nop
 800d8b8:	0800f86c 	.word	0x0800f86c
 800d8bc:	ffff0001 	.word	0xffff0001

0800d8c0 <_fwalk_reent>:
 800d8c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8c4:	4680      	mov	r8, r0
 800d8c6:	4689      	mov	r9, r1
 800d8c8:	2600      	movs	r6, #0
 800d8ca:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d8ce:	b914      	cbnz	r4, 800d8d6 <_fwalk_reent+0x16>
 800d8d0:	4630      	mov	r0, r6
 800d8d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d8d6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800d8da:	3f01      	subs	r7, #1
 800d8dc:	d501      	bpl.n	800d8e2 <_fwalk_reent+0x22>
 800d8de:	6824      	ldr	r4, [r4, #0]
 800d8e0:	e7f5      	b.n	800d8ce <_fwalk_reent+0xe>
 800d8e2:	89ab      	ldrh	r3, [r5, #12]
 800d8e4:	2b01      	cmp	r3, #1
 800d8e6:	d907      	bls.n	800d8f8 <_fwalk_reent+0x38>
 800d8e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d8ec:	3301      	adds	r3, #1
 800d8ee:	d003      	beq.n	800d8f8 <_fwalk_reent+0x38>
 800d8f0:	4629      	mov	r1, r5
 800d8f2:	4640      	mov	r0, r8
 800d8f4:	47c8      	blx	r9
 800d8f6:	4306      	orrs	r6, r0
 800d8f8:	3568      	adds	r5, #104	; 0x68
 800d8fa:	e7ee      	b.n	800d8da <_fwalk_reent+0x1a>

0800d8fc <__locale_ctype_ptr_l>:
 800d8fc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800d900:	4770      	bx	lr
	...

0800d904 <_localeconv_r>:
 800d904:	4b04      	ldr	r3, [pc, #16]	; (800d918 <_localeconv_r+0x14>)
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	6a18      	ldr	r0, [r3, #32]
 800d90a:	4b04      	ldr	r3, [pc, #16]	; (800d91c <_localeconv_r+0x18>)
 800d90c:	2800      	cmp	r0, #0
 800d90e:	bf08      	it	eq
 800d910:	4618      	moveq	r0, r3
 800d912:	30f0      	adds	r0, #240	; 0xf0
 800d914:	4770      	bx	lr
 800d916:	bf00      	nop
 800d918:	2000026c 	.word	0x2000026c
 800d91c:	200002d0 	.word	0x200002d0

0800d920 <__ascii_mbtowc>:
 800d920:	b082      	sub	sp, #8
 800d922:	b901      	cbnz	r1, 800d926 <__ascii_mbtowc+0x6>
 800d924:	a901      	add	r1, sp, #4
 800d926:	b142      	cbz	r2, 800d93a <__ascii_mbtowc+0x1a>
 800d928:	b14b      	cbz	r3, 800d93e <__ascii_mbtowc+0x1e>
 800d92a:	7813      	ldrb	r3, [r2, #0]
 800d92c:	600b      	str	r3, [r1, #0]
 800d92e:	7812      	ldrb	r2, [r2, #0]
 800d930:	1c10      	adds	r0, r2, #0
 800d932:	bf18      	it	ne
 800d934:	2001      	movne	r0, #1
 800d936:	b002      	add	sp, #8
 800d938:	4770      	bx	lr
 800d93a:	4610      	mov	r0, r2
 800d93c:	e7fb      	b.n	800d936 <__ascii_mbtowc+0x16>
 800d93e:	f06f 0001 	mvn.w	r0, #1
 800d942:	e7f8      	b.n	800d936 <__ascii_mbtowc+0x16>

0800d944 <memchr>:
 800d944:	b510      	push	{r4, lr}
 800d946:	b2c9      	uxtb	r1, r1
 800d948:	4402      	add	r2, r0
 800d94a:	4290      	cmp	r0, r2
 800d94c:	4603      	mov	r3, r0
 800d94e:	d101      	bne.n	800d954 <memchr+0x10>
 800d950:	2300      	movs	r3, #0
 800d952:	e003      	b.n	800d95c <memchr+0x18>
 800d954:	781c      	ldrb	r4, [r3, #0]
 800d956:	3001      	adds	r0, #1
 800d958:	428c      	cmp	r4, r1
 800d95a:	d1f6      	bne.n	800d94a <memchr+0x6>
 800d95c:	4618      	mov	r0, r3
 800d95e:	bd10      	pop	{r4, pc}

0800d960 <__malloc_lock>:
 800d960:	4770      	bx	lr

0800d962 <__malloc_unlock>:
 800d962:	4770      	bx	lr

0800d964 <_Balloc>:
 800d964:	b570      	push	{r4, r5, r6, lr}
 800d966:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d968:	4604      	mov	r4, r0
 800d96a:	460e      	mov	r6, r1
 800d96c:	b93d      	cbnz	r5, 800d97e <_Balloc+0x1a>
 800d96e:	2010      	movs	r0, #16
 800d970:	f7fe fab4 	bl	800bedc <malloc>
 800d974:	6260      	str	r0, [r4, #36]	; 0x24
 800d976:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d97a:	6005      	str	r5, [r0, #0]
 800d97c:	60c5      	str	r5, [r0, #12]
 800d97e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d980:	68eb      	ldr	r3, [r5, #12]
 800d982:	b183      	cbz	r3, 800d9a6 <_Balloc+0x42>
 800d984:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d986:	68db      	ldr	r3, [r3, #12]
 800d988:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d98c:	b9b8      	cbnz	r0, 800d9be <_Balloc+0x5a>
 800d98e:	2101      	movs	r1, #1
 800d990:	fa01 f506 	lsl.w	r5, r1, r6
 800d994:	1d6a      	adds	r2, r5, #5
 800d996:	0092      	lsls	r2, r2, #2
 800d998:	4620      	mov	r0, r4
 800d99a:	f000 fabe 	bl	800df1a <_calloc_r>
 800d99e:	b160      	cbz	r0, 800d9ba <_Balloc+0x56>
 800d9a0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800d9a4:	e00e      	b.n	800d9c4 <_Balloc+0x60>
 800d9a6:	2221      	movs	r2, #33	; 0x21
 800d9a8:	2104      	movs	r1, #4
 800d9aa:	4620      	mov	r0, r4
 800d9ac:	f000 fab5 	bl	800df1a <_calloc_r>
 800d9b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d9b2:	60e8      	str	r0, [r5, #12]
 800d9b4:	68db      	ldr	r3, [r3, #12]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d1e4      	bne.n	800d984 <_Balloc+0x20>
 800d9ba:	2000      	movs	r0, #0
 800d9bc:	bd70      	pop	{r4, r5, r6, pc}
 800d9be:	6802      	ldr	r2, [r0, #0]
 800d9c0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d9ca:	e7f7      	b.n	800d9bc <_Balloc+0x58>

0800d9cc <_Bfree>:
 800d9cc:	b570      	push	{r4, r5, r6, lr}
 800d9ce:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d9d0:	4606      	mov	r6, r0
 800d9d2:	460d      	mov	r5, r1
 800d9d4:	b93c      	cbnz	r4, 800d9e6 <_Bfree+0x1a>
 800d9d6:	2010      	movs	r0, #16
 800d9d8:	f7fe fa80 	bl	800bedc <malloc>
 800d9dc:	6270      	str	r0, [r6, #36]	; 0x24
 800d9de:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d9e2:	6004      	str	r4, [r0, #0]
 800d9e4:	60c4      	str	r4, [r0, #12]
 800d9e6:	b13d      	cbz	r5, 800d9f8 <_Bfree+0x2c>
 800d9e8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d9ea:	686a      	ldr	r2, [r5, #4]
 800d9ec:	68db      	ldr	r3, [r3, #12]
 800d9ee:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d9f2:	6029      	str	r1, [r5, #0]
 800d9f4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800d9f8:	bd70      	pop	{r4, r5, r6, pc}

0800d9fa <__multadd>:
 800d9fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9fe:	461f      	mov	r7, r3
 800da00:	4606      	mov	r6, r0
 800da02:	460c      	mov	r4, r1
 800da04:	2300      	movs	r3, #0
 800da06:	690d      	ldr	r5, [r1, #16]
 800da08:	f101 0c14 	add.w	ip, r1, #20
 800da0c:	f8dc 0000 	ldr.w	r0, [ip]
 800da10:	3301      	adds	r3, #1
 800da12:	b281      	uxth	r1, r0
 800da14:	fb02 7101 	mla	r1, r2, r1, r7
 800da18:	0c00      	lsrs	r0, r0, #16
 800da1a:	0c0f      	lsrs	r7, r1, #16
 800da1c:	fb02 7000 	mla	r0, r2, r0, r7
 800da20:	b289      	uxth	r1, r1
 800da22:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800da26:	429d      	cmp	r5, r3
 800da28:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800da2c:	f84c 1b04 	str.w	r1, [ip], #4
 800da30:	dcec      	bgt.n	800da0c <__multadd+0x12>
 800da32:	b1d7      	cbz	r7, 800da6a <__multadd+0x70>
 800da34:	68a3      	ldr	r3, [r4, #8]
 800da36:	42ab      	cmp	r3, r5
 800da38:	dc12      	bgt.n	800da60 <__multadd+0x66>
 800da3a:	6861      	ldr	r1, [r4, #4]
 800da3c:	4630      	mov	r0, r6
 800da3e:	3101      	adds	r1, #1
 800da40:	f7ff ff90 	bl	800d964 <_Balloc>
 800da44:	4680      	mov	r8, r0
 800da46:	6922      	ldr	r2, [r4, #16]
 800da48:	f104 010c 	add.w	r1, r4, #12
 800da4c:	3202      	adds	r2, #2
 800da4e:	0092      	lsls	r2, r2, #2
 800da50:	300c      	adds	r0, #12
 800da52:	f7fe fa62 	bl	800bf1a <memcpy>
 800da56:	4621      	mov	r1, r4
 800da58:	4630      	mov	r0, r6
 800da5a:	f7ff ffb7 	bl	800d9cc <_Bfree>
 800da5e:	4644      	mov	r4, r8
 800da60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800da64:	3501      	adds	r5, #1
 800da66:	615f      	str	r7, [r3, #20]
 800da68:	6125      	str	r5, [r4, #16]
 800da6a:	4620      	mov	r0, r4
 800da6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800da70 <__hi0bits>:
 800da70:	0c02      	lsrs	r2, r0, #16
 800da72:	0412      	lsls	r2, r2, #16
 800da74:	4603      	mov	r3, r0
 800da76:	b9b2      	cbnz	r2, 800daa6 <__hi0bits+0x36>
 800da78:	0403      	lsls	r3, r0, #16
 800da7a:	2010      	movs	r0, #16
 800da7c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800da80:	bf04      	itt	eq
 800da82:	021b      	lsleq	r3, r3, #8
 800da84:	3008      	addeq	r0, #8
 800da86:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800da8a:	bf04      	itt	eq
 800da8c:	011b      	lsleq	r3, r3, #4
 800da8e:	3004      	addeq	r0, #4
 800da90:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800da94:	bf04      	itt	eq
 800da96:	009b      	lsleq	r3, r3, #2
 800da98:	3002      	addeq	r0, #2
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	db06      	blt.n	800daac <__hi0bits+0x3c>
 800da9e:	005b      	lsls	r3, r3, #1
 800daa0:	d503      	bpl.n	800daaa <__hi0bits+0x3a>
 800daa2:	3001      	adds	r0, #1
 800daa4:	4770      	bx	lr
 800daa6:	2000      	movs	r0, #0
 800daa8:	e7e8      	b.n	800da7c <__hi0bits+0xc>
 800daaa:	2020      	movs	r0, #32
 800daac:	4770      	bx	lr

0800daae <__lo0bits>:
 800daae:	6803      	ldr	r3, [r0, #0]
 800dab0:	4601      	mov	r1, r0
 800dab2:	f013 0207 	ands.w	r2, r3, #7
 800dab6:	d00b      	beq.n	800dad0 <__lo0bits+0x22>
 800dab8:	07da      	lsls	r2, r3, #31
 800daba:	d423      	bmi.n	800db04 <__lo0bits+0x56>
 800dabc:	0798      	lsls	r0, r3, #30
 800dabe:	bf49      	itett	mi
 800dac0:	085b      	lsrmi	r3, r3, #1
 800dac2:	089b      	lsrpl	r3, r3, #2
 800dac4:	2001      	movmi	r0, #1
 800dac6:	600b      	strmi	r3, [r1, #0]
 800dac8:	bf5c      	itt	pl
 800daca:	600b      	strpl	r3, [r1, #0]
 800dacc:	2002      	movpl	r0, #2
 800dace:	4770      	bx	lr
 800dad0:	b298      	uxth	r0, r3
 800dad2:	b9a8      	cbnz	r0, 800db00 <__lo0bits+0x52>
 800dad4:	2010      	movs	r0, #16
 800dad6:	0c1b      	lsrs	r3, r3, #16
 800dad8:	f013 0fff 	tst.w	r3, #255	; 0xff
 800dadc:	bf04      	itt	eq
 800dade:	0a1b      	lsreq	r3, r3, #8
 800dae0:	3008      	addeq	r0, #8
 800dae2:	071a      	lsls	r2, r3, #28
 800dae4:	bf04      	itt	eq
 800dae6:	091b      	lsreq	r3, r3, #4
 800dae8:	3004      	addeq	r0, #4
 800daea:	079a      	lsls	r2, r3, #30
 800daec:	bf04      	itt	eq
 800daee:	089b      	lsreq	r3, r3, #2
 800daf0:	3002      	addeq	r0, #2
 800daf2:	07da      	lsls	r2, r3, #31
 800daf4:	d402      	bmi.n	800dafc <__lo0bits+0x4e>
 800daf6:	085b      	lsrs	r3, r3, #1
 800daf8:	d006      	beq.n	800db08 <__lo0bits+0x5a>
 800dafa:	3001      	adds	r0, #1
 800dafc:	600b      	str	r3, [r1, #0]
 800dafe:	4770      	bx	lr
 800db00:	4610      	mov	r0, r2
 800db02:	e7e9      	b.n	800dad8 <__lo0bits+0x2a>
 800db04:	2000      	movs	r0, #0
 800db06:	4770      	bx	lr
 800db08:	2020      	movs	r0, #32
 800db0a:	4770      	bx	lr

0800db0c <__i2b>:
 800db0c:	b510      	push	{r4, lr}
 800db0e:	460c      	mov	r4, r1
 800db10:	2101      	movs	r1, #1
 800db12:	f7ff ff27 	bl	800d964 <_Balloc>
 800db16:	2201      	movs	r2, #1
 800db18:	6144      	str	r4, [r0, #20]
 800db1a:	6102      	str	r2, [r0, #16]
 800db1c:	bd10      	pop	{r4, pc}

0800db1e <__multiply>:
 800db1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db22:	4614      	mov	r4, r2
 800db24:	690a      	ldr	r2, [r1, #16]
 800db26:	6923      	ldr	r3, [r4, #16]
 800db28:	4688      	mov	r8, r1
 800db2a:	429a      	cmp	r2, r3
 800db2c:	bfbe      	ittt	lt
 800db2e:	460b      	movlt	r3, r1
 800db30:	46a0      	movlt	r8, r4
 800db32:	461c      	movlt	r4, r3
 800db34:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800db38:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800db3c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800db40:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800db44:	eb07 0609 	add.w	r6, r7, r9
 800db48:	42b3      	cmp	r3, r6
 800db4a:	bfb8      	it	lt
 800db4c:	3101      	addlt	r1, #1
 800db4e:	f7ff ff09 	bl	800d964 <_Balloc>
 800db52:	f100 0514 	add.w	r5, r0, #20
 800db56:	462b      	mov	r3, r5
 800db58:	2200      	movs	r2, #0
 800db5a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800db5e:	4573      	cmp	r3, lr
 800db60:	d316      	bcc.n	800db90 <__multiply+0x72>
 800db62:	f104 0214 	add.w	r2, r4, #20
 800db66:	f108 0114 	add.w	r1, r8, #20
 800db6a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800db6e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800db72:	9300      	str	r3, [sp, #0]
 800db74:	9b00      	ldr	r3, [sp, #0]
 800db76:	9201      	str	r2, [sp, #4]
 800db78:	4293      	cmp	r3, r2
 800db7a:	d80c      	bhi.n	800db96 <__multiply+0x78>
 800db7c:	2e00      	cmp	r6, #0
 800db7e:	dd03      	ble.n	800db88 <__multiply+0x6a>
 800db80:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800db84:	2b00      	cmp	r3, #0
 800db86:	d05d      	beq.n	800dc44 <__multiply+0x126>
 800db88:	6106      	str	r6, [r0, #16]
 800db8a:	b003      	add	sp, #12
 800db8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db90:	f843 2b04 	str.w	r2, [r3], #4
 800db94:	e7e3      	b.n	800db5e <__multiply+0x40>
 800db96:	f8b2 b000 	ldrh.w	fp, [r2]
 800db9a:	f1bb 0f00 	cmp.w	fp, #0
 800db9e:	d023      	beq.n	800dbe8 <__multiply+0xca>
 800dba0:	4689      	mov	r9, r1
 800dba2:	46ac      	mov	ip, r5
 800dba4:	f04f 0800 	mov.w	r8, #0
 800dba8:	f859 4b04 	ldr.w	r4, [r9], #4
 800dbac:	f8dc a000 	ldr.w	sl, [ip]
 800dbb0:	b2a3      	uxth	r3, r4
 800dbb2:	fa1f fa8a 	uxth.w	sl, sl
 800dbb6:	fb0b a303 	mla	r3, fp, r3, sl
 800dbba:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800dbbe:	f8dc 4000 	ldr.w	r4, [ip]
 800dbc2:	4443      	add	r3, r8
 800dbc4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800dbc8:	fb0b 840a 	mla	r4, fp, sl, r8
 800dbcc:	46e2      	mov	sl, ip
 800dbce:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800dbd2:	b29b      	uxth	r3, r3
 800dbd4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800dbd8:	454f      	cmp	r7, r9
 800dbda:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800dbde:	f84a 3b04 	str.w	r3, [sl], #4
 800dbe2:	d82b      	bhi.n	800dc3c <__multiply+0x11e>
 800dbe4:	f8cc 8004 	str.w	r8, [ip, #4]
 800dbe8:	9b01      	ldr	r3, [sp, #4]
 800dbea:	3204      	adds	r2, #4
 800dbec:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800dbf0:	f1ba 0f00 	cmp.w	sl, #0
 800dbf4:	d020      	beq.n	800dc38 <__multiply+0x11a>
 800dbf6:	4689      	mov	r9, r1
 800dbf8:	46a8      	mov	r8, r5
 800dbfa:	f04f 0b00 	mov.w	fp, #0
 800dbfe:	682b      	ldr	r3, [r5, #0]
 800dc00:	f8b9 c000 	ldrh.w	ip, [r9]
 800dc04:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800dc08:	b29b      	uxth	r3, r3
 800dc0a:	fb0a 440c 	mla	r4, sl, ip, r4
 800dc0e:	46c4      	mov	ip, r8
 800dc10:	445c      	add	r4, fp
 800dc12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800dc16:	f84c 3b04 	str.w	r3, [ip], #4
 800dc1a:	f859 3b04 	ldr.w	r3, [r9], #4
 800dc1e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800dc22:	0c1b      	lsrs	r3, r3, #16
 800dc24:	fb0a b303 	mla	r3, sl, r3, fp
 800dc28:	454f      	cmp	r7, r9
 800dc2a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800dc2e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800dc32:	d805      	bhi.n	800dc40 <__multiply+0x122>
 800dc34:	f8c8 3004 	str.w	r3, [r8, #4]
 800dc38:	3504      	adds	r5, #4
 800dc3a:	e79b      	b.n	800db74 <__multiply+0x56>
 800dc3c:	46d4      	mov	ip, sl
 800dc3e:	e7b3      	b.n	800dba8 <__multiply+0x8a>
 800dc40:	46e0      	mov	r8, ip
 800dc42:	e7dd      	b.n	800dc00 <__multiply+0xe2>
 800dc44:	3e01      	subs	r6, #1
 800dc46:	e799      	b.n	800db7c <__multiply+0x5e>

0800dc48 <__pow5mult>:
 800dc48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc4c:	4615      	mov	r5, r2
 800dc4e:	f012 0203 	ands.w	r2, r2, #3
 800dc52:	4606      	mov	r6, r0
 800dc54:	460f      	mov	r7, r1
 800dc56:	d007      	beq.n	800dc68 <__pow5mult+0x20>
 800dc58:	4c21      	ldr	r4, [pc, #132]	; (800dce0 <__pow5mult+0x98>)
 800dc5a:	3a01      	subs	r2, #1
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dc62:	f7ff feca 	bl	800d9fa <__multadd>
 800dc66:	4607      	mov	r7, r0
 800dc68:	10ad      	asrs	r5, r5, #2
 800dc6a:	d035      	beq.n	800dcd8 <__pow5mult+0x90>
 800dc6c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800dc6e:	b93c      	cbnz	r4, 800dc80 <__pow5mult+0x38>
 800dc70:	2010      	movs	r0, #16
 800dc72:	f7fe f933 	bl	800bedc <malloc>
 800dc76:	6270      	str	r0, [r6, #36]	; 0x24
 800dc78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dc7c:	6004      	str	r4, [r0, #0]
 800dc7e:	60c4      	str	r4, [r0, #12]
 800dc80:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800dc84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dc88:	b94c      	cbnz	r4, 800dc9e <__pow5mult+0x56>
 800dc8a:	f240 2171 	movw	r1, #625	; 0x271
 800dc8e:	4630      	mov	r0, r6
 800dc90:	f7ff ff3c 	bl	800db0c <__i2b>
 800dc94:	2300      	movs	r3, #0
 800dc96:	4604      	mov	r4, r0
 800dc98:	f8c8 0008 	str.w	r0, [r8, #8]
 800dc9c:	6003      	str	r3, [r0, #0]
 800dc9e:	f04f 0800 	mov.w	r8, #0
 800dca2:	07eb      	lsls	r3, r5, #31
 800dca4:	d50a      	bpl.n	800dcbc <__pow5mult+0x74>
 800dca6:	4639      	mov	r1, r7
 800dca8:	4622      	mov	r2, r4
 800dcaa:	4630      	mov	r0, r6
 800dcac:	f7ff ff37 	bl	800db1e <__multiply>
 800dcb0:	4681      	mov	r9, r0
 800dcb2:	4639      	mov	r1, r7
 800dcb4:	4630      	mov	r0, r6
 800dcb6:	f7ff fe89 	bl	800d9cc <_Bfree>
 800dcba:	464f      	mov	r7, r9
 800dcbc:	106d      	asrs	r5, r5, #1
 800dcbe:	d00b      	beq.n	800dcd8 <__pow5mult+0x90>
 800dcc0:	6820      	ldr	r0, [r4, #0]
 800dcc2:	b938      	cbnz	r0, 800dcd4 <__pow5mult+0x8c>
 800dcc4:	4622      	mov	r2, r4
 800dcc6:	4621      	mov	r1, r4
 800dcc8:	4630      	mov	r0, r6
 800dcca:	f7ff ff28 	bl	800db1e <__multiply>
 800dcce:	6020      	str	r0, [r4, #0]
 800dcd0:	f8c0 8000 	str.w	r8, [r0]
 800dcd4:	4604      	mov	r4, r0
 800dcd6:	e7e4      	b.n	800dca2 <__pow5mult+0x5a>
 800dcd8:	4638      	mov	r0, r7
 800dcda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dcde:	bf00      	nop
 800dce0:	0800fa10 	.word	0x0800fa10

0800dce4 <__lshift>:
 800dce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dce8:	460c      	mov	r4, r1
 800dcea:	4607      	mov	r7, r0
 800dcec:	4616      	mov	r6, r2
 800dcee:	6923      	ldr	r3, [r4, #16]
 800dcf0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dcf4:	eb0a 0903 	add.w	r9, sl, r3
 800dcf8:	6849      	ldr	r1, [r1, #4]
 800dcfa:	68a3      	ldr	r3, [r4, #8]
 800dcfc:	f109 0501 	add.w	r5, r9, #1
 800dd00:	42ab      	cmp	r3, r5
 800dd02:	db32      	blt.n	800dd6a <__lshift+0x86>
 800dd04:	4638      	mov	r0, r7
 800dd06:	f7ff fe2d 	bl	800d964 <_Balloc>
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	4680      	mov	r8, r0
 800dd0e:	461a      	mov	r2, r3
 800dd10:	f100 0114 	add.w	r1, r0, #20
 800dd14:	4553      	cmp	r3, sl
 800dd16:	db2b      	blt.n	800dd70 <__lshift+0x8c>
 800dd18:	6920      	ldr	r0, [r4, #16]
 800dd1a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dd1e:	f104 0314 	add.w	r3, r4, #20
 800dd22:	f016 021f 	ands.w	r2, r6, #31
 800dd26:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dd2a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dd2e:	d025      	beq.n	800dd7c <__lshift+0x98>
 800dd30:	2000      	movs	r0, #0
 800dd32:	f1c2 0e20 	rsb	lr, r2, #32
 800dd36:	468a      	mov	sl, r1
 800dd38:	681e      	ldr	r6, [r3, #0]
 800dd3a:	4096      	lsls	r6, r2
 800dd3c:	4330      	orrs	r0, r6
 800dd3e:	f84a 0b04 	str.w	r0, [sl], #4
 800dd42:	f853 0b04 	ldr.w	r0, [r3], #4
 800dd46:	459c      	cmp	ip, r3
 800dd48:	fa20 f00e 	lsr.w	r0, r0, lr
 800dd4c:	d814      	bhi.n	800dd78 <__lshift+0x94>
 800dd4e:	6048      	str	r0, [r1, #4]
 800dd50:	b108      	cbz	r0, 800dd56 <__lshift+0x72>
 800dd52:	f109 0502 	add.w	r5, r9, #2
 800dd56:	3d01      	subs	r5, #1
 800dd58:	4638      	mov	r0, r7
 800dd5a:	f8c8 5010 	str.w	r5, [r8, #16]
 800dd5e:	4621      	mov	r1, r4
 800dd60:	f7ff fe34 	bl	800d9cc <_Bfree>
 800dd64:	4640      	mov	r0, r8
 800dd66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd6a:	3101      	adds	r1, #1
 800dd6c:	005b      	lsls	r3, r3, #1
 800dd6e:	e7c7      	b.n	800dd00 <__lshift+0x1c>
 800dd70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800dd74:	3301      	adds	r3, #1
 800dd76:	e7cd      	b.n	800dd14 <__lshift+0x30>
 800dd78:	4651      	mov	r1, sl
 800dd7a:	e7dc      	b.n	800dd36 <__lshift+0x52>
 800dd7c:	3904      	subs	r1, #4
 800dd7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd82:	459c      	cmp	ip, r3
 800dd84:	f841 2f04 	str.w	r2, [r1, #4]!
 800dd88:	d8f9      	bhi.n	800dd7e <__lshift+0x9a>
 800dd8a:	e7e4      	b.n	800dd56 <__lshift+0x72>

0800dd8c <__mcmp>:
 800dd8c:	6903      	ldr	r3, [r0, #16]
 800dd8e:	690a      	ldr	r2, [r1, #16]
 800dd90:	b530      	push	{r4, r5, lr}
 800dd92:	1a9b      	subs	r3, r3, r2
 800dd94:	d10c      	bne.n	800ddb0 <__mcmp+0x24>
 800dd96:	0092      	lsls	r2, r2, #2
 800dd98:	3014      	adds	r0, #20
 800dd9a:	3114      	adds	r1, #20
 800dd9c:	1884      	adds	r4, r0, r2
 800dd9e:	4411      	add	r1, r2
 800dda0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dda4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dda8:	4295      	cmp	r5, r2
 800ddaa:	d003      	beq.n	800ddb4 <__mcmp+0x28>
 800ddac:	d305      	bcc.n	800ddba <__mcmp+0x2e>
 800ddae:	2301      	movs	r3, #1
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	bd30      	pop	{r4, r5, pc}
 800ddb4:	42a0      	cmp	r0, r4
 800ddb6:	d3f3      	bcc.n	800dda0 <__mcmp+0x14>
 800ddb8:	e7fa      	b.n	800ddb0 <__mcmp+0x24>
 800ddba:	f04f 33ff 	mov.w	r3, #4294967295
 800ddbe:	e7f7      	b.n	800ddb0 <__mcmp+0x24>

0800ddc0 <__mdiff>:
 800ddc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ddc4:	460d      	mov	r5, r1
 800ddc6:	4607      	mov	r7, r0
 800ddc8:	4611      	mov	r1, r2
 800ddca:	4628      	mov	r0, r5
 800ddcc:	4614      	mov	r4, r2
 800ddce:	f7ff ffdd 	bl	800dd8c <__mcmp>
 800ddd2:	1e06      	subs	r6, r0, #0
 800ddd4:	d108      	bne.n	800dde8 <__mdiff+0x28>
 800ddd6:	4631      	mov	r1, r6
 800ddd8:	4638      	mov	r0, r7
 800ddda:	f7ff fdc3 	bl	800d964 <_Balloc>
 800ddde:	2301      	movs	r3, #1
 800dde0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800dde4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dde8:	bfa4      	itt	ge
 800ddea:	4623      	movge	r3, r4
 800ddec:	462c      	movge	r4, r5
 800ddee:	4638      	mov	r0, r7
 800ddf0:	6861      	ldr	r1, [r4, #4]
 800ddf2:	bfa6      	itte	ge
 800ddf4:	461d      	movge	r5, r3
 800ddf6:	2600      	movge	r6, #0
 800ddf8:	2601      	movlt	r6, #1
 800ddfa:	f7ff fdb3 	bl	800d964 <_Balloc>
 800ddfe:	f04f 0e00 	mov.w	lr, #0
 800de02:	60c6      	str	r6, [r0, #12]
 800de04:	692b      	ldr	r3, [r5, #16]
 800de06:	6926      	ldr	r6, [r4, #16]
 800de08:	f104 0214 	add.w	r2, r4, #20
 800de0c:	f105 0914 	add.w	r9, r5, #20
 800de10:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800de14:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800de18:	f100 0114 	add.w	r1, r0, #20
 800de1c:	f852 ab04 	ldr.w	sl, [r2], #4
 800de20:	f859 5b04 	ldr.w	r5, [r9], #4
 800de24:	fa1f f38a 	uxth.w	r3, sl
 800de28:	4473      	add	r3, lr
 800de2a:	b2ac      	uxth	r4, r5
 800de2c:	1b1b      	subs	r3, r3, r4
 800de2e:	0c2c      	lsrs	r4, r5, #16
 800de30:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800de34:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800de38:	b29b      	uxth	r3, r3
 800de3a:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800de3e:	45c8      	cmp	r8, r9
 800de40:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800de44:	4694      	mov	ip, r2
 800de46:	f841 4b04 	str.w	r4, [r1], #4
 800de4a:	d8e7      	bhi.n	800de1c <__mdiff+0x5c>
 800de4c:	45bc      	cmp	ip, r7
 800de4e:	d304      	bcc.n	800de5a <__mdiff+0x9a>
 800de50:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800de54:	b183      	cbz	r3, 800de78 <__mdiff+0xb8>
 800de56:	6106      	str	r6, [r0, #16]
 800de58:	e7c4      	b.n	800dde4 <__mdiff+0x24>
 800de5a:	f85c 4b04 	ldr.w	r4, [ip], #4
 800de5e:	b2a2      	uxth	r2, r4
 800de60:	4472      	add	r2, lr
 800de62:	1413      	asrs	r3, r2, #16
 800de64:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800de68:	b292      	uxth	r2, r2
 800de6a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800de6e:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800de72:	f841 2b04 	str.w	r2, [r1], #4
 800de76:	e7e9      	b.n	800de4c <__mdiff+0x8c>
 800de78:	3e01      	subs	r6, #1
 800de7a:	e7e9      	b.n	800de50 <__mdiff+0x90>

0800de7c <__d2b>:
 800de7c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800de80:	461c      	mov	r4, r3
 800de82:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800de86:	2101      	movs	r1, #1
 800de88:	4690      	mov	r8, r2
 800de8a:	f7ff fd6b 	bl	800d964 <_Balloc>
 800de8e:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800de92:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800de96:	4607      	mov	r7, r0
 800de98:	bb34      	cbnz	r4, 800dee8 <__d2b+0x6c>
 800de9a:	9201      	str	r2, [sp, #4]
 800de9c:	f1b8 0200 	subs.w	r2, r8, #0
 800dea0:	d027      	beq.n	800def2 <__d2b+0x76>
 800dea2:	a802      	add	r0, sp, #8
 800dea4:	f840 2d08 	str.w	r2, [r0, #-8]!
 800dea8:	f7ff fe01 	bl	800daae <__lo0bits>
 800deac:	9900      	ldr	r1, [sp, #0]
 800deae:	b1f0      	cbz	r0, 800deee <__d2b+0x72>
 800deb0:	9a01      	ldr	r2, [sp, #4]
 800deb2:	f1c0 0320 	rsb	r3, r0, #32
 800deb6:	fa02 f303 	lsl.w	r3, r2, r3
 800deba:	430b      	orrs	r3, r1
 800debc:	40c2      	lsrs	r2, r0
 800debe:	617b      	str	r3, [r7, #20]
 800dec0:	9201      	str	r2, [sp, #4]
 800dec2:	9b01      	ldr	r3, [sp, #4]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	bf14      	ite	ne
 800dec8:	2102      	movne	r1, #2
 800deca:	2101      	moveq	r1, #1
 800decc:	61bb      	str	r3, [r7, #24]
 800dece:	6139      	str	r1, [r7, #16]
 800ded0:	b1c4      	cbz	r4, 800df04 <__d2b+0x88>
 800ded2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800ded6:	4404      	add	r4, r0
 800ded8:	6034      	str	r4, [r6, #0]
 800deda:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dede:	6028      	str	r0, [r5, #0]
 800dee0:	4638      	mov	r0, r7
 800dee2:	b002      	add	sp, #8
 800dee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dee8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800deec:	e7d5      	b.n	800de9a <__d2b+0x1e>
 800deee:	6179      	str	r1, [r7, #20]
 800def0:	e7e7      	b.n	800dec2 <__d2b+0x46>
 800def2:	a801      	add	r0, sp, #4
 800def4:	f7ff fddb 	bl	800daae <__lo0bits>
 800def8:	2101      	movs	r1, #1
 800defa:	9b01      	ldr	r3, [sp, #4]
 800defc:	6139      	str	r1, [r7, #16]
 800defe:	617b      	str	r3, [r7, #20]
 800df00:	3020      	adds	r0, #32
 800df02:	e7e5      	b.n	800ded0 <__d2b+0x54>
 800df04:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800df08:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800df0c:	6030      	str	r0, [r6, #0]
 800df0e:	6918      	ldr	r0, [r3, #16]
 800df10:	f7ff fdae 	bl	800da70 <__hi0bits>
 800df14:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800df18:	e7e1      	b.n	800dede <__d2b+0x62>

0800df1a <_calloc_r>:
 800df1a:	b538      	push	{r3, r4, r5, lr}
 800df1c:	fb02 f401 	mul.w	r4, r2, r1
 800df20:	4621      	mov	r1, r4
 800df22:	f7fe f859 	bl	800bfd8 <_malloc_r>
 800df26:	4605      	mov	r5, r0
 800df28:	b118      	cbz	r0, 800df32 <_calloc_r+0x18>
 800df2a:	4622      	mov	r2, r4
 800df2c:	2100      	movs	r1, #0
 800df2e:	f7fd ffff 	bl	800bf30 <memset>
 800df32:	4628      	mov	r0, r5
 800df34:	bd38      	pop	{r3, r4, r5, pc}

0800df36 <__ssputs_r>:
 800df36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df3a:	688e      	ldr	r6, [r1, #8]
 800df3c:	4682      	mov	sl, r0
 800df3e:	429e      	cmp	r6, r3
 800df40:	460c      	mov	r4, r1
 800df42:	4690      	mov	r8, r2
 800df44:	4699      	mov	r9, r3
 800df46:	d837      	bhi.n	800dfb8 <__ssputs_r+0x82>
 800df48:	898a      	ldrh	r2, [r1, #12]
 800df4a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800df4e:	d031      	beq.n	800dfb4 <__ssputs_r+0x7e>
 800df50:	2302      	movs	r3, #2
 800df52:	6825      	ldr	r5, [r4, #0]
 800df54:	6909      	ldr	r1, [r1, #16]
 800df56:	1a6f      	subs	r7, r5, r1
 800df58:	6965      	ldr	r5, [r4, #20]
 800df5a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800df5e:	fb95 f5f3 	sdiv	r5, r5, r3
 800df62:	f109 0301 	add.w	r3, r9, #1
 800df66:	443b      	add	r3, r7
 800df68:	429d      	cmp	r5, r3
 800df6a:	bf38      	it	cc
 800df6c:	461d      	movcc	r5, r3
 800df6e:	0553      	lsls	r3, r2, #21
 800df70:	d530      	bpl.n	800dfd4 <__ssputs_r+0x9e>
 800df72:	4629      	mov	r1, r5
 800df74:	f7fe f830 	bl	800bfd8 <_malloc_r>
 800df78:	4606      	mov	r6, r0
 800df7a:	b950      	cbnz	r0, 800df92 <__ssputs_r+0x5c>
 800df7c:	230c      	movs	r3, #12
 800df7e:	f04f 30ff 	mov.w	r0, #4294967295
 800df82:	f8ca 3000 	str.w	r3, [sl]
 800df86:	89a3      	ldrh	r3, [r4, #12]
 800df88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df8c:	81a3      	strh	r3, [r4, #12]
 800df8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df92:	463a      	mov	r2, r7
 800df94:	6921      	ldr	r1, [r4, #16]
 800df96:	f7fd ffc0 	bl	800bf1a <memcpy>
 800df9a:	89a3      	ldrh	r3, [r4, #12]
 800df9c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dfa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dfa4:	81a3      	strh	r3, [r4, #12]
 800dfa6:	6126      	str	r6, [r4, #16]
 800dfa8:	443e      	add	r6, r7
 800dfaa:	6026      	str	r6, [r4, #0]
 800dfac:	464e      	mov	r6, r9
 800dfae:	6165      	str	r5, [r4, #20]
 800dfb0:	1bed      	subs	r5, r5, r7
 800dfb2:	60a5      	str	r5, [r4, #8]
 800dfb4:	454e      	cmp	r6, r9
 800dfb6:	d900      	bls.n	800dfba <__ssputs_r+0x84>
 800dfb8:	464e      	mov	r6, r9
 800dfba:	4632      	mov	r2, r6
 800dfbc:	4641      	mov	r1, r8
 800dfbe:	6820      	ldr	r0, [r4, #0]
 800dfc0:	f000 fca4 	bl	800e90c <memmove>
 800dfc4:	68a3      	ldr	r3, [r4, #8]
 800dfc6:	2000      	movs	r0, #0
 800dfc8:	1b9b      	subs	r3, r3, r6
 800dfca:	60a3      	str	r3, [r4, #8]
 800dfcc:	6823      	ldr	r3, [r4, #0]
 800dfce:	441e      	add	r6, r3
 800dfd0:	6026      	str	r6, [r4, #0]
 800dfd2:	e7dc      	b.n	800df8e <__ssputs_r+0x58>
 800dfd4:	462a      	mov	r2, r5
 800dfd6:	f000 fcb2 	bl	800e93e <_realloc_r>
 800dfda:	4606      	mov	r6, r0
 800dfdc:	2800      	cmp	r0, #0
 800dfde:	d1e2      	bne.n	800dfa6 <__ssputs_r+0x70>
 800dfe0:	6921      	ldr	r1, [r4, #16]
 800dfe2:	4650      	mov	r0, sl
 800dfe4:	f7fd ffac 	bl	800bf40 <_free_r>
 800dfe8:	e7c8      	b.n	800df7c <__ssputs_r+0x46>
	...

0800dfec <_svfiprintf_r>:
 800dfec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dff0:	461d      	mov	r5, r3
 800dff2:	898b      	ldrh	r3, [r1, #12]
 800dff4:	b09d      	sub	sp, #116	; 0x74
 800dff6:	061f      	lsls	r7, r3, #24
 800dff8:	4680      	mov	r8, r0
 800dffa:	460c      	mov	r4, r1
 800dffc:	4616      	mov	r6, r2
 800dffe:	d50f      	bpl.n	800e020 <_svfiprintf_r+0x34>
 800e000:	690b      	ldr	r3, [r1, #16]
 800e002:	b96b      	cbnz	r3, 800e020 <_svfiprintf_r+0x34>
 800e004:	2140      	movs	r1, #64	; 0x40
 800e006:	f7fd ffe7 	bl	800bfd8 <_malloc_r>
 800e00a:	6020      	str	r0, [r4, #0]
 800e00c:	6120      	str	r0, [r4, #16]
 800e00e:	b928      	cbnz	r0, 800e01c <_svfiprintf_r+0x30>
 800e010:	230c      	movs	r3, #12
 800e012:	f8c8 3000 	str.w	r3, [r8]
 800e016:	f04f 30ff 	mov.w	r0, #4294967295
 800e01a:	e0c8      	b.n	800e1ae <_svfiprintf_r+0x1c2>
 800e01c:	2340      	movs	r3, #64	; 0x40
 800e01e:	6163      	str	r3, [r4, #20]
 800e020:	2300      	movs	r3, #0
 800e022:	9309      	str	r3, [sp, #36]	; 0x24
 800e024:	2320      	movs	r3, #32
 800e026:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e02a:	2330      	movs	r3, #48	; 0x30
 800e02c:	f04f 0b01 	mov.w	fp, #1
 800e030:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e034:	9503      	str	r5, [sp, #12]
 800e036:	4637      	mov	r7, r6
 800e038:	463d      	mov	r5, r7
 800e03a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e03e:	b10b      	cbz	r3, 800e044 <_svfiprintf_r+0x58>
 800e040:	2b25      	cmp	r3, #37	; 0x25
 800e042:	d13e      	bne.n	800e0c2 <_svfiprintf_r+0xd6>
 800e044:	ebb7 0a06 	subs.w	sl, r7, r6
 800e048:	d00b      	beq.n	800e062 <_svfiprintf_r+0x76>
 800e04a:	4653      	mov	r3, sl
 800e04c:	4632      	mov	r2, r6
 800e04e:	4621      	mov	r1, r4
 800e050:	4640      	mov	r0, r8
 800e052:	f7ff ff70 	bl	800df36 <__ssputs_r>
 800e056:	3001      	adds	r0, #1
 800e058:	f000 80a4 	beq.w	800e1a4 <_svfiprintf_r+0x1b8>
 800e05c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e05e:	4453      	add	r3, sl
 800e060:	9309      	str	r3, [sp, #36]	; 0x24
 800e062:	783b      	ldrb	r3, [r7, #0]
 800e064:	2b00      	cmp	r3, #0
 800e066:	f000 809d 	beq.w	800e1a4 <_svfiprintf_r+0x1b8>
 800e06a:	2300      	movs	r3, #0
 800e06c:	f04f 32ff 	mov.w	r2, #4294967295
 800e070:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e074:	9304      	str	r3, [sp, #16]
 800e076:	9307      	str	r3, [sp, #28]
 800e078:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e07c:	931a      	str	r3, [sp, #104]	; 0x68
 800e07e:	462f      	mov	r7, r5
 800e080:	2205      	movs	r2, #5
 800e082:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e086:	4850      	ldr	r0, [pc, #320]	; (800e1c8 <_svfiprintf_r+0x1dc>)
 800e088:	f7ff fc5c 	bl	800d944 <memchr>
 800e08c:	9b04      	ldr	r3, [sp, #16]
 800e08e:	b9d0      	cbnz	r0, 800e0c6 <_svfiprintf_r+0xda>
 800e090:	06d9      	lsls	r1, r3, #27
 800e092:	bf44      	itt	mi
 800e094:	2220      	movmi	r2, #32
 800e096:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e09a:	071a      	lsls	r2, r3, #28
 800e09c:	bf44      	itt	mi
 800e09e:	222b      	movmi	r2, #43	; 0x2b
 800e0a0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e0a4:	782a      	ldrb	r2, [r5, #0]
 800e0a6:	2a2a      	cmp	r2, #42	; 0x2a
 800e0a8:	d015      	beq.n	800e0d6 <_svfiprintf_r+0xea>
 800e0aa:	462f      	mov	r7, r5
 800e0ac:	2000      	movs	r0, #0
 800e0ae:	250a      	movs	r5, #10
 800e0b0:	9a07      	ldr	r2, [sp, #28]
 800e0b2:	4639      	mov	r1, r7
 800e0b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e0b8:	3b30      	subs	r3, #48	; 0x30
 800e0ba:	2b09      	cmp	r3, #9
 800e0bc:	d94d      	bls.n	800e15a <_svfiprintf_r+0x16e>
 800e0be:	b1b8      	cbz	r0, 800e0f0 <_svfiprintf_r+0x104>
 800e0c0:	e00f      	b.n	800e0e2 <_svfiprintf_r+0xf6>
 800e0c2:	462f      	mov	r7, r5
 800e0c4:	e7b8      	b.n	800e038 <_svfiprintf_r+0x4c>
 800e0c6:	4a40      	ldr	r2, [pc, #256]	; (800e1c8 <_svfiprintf_r+0x1dc>)
 800e0c8:	463d      	mov	r5, r7
 800e0ca:	1a80      	subs	r0, r0, r2
 800e0cc:	fa0b f000 	lsl.w	r0, fp, r0
 800e0d0:	4318      	orrs	r0, r3
 800e0d2:	9004      	str	r0, [sp, #16]
 800e0d4:	e7d3      	b.n	800e07e <_svfiprintf_r+0x92>
 800e0d6:	9a03      	ldr	r2, [sp, #12]
 800e0d8:	1d11      	adds	r1, r2, #4
 800e0da:	6812      	ldr	r2, [r2, #0]
 800e0dc:	9103      	str	r1, [sp, #12]
 800e0de:	2a00      	cmp	r2, #0
 800e0e0:	db01      	blt.n	800e0e6 <_svfiprintf_r+0xfa>
 800e0e2:	9207      	str	r2, [sp, #28]
 800e0e4:	e004      	b.n	800e0f0 <_svfiprintf_r+0x104>
 800e0e6:	4252      	negs	r2, r2
 800e0e8:	f043 0302 	orr.w	r3, r3, #2
 800e0ec:	9207      	str	r2, [sp, #28]
 800e0ee:	9304      	str	r3, [sp, #16]
 800e0f0:	783b      	ldrb	r3, [r7, #0]
 800e0f2:	2b2e      	cmp	r3, #46	; 0x2e
 800e0f4:	d10c      	bne.n	800e110 <_svfiprintf_r+0x124>
 800e0f6:	787b      	ldrb	r3, [r7, #1]
 800e0f8:	2b2a      	cmp	r3, #42	; 0x2a
 800e0fa:	d133      	bne.n	800e164 <_svfiprintf_r+0x178>
 800e0fc:	9b03      	ldr	r3, [sp, #12]
 800e0fe:	3702      	adds	r7, #2
 800e100:	1d1a      	adds	r2, r3, #4
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	9203      	str	r2, [sp, #12]
 800e106:	2b00      	cmp	r3, #0
 800e108:	bfb8      	it	lt
 800e10a:	f04f 33ff 	movlt.w	r3, #4294967295
 800e10e:	9305      	str	r3, [sp, #20]
 800e110:	4d2e      	ldr	r5, [pc, #184]	; (800e1cc <_svfiprintf_r+0x1e0>)
 800e112:	2203      	movs	r2, #3
 800e114:	7839      	ldrb	r1, [r7, #0]
 800e116:	4628      	mov	r0, r5
 800e118:	f7ff fc14 	bl	800d944 <memchr>
 800e11c:	b138      	cbz	r0, 800e12e <_svfiprintf_r+0x142>
 800e11e:	2340      	movs	r3, #64	; 0x40
 800e120:	1b40      	subs	r0, r0, r5
 800e122:	fa03 f000 	lsl.w	r0, r3, r0
 800e126:	9b04      	ldr	r3, [sp, #16]
 800e128:	3701      	adds	r7, #1
 800e12a:	4303      	orrs	r3, r0
 800e12c:	9304      	str	r3, [sp, #16]
 800e12e:	7839      	ldrb	r1, [r7, #0]
 800e130:	2206      	movs	r2, #6
 800e132:	4827      	ldr	r0, [pc, #156]	; (800e1d0 <_svfiprintf_r+0x1e4>)
 800e134:	1c7e      	adds	r6, r7, #1
 800e136:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e13a:	f7ff fc03 	bl	800d944 <memchr>
 800e13e:	2800      	cmp	r0, #0
 800e140:	d038      	beq.n	800e1b4 <_svfiprintf_r+0x1c8>
 800e142:	4b24      	ldr	r3, [pc, #144]	; (800e1d4 <_svfiprintf_r+0x1e8>)
 800e144:	bb13      	cbnz	r3, 800e18c <_svfiprintf_r+0x1a0>
 800e146:	9b03      	ldr	r3, [sp, #12]
 800e148:	3307      	adds	r3, #7
 800e14a:	f023 0307 	bic.w	r3, r3, #7
 800e14e:	3308      	adds	r3, #8
 800e150:	9303      	str	r3, [sp, #12]
 800e152:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e154:	444b      	add	r3, r9
 800e156:	9309      	str	r3, [sp, #36]	; 0x24
 800e158:	e76d      	b.n	800e036 <_svfiprintf_r+0x4a>
 800e15a:	fb05 3202 	mla	r2, r5, r2, r3
 800e15e:	2001      	movs	r0, #1
 800e160:	460f      	mov	r7, r1
 800e162:	e7a6      	b.n	800e0b2 <_svfiprintf_r+0xc6>
 800e164:	2300      	movs	r3, #0
 800e166:	250a      	movs	r5, #10
 800e168:	4619      	mov	r1, r3
 800e16a:	3701      	adds	r7, #1
 800e16c:	9305      	str	r3, [sp, #20]
 800e16e:	4638      	mov	r0, r7
 800e170:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e174:	3a30      	subs	r2, #48	; 0x30
 800e176:	2a09      	cmp	r2, #9
 800e178:	d903      	bls.n	800e182 <_svfiprintf_r+0x196>
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d0c8      	beq.n	800e110 <_svfiprintf_r+0x124>
 800e17e:	9105      	str	r1, [sp, #20]
 800e180:	e7c6      	b.n	800e110 <_svfiprintf_r+0x124>
 800e182:	fb05 2101 	mla	r1, r5, r1, r2
 800e186:	2301      	movs	r3, #1
 800e188:	4607      	mov	r7, r0
 800e18a:	e7f0      	b.n	800e16e <_svfiprintf_r+0x182>
 800e18c:	ab03      	add	r3, sp, #12
 800e18e:	9300      	str	r3, [sp, #0]
 800e190:	4622      	mov	r2, r4
 800e192:	4b11      	ldr	r3, [pc, #68]	; (800e1d8 <_svfiprintf_r+0x1ec>)
 800e194:	a904      	add	r1, sp, #16
 800e196:	4640      	mov	r0, r8
 800e198:	f7fe f80a 	bl	800c1b0 <_printf_float>
 800e19c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e1a0:	4681      	mov	r9, r0
 800e1a2:	d1d6      	bne.n	800e152 <_svfiprintf_r+0x166>
 800e1a4:	89a3      	ldrh	r3, [r4, #12]
 800e1a6:	065b      	lsls	r3, r3, #25
 800e1a8:	f53f af35 	bmi.w	800e016 <_svfiprintf_r+0x2a>
 800e1ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e1ae:	b01d      	add	sp, #116	; 0x74
 800e1b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1b4:	ab03      	add	r3, sp, #12
 800e1b6:	9300      	str	r3, [sp, #0]
 800e1b8:	4622      	mov	r2, r4
 800e1ba:	4b07      	ldr	r3, [pc, #28]	; (800e1d8 <_svfiprintf_r+0x1ec>)
 800e1bc:	a904      	add	r1, sp, #16
 800e1be:	4640      	mov	r0, r8
 800e1c0:	f7fe faa2 	bl	800c708 <_printf_i>
 800e1c4:	e7ea      	b.n	800e19c <_svfiprintf_r+0x1b0>
 800e1c6:	bf00      	nop
 800e1c8:	0800fa1c 	.word	0x0800fa1c
 800e1cc:	0800fa22 	.word	0x0800fa22
 800e1d0:	0800fa26 	.word	0x0800fa26
 800e1d4:	0800c1b1 	.word	0x0800c1b1
 800e1d8:	0800df37 	.word	0x0800df37

0800e1dc <__sfputc_r>:
 800e1dc:	6893      	ldr	r3, [r2, #8]
 800e1de:	b410      	push	{r4}
 800e1e0:	3b01      	subs	r3, #1
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	6093      	str	r3, [r2, #8]
 800e1e6:	da07      	bge.n	800e1f8 <__sfputc_r+0x1c>
 800e1e8:	6994      	ldr	r4, [r2, #24]
 800e1ea:	42a3      	cmp	r3, r4
 800e1ec:	db01      	blt.n	800e1f2 <__sfputc_r+0x16>
 800e1ee:	290a      	cmp	r1, #10
 800e1f0:	d102      	bne.n	800e1f8 <__sfputc_r+0x1c>
 800e1f2:	bc10      	pop	{r4}
 800e1f4:	f000 b974 	b.w	800e4e0 <__swbuf_r>
 800e1f8:	6813      	ldr	r3, [r2, #0]
 800e1fa:	1c58      	adds	r0, r3, #1
 800e1fc:	6010      	str	r0, [r2, #0]
 800e1fe:	7019      	strb	r1, [r3, #0]
 800e200:	4608      	mov	r0, r1
 800e202:	bc10      	pop	{r4}
 800e204:	4770      	bx	lr

0800e206 <__sfputs_r>:
 800e206:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e208:	4606      	mov	r6, r0
 800e20a:	460f      	mov	r7, r1
 800e20c:	4614      	mov	r4, r2
 800e20e:	18d5      	adds	r5, r2, r3
 800e210:	42ac      	cmp	r4, r5
 800e212:	d101      	bne.n	800e218 <__sfputs_r+0x12>
 800e214:	2000      	movs	r0, #0
 800e216:	e007      	b.n	800e228 <__sfputs_r+0x22>
 800e218:	463a      	mov	r2, r7
 800e21a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e21e:	4630      	mov	r0, r6
 800e220:	f7ff ffdc 	bl	800e1dc <__sfputc_r>
 800e224:	1c43      	adds	r3, r0, #1
 800e226:	d1f3      	bne.n	800e210 <__sfputs_r+0xa>
 800e228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e22c <_vfiprintf_r>:
 800e22c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e230:	460c      	mov	r4, r1
 800e232:	b09d      	sub	sp, #116	; 0x74
 800e234:	4617      	mov	r7, r2
 800e236:	461d      	mov	r5, r3
 800e238:	4606      	mov	r6, r0
 800e23a:	b118      	cbz	r0, 800e244 <_vfiprintf_r+0x18>
 800e23c:	6983      	ldr	r3, [r0, #24]
 800e23e:	b90b      	cbnz	r3, 800e244 <_vfiprintf_r+0x18>
 800e240:	f7ff fad2 	bl	800d7e8 <__sinit>
 800e244:	4b7c      	ldr	r3, [pc, #496]	; (800e438 <_vfiprintf_r+0x20c>)
 800e246:	429c      	cmp	r4, r3
 800e248:	d158      	bne.n	800e2fc <_vfiprintf_r+0xd0>
 800e24a:	6874      	ldr	r4, [r6, #4]
 800e24c:	89a3      	ldrh	r3, [r4, #12]
 800e24e:	0718      	lsls	r0, r3, #28
 800e250:	d55e      	bpl.n	800e310 <_vfiprintf_r+0xe4>
 800e252:	6923      	ldr	r3, [r4, #16]
 800e254:	2b00      	cmp	r3, #0
 800e256:	d05b      	beq.n	800e310 <_vfiprintf_r+0xe4>
 800e258:	2300      	movs	r3, #0
 800e25a:	9309      	str	r3, [sp, #36]	; 0x24
 800e25c:	2320      	movs	r3, #32
 800e25e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e262:	2330      	movs	r3, #48	; 0x30
 800e264:	f04f 0b01 	mov.w	fp, #1
 800e268:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e26c:	9503      	str	r5, [sp, #12]
 800e26e:	46b8      	mov	r8, r7
 800e270:	4645      	mov	r5, r8
 800e272:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e276:	b10b      	cbz	r3, 800e27c <_vfiprintf_r+0x50>
 800e278:	2b25      	cmp	r3, #37	; 0x25
 800e27a:	d154      	bne.n	800e326 <_vfiprintf_r+0xfa>
 800e27c:	ebb8 0a07 	subs.w	sl, r8, r7
 800e280:	d00b      	beq.n	800e29a <_vfiprintf_r+0x6e>
 800e282:	4653      	mov	r3, sl
 800e284:	463a      	mov	r2, r7
 800e286:	4621      	mov	r1, r4
 800e288:	4630      	mov	r0, r6
 800e28a:	f7ff ffbc 	bl	800e206 <__sfputs_r>
 800e28e:	3001      	adds	r0, #1
 800e290:	f000 80c2 	beq.w	800e418 <_vfiprintf_r+0x1ec>
 800e294:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e296:	4453      	add	r3, sl
 800e298:	9309      	str	r3, [sp, #36]	; 0x24
 800e29a:	f898 3000 	ldrb.w	r3, [r8]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	f000 80ba 	beq.w	800e418 <_vfiprintf_r+0x1ec>
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	f04f 32ff 	mov.w	r2, #4294967295
 800e2aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e2ae:	9304      	str	r3, [sp, #16]
 800e2b0:	9307      	str	r3, [sp, #28]
 800e2b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e2b6:	931a      	str	r3, [sp, #104]	; 0x68
 800e2b8:	46a8      	mov	r8, r5
 800e2ba:	2205      	movs	r2, #5
 800e2bc:	f818 1b01 	ldrb.w	r1, [r8], #1
 800e2c0:	485e      	ldr	r0, [pc, #376]	; (800e43c <_vfiprintf_r+0x210>)
 800e2c2:	f7ff fb3f 	bl	800d944 <memchr>
 800e2c6:	9b04      	ldr	r3, [sp, #16]
 800e2c8:	bb78      	cbnz	r0, 800e32a <_vfiprintf_r+0xfe>
 800e2ca:	06d9      	lsls	r1, r3, #27
 800e2cc:	bf44      	itt	mi
 800e2ce:	2220      	movmi	r2, #32
 800e2d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e2d4:	071a      	lsls	r2, r3, #28
 800e2d6:	bf44      	itt	mi
 800e2d8:	222b      	movmi	r2, #43	; 0x2b
 800e2da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e2de:	782a      	ldrb	r2, [r5, #0]
 800e2e0:	2a2a      	cmp	r2, #42	; 0x2a
 800e2e2:	d02a      	beq.n	800e33a <_vfiprintf_r+0x10e>
 800e2e4:	46a8      	mov	r8, r5
 800e2e6:	2000      	movs	r0, #0
 800e2e8:	250a      	movs	r5, #10
 800e2ea:	9a07      	ldr	r2, [sp, #28]
 800e2ec:	4641      	mov	r1, r8
 800e2ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e2f2:	3b30      	subs	r3, #48	; 0x30
 800e2f4:	2b09      	cmp	r3, #9
 800e2f6:	d969      	bls.n	800e3cc <_vfiprintf_r+0x1a0>
 800e2f8:	b360      	cbz	r0, 800e354 <_vfiprintf_r+0x128>
 800e2fa:	e024      	b.n	800e346 <_vfiprintf_r+0x11a>
 800e2fc:	4b50      	ldr	r3, [pc, #320]	; (800e440 <_vfiprintf_r+0x214>)
 800e2fe:	429c      	cmp	r4, r3
 800e300:	d101      	bne.n	800e306 <_vfiprintf_r+0xda>
 800e302:	68b4      	ldr	r4, [r6, #8]
 800e304:	e7a2      	b.n	800e24c <_vfiprintf_r+0x20>
 800e306:	4b4f      	ldr	r3, [pc, #316]	; (800e444 <_vfiprintf_r+0x218>)
 800e308:	429c      	cmp	r4, r3
 800e30a:	bf08      	it	eq
 800e30c:	68f4      	ldreq	r4, [r6, #12]
 800e30e:	e79d      	b.n	800e24c <_vfiprintf_r+0x20>
 800e310:	4621      	mov	r1, r4
 800e312:	4630      	mov	r0, r6
 800e314:	f000 f956 	bl	800e5c4 <__swsetup_r>
 800e318:	2800      	cmp	r0, #0
 800e31a:	d09d      	beq.n	800e258 <_vfiprintf_r+0x2c>
 800e31c:	f04f 30ff 	mov.w	r0, #4294967295
 800e320:	b01d      	add	sp, #116	; 0x74
 800e322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e326:	46a8      	mov	r8, r5
 800e328:	e7a2      	b.n	800e270 <_vfiprintf_r+0x44>
 800e32a:	4a44      	ldr	r2, [pc, #272]	; (800e43c <_vfiprintf_r+0x210>)
 800e32c:	4645      	mov	r5, r8
 800e32e:	1a80      	subs	r0, r0, r2
 800e330:	fa0b f000 	lsl.w	r0, fp, r0
 800e334:	4318      	orrs	r0, r3
 800e336:	9004      	str	r0, [sp, #16]
 800e338:	e7be      	b.n	800e2b8 <_vfiprintf_r+0x8c>
 800e33a:	9a03      	ldr	r2, [sp, #12]
 800e33c:	1d11      	adds	r1, r2, #4
 800e33e:	6812      	ldr	r2, [r2, #0]
 800e340:	9103      	str	r1, [sp, #12]
 800e342:	2a00      	cmp	r2, #0
 800e344:	db01      	blt.n	800e34a <_vfiprintf_r+0x11e>
 800e346:	9207      	str	r2, [sp, #28]
 800e348:	e004      	b.n	800e354 <_vfiprintf_r+0x128>
 800e34a:	4252      	negs	r2, r2
 800e34c:	f043 0302 	orr.w	r3, r3, #2
 800e350:	9207      	str	r2, [sp, #28]
 800e352:	9304      	str	r3, [sp, #16]
 800e354:	f898 3000 	ldrb.w	r3, [r8]
 800e358:	2b2e      	cmp	r3, #46	; 0x2e
 800e35a:	d10e      	bne.n	800e37a <_vfiprintf_r+0x14e>
 800e35c:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e360:	2b2a      	cmp	r3, #42	; 0x2a
 800e362:	d138      	bne.n	800e3d6 <_vfiprintf_r+0x1aa>
 800e364:	9b03      	ldr	r3, [sp, #12]
 800e366:	f108 0802 	add.w	r8, r8, #2
 800e36a:	1d1a      	adds	r2, r3, #4
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	9203      	str	r2, [sp, #12]
 800e370:	2b00      	cmp	r3, #0
 800e372:	bfb8      	it	lt
 800e374:	f04f 33ff 	movlt.w	r3, #4294967295
 800e378:	9305      	str	r3, [sp, #20]
 800e37a:	4d33      	ldr	r5, [pc, #204]	; (800e448 <_vfiprintf_r+0x21c>)
 800e37c:	2203      	movs	r2, #3
 800e37e:	f898 1000 	ldrb.w	r1, [r8]
 800e382:	4628      	mov	r0, r5
 800e384:	f7ff fade 	bl	800d944 <memchr>
 800e388:	b140      	cbz	r0, 800e39c <_vfiprintf_r+0x170>
 800e38a:	2340      	movs	r3, #64	; 0x40
 800e38c:	1b40      	subs	r0, r0, r5
 800e38e:	fa03 f000 	lsl.w	r0, r3, r0
 800e392:	9b04      	ldr	r3, [sp, #16]
 800e394:	f108 0801 	add.w	r8, r8, #1
 800e398:	4303      	orrs	r3, r0
 800e39a:	9304      	str	r3, [sp, #16]
 800e39c:	f898 1000 	ldrb.w	r1, [r8]
 800e3a0:	2206      	movs	r2, #6
 800e3a2:	482a      	ldr	r0, [pc, #168]	; (800e44c <_vfiprintf_r+0x220>)
 800e3a4:	f108 0701 	add.w	r7, r8, #1
 800e3a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e3ac:	f7ff faca 	bl	800d944 <memchr>
 800e3b0:	2800      	cmp	r0, #0
 800e3b2:	d037      	beq.n	800e424 <_vfiprintf_r+0x1f8>
 800e3b4:	4b26      	ldr	r3, [pc, #152]	; (800e450 <_vfiprintf_r+0x224>)
 800e3b6:	bb1b      	cbnz	r3, 800e400 <_vfiprintf_r+0x1d4>
 800e3b8:	9b03      	ldr	r3, [sp, #12]
 800e3ba:	3307      	adds	r3, #7
 800e3bc:	f023 0307 	bic.w	r3, r3, #7
 800e3c0:	3308      	adds	r3, #8
 800e3c2:	9303      	str	r3, [sp, #12]
 800e3c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3c6:	444b      	add	r3, r9
 800e3c8:	9309      	str	r3, [sp, #36]	; 0x24
 800e3ca:	e750      	b.n	800e26e <_vfiprintf_r+0x42>
 800e3cc:	fb05 3202 	mla	r2, r5, r2, r3
 800e3d0:	2001      	movs	r0, #1
 800e3d2:	4688      	mov	r8, r1
 800e3d4:	e78a      	b.n	800e2ec <_vfiprintf_r+0xc0>
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	250a      	movs	r5, #10
 800e3da:	4619      	mov	r1, r3
 800e3dc:	f108 0801 	add.w	r8, r8, #1
 800e3e0:	9305      	str	r3, [sp, #20]
 800e3e2:	4640      	mov	r0, r8
 800e3e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e3e8:	3a30      	subs	r2, #48	; 0x30
 800e3ea:	2a09      	cmp	r2, #9
 800e3ec:	d903      	bls.n	800e3f6 <_vfiprintf_r+0x1ca>
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d0c3      	beq.n	800e37a <_vfiprintf_r+0x14e>
 800e3f2:	9105      	str	r1, [sp, #20]
 800e3f4:	e7c1      	b.n	800e37a <_vfiprintf_r+0x14e>
 800e3f6:	fb05 2101 	mla	r1, r5, r1, r2
 800e3fa:	2301      	movs	r3, #1
 800e3fc:	4680      	mov	r8, r0
 800e3fe:	e7f0      	b.n	800e3e2 <_vfiprintf_r+0x1b6>
 800e400:	ab03      	add	r3, sp, #12
 800e402:	9300      	str	r3, [sp, #0]
 800e404:	4622      	mov	r2, r4
 800e406:	4b13      	ldr	r3, [pc, #76]	; (800e454 <_vfiprintf_r+0x228>)
 800e408:	a904      	add	r1, sp, #16
 800e40a:	4630      	mov	r0, r6
 800e40c:	f7fd fed0 	bl	800c1b0 <_printf_float>
 800e410:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e414:	4681      	mov	r9, r0
 800e416:	d1d5      	bne.n	800e3c4 <_vfiprintf_r+0x198>
 800e418:	89a3      	ldrh	r3, [r4, #12]
 800e41a:	065b      	lsls	r3, r3, #25
 800e41c:	f53f af7e 	bmi.w	800e31c <_vfiprintf_r+0xf0>
 800e420:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e422:	e77d      	b.n	800e320 <_vfiprintf_r+0xf4>
 800e424:	ab03      	add	r3, sp, #12
 800e426:	9300      	str	r3, [sp, #0]
 800e428:	4622      	mov	r2, r4
 800e42a:	4b0a      	ldr	r3, [pc, #40]	; (800e454 <_vfiprintf_r+0x228>)
 800e42c:	a904      	add	r1, sp, #16
 800e42e:	4630      	mov	r0, r6
 800e430:	f7fe f96a 	bl	800c708 <_printf_i>
 800e434:	e7ec      	b.n	800e410 <_vfiprintf_r+0x1e4>
 800e436:	bf00      	nop
 800e438:	0800f8d4 	.word	0x0800f8d4
 800e43c:	0800fa1c 	.word	0x0800fa1c
 800e440:	0800f8f4 	.word	0x0800f8f4
 800e444:	0800f8b4 	.word	0x0800f8b4
 800e448:	0800fa22 	.word	0x0800fa22
 800e44c:	0800fa26 	.word	0x0800fa26
 800e450:	0800c1b1 	.word	0x0800c1b1
 800e454:	0800e207 	.word	0x0800e207

0800e458 <__sread>:
 800e458:	b510      	push	{r4, lr}
 800e45a:	460c      	mov	r4, r1
 800e45c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e460:	f000 fa94 	bl	800e98c <_read_r>
 800e464:	2800      	cmp	r0, #0
 800e466:	bfab      	itete	ge
 800e468:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e46a:	89a3      	ldrhlt	r3, [r4, #12]
 800e46c:	181b      	addge	r3, r3, r0
 800e46e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e472:	bfac      	ite	ge
 800e474:	6563      	strge	r3, [r4, #84]	; 0x54
 800e476:	81a3      	strhlt	r3, [r4, #12]
 800e478:	bd10      	pop	{r4, pc}

0800e47a <__swrite>:
 800e47a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e47e:	461f      	mov	r7, r3
 800e480:	898b      	ldrh	r3, [r1, #12]
 800e482:	4605      	mov	r5, r0
 800e484:	05db      	lsls	r3, r3, #23
 800e486:	460c      	mov	r4, r1
 800e488:	4616      	mov	r6, r2
 800e48a:	d505      	bpl.n	800e498 <__swrite+0x1e>
 800e48c:	2302      	movs	r3, #2
 800e48e:	2200      	movs	r2, #0
 800e490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e494:	f000 f9c4 	bl	800e820 <_lseek_r>
 800e498:	89a3      	ldrh	r3, [r4, #12]
 800e49a:	4632      	mov	r2, r6
 800e49c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e4a0:	81a3      	strh	r3, [r4, #12]
 800e4a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e4a6:	463b      	mov	r3, r7
 800e4a8:	4628      	mov	r0, r5
 800e4aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e4ae:	f000 b877 	b.w	800e5a0 <_write_r>

0800e4b2 <__sseek>:
 800e4b2:	b510      	push	{r4, lr}
 800e4b4:	460c      	mov	r4, r1
 800e4b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4ba:	f000 f9b1 	bl	800e820 <_lseek_r>
 800e4be:	1c43      	adds	r3, r0, #1
 800e4c0:	89a3      	ldrh	r3, [r4, #12]
 800e4c2:	bf15      	itete	ne
 800e4c4:	6560      	strne	r0, [r4, #84]	; 0x54
 800e4c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e4ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e4ce:	81a3      	strheq	r3, [r4, #12]
 800e4d0:	bf18      	it	ne
 800e4d2:	81a3      	strhne	r3, [r4, #12]
 800e4d4:	bd10      	pop	{r4, pc}

0800e4d6 <__sclose>:
 800e4d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4da:	f000 b8e1 	b.w	800e6a0 <_close_r>
	...

0800e4e0 <__swbuf_r>:
 800e4e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4e2:	460e      	mov	r6, r1
 800e4e4:	4614      	mov	r4, r2
 800e4e6:	4605      	mov	r5, r0
 800e4e8:	b118      	cbz	r0, 800e4f2 <__swbuf_r+0x12>
 800e4ea:	6983      	ldr	r3, [r0, #24]
 800e4ec:	b90b      	cbnz	r3, 800e4f2 <__swbuf_r+0x12>
 800e4ee:	f7ff f97b 	bl	800d7e8 <__sinit>
 800e4f2:	4b21      	ldr	r3, [pc, #132]	; (800e578 <__swbuf_r+0x98>)
 800e4f4:	429c      	cmp	r4, r3
 800e4f6:	d12a      	bne.n	800e54e <__swbuf_r+0x6e>
 800e4f8:	686c      	ldr	r4, [r5, #4]
 800e4fa:	69a3      	ldr	r3, [r4, #24]
 800e4fc:	60a3      	str	r3, [r4, #8]
 800e4fe:	89a3      	ldrh	r3, [r4, #12]
 800e500:	071a      	lsls	r2, r3, #28
 800e502:	d52e      	bpl.n	800e562 <__swbuf_r+0x82>
 800e504:	6923      	ldr	r3, [r4, #16]
 800e506:	b363      	cbz	r3, 800e562 <__swbuf_r+0x82>
 800e508:	6923      	ldr	r3, [r4, #16]
 800e50a:	6820      	ldr	r0, [r4, #0]
 800e50c:	b2f6      	uxtb	r6, r6
 800e50e:	1ac0      	subs	r0, r0, r3
 800e510:	6963      	ldr	r3, [r4, #20]
 800e512:	4637      	mov	r7, r6
 800e514:	4283      	cmp	r3, r0
 800e516:	dc04      	bgt.n	800e522 <__swbuf_r+0x42>
 800e518:	4621      	mov	r1, r4
 800e51a:	4628      	mov	r0, r5
 800e51c:	f000 f956 	bl	800e7cc <_fflush_r>
 800e520:	bb28      	cbnz	r0, 800e56e <__swbuf_r+0x8e>
 800e522:	68a3      	ldr	r3, [r4, #8]
 800e524:	3001      	adds	r0, #1
 800e526:	3b01      	subs	r3, #1
 800e528:	60a3      	str	r3, [r4, #8]
 800e52a:	6823      	ldr	r3, [r4, #0]
 800e52c:	1c5a      	adds	r2, r3, #1
 800e52e:	6022      	str	r2, [r4, #0]
 800e530:	701e      	strb	r6, [r3, #0]
 800e532:	6963      	ldr	r3, [r4, #20]
 800e534:	4283      	cmp	r3, r0
 800e536:	d004      	beq.n	800e542 <__swbuf_r+0x62>
 800e538:	89a3      	ldrh	r3, [r4, #12]
 800e53a:	07db      	lsls	r3, r3, #31
 800e53c:	d519      	bpl.n	800e572 <__swbuf_r+0x92>
 800e53e:	2e0a      	cmp	r6, #10
 800e540:	d117      	bne.n	800e572 <__swbuf_r+0x92>
 800e542:	4621      	mov	r1, r4
 800e544:	4628      	mov	r0, r5
 800e546:	f000 f941 	bl	800e7cc <_fflush_r>
 800e54a:	b190      	cbz	r0, 800e572 <__swbuf_r+0x92>
 800e54c:	e00f      	b.n	800e56e <__swbuf_r+0x8e>
 800e54e:	4b0b      	ldr	r3, [pc, #44]	; (800e57c <__swbuf_r+0x9c>)
 800e550:	429c      	cmp	r4, r3
 800e552:	d101      	bne.n	800e558 <__swbuf_r+0x78>
 800e554:	68ac      	ldr	r4, [r5, #8]
 800e556:	e7d0      	b.n	800e4fa <__swbuf_r+0x1a>
 800e558:	4b09      	ldr	r3, [pc, #36]	; (800e580 <__swbuf_r+0xa0>)
 800e55a:	429c      	cmp	r4, r3
 800e55c:	bf08      	it	eq
 800e55e:	68ec      	ldreq	r4, [r5, #12]
 800e560:	e7cb      	b.n	800e4fa <__swbuf_r+0x1a>
 800e562:	4621      	mov	r1, r4
 800e564:	4628      	mov	r0, r5
 800e566:	f000 f82d 	bl	800e5c4 <__swsetup_r>
 800e56a:	2800      	cmp	r0, #0
 800e56c:	d0cc      	beq.n	800e508 <__swbuf_r+0x28>
 800e56e:	f04f 37ff 	mov.w	r7, #4294967295
 800e572:	4638      	mov	r0, r7
 800e574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e576:	bf00      	nop
 800e578:	0800f8d4 	.word	0x0800f8d4
 800e57c:	0800f8f4 	.word	0x0800f8f4
 800e580:	0800f8b4 	.word	0x0800f8b4

0800e584 <__ascii_wctomb>:
 800e584:	b149      	cbz	r1, 800e59a <__ascii_wctomb+0x16>
 800e586:	2aff      	cmp	r2, #255	; 0xff
 800e588:	bf8b      	itete	hi
 800e58a:	238a      	movhi	r3, #138	; 0x8a
 800e58c:	700a      	strbls	r2, [r1, #0]
 800e58e:	6003      	strhi	r3, [r0, #0]
 800e590:	2001      	movls	r0, #1
 800e592:	bf88      	it	hi
 800e594:	f04f 30ff 	movhi.w	r0, #4294967295
 800e598:	4770      	bx	lr
 800e59a:	4608      	mov	r0, r1
 800e59c:	4770      	bx	lr
	...

0800e5a0 <_write_r>:
 800e5a0:	b538      	push	{r3, r4, r5, lr}
 800e5a2:	4605      	mov	r5, r0
 800e5a4:	4608      	mov	r0, r1
 800e5a6:	4611      	mov	r1, r2
 800e5a8:	2200      	movs	r2, #0
 800e5aa:	4c05      	ldr	r4, [pc, #20]	; (800e5c0 <_write_r+0x20>)
 800e5ac:	6022      	str	r2, [r4, #0]
 800e5ae:	461a      	mov	r2, r3
 800e5b0:	f7f3 fc30 	bl	8001e14 <_write>
 800e5b4:	1c43      	adds	r3, r0, #1
 800e5b6:	d102      	bne.n	800e5be <_write_r+0x1e>
 800e5b8:	6823      	ldr	r3, [r4, #0]
 800e5ba:	b103      	cbz	r3, 800e5be <_write_r+0x1e>
 800e5bc:	602b      	str	r3, [r5, #0]
 800e5be:	bd38      	pop	{r3, r4, r5, pc}
 800e5c0:	200082e4 	.word	0x200082e4

0800e5c4 <__swsetup_r>:
 800e5c4:	4b32      	ldr	r3, [pc, #200]	; (800e690 <__swsetup_r+0xcc>)
 800e5c6:	b570      	push	{r4, r5, r6, lr}
 800e5c8:	681d      	ldr	r5, [r3, #0]
 800e5ca:	4606      	mov	r6, r0
 800e5cc:	460c      	mov	r4, r1
 800e5ce:	b125      	cbz	r5, 800e5da <__swsetup_r+0x16>
 800e5d0:	69ab      	ldr	r3, [r5, #24]
 800e5d2:	b913      	cbnz	r3, 800e5da <__swsetup_r+0x16>
 800e5d4:	4628      	mov	r0, r5
 800e5d6:	f7ff f907 	bl	800d7e8 <__sinit>
 800e5da:	4b2e      	ldr	r3, [pc, #184]	; (800e694 <__swsetup_r+0xd0>)
 800e5dc:	429c      	cmp	r4, r3
 800e5de:	d10f      	bne.n	800e600 <__swsetup_r+0x3c>
 800e5e0:	686c      	ldr	r4, [r5, #4]
 800e5e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5e6:	b29a      	uxth	r2, r3
 800e5e8:	0715      	lsls	r5, r2, #28
 800e5ea:	d42c      	bmi.n	800e646 <__swsetup_r+0x82>
 800e5ec:	06d0      	lsls	r0, r2, #27
 800e5ee:	d411      	bmi.n	800e614 <__swsetup_r+0x50>
 800e5f0:	2209      	movs	r2, #9
 800e5f2:	6032      	str	r2, [r6, #0]
 800e5f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e5f8:	81a3      	strh	r3, [r4, #12]
 800e5fa:	f04f 30ff 	mov.w	r0, #4294967295
 800e5fe:	e03e      	b.n	800e67e <__swsetup_r+0xba>
 800e600:	4b25      	ldr	r3, [pc, #148]	; (800e698 <__swsetup_r+0xd4>)
 800e602:	429c      	cmp	r4, r3
 800e604:	d101      	bne.n	800e60a <__swsetup_r+0x46>
 800e606:	68ac      	ldr	r4, [r5, #8]
 800e608:	e7eb      	b.n	800e5e2 <__swsetup_r+0x1e>
 800e60a:	4b24      	ldr	r3, [pc, #144]	; (800e69c <__swsetup_r+0xd8>)
 800e60c:	429c      	cmp	r4, r3
 800e60e:	bf08      	it	eq
 800e610:	68ec      	ldreq	r4, [r5, #12]
 800e612:	e7e6      	b.n	800e5e2 <__swsetup_r+0x1e>
 800e614:	0751      	lsls	r1, r2, #29
 800e616:	d512      	bpl.n	800e63e <__swsetup_r+0x7a>
 800e618:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e61a:	b141      	cbz	r1, 800e62e <__swsetup_r+0x6a>
 800e61c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e620:	4299      	cmp	r1, r3
 800e622:	d002      	beq.n	800e62a <__swsetup_r+0x66>
 800e624:	4630      	mov	r0, r6
 800e626:	f7fd fc8b 	bl	800bf40 <_free_r>
 800e62a:	2300      	movs	r3, #0
 800e62c:	6363      	str	r3, [r4, #52]	; 0x34
 800e62e:	89a3      	ldrh	r3, [r4, #12]
 800e630:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e634:	81a3      	strh	r3, [r4, #12]
 800e636:	2300      	movs	r3, #0
 800e638:	6063      	str	r3, [r4, #4]
 800e63a:	6923      	ldr	r3, [r4, #16]
 800e63c:	6023      	str	r3, [r4, #0]
 800e63e:	89a3      	ldrh	r3, [r4, #12]
 800e640:	f043 0308 	orr.w	r3, r3, #8
 800e644:	81a3      	strh	r3, [r4, #12]
 800e646:	6923      	ldr	r3, [r4, #16]
 800e648:	b94b      	cbnz	r3, 800e65e <__swsetup_r+0x9a>
 800e64a:	89a3      	ldrh	r3, [r4, #12]
 800e64c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e650:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e654:	d003      	beq.n	800e65e <__swsetup_r+0x9a>
 800e656:	4621      	mov	r1, r4
 800e658:	4630      	mov	r0, r6
 800e65a:	f000 f917 	bl	800e88c <__smakebuf_r>
 800e65e:	89a2      	ldrh	r2, [r4, #12]
 800e660:	f012 0301 	ands.w	r3, r2, #1
 800e664:	d00c      	beq.n	800e680 <__swsetup_r+0xbc>
 800e666:	2300      	movs	r3, #0
 800e668:	60a3      	str	r3, [r4, #8]
 800e66a:	6963      	ldr	r3, [r4, #20]
 800e66c:	425b      	negs	r3, r3
 800e66e:	61a3      	str	r3, [r4, #24]
 800e670:	6923      	ldr	r3, [r4, #16]
 800e672:	b953      	cbnz	r3, 800e68a <__swsetup_r+0xc6>
 800e674:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e678:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800e67c:	d1ba      	bne.n	800e5f4 <__swsetup_r+0x30>
 800e67e:	bd70      	pop	{r4, r5, r6, pc}
 800e680:	0792      	lsls	r2, r2, #30
 800e682:	bf58      	it	pl
 800e684:	6963      	ldrpl	r3, [r4, #20]
 800e686:	60a3      	str	r3, [r4, #8]
 800e688:	e7f2      	b.n	800e670 <__swsetup_r+0xac>
 800e68a:	2000      	movs	r0, #0
 800e68c:	e7f7      	b.n	800e67e <__swsetup_r+0xba>
 800e68e:	bf00      	nop
 800e690:	2000026c 	.word	0x2000026c
 800e694:	0800f8d4 	.word	0x0800f8d4
 800e698:	0800f8f4 	.word	0x0800f8f4
 800e69c:	0800f8b4 	.word	0x0800f8b4

0800e6a0 <_close_r>:
 800e6a0:	b538      	push	{r3, r4, r5, lr}
 800e6a2:	2300      	movs	r3, #0
 800e6a4:	4c05      	ldr	r4, [pc, #20]	; (800e6bc <_close_r+0x1c>)
 800e6a6:	4605      	mov	r5, r0
 800e6a8:	4608      	mov	r0, r1
 800e6aa:	6023      	str	r3, [r4, #0]
 800e6ac:	f7f3 fbc0 	bl	8001e30 <_close>
 800e6b0:	1c43      	adds	r3, r0, #1
 800e6b2:	d102      	bne.n	800e6ba <_close_r+0x1a>
 800e6b4:	6823      	ldr	r3, [r4, #0]
 800e6b6:	b103      	cbz	r3, 800e6ba <_close_r+0x1a>
 800e6b8:	602b      	str	r3, [r5, #0]
 800e6ba:	bd38      	pop	{r3, r4, r5, pc}
 800e6bc:	200082e4 	.word	0x200082e4

0800e6c0 <__sflush_r>:
 800e6c0:	898a      	ldrh	r2, [r1, #12]
 800e6c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6c6:	4605      	mov	r5, r0
 800e6c8:	0710      	lsls	r0, r2, #28
 800e6ca:	460c      	mov	r4, r1
 800e6cc:	d458      	bmi.n	800e780 <__sflush_r+0xc0>
 800e6ce:	684b      	ldr	r3, [r1, #4]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	dc05      	bgt.n	800e6e0 <__sflush_r+0x20>
 800e6d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	dc02      	bgt.n	800e6e0 <__sflush_r+0x20>
 800e6da:	2000      	movs	r0, #0
 800e6dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e6e2:	2e00      	cmp	r6, #0
 800e6e4:	d0f9      	beq.n	800e6da <__sflush_r+0x1a>
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e6ec:	682f      	ldr	r7, [r5, #0]
 800e6ee:	6a21      	ldr	r1, [r4, #32]
 800e6f0:	602b      	str	r3, [r5, #0]
 800e6f2:	d032      	beq.n	800e75a <__sflush_r+0x9a>
 800e6f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e6f6:	89a3      	ldrh	r3, [r4, #12]
 800e6f8:	075a      	lsls	r2, r3, #29
 800e6fa:	d505      	bpl.n	800e708 <__sflush_r+0x48>
 800e6fc:	6863      	ldr	r3, [r4, #4]
 800e6fe:	1ac0      	subs	r0, r0, r3
 800e700:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e702:	b10b      	cbz	r3, 800e708 <__sflush_r+0x48>
 800e704:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e706:	1ac0      	subs	r0, r0, r3
 800e708:	2300      	movs	r3, #0
 800e70a:	4602      	mov	r2, r0
 800e70c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e70e:	6a21      	ldr	r1, [r4, #32]
 800e710:	4628      	mov	r0, r5
 800e712:	47b0      	blx	r6
 800e714:	1c43      	adds	r3, r0, #1
 800e716:	89a3      	ldrh	r3, [r4, #12]
 800e718:	d106      	bne.n	800e728 <__sflush_r+0x68>
 800e71a:	6829      	ldr	r1, [r5, #0]
 800e71c:	291d      	cmp	r1, #29
 800e71e:	d848      	bhi.n	800e7b2 <__sflush_r+0xf2>
 800e720:	4a29      	ldr	r2, [pc, #164]	; (800e7c8 <__sflush_r+0x108>)
 800e722:	40ca      	lsrs	r2, r1
 800e724:	07d6      	lsls	r6, r2, #31
 800e726:	d544      	bpl.n	800e7b2 <__sflush_r+0xf2>
 800e728:	2200      	movs	r2, #0
 800e72a:	6062      	str	r2, [r4, #4]
 800e72c:	6922      	ldr	r2, [r4, #16]
 800e72e:	04d9      	lsls	r1, r3, #19
 800e730:	6022      	str	r2, [r4, #0]
 800e732:	d504      	bpl.n	800e73e <__sflush_r+0x7e>
 800e734:	1c42      	adds	r2, r0, #1
 800e736:	d101      	bne.n	800e73c <__sflush_r+0x7c>
 800e738:	682b      	ldr	r3, [r5, #0]
 800e73a:	b903      	cbnz	r3, 800e73e <__sflush_r+0x7e>
 800e73c:	6560      	str	r0, [r4, #84]	; 0x54
 800e73e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e740:	602f      	str	r7, [r5, #0]
 800e742:	2900      	cmp	r1, #0
 800e744:	d0c9      	beq.n	800e6da <__sflush_r+0x1a>
 800e746:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e74a:	4299      	cmp	r1, r3
 800e74c:	d002      	beq.n	800e754 <__sflush_r+0x94>
 800e74e:	4628      	mov	r0, r5
 800e750:	f7fd fbf6 	bl	800bf40 <_free_r>
 800e754:	2000      	movs	r0, #0
 800e756:	6360      	str	r0, [r4, #52]	; 0x34
 800e758:	e7c0      	b.n	800e6dc <__sflush_r+0x1c>
 800e75a:	2301      	movs	r3, #1
 800e75c:	4628      	mov	r0, r5
 800e75e:	47b0      	blx	r6
 800e760:	1c41      	adds	r1, r0, #1
 800e762:	d1c8      	bne.n	800e6f6 <__sflush_r+0x36>
 800e764:	682b      	ldr	r3, [r5, #0]
 800e766:	2b00      	cmp	r3, #0
 800e768:	d0c5      	beq.n	800e6f6 <__sflush_r+0x36>
 800e76a:	2b1d      	cmp	r3, #29
 800e76c:	d001      	beq.n	800e772 <__sflush_r+0xb2>
 800e76e:	2b16      	cmp	r3, #22
 800e770:	d101      	bne.n	800e776 <__sflush_r+0xb6>
 800e772:	602f      	str	r7, [r5, #0]
 800e774:	e7b1      	b.n	800e6da <__sflush_r+0x1a>
 800e776:	89a3      	ldrh	r3, [r4, #12]
 800e778:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e77c:	81a3      	strh	r3, [r4, #12]
 800e77e:	e7ad      	b.n	800e6dc <__sflush_r+0x1c>
 800e780:	690f      	ldr	r7, [r1, #16]
 800e782:	2f00      	cmp	r7, #0
 800e784:	d0a9      	beq.n	800e6da <__sflush_r+0x1a>
 800e786:	0793      	lsls	r3, r2, #30
 800e788:	bf18      	it	ne
 800e78a:	2300      	movne	r3, #0
 800e78c:	680e      	ldr	r6, [r1, #0]
 800e78e:	bf08      	it	eq
 800e790:	694b      	ldreq	r3, [r1, #20]
 800e792:	eba6 0807 	sub.w	r8, r6, r7
 800e796:	600f      	str	r7, [r1, #0]
 800e798:	608b      	str	r3, [r1, #8]
 800e79a:	f1b8 0f00 	cmp.w	r8, #0
 800e79e:	dd9c      	ble.n	800e6da <__sflush_r+0x1a>
 800e7a0:	4643      	mov	r3, r8
 800e7a2:	463a      	mov	r2, r7
 800e7a4:	6a21      	ldr	r1, [r4, #32]
 800e7a6:	4628      	mov	r0, r5
 800e7a8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e7aa:	47b0      	blx	r6
 800e7ac:	2800      	cmp	r0, #0
 800e7ae:	dc06      	bgt.n	800e7be <__sflush_r+0xfe>
 800e7b0:	89a3      	ldrh	r3, [r4, #12]
 800e7b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e7b6:	81a3      	strh	r3, [r4, #12]
 800e7b8:	f04f 30ff 	mov.w	r0, #4294967295
 800e7bc:	e78e      	b.n	800e6dc <__sflush_r+0x1c>
 800e7be:	4407      	add	r7, r0
 800e7c0:	eba8 0800 	sub.w	r8, r8, r0
 800e7c4:	e7e9      	b.n	800e79a <__sflush_r+0xda>
 800e7c6:	bf00      	nop
 800e7c8:	20400001 	.word	0x20400001

0800e7cc <_fflush_r>:
 800e7cc:	b538      	push	{r3, r4, r5, lr}
 800e7ce:	690b      	ldr	r3, [r1, #16]
 800e7d0:	4605      	mov	r5, r0
 800e7d2:	460c      	mov	r4, r1
 800e7d4:	b1db      	cbz	r3, 800e80e <_fflush_r+0x42>
 800e7d6:	b118      	cbz	r0, 800e7e0 <_fflush_r+0x14>
 800e7d8:	6983      	ldr	r3, [r0, #24]
 800e7da:	b90b      	cbnz	r3, 800e7e0 <_fflush_r+0x14>
 800e7dc:	f7ff f804 	bl	800d7e8 <__sinit>
 800e7e0:	4b0c      	ldr	r3, [pc, #48]	; (800e814 <_fflush_r+0x48>)
 800e7e2:	429c      	cmp	r4, r3
 800e7e4:	d109      	bne.n	800e7fa <_fflush_r+0x2e>
 800e7e6:	686c      	ldr	r4, [r5, #4]
 800e7e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7ec:	b17b      	cbz	r3, 800e80e <_fflush_r+0x42>
 800e7ee:	4621      	mov	r1, r4
 800e7f0:	4628      	mov	r0, r5
 800e7f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e7f6:	f7ff bf63 	b.w	800e6c0 <__sflush_r>
 800e7fa:	4b07      	ldr	r3, [pc, #28]	; (800e818 <_fflush_r+0x4c>)
 800e7fc:	429c      	cmp	r4, r3
 800e7fe:	d101      	bne.n	800e804 <_fflush_r+0x38>
 800e800:	68ac      	ldr	r4, [r5, #8]
 800e802:	e7f1      	b.n	800e7e8 <_fflush_r+0x1c>
 800e804:	4b05      	ldr	r3, [pc, #20]	; (800e81c <_fflush_r+0x50>)
 800e806:	429c      	cmp	r4, r3
 800e808:	bf08      	it	eq
 800e80a:	68ec      	ldreq	r4, [r5, #12]
 800e80c:	e7ec      	b.n	800e7e8 <_fflush_r+0x1c>
 800e80e:	2000      	movs	r0, #0
 800e810:	bd38      	pop	{r3, r4, r5, pc}
 800e812:	bf00      	nop
 800e814:	0800f8d4 	.word	0x0800f8d4
 800e818:	0800f8f4 	.word	0x0800f8f4
 800e81c:	0800f8b4 	.word	0x0800f8b4

0800e820 <_lseek_r>:
 800e820:	b538      	push	{r3, r4, r5, lr}
 800e822:	4605      	mov	r5, r0
 800e824:	4608      	mov	r0, r1
 800e826:	4611      	mov	r1, r2
 800e828:	2200      	movs	r2, #0
 800e82a:	4c05      	ldr	r4, [pc, #20]	; (800e840 <_lseek_r+0x20>)
 800e82c:	6022      	str	r2, [r4, #0]
 800e82e:	461a      	mov	r2, r3
 800e830:	f7f3 fb08 	bl	8001e44 <_lseek>
 800e834:	1c43      	adds	r3, r0, #1
 800e836:	d102      	bne.n	800e83e <_lseek_r+0x1e>
 800e838:	6823      	ldr	r3, [r4, #0]
 800e83a:	b103      	cbz	r3, 800e83e <_lseek_r+0x1e>
 800e83c:	602b      	str	r3, [r5, #0]
 800e83e:	bd38      	pop	{r3, r4, r5, pc}
 800e840:	200082e4 	.word	0x200082e4

0800e844 <__swhatbuf_r>:
 800e844:	b570      	push	{r4, r5, r6, lr}
 800e846:	460e      	mov	r6, r1
 800e848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e84c:	b096      	sub	sp, #88	; 0x58
 800e84e:	2900      	cmp	r1, #0
 800e850:	4614      	mov	r4, r2
 800e852:	461d      	mov	r5, r3
 800e854:	da07      	bge.n	800e866 <__swhatbuf_r+0x22>
 800e856:	2300      	movs	r3, #0
 800e858:	602b      	str	r3, [r5, #0]
 800e85a:	89b3      	ldrh	r3, [r6, #12]
 800e85c:	061a      	lsls	r2, r3, #24
 800e85e:	d410      	bmi.n	800e882 <__swhatbuf_r+0x3e>
 800e860:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e864:	e00e      	b.n	800e884 <__swhatbuf_r+0x40>
 800e866:	466a      	mov	r2, sp
 800e868:	f000 f8a2 	bl	800e9b0 <_fstat_r>
 800e86c:	2800      	cmp	r0, #0
 800e86e:	dbf2      	blt.n	800e856 <__swhatbuf_r+0x12>
 800e870:	9a01      	ldr	r2, [sp, #4]
 800e872:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e876:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e87a:	425a      	negs	r2, r3
 800e87c:	415a      	adcs	r2, r3
 800e87e:	602a      	str	r2, [r5, #0]
 800e880:	e7ee      	b.n	800e860 <__swhatbuf_r+0x1c>
 800e882:	2340      	movs	r3, #64	; 0x40
 800e884:	2000      	movs	r0, #0
 800e886:	6023      	str	r3, [r4, #0]
 800e888:	b016      	add	sp, #88	; 0x58
 800e88a:	bd70      	pop	{r4, r5, r6, pc}

0800e88c <__smakebuf_r>:
 800e88c:	898b      	ldrh	r3, [r1, #12]
 800e88e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e890:	079d      	lsls	r5, r3, #30
 800e892:	4606      	mov	r6, r0
 800e894:	460c      	mov	r4, r1
 800e896:	d507      	bpl.n	800e8a8 <__smakebuf_r+0x1c>
 800e898:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e89c:	6023      	str	r3, [r4, #0]
 800e89e:	6123      	str	r3, [r4, #16]
 800e8a0:	2301      	movs	r3, #1
 800e8a2:	6163      	str	r3, [r4, #20]
 800e8a4:	b002      	add	sp, #8
 800e8a6:	bd70      	pop	{r4, r5, r6, pc}
 800e8a8:	ab01      	add	r3, sp, #4
 800e8aa:	466a      	mov	r2, sp
 800e8ac:	f7ff ffca 	bl	800e844 <__swhatbuf_r>
 800e8b0:	9900      	ldr	r1, [sp, #0]
 800e8b2:	4605      	mov	r5, r0
 800e8b4:	4630      	mov	r0, r6
 800e8b6:	f7fd fb8f 	bl	800bfd8 <_malloc_r>
 800e8ba:	b948      	cbnz	r0, 800e8d0 <__smakebuf_r+0x44>
 800e8bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8c0:	059a      	lsls	r2, r3, #22
 800e8c2:	d4ef      	bmi.n	800e8a4 <__smakebuf_r+0x18>
 800e8c4:	f023 0303 	bic.w	r3, r3, #3
 800e8c8:	f043 0302 	orr.w	r3, r3, #2
 800e8cc:	81a3      	strh	r3, [r4, #12]
 800e8ce:	e7e3      	b.n	800e898 <__smakebuf_r+0xc>
 800e8d0:	4b0d      	ldr	r3, [pc, #52]	; (800e908 <__smakebuf_r+0x7c>)
 800e8d2:	62b3      	str	r3, [r6, #40]	; 0x28
 800e8d4:	89a3      	ldrh	r3, [r4, #12]
 800e8d6:	6020      	str	r0, [r4, #0]
 800e8d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e8dc:	81a3      	strh	r3, [r4, #12]
 800e8de:	9b00      	ldr	r3, [sp, #0]
 800e8e0:	6120      	str	r0, [r4, #16]
 800e8e2:	6163      	str	r3, [r4, #20]
 800e8e4:	9b01      	ldr	r3, [sp, #4]
 800e8e6:	b15b      	cbz	r3, 800e900 <__smakebuf_r+0x74>
 800e8e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e8ec:	4630      	mov	r0, r6
 800e8ee:	f000 f871 	bl	800e9d4 <_isatty_r>
 800e8f2:	b128      	cbz	r0, 800e900 <__smakebuf_r+0x74>
 800e8f4:	89a3      	ldrh	r3, [r4, #12]
 800e8f6:	f023 0303 	bic.w	r3, r3, #3
 800e8fa:	f043 0301 	orr.w	r3, r3, #1
 800e8fe:	81a3      	strh	r3, [r4, #12]
 800e900:	89a3      	ldrh	r3, [r4, #12]
 800e902:	431d      	orrs	r5, r3
 800e904:	81a5      	strh	r5, [r4, #12]
 800e906:	e7cd      	b.n	800e8a4 <__smakebuf_r+0x18>
 800e908:	0800d7b1 	.word	0x0800d7b1

0800e90c <memmove>:
 800e90c:	4288      	cmp	r0, r1
 800e90e:	b510      	push	{r4, lr}
 800e910:	eb01 0302 	add.w	r3, r1, r2
 800e914:	d807      	bhi.n	800e926 <memmove+0x1a>
 800e916:	1e42      	subs	r2, r0, #1
 800e918:	4299      	cmp	r1, r3
 800e91a:	d00a      	beq.n	800e932 <memmove+0x26>
 800e91c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e920:	f802 4f01 	strb.w	r4, [r2, #1]!
 800e924:	e7f8      	b.n	800e918 <memmove+0xc>
 800e926:	4283      	cmp	r3, r0
 800e928:	d9f5      	bls.n	800e916 <memmove+0xa>
 800e92a:	1881      	adds	r1, r0, r2
 800e92c:	1ad2      	subs	r2, r2, r3
 800e92e:	42d3      	cmn	r3, r2
 800e930:	d100      	bne.n	800e934 <memmove+0x28>
 800e932:	bd10      	pop	{r4, pc}
 800e934:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e938:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800e93c:	e7f7      	b.n	800e92e <memmove+0x22>

0800e93e <_realloc_r>:
 800e93e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e940:	4607      	mov	r7, r0
 800e942:	4614      	mov	r4, r2
 800e944:	460e      	mov	r6, r1
 800e946:	b921      	cbnz	r1, 800e952 <_realloc_r+0x14>
 800e948:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e94c:	4611      	mov	r1, r2
 800e94e:	f7fd bb43 	b.w	800bfd8 <_malloc_r>
 800e952:	b922      	cbnz	r2, 800e95e <_realloc_r+0x20>
 800e954:	f7fd faf4 	bl	800bf40 <_free_r>
 800e958:	4625      	mov	r5, r4
 800e95a:	4628      	mov	r0, r5
 800e95c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e95e:	f000 f849 	bl	800e9f4 <_malloc_usable_size_r>
 800e962:	42a0      	cmp	r0, r4
 800e964:	d20f      	bcs.n	800e986 <_realloc_r+0x48>
 800e966:	4621      	mov	r1, r4
 800e968:	4638      	mov	r0, r7
 800e96a:	f7fd fb35 	bl	800bfd8 <_malloc_r>
 800e96e:	4605      	mov	r5, r0
 800e970:	2800      	cmp	r0, #0
 800e972:	d0f2      	beq.n	800e95a <_realloc_r+0x1c>
 800e974:	4631      	mov	r1, r6
 800e976:	4622      	mov	r2, r4
 800e978:	f7fd facf 	bl	800bf1a <memcpy>
 800e97c:	4631      	mov	r1, r6
 800e97e:	4638      	mov	r0, r7
 800e980:	f7fd fade 	bl	800bf40 <_free_r>
 800e984:	e7e9      	b.n	800e95a <_realloc_r+0x1c>
 800e986:	4635      	mov	r5, r6
 800e988:	e7e7      	b.n	800e95a <_realloc_r+0x1c>
	...

0800e98c <_read_r>:
 800e98c:	b538      	push	{r3, r4, r5, lr}
 800e98e:	4605      	mov	r5, r0
 800e990:	4608      	mov	r0, r1
 800e992:	4611      	mov	r1, r2
 800e994:	2200      	movs	r2, #0
 800e996:	4c05      	ldr	r4, [pc, #20]	; (800e9ac <_read_r+0x20>)
 800e998:	6022      	str	r2, [r4, #0]
 800e99a:	461a      	mov	r2, r3
 800e99c:	f7f3 fa2c 	bl	8001df8 <_read>
 800e9a0:	1c43      	adds	r3, r0, #1
 800e9a2:	d102      	bne.n	800e9aa <_read_r+0x1e>
 800e9a4:	6823      	ldr	r3, [r4, #0]
 800e9a6:	b103      	cbz	r3, 800e9aa <_read_r+0x1e>
 800e9a8:	602b      	str	r3, [r5, #0]
 800e9aa:	bd38      	pop	{r3, r4, r5, pc}
 800e9ac:	200082e4 	.word	0x200082e4

0800e9b0 <_fstat_r>:
 800e9b0:	b538      	push	{r3, r4, r5, lr}
 800e9b2:	2300      	movs	r3, #0
 800e9b4:	4c06      	ldr	r4, [pc, #24]	; (800e9d0 <_fstat_r+0x20>)
 800e9b6:	4605      	mov	r5, r0
 800e9b8:	4608      	mov	r0, r1
 800e9ba:	4611      	mov	r1, r2
 800e9bc:	6023      	str	r3, [r4, #0]
 800e9be:	f7f3 fa3a 	bl	8001e36 <_fstat>
 800e9c2:	1c43      	adds	r3, r0, #1
 800e9c4:	d102      	bne.n	800e9cc <_fstat_r+0x1c>
 800e9c6:	6823      	ldr	r3, [r4, #0]
 800e9c8:	b103      	cbz	r3, 800e9cc <_fstat_r+0x1c>
 800e9ca:	602b      	str	r3, [r5, #0]
 800e9cc:	bd38      	pop	{r3, r4, r5, pc}
 800e9ce:	bf00      	nop
 800e9d0:	200082e4 	.word	0x200082e4

0800e9d4 <_isatty_r>:
 800e9d4:	b538      	push	{r3, r4, r5, lr}
 800e9d6:	2300      	movs	r3, #0
 800e9d8:	4c05      	ldr	r4, [pc, #20]	; (800e9f0 <_isatty_r+0x1c>)
 800e9da:	4605      	mov	r5, r0
 800e9dc:	4608      	mov	r0, r1
 800e9de:	6023      	str	r3, [r4, #0]
 800e9e0:	f7f3 fa2e 	bl	8001e40 <_isatty>
 800e9e4:	1c43      	adds	r3, r0, #1
 800e9e6:	d102      	bne.n	800e9ee <_isatty_r+0x1a>
 800e9e8:	6823      	ldr	r3, [r4, #0]
 800e9ea:	b103      	cbz	r3, 800e9ee <_isatty_r+0x1a>
 800e9ec:	602b      	str	r3, [r5, #0]
 800e9ee:	bd38      	pop	{r3, r4, r5, pc}
 800e9f0:	200082e4 	.word	0x200082e4

0800e9f4 <_malloc_usable_size_r>:
 800e9f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e9f8:	1f18      	subs	r0, r3, #4
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	bfbc      	itt	lt
 800e9fe:	580b      	ldrlt	r3, [r1, r0]
 800ea00:	18c0      	addlt	r0, r0, r3
 800ea02:	4770      	bx	lr

0800ea04 <_init>:
 800ea04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea06:	bf00      	nop
 800ea08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea0a:	bc08      	pop	{r3}
 800ea0c:	469e      	mov	lr, r3
 800ea0e:	4770      	bx	lr

0800ea10 <_fini>:
 800ea10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea12:	bf00      	nop
 800ea14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea16:	bc08      	pop	{r3}
 800ea18:	469e      	mov	lr, r3
 800ea1a:	4770      	bx	lr
