
LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085a0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  08008660  08008660  00018660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a50  08008a50  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08008a50  08008a50  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008a50  08008a50  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a50  08008a50  00018a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a54  08008a54  00018a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08008a58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c4  2000005c  08008ab4  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000420  08008ab4  00020420  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002b3b1  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004050  00000000  00000000  0004b478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001548  00000000  00000000  0004f4c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010a8  00000000  00000000  00050a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006cfb  00000000  00000000  00051ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001961b  00000000  00000000  000587b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007fa5a  00000000  00000000  00071dce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000068c0  00000000  00000000  000f1828  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000f80e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008648 	.word	0x08008648

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08008648 	.word	0x08008648

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <_ZNSt7__cxx119to_stringEm>:
    return __str;
  }

  inline string
  to_string(unsigned long __val)
  {
 8000404:	b5b0      	push	{r4, r5, r7, lr}
 8000406:	b084      	sub	sp, #16
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
 800040c:	6039      	str	r1, [r7, #0]
    string __str(__detail::__to_chars_len(__val), '\0');
 800040e:	683b      	ldr	r3, [r7, #0]
 8000410:	210a      	movs	r1, #10
 8000412:	0018      	movs	r0, r3
 8000414:	f000 fbb4 	bl	8000b80 <_ZNSt8__detail14__to_chars_lenImEEjT_i>
 8000418:	0004      	movs	r4, r0
 800041a:	250c      	movs	r5, #12
 800041c:	197b      	adds	r3, r7, r5
 800041e:	0018      	movs	r0, r3
 8000420:	f007 fbf6 	bl	8007c10 <_ZNSaIcEC1Ev>
 8000424:	197b      	adds	r3, r7, r5
 8000426:	6878      	ldr	r0, [r7, #4]
 8000428:	2200      	movs	r2, #0
 800042a:	0021      	movs	r1, r4
 800042c:	f007 fdd4 	bl	8007fd8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EjcRKS3_>
 8000430:	197b      	adds	r3, r7, r5
 8000432:	0018      	movs	r0, r3
 8000434:	f007 fbee 	bl	8007c14 <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[0], __str.size(), __val);
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	2100      	movs	r1, #0
 800043c:	0018      	movs	r0, r3
 800043e:	f007 fe49 	bl	80080d4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8000442:	0004      	movs	r4, r0
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	0018      	movs	r0, r3
 8000448:	f007 fe22 	bl	8008090 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800044c:	0001      	movs	r1, r0
 800044e:	683b      	ldr	r3, [r7, #0]
 8000450:	001a      	movs	r2, r3
 8000452:	0020      	movs	r0, r4
 8000454:	f000 fbd0 	bl	8000bf8 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_>
    return __str;
 8000458:	46c0      	nop			; (mov r8, r8)
  }
 800045a:	6878      	ldr	r0, [r7, #4]
 800045c:	46bd      	mov	sp, r7
 800045e:	b004      	add	sp, #16
 8000460:	bdb0      	pop	{r4, r5, r7, pc}

08000462 <_ZN3LCDC1EP19__I2C_HandleTypeDefh>:
#include "LCD.h"

LCD::LCD(I2C_HandleTypeDef *i2cHandle, uint8_t lcdAddress) :
 8000462:	b580      	push	{r7, lr}
 8000464:	b084      	sub	sp, #16
 8000466:	af00      	add	r7, sp, #0
 8000468:	60f8      	str	r0, [r7, #12]
 800046a:	60b9      	str	r1, [r7, #8]
 800046c:	1dfb      	adds	r3, r7, #7
 800046e:	701a      	strb	r2, [r3, #0]
		i2cHandle(i2cHandle), lcdAddress(lcdAddress) {
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	68ba      	ldr	r2, [r7, #8]
 8000474:	601a      	str	r2, [r3, #0]
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	1dfa      	adds	r2, r7, #7
 800047a:	7812      	ldrb	r2, [r2, #0]
 800047c:	711a      	strb	r2, [r3, #4]

	sendInstruction(0b00110000); // 8ìè áèòíûé èíòåðôåéñ
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	2130      	movs	r1, #48	; 0x30
 8000482:	0018      	movs	r0, r3
 8000484:	f000 f915 	bl	80006b2 <_ZN3LCD15sendInstructionEh>
	HAL_Delay(40);
 8000488:	2028      	movs	r0, #40	; 0x28
 800048a:	f002 ff97 	bl	80033bc <HAL_Delay>

	sendInstruction(0b00000010); // Óñòàíîâêà êóðñîðà â íà÷àëå ñòðîêè
 800048e:	68fb      	ldr	r3, [r7, #12]
 8000490:	2102      	movs	r1, #2
 8000492:	0018      	movs	r0, r3
 8000494:	f000 f90d 	bl	80006b2 <_ZN3LCD15sendInstructionEh>
	HAL_Delay(40);
 8000498:	2028      	movs	r0, #40	; 0x28
 800049a:	f002 ff8f 	bl	80033bc <HAL_Delay>

	sendInstruction(0b00001100); // Íîðìàëüíûé ðåæèì ðàáîòû, âûêë êóðñîð
 800049e:	68fb      	ldr	r3, [r7, #12]
 80004a0:	210c      	movs	r1, #12
 80004a2:	0018      	movs	r0, r3
 80004a4:	f000 f905 	bl	80006b2 <_ZN3LCD15sendInstructionEh>
	HAL_Delay(40);
 80004a8:	2028      	movs	r0, #40	; 0x28
 80004aa:	f002 ff87 	bl	80033bc <HAL_Delay>

	sendInstruction(0b00000100);
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	2104      	movs	r1, #4
 80004b2:	0018      	movs	r0, r3
 80004b4:	f000 f8fd 	bl	80006b2 <_ZN3LCD15sendInstructionEh>
	HAL_Delay(40);
 80004b8:	2028      	movs	r0, #40	; 0x28
 80004ba:	f002 ff7f 	bl	80033bc <HAL_Delay>

	sendInstruction(0b00000001); // Î÷èñòêà äèñïëåÿ
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	2101      	movs	r1, #1
 80004c2:	0018      	movs	r0, r3
 80004c4:	f000 f8f5 	bl	80006b2 <_ZN3LCD15sendInstructionEh>
	HAL_Delay(2);
 80004c8:	2002      	movs	r0, #2
 80004ca:	f002 ff77 	bl	80033bc <HAL_Delay>
}
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	0018      	movs	r0, r3
 80004d2:	46bd      	mov	sp, r7
 80004d4:	b004      	add	sp, #16
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <_ZN3LCD10setCharPosEhh>:

void LCD::setCharPos(uint8_t row, uint8_t column) {
 80004d8:	b5b0      	push	{r4, r5, r7, lr}
 80004da:	b098      	sub	sp, #96	; 0x60
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	0008      	movs	r0, r1
 80004e2:	0011      	movs	r1, r2
 80004e4:	1cfb      	adds	r3, r7, #3
 80004e6:	1c02      	adds	r2, r0, #0
 80004e8:	701a      	strb	r2, [r3, #0]
 80004ea:	1cbb      	adds	r3, r7, #2
 80004ec:	1c0a      	adds	r2, r1, #0
 80004ee:	701a      	strb	r2, [r3, #0]
	uint8_t ddramAddrArr[4][20];
	for (uint8_t i = 0; i < 20; i++) {
 80004f0:	235f      	movs	r3, #95	; 0x5f
 80004f2:	18fb      	adds	r3, r7, r3
 80004f4:	2200      	movs	r2, #0
 80004f6:	701a      	strb	r2, [r3, #0]
 80004f8:	e02e      	b.n	8000558 <_ZN3LCD10setCharPosEhh+0x80>
		ddramAddrArr[0][i] = i;
 80004fa:	245f      	movs	r4, #95	; 0x5f
 80004fc:	193b      	adds	r3, r7, r4
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	250c      	movs	r5, #12
 8000502:	197a      	adds	r2, r7, r5
 8000504:	1939      	adds	r1, r7, r4
 8000506:	7809      	ldrb	r1, [r1, #0]
 8000508:	54d1      	strb	r1, [r2, r3]
		ddramAddrArr[1][i] = 64 + i;
 800050a:	193b      	adds	r3, r7, r4
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	193a      	adds	r2, r7, r4
 8000510:	7812      	ldrb	r2, [r2, #0]
 8000512:	3240      	adds	r2, #64	; 0x40
 8000514:	b2d1      	uxtb	r1, r2
 8000516:	197a      	adds	r2, r7, r5
 8000518:	18d3      	adds	r3, r2, r3
 800051a:	1c0a      	adds	r2, r1, #0
 800051c:	751a      	strb	r2, [r3, #20]
		ddramAddrArr[2][i] = 20 + i;
 800051e:	193b      	adds	r3, r7, r4
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	193a      	adds	r2, r7, r4
 8000524:	7812      	ldrb	r2, [r2, #0]
 8000526:	3214      	adds	r2, #20
 8000528:	b2d0      	uxtb	r0, r2
 800052a:	197a      	adds	r2, r7, r5
 800052c:	2128      	movs	r1, #40	; 0x28
 800052e:	18d3      	adds	r3, r2, r3
 8000530:	185b      	adds	r3, r3, r1
 8000532:	1c02      	adds	r2, r0, #0
 8000534:	701a      	strb	r2, [r3, #0]
		ddramAddrArr[3][i] = 84 + i;
 8000536:	193b      	adds	r3, r7, r4
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	193a      	adds	r2, r7, r4
 800053c:	7812      	ldrb	r2, [r2, #0]
 800053e:	3254      	adds	r2, #84	; 0x54
 8000540:	b2d0      	uxtb	r0, r2
 8000542:	197a      	adds	r2, r7, r5
 8000544:	213c      	movs	r1, #60	; 0x3c
 8000546:	18d3      	adds	r3, r2, r3
 8000548:	185b      	adds	r3, r3, r1
 800054a:	1c02      	adds	r2, r0, #0
 800054c:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 20; i++) {
 800054e:	193b      	adds	r3, r7, r4
 8000550:	781a      	ldrb	r2, [r3, #0]
 8000552:	193b      	adds	r3, r7, r4
 8000554:	3201      	adds	r2, #1
 8000556:	701a      	strb	r2, [r3, #0]
 8000558:	235f      	movs	r3, #95	; 0x5f
 800055a:	18fb      	adds	r3, r7, r3
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	2b13      	cmp	r3, #19
 8000560:	d9cb      	bls.n	80004fa <_ZN3LCD10setCharPosEhh+0x22>
	}

	uint8_t ddramAddr = ddramAddrArr[row][column];
 8000562:	1cfb      	adds	r3, r7, #3
 8000564:	781a      	ldrb	r2, [r3, #0]
 8000566:	1cbb      	adds	r3, r7, #2
 8000568:	7818      	ldrb	r0, [r3, #0]
 800056a:	255e      	movs	r5, #94	; 0x5e
 800056c:	1979      	adds	r1, r7, r5
 800056e:	230c      	movs	r3, #12
 8000570:	18fc      	adds	r4, r7, r3
 8000572:	0013      	movs	r3, r2
 8000574:	009b      	lsls	r3, r3, #2
 8000576:	189b      	adds	r3, r3, r2
 8000578:	009b      	lsls	r3, r3, #2
 800057a:	18e3      	adds	r3, r4, r3
 800057c:	5c1b      	ldrb	r3, [r3, r0]
 800057e:	700b      	strb	r3, [r1, #0]

	uint8_t upperBite = (ddramAddr | 0x80) & 0xF0;
 8000580:	0028      	movs	r0, r5
 8000582:	183b      	adds	r3, r7, r0
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	2270      	movs	r2, #112	; 0x70
 8000588:	4013      	ands	r3, r2
 800058a:	b2da      	uxtb	r2, r3
 800058c:	245d      	movs	r4, #93	; 0x5d
 800058e:	193b      	adds	r3, r7, r4
 8000590:	2180      	movs	r1, #128	; 0x80
 8000592:	4249      	negs	r1, r1
 8000594:	430a      	orrs	r2, r1
 8000596:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (ddramAddr << 4) & 0xF0;
 8000598:	183b      	adds	r3, r7, r0
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	011a      	lsls	r2, r3, #4
 800059e:	205c      	movs	r0, #92	; 0x5c
 80005a0:	183b      	adds	r3, r7, r0
 80005a2:	701a      	strb	r2, [r3, #0]

	uint8_t byteArr[4] { };
 80005a4:	2108      	movs	r1, #8
 80005a6:	187b      	adds	r3, r7, r1
 80005a8:	2200      	movs	r2, #0
 80005aa:	601a      	str	r2, [r3, #0]

	byteArr[0] = upperBite | E;
 80005ac:	193b      	adds	r3, r7, r4
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	2204      	movs	r2, #4
 80005b2:	4313      	orrs	r3, r2
 80005b4:	b2da      	uxtb	r2, r3
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	701a      	strb	r2, [r3, #0]
	byteArr[1] = 0;
 80005ba:	187b      	adds	r3, r7, r1
 80005bc:	2200      	movs	r2, #0
 80005be:	705a      	strb	r2, [r3, #1]
	byteArr[2] = lowerBite | E;
 80005c0:	183b      	adds	r3, r7, r0
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	2204      	movs	r2, #4
 80005c6:	4313      	orrs	r3, r2
 80005c8:	b2da      	uxtb	r2, r3
 80005ca:	187b      	adds	r3, r7, r1
 80005cc:	709a      	strb	r2, [r3, #2]
	byteArr[3] = 0;
 80005ce:	000c      	movs	r4, r1
 80005d0:	187b      	adds	r3, r7, r1
 80005d2:	2200      	movs	r2, #0
 80005d4:	70da      	strb	r2, [r3, #3]

	HAL_I2C_Master_Transmit_DMA(i2cHandle, lcdAddress, byteArr, 4);
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	6818      	ldr	r0, [r3, #0]
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	791b      	ldrb	r3, [r3, #4]
 80005de:	b299      	uxth	r1, r3
 80005e0:	193a      	adds	r2, r7, r4
 80005e2:	2304      	movs	r3, #4
 80005e4:	f003 fc32 	bl	8003e4c <HAL_I2C_Master_Transmit_DMA>
	while (i2cHandle->State == HAL_I2C_STATE_BUSY_TX) {
 80005e8:	46c0      	nop			; (mov r8, r8)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2241      	movs	r2, #65	; 0x41
 80005f0:	5c9b      	ldrb	r3, [r3, r2]
 80005f2:	b2db      	uxtb	r3, r3
 80005f4:	3b21      	subs	r3, #33	; 0x21
 80005f6:	425a      	negs	r2, r3
 80005f8:	4153      	adcs	r3, r2
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d1f4      	bne.n	80005ea <_ZN3LCD10setCharPosEhh+0x112>
	}
}
 8000600:	46c0      	nop			; (mov r8, r8)
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	46bd      	mov	sp, r7
 8000606:	b018      	add	sp, #96	; 0x60
 8000608:	bdb0      	pop	{r4, r5, r7, pc}

0800060a <_ZN3LCD8sendByteEhh>:

void LCD::sendByte(uint8_t byte, uint8_t isCharacter) {
 800060a:	b590      	push	{r4, r7, lr}
 800060c:	b085      	sub	sp, #20
 800060e:	af00      	add	r7, sp, #0
 8000610:	6078      	str	r0, [r7, #4]
 8000612:	0008      	movs	r0, r1
 8000614:	0011      	movs	r1, r2
 8000616:	1cfb      	adds	r3, r7, #3
 8000618:	1c02      	adds	r2, r0, #0
 800061a:	701a      	strb	r2, [r3, #0]
 800061c:	1cbb      	adds	r3, r7, #2
 800061e:	1c0a      	adds	r2, r1, #0
 8000620:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = byte & 0xF0;
 8000622:	200f      	movs	r0, #15
 8000624:	183b      	adds	r3, r7, r0
 8000626:	1cfa      	adds	r2, r7, #3
 8000628:	7812      	ldrb	r2, [r2, #0]
 800062a:	210f      	movs	r1, #15
 800062c:	438a      	bics	r2, r1
 800062e:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (byte << 4) & 0xF0;
 8000630:	1cfb      	adds	r3, r7, #3
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	011a      	lsls	r2, r3, #4
 8000636:	240e      	movs	r4, #14
 8000638:	193b      	adds	r3, r7, r4
 800063a:	701a      	strb	r2, [r3, #0]

	uint8_t byteArr[4] { };
 800063c:	2108      	movs	r1, #8
 800063e:	187b      	adds	r3, r7, r1
 8000640:	2200      	movs	r2, #0
 8000642:	601a      	str	r2, [r3, #0]

	byteArr[0] = upperBite | isCharacter | E /*| BACKLIGHT */;
 8000644:	183a      	adds	r2, r7, r0
 8000646:	1cbb      	adds	r3, r7, #2
 8000648:	7812      	ldrb	r2, [r2, #0]
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	4313      	orrs	r3, r2
 800064e:	b2db      	uxtb	r3, r3
 8000650:	2204      	movs	r2, #4
 8000652:	4313      	orrs	r3, r2
 8000654:	b2da      	uxtb	r2, r3
 8000656:	187b      	adds	r3, r7, r1
 8000658:	701a      	strb	r2, [r3, #0]
	byteArr[1] = 0;
 800065a:	187b      	adds	r3, r7, r1
 800065c:	2200      	movs	r2, #0
 800065e:	705a      	strb	r2, [r3, #1]
	byteArr[2] = lowerBite | isCharacter | E /*| BACKLIGHT */;
 8000660:	193a      	adds	r2, r7, r4
 8000662:	1cbb      	adds	r3, r7, #2
 8000664:	7812      	ldrb	r2, [r2, #0]
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	4313      	orrs	r3, r2
 800066a:	b2db      	uxtb	r3, r3
 800066c:	2204      	movs	r2, #4
 800066e:	4313      	orrs	r3, r2
 8000670:	b2da      	uxtb	r2, r3
 8000672:	187b      	adds	r3, r7, r1
 8000674:	709a      	strb	r2, [r3, #2]
	byteArr[3] = 0;
 8000676:	000c      	movs	r4, r1
 8000678:	187b      	adds	r3, r7, r1
 800067a:	2200      	movs	r2, #0
 800067c:	70da      	strb	r2, [r3, #3]

	HAL_I2C_Master_Transmit_DMA(i2cHandle, lcdAddress, byteArr, 4);
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	6818      	ldr	r0, [r3, #0]
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	791b      	ldrb	r3, [r3, #4]
 8000686:	b299      	uxth	r1, r3
 8000688:	193a      	adds	r2, r7, r4
 800068a:	2304      	movs	r3, #4
 800068c:	f003 fbde 	bl	8003e4c <HAL_I2C_Master_Transmit_DMA>
	while (i2cHandle->State == HAL_I2C_STATE_BUSY_TX) {
 8000690:	46c0      	nop			; (mov r8, r8)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	2241      	movs	r2, #65	; 0x41
 8000698:	5c9b      	ldrb	r3, [r3, r2]
 800069a:	b2db      	uxtb	r3, r3
 800069c:	3b21      	subs	r3, #33	; 0x21
 800069e:	425a      	negs	r2, r3
 80006a0:	4153      	adcs	r3, r2
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d1f4      	bne.n	8000692 <_ZN3LCD8sendByteEhh+0x88>
	}
}
 80006a8:	46c0      	nop			; (mov r8, r8)
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	46bd      	mov	sp, r7
 80006ae:	b005      	add	sp, #20
 80006b0:	bd90      	pop	{r4, r7, pc}

080006b2 <_ZN3LCD15sendInstructionEh>:

void LCD::sendInstruction(uint8_t instruction) {
 80006b2:	b580      	push	{r7, lr}
 80006b4:	b082      	sub	sp, #8
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	6078      	str	r0, [r7, #4]
 80006ba:	000a      	movs	r2, r1
 80006bc:	1cfb      	adds	r3, r7, #3
 80006be:	701a      	strb	r2, [r3, #0]
	sendByte(instruction);
 80006c0:	1cfb      	adds	r3, r7, #3
 80006c2:	7819      	ldrb	r1, [r3, #0]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2200      	movs	r2, #0
 80006c8:	0018      	movs	r0, r3
 80006ca:	f7ff ff9e 	bl	800060a <_ZN3LCD8sendByteEhh>
}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	46bd      	mov	sp, r7
 80006d2:	b002      	add	sp, #8
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <_ZN3LCD11displayCharEhhh>:

void LCD::displayChar(uint8_t character, uint8_t row, uint8_t column) {
 80006d6:	b590      	push	{r4, r7, lr}
 80006d8:	b083      	sub	sp, #12
 80006da:	af00      	add	r7, sp, #0
 80006dc:	6078      	str	r0, [r7, #4]
 80006de:	000c      	movs	r4, r1
 80006e0:	0010      	movs	r0, r2
 80006e2:	0019      	movs	r1, r3
 80006e4:	1cfb      	adds	r3, r7, #3
 80006e6:	1c22      	adds	r2, r4, #0
 80006e8:	701a      	strb	r2, [r3, #0]
 80006ea:	1cbb      	adds	r3, r7, #2
 80006ec:	1c02      	adds	r2, r0, #0
 80006ee:	701a      	strb	r2, [r3, #0]
 80006f0:	1c7b      	adds	r3, r7, #1
 80006f2:	1c0a      	adds	r2, r1, #0
 80006f4:	701a      	strb	r2, [r3, #0]
	setCharPos(row, column);
 80006f6:	1c7b      	adds	r3, r7, #1
 80006f8:	781a      	ldrb	r2, [r3, #0]
 80006fa:	1cbb      	adds	r3, r7, #2
 80006fc:	7819      	ldrb	r1, [r3, #0]
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	0018      	movs	r0, r3
 8000702:	f7ff fee9 	bl	80004d8 <_ZN3LCD10setCharPosEhh>
	sendByte(recodeRusChar(character), 1);
 8000706:	1cfb      	adds	r3, r7, #3
 8000708:	781a      	ldrb	r2, [r3, #0]
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	0011      	movs	r1, r2
 800070e:	0018      	movs	r0, r3
 8000710:	f000 f86e 	bl	80007f0 <_ZN3LCD13recodeRusCharEc>
 8000714:	0003      	movs	r3, r0
 8000716:	0019      	movs	r1, r3
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	2201      	movs	r2, #1
 800071c:	0018      	movs	r0, r3
 800071e:	f7ff ff74 	bl	800060a <_ZN3LCD8sendByteEhh>
}
 8000722:	46c0      	nop			; (mov r8, r8)
 8000724:	46bd      	mov	sp, r7
 8000726:	b003      	add	sp, #12
 8000728:	bd90      	pop	{r4, r7, pc}

0800072a <_ZN3LCD13displayStringEPchh>:

void LCD::displayString(char *string, uint8_t row, uint8_t column) {
 800072a:	b580      	push	{r7, lr}
 800072c:	b084      	sub	sp, #16
 800072e:	af00      	add	r7, sp, #0
 8000730:	60f8      	str	r0, [r7, #12]
 8000732:	60b9      	str	r1, [r7, #8]
 8000734:	0019      	movs	r1, r3
 8000736:	1dfb      	adds	r3, r7, #7
 8000738:	701a      	strb	r2, [r3, #0]
 800073a:	1dbb      	adds	r3, r7, #6
 800073c:	1c0a      	adds	r2, r1, #0
 800073e:	701a      	strb	r2, [r3, #0]
	setCharPos(row, column);
 8000740:	1dbb      	adds	r3, r7, #6
 8000742:	781a      	ldrb	r2, [r3, #0]
 8000744:	1dfb      	adds	r3, r7, #7
 8000746:	7819      	ldrb	r1, [r3, #0]
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	0018      	movs	r0, r3
 800074c:	f7ff fec4 	bl	80004d8 <_ZN3LCD10setCharPosEhh>
	while (*string) {
 8000750:	e010      	b.n	8000774 <_ZN3LCD13displayStringEPchh+0x4a>
		sendByte(recodeRusChar(*string), 1);
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	781a      	ldrb	r2, [r3, #0]
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	0011      	movs	r1, r2
 800075a:	0018      	movs	r0, r3
 800075c:	f000 f848 	bl	80007f0 <_ZN3LCD13recodeRusCharEc>
 8000760:	0003      	movs	r3, r0
 8000762:	0019      	movs	r1, r3
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	2201      	movs	r2, #1
 8000768:	0018      	movs	r0, r3
 800076a:	f7ff ff4e 	bl	800060a <_ZN3LCD8sendByteEhh>
		++string;
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	3301      	adds	r3, #1
 8000772:	60bb      	str	r3, [r7, #8]
	while (*string) {
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d1ea      	bne.n	8000752 <_ZN3LCD13displayStringEPchh+0x28>
	}
}
 800077c:	46c0      	nop			; (mov r8, r8)
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	46bd      	mov	sp, r7
 8000782:	b004      	add	sp, #16
 8000784:	bd80      	pop	{r7, pc}

08000786 <_ZN3LCD9clearCharEhhh>:

void LCD::clearChar(uint8_t row, uint8_t column, uint8_t length) {
 8000786:	b590      	push	{r4, r7, lr}
 8000788:	b085      	sub	sp, #20
 800078a:	af00      	add	r7, sp, #0
 800078c:	6078      	str	r0, [r7, #4]
 800078e:	000c      	movs	r4, r1
 8000790:	0010      	movs	r0, r2
 8000792:	0019      	movs	r1, r3
 8000794:	1cfb      	adds	r3, r7, #3
 8000796:	1c22      	adds	r2, r4, #0
 8000798:	701a      	strb	r2, [r3, #0]
 800079a:	1cbb      	adds	r3, r7, #2
 800079c:	1c02      	adds	r2, r0, #0
 800079e:	701a      	strb	r2, [r3, #0]
 80007a0:	1c7b      	adds	r3, r7, #1
 80007a2:	1c0a      	adds	r2, r1, #0
 80007a4:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < length; ++i) {
 80007a6:	230f      	movs	r3, #15
 80007a8:	18fb      	adds	r3, r7, r3
 80007aa:	2200      	movs	r2, #0
 80007ac:	701a      	strb	r2, [r3, #0]
 80007ae:	e012      	b.n	80007d6 <_ZN3LCD9clearCharEhhh+0x50>
		displayChar(128, row, column + i);
 80007b0:	1cba      	adds	r2, r7, #2
 80007b2:	240f      	movs	r4, #15
 80007b4:	193b      	adds	r3, r7, r4
 80007b6:	7812      	ldrb	r2, [r2, #0]
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	18d3      	adds	r3, r2, r3
 80007bc:	b2d9      	uxtb	r1, r3
 80007be:	1cfb      	adds	r3, r7, #3
 80007c0:	781a      	ldrb	r2, [r3, #0]
 80007c2:	6878      	ldr	r0, [r7, #4]
 80007c4:	000b      	movs	r3, r1
 80007c6:	2180      	movs	r1, #128	; 0x80
 80007c8:	f7ff ff85 	bl	80006d6 <_ZN3LCD11displayCharEhhh>
	for (uint8_t i = 0; i < length; ++i) {
 80007cc:	193b      	adds	r3, r7, r4
 80007ce:	193a      	adds	r2, r7, r4
 80007d0:	7812      	ldrb	r2, [r2, #0]
 80007d2:	3201      	adds	r2, #1
 80007d4:	701a      	strb	r2, [r3, #0]
 80007d6:	230f      	movs	r3, #15
 80007d8:	18fa      	adds	r2, r7, r3
 80007da:	1c7b      	adds	r3, r7, #1
 80007dc:	7812      	ldrb	r2, [r2, #0]
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d3e5      	bcc.n	80007b0 <_ZN3LCD9clearCharEhhh+0x2a>
	}
}
 80007e4:	46c0      	nop			; (mov r8, r8)
 80007e6:	46c0      	nop			; (mov r8, r8)
 80007e8:	46bd      	mov	sp, r7
 80007ea:	b005      	add	sp, #20
 80007ec:	bd90      	pop	{r4, r7, pc}
	...

080007f0 <_ZN3LCD13recodeRusCharEc>:
	HAL_I2C_Master_Transmit_DMA(i2cHandle, lcdAddress, byteArr, 4);
	while (i2cHandle->State == HAL_I2C_STATE_BUSY_TX) {
	}
}

uint8_t LCD::recodeRusChar(char character) {
 80007f0:	b5b0      	push	{r4, r5, r7, lr}
 80007f2:	b098      	sub	sp, #96	; 0x60
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	000a      	movs	r2, r1
 80007fa:	1cfb      	adds	r3, r7, #3
 80007fc:	701a      	strb	r2, [r3, #0]
	const char *rusAlphabetLower = "àáâãäå¸æçèéêëìíîïðñòóôõö÷øùúûüýþÿ";
 80007fe:	4b22      	ldr	r3, [pc, #136]	; (8000888 <_ZN3LCD13recodeRusCharEc+0x98>)
 8000800:	65fb      	str	r3, [r7, #92]	; 0x5c
	const char *rusAlphabetUpper = "ÀÁÂÃÄÅ¨ÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜÝÞß";
 8000802:	4b22      	ldr	r3, [pc, #136]	; (800088c <_ZN3LCD13recodeRusCharEc+0x9c>)
 8000804:	65bb      	str	r3, [r7, #88]	; 0x58

	uint8_t lcdCodesLower[] = { 'a', 0xB2, 0xB3, 0xB4, 0xE3, 'e', 0xB5, 0xB6,
 8000806:	2530      	movs	r5, #48	; 0x30
 8000808:	197b      	adds	r3, r7, r5
 800080a:	4a21      	ldr	r2, [pc, #132]	; (8000890 <_ZN3LCD13recodeRusCharEc+0xa0>)
 800080c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800080e:	c313      	stmia	r3!, {r0, r1, r4}
 8000810:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000812:	c313      	stmia	r3!, {r0, r1, r4}
 8000814:	ca03      	ldmia	r2!, {r0, r1}
 8000816:	c303      	stmia	r3!, {r0, r1}
 8000818:	7812      	ldrb	r2, [r2, #0]
 800081a:	701a      	strb	r2, [r3, #0]
			0xB7, 0xB8, 0xB9, 0xBA, 0xBB, 0xBC, 0xBD, 'o', 0xBE, 'p', 'c', 0xBF,
			'y', 0xE4, 'x', 0xE5, 0xC0, 0xC1, 0xE6, 0xC2, 0xC3, 0xC4, 0xC5,
			0xC6, 0xC7 };

	uint8_t lcdCodesUpper[] = { 'A', 0xA0, 'B', 0xA1, 0xE0, 'E', 0xA2, 0xA3,
 800081c:	230c      	movs	r3, #12
 800081e:	18fb      	adds	r3, r7, r3
 8000820:	4a1c      	ldr	r2, [pc, #112]	; (8000894 <_ZN3LCD13recodeRusCharEc+0xa4>)
 8000822:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000824:	c313      	stmia	r3!, {r0, r1, r4}
 8000826:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000828:	c313      	stmia	r3!, {r0, r1, r4}
 800082a:	ca03      	ldmia	r2!, {r0, r1}
 800082c:	c303      	stmia	r3!, {r0, r1}
 800082e:	7812      	ldrb	r2, [r2, #0]
 8000830:	701a      	strb	r2, [r3, #0]
			0xA4, 0xA5, 0xA6, 'K', 0xA7, 'M', 'H', 'O', 0xA8, 'P', 'C', 'T',
			0xA9, 0xAA, 'X', 0xE1, 0xAB, 0xAC, 0xE2, 0xAD, 0xAE, 'b', 0xAF,
			0xB0, 0xB1 };

	char *rusCharPtr;
	rusCharPtr = strchr(rusAlphabetLower, character);
 8000832:	1cfb      	adds	r3, r7, #3
 8000834:	781a      	ldrb	r2, [r3, #0]
 8000836:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000838:	0011      	movs	r1, r2
 800083a:	0018      	movs	r0, r3
 800083c:	f007 fe19 	bl	8008472 <strchr>
 8000840:	0003      	movs	r3, r0
 8000842:	657b      	str	r3, [r7, #84]	; 0x54
	if (rusCharPtr != nullptr) {
 8000844:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000846:	2b00      	cmp	r3, #0
 8000848:	d005      	beq.n	8000856 <_ZN3LCD13recodeRusCharEc+0x66>
		return lcdCodesLower[rusCharPtr - rusAlphabetLower];
 800084a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800084c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800084e:	1ad3      	subs	r3, r2, r3
 8000850:	197a      	adds	r2, r7, r5
 8000852:	5cd3      	ldrb	r3, [r2, r3]
 8000854:	e014      	b.n	8000880 <_ZN3LCD13recodeRusCharEc+0x90>
	}

	rusCharPtr = strchr(rusAlphabetUpper, character);
 8000856:	1cfb      	adds	r3, r7, #3
 8000858:	781a      	ldrb	r2, [r3, #0]
 800085a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800085c:	0011      	movs	r1, r2
 800085e:	0018      	movs	r0, r3
 8000860:	f007 fe07 	bl	8008472 <strchr>
 8000864:	0003      	movs	r3, r0
 8000866:	657b      	str	r3, [r7, #84]	; 0x54
	if (rusCharPtr != nullptr) {
 8000868:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800086a:	2b00      	cmp	r3, #0
 800086c:	d006      	beq.n	800087c <_ZN3LCD13recodeRusCharEc+0x8c>
		return lcdCodesUpper[rusCharPtr - rusAlphabetUpper];
 800086e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000870:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000872:	1ad3      	subs	r3, r2, r3
 8000874:	220c      	movs	r2, #12
 8000876:	18ba      	adds	r2, r7, r2
 8000878:	5cd3      	ldrb	r3, [r2, r3]
 800087a:	e001      	b.n	8000880 <_ZN3LCD13recodeRusCharEc+0x90>
	}
	return character;
 800087c:	1cfb      	adds	r3, r7, #3
 800087e:	781b      	ldrb	r3, [r3, #0]
}
 8000880:	0018      	movs	r0, r3
 8000882:	46bd      	mov	sp, r7
 8000884:	b018      	add	sp, #96	; 0x60
 8000886:	bdb0      	pop	{r4, r5, r7, pc}
 8000888:	08008660 	.word	0x08008660
 800088c:	08008684 	.word	0x08008684
 8000890:	080086a8 	.word	0x080086a8
 8000894:	080086cc 	.word	0x080086cc

08000898 <_ZN4Menu8MenuItemD1Ev>:
class Menu {
private:
	Menu *parentMenu;
	std::string header;

	struct MenuItem {
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	0018      	movs	r0, r3
 80008a4:	f007 fbbb 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	0018      	movs	r0, r3
 80008ac:	46bd      	mov	sp, r7
 80008ae:	b002      	add	sp, #8
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <_ZN3LCD8showMenuE4Menuh>:

void LCD::showMenu(Menu menu, uint8_t columnsNum) {
 80008b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008b4:	b0ad      	sub	sp, #180	; 0xb4
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	60f8      	str	r0, [r7, #12]
 80008ba:	60b9      	str	r1, [r7, #8]
 80008bc:	1dfb      	adds	r3, r7, #7
 80008be:	701a      	strb	r2, [r3, #0]
	uint8_t shift = menu.getMenuShift();
 80008c0:	23ab      	movs	r3, #171	; 0xab
 80008c2:	18fc      	adds	r4, r7, r3
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	0018      	movs	r0, r3
 80008c8:	f000 fcb6 	bl	8001238 <_ZN4Menu12getMenuShiftEv>
 80008cc:	0003      	movs	r3, r0
 80008ce:	7023      	strb	r3, [r4, #0]
	uint8_t maxTextLength { 0 };
 80008d0:	23af      	movs	r3, #175	; 0xaf
 80008d2:	18fb      	adds	r3, r7, r3
 80008d4:	2200      	movs	r2, #0
 80008d6:	701a      	strb	r2, [r3, #0]
	for (uint8_t col = 0; col < columnsNum; ++col) {
 80008d8:	23ae      	movs	r3, #174	; 0xae
 80008da:	18fb      	adds	r3, r7, r3
 80008dc:	2200      	movs	r2, #0
 80008de:	701a      	strb	r2, [r3, #0]
 80008e0:	e141      	b.n	8000b66 <_ZN3LCD8showMenuE4Menuh+0x2b4>

		for (uint8_t row = 0; row < 4; ++row) {
 80008e2:	23ad      	movs	r3, #173	; 0xad
 80008e4:	18fb      	adds	r3, r7, r3
 80008e6:	2200      	movs	r2, #0
 80008e8:	701a      	strb	r2, [r3, #0]
 80008ea:	e09b      	b.n	8000a24 <_ZN3LCD8showMenuE4Menuh+0x172>
			if (row + shift + col * 4 < menu.getMenuItemsNum()) {
 80008ec:	23ad      	movs	r3, #173	; 0xad
 80008ee:	18fb      	adds	r3, r7, r3
 80008f0:	781a      	ldrb	r2, [r3, #0]
 80008f2:	23ab      	movs	r3, #171	; 0xab
 80008f4:	18fb      	adds	r3, r7, r3
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	18d2      	adds	r2, r2, r3
 80008fa:	23ae      	movs	r3, #174	; 0xae
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	009b      	lsls	r3, r3, #2
 8000902:	18d4      	adds	r4, r2, r3
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	0018      	movs	r0, r3
 8000908:	f000 fca1 	bl	800124e <_ZN4Menu15getMenuItemsNumEv>
 800090c:	0003      	movs	r3, r0
 800090e:	2201      	movs	r2, #1
 8000910:	429c      	cmp	r4, r3
 8000912:	db01      	blt.n	8000918 <_ZN3LCD8showMenuE4Menuh+0x66>
 8000914:	2300      	movs	r3, #0
 8000916:	1c1a      	adds	r2, r3, #0
 8000918:	b2d3      	uxtb	r3, r2
 800091a:	2b00      	cmp	r3, #0
 800091c:	d07c      	beq.n	8000a18 <_ZN3LCD8showMenuE4Menuh+0x166>
				if (menu.getMenuItem(row + shift + col * 4).text.length() > maxTextLength) {
 800091e:	26ad      	movs	r6, #173	; 0xad
 8000920:	19ba      	adds	r2, r7, r6
 8000922:	23ab      	movs	r3, #171	; 0xab
 8000924:	18fb      	adds	r3, r7, r3
 8000926:	7812      	ldrb	r2, [r2, #0]
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	18d3      	adds	r3, r2, r3
 800092c:	b2da      	uxtb	r2, r3
 800092e:	21ae      	movs	r1, #174	; 0xae
 8000930:	187b      	adds	r3, r7, r1
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	b2db      	uxtb	r3, r3
 8000938:	18d3      	adds	r3, r2, r3
 800093a:	b2da      	uxtb	r2, r3
 800093c:	2510      	movs	r5, #16
 800093e:	197b      	adds	r3, r7, r5
 8000940:	68b9      	ldr	r1, [r7, #8]
 8000942:	0018      	movs	r0, r3
 8000944:	f000 fc5e 	bl	8001204 <_ZN4Menu11getMenuItemEh>
 8000948:	197b      	adds	r3, r7, r5
 800094a:	0018      	movs	r0, r3
 800094c:	f007 fba2 	bl	8008094 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8000950:	0002      	movs	r2, r0
 8000952:	20af      	movs	r0, #175	; 0xaf
 8000954:	183b      	adds	r3, r7, r0
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	4293      	cmp	r3, r2
 800095a:	419b      	sbcs	r3, r3
 800095c:	425b      	negs	r3, r3
 800095e:	b2dc      	uxtb	r4, r3
 8000960:	197b      	adds	r3, r7, r5
 8000962:	0018      	movs	r0, r3
 8000964:	f7ff ff98 	bl	8000898 <_ZN4Menu8MenuItemD1Ev>
 8000968:	2c00      	cmp	r4, #0
 800096a:	d01f      	beq.n	80009ac <_ZN3LCD8showMenuE4Menuh+0xfa>
					maxTextLength = menu.getMenuItem(row + shift + col * 4).text.length();
 800096c:	19ba      	adds	r2, r7, r6
 800096e:	23ab      	movs	r3, #171	; 0xab
 8000970:	18fb      	adds	r3, r7, r3
 8000972:	7812      	ldrb	r2, [r2, #0]
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	18d3      	adds	r3, r2, r3
 8000978:	b2da      	uxtb	r2, r3
 800097a:	21ae      	movs	r1, #174	; 0xae
 800097c:	187b      	adds	r3, r7, r1
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	009b      	lsls	r3, r3, #2
 8000982:	b2db      	uxtb	r3, r3
 8000984:	18d3      	adds	r3, r2, r3
 8000986:	b2da      	uxtb	r2, r3
 8000988:	2430      	movs	r4, #48	; 0x30
 800098a:	193b      	adds	r3, r7, r4
 800098c:	68b9      	ldr	r1, [r7, #8]
 800098e:	0018      	movs	r0, r3
 8000990:	f000 fc38 	bl	8001204 <_ZN4Menu11getMenuItemEh>
 8000994:	193b      	adds	r3, r7, r4
 8000996:	0018      	movs	r0, r3
 8000998:	f007 fb7c 	bl	8008094 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 800099c:	0002      	movs	r2, r0
 800099e:	20af      	movs	r0, #175	; 0xaf
 80009a0:	183b      	adds	r3, r7, r0
 80009a2:	701a      	strb	r2, [r3, #0]
 80009a4:	193b      	adds	r3, r7, r4
 80009a6:	0018      	movs	r0, r3
 80009a8:	f7ff ff76 	bl	8000898 <_ZN4Menu8MenuItemD1Ev>
				}
				displayString(&menu.getMenuItem(row + shift + col * 4).text[0],
 80009ac:	26ad      	movs	r6, #173	; 0xad
 80009ae:	19ba      	adds	r2, r7, r6
 80009b0:	23ab      	movs	r3, #171	; 0xab
 80009b2:	18fb      	adds	r3, r7, r3
 80009b4:	7812      	ldrb	r2, [r2, #0]
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	18d3      	adds	r3, r2, r3
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	23ae      	movs	r3, #174	; 0xae
 80009be:	18fb      	adds	r3, r7, r3
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	009b      	lsls	r3, r3, #2
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	18d3      	adds	r3, r2, r3
 80009c8:	b2da      	uxtb	r2, r3
 80009ca:	2550      	movs	r5, #80	; 0x50
 80009cc:	197b      	adds	r3, r7, r5
 80009ce:	68b9      	ldr	r1, [r7, #8]
 80009d0:	0018      	movs	r0, r3
 80009d2:	f000 fc17 	bl	8001204 <_ZN4Menu11getMenuItemEh>
 80009d6:	197b      	adds	r3, r7, r5
 80009d8:	2100      	movs	r1, #0
 80009da:	0018      	movs	r0, r3
 80009dc:	f007 fb7a 	bl	80080d4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80009e0:	0004      	movs	r4, r0
						row, col * 20 / columnsNum);
 80009e2:	23ae      	movs	r3, #174	; 0xae
 80009e4:	18fb      	adds	r3, r7, r3
 80009e6:	781a      	ldrb	r2, [r3, #0]
 80009e8:	0013      	movs	r3, r2
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	189b      	adds	r3, r3, r2
 80009ee:	009b      	lsls	r3, r3, #2
 80009f0:	001a      	movs	r2, r3
 80009f2:	1dfb      	adds	r3, r7, #7
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	0019      	movs	r1, r3
 80009f8:	0010      	movs	r0, r2
 80009fa:	f7ff fc17 	bl	800022c <__divsi3>
 80009fe:	0003      	movs	r3, r0
				displayString(&menu.getMenuItem(row + shift + col * 4).text[0],
 8000a00:	b2d9      	uxtb	r1, r3
 8000a02:	19bb      	adds	r3, r7, r6
 8000a04:	781a      	ldrb	r2, [r3, #0]
 8000a06:	68f8      	ldr	r0, [r7, #12]
 8000a08:	000b      	movs	r3, r1
 8000a0a:	0021      	movs	r1, r4
 8000a0c:	f7ff fe8d 	bl	800072a <_ZN3LCD13displayStringEPchh>
 8000a10:	197b      	adds	r3, r7, r5
 8000a12:	0018      	movs	r0, r3
 8000a14:	f7ff ff40 	bl	8000898 <_ZN4Menu8MenuItemD1Ev>
		for (uint8_t row = 0; row < 4; ++row) {
 8000a18:	22ad      	movs	r2, #173	; 0xad
 8000a1a:	18bb      	adds	r3, r7, r2
 8000a1c:	18ba      	adds	r2, r7, r2
 8000a1e:	7812      	ldrb	r2, [r2, #0]
 8000a20:	3201      	adds	r2, #1
 8000a22:	701a      	strb	r2, [r3, #0]
 8000a24:	23ad      	movs	r3, #173	; 0xad
 8000a26:	18fb      	adds	r3, r7, r3
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	2b03      	cmp	r3, #3
 8000a2c:	d800      	bhi.n	8000a30 <_ZN3LCD8showMenuE4Menuh+0x17e>
 8000a2e:	e75d      	b.n	80008ec <_ZN3LCD8showMenuE4Menuh+0x3a>
			}
		}

		for (uint8_t row = 0; row < 4; ++row) {
 8000a30:	23ac      	movs	r3, #172	; 0xac
 8000a32:	18fb      	adds	r3, r7, r3
 8000a34:	2200      	movs	r2, #0
 8000a36:	701a      	strb	r2, [r3, #0]
 8000a38:	e089      	b.n	8000b4e <_ZN3LCD8showMenuE4Menuh+0x29c>
			if (row + shift + col * 4 < menu.getMenuItemsNum()) {
 8000a3a:	23ac      	movs	r3, #172	; 0xac
 8000a3c:	18fb      	adds	r3, r7, r3
 8000a3e:	781a      	ldrb	r2, [r3, #0]
 8000a40:	23ab      	movs	r3, #171	; 0xab
 8000a42:	18fb      	adds	r3, r7, r3
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	18d2      	adds	r2, r2, r3
 8000a48:	23ae      	movs	r3, #174	; 0xae
 8000a4a:	18fb      	adds	r3, r7, r3
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	009b      	lsls	r3, r3, #2
 8000a50:	18d4      	adds	r4, r2, r3
 8000a52:	68bb      	ldr	r3, [r7, #8]
 8000a54:	0018      	movs	r0, r3
 8000a56:	f000 fbfa 	bl	800124e <_ZN4Menu15getMenuItemsNumEv>
 8000a5a:	0003      	movs	r3, r0
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	429c      	cmp	r4, r3
 8000a60:	db01      	blt.n	8000a66 <_ZN3LCD8showMenuE4Menuh+0x1b4>
 8000a62:	2300      	movs	r3, #0
 8000a64:	1c1a      	adds	r2, r3, #0
 8000a66:	b2d3      	uxtb	r3, r2
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d04a      	beq.n	8000b02 <_ZN3LCD8showMenuE4Menuh+0x250>
				displayString(&std::to_string(menu.getMenuItem(row + shift + col * 4).value)[0],
 8000a6c:	23ac      	movs	r3, #172	; 0xac
 8000a6e:	18fa      	adds	r2, r7, r3
 8000a70:	21ab      	movs	r1, #171	; 0xab
 8000a72:	187b      	adds	r3, r7, r1
 8000a74:	7812      	ldrb	r2, [r2, #0]
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	18d3      	adds	r3, r2, r3
 8000a7a:	b2da      	uxtb	r2, r3
 8000a7c:	21ae      	movs	r1, #174	; 0xae
 8000a7e:	187b      	adds	r3, r7, r1
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	18d3      	adds	r3, r2, r3
 8000a88:	b2da      	uxtb	r2, r3
 8000a8a:	2588      	movs	r5, #136	; 0x88
 8000a8c:	197b      	adds	r3, r7, r5
 8000a8e:	68b9      	ldr	r1, [r7, #8]
 8000a90:	0018      	movs	r0, r3
 8000a92:	f000 fbb7 	bl	8001204 <_ZN4Menu11getMenuItemEh>
 8000a96:	197b      	adds	r3, r7, r5
 8000a98:	699a      	ldr	r2, [r3, #24]
 8000a9a:	2670      	movs	r6, #112	; 0x70
 8000a9c:	19bb      	adds	r3, r7, r6
 8000a9e:	0011      	movs	r1, r2
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f7ff fcaf 	bl	8000404 <_ZNSt7__cxx119to_stringEm>
 8000aa6:	19bb      	adds	r3, r7, r6
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f007 fb12 	bl	80080d4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8000ab0:	0004      	movs	r4, r0
						row, col * 20 / columnsNum + maxTextLength + 1);
 8000ab2:	21ae      	movs	r1, #174	; 0xae
 8000ab4:	187b      	adds	r3, r7, r1
 8000ab6:	781a      	ldrb	r2, [r3, #0]
 8000ab8:	0013      	movs	r3, r2
 8000aba:	009b      	lsls	r3, r3, #2
 8000abc:	189b      	adds	r3, r3, r2
 8000abe:	009b      	lsls	r3, r3, #2
 8000ac0:	001a      	movs	r2, r3
 8000ac2:	1dfb      	adds	r3, r7, #7
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	0019      	movs	r1, r3
 8000ac8:	0010      	movs	r0, r2
 8000aca:	f7ff fbaf 	bl	800022c <__divsi3>
 8000ace:	0003      	movs	r3, r0
 8000ad0:	b2da      	uxtb	r2, r3
 8000ad2:	21af      	movs	r1, #175	; 0xaf
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	18d3      	adds	r3, r2, r3
 8000ada:	b2db      	uxtb	r3, r3
				displayString(&std::to_string(menu.getMenuItem(row + shift + col * 4).value)[0],
 8000adc:	3301      	adds	r3, #1
 8000ade:	b2d9      	uxtb	r1, r3
 8000ae0:	23ac      	movs	r3, #172	; 0xac
 8000ae2:	18fb      	adds	r3, r7, r3
 8000ae4:	781a      	ldrb	r2, [r3, #0]
 8000ae6:	68f8      	ldr	r0, [r7, #12]
 8000ae8:	000b      	movs	r3, r1
 8000aea:	0021      	movs	r1, r4
 8000aec:	f7ff fe1d 	bl	800072a <_ZN3LCD13displayStringEPchh>
 8000af0:	19bb      	adds	r3, r7, r6
 8000af2:	0018      	movs	r0, r3
 8000af4:	f007 fa93 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8000af8:	197b      	adds	r3, r7, r5
 8000afa:	0018      	movs	r0, r3
 8000afc:	f7ff fecc 	bl	8000898 <_ZN4Menu8MenuItemD1Ev>
 8000b00:	e01f      	b.n	8000b42 <_ZN3LCD8showMenuE4Menuh+0x290>
			} else {
				clearChar(row, col * 20 / columnsNum, 20 / columnsNum);
 8000b02:	23ae      	movs	r3, #174	; 0xae
 8000b04:	18fb      	adds	r3, r7, r3
 8000b06:	781a      	ldrb	r2, [r3, #0]
 8000b08:	0013      	movs	r3, r2
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	189b      	adds	r3, r3, r2
 8000b0e:	009b      	lsls	r3, r3, #2
 8000b10:	001a      	movs	r2, r3
 8000b12:	1dfb      	adds	r3, r7, #7
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	0019      	movs	r1, r3
 8000b18:	0010      	movs	r0, r2
 8000b1a:	f7ff fb87 	bl	800022c <__divsi3>
 8000b1e:	0003      	movs	r3, r0
 8000b20:	b2dc      	uxtb	r4, r3
 8000b22:	1dfb      	adds	r3, r7, #7
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	0019      	movs	r1, r3
 8000b28:	2014      	movs	r0, #20
 8000b2a:	f7ff fb7f 	bl	800022c <__divsi3>
 8000b2e:	0003      	movs	r3, r0
 8000b30:	b2da      	uxtb	r2, r3
 8000b32:	23ac      	movs	r3, #172	; 0xac
 8000b34:	18fb      	adds	r3, r7, r3
 8000b36:	7819      	ldrb	r1, [r3, #0]
 8000b38:	68f8      	ldr	r0, [r7, #12]
 8000b3a:	0013      	movs	r3, r2
 8000b3c:	0022      	movs	r2, r4
 8000b3e:	f7ff fe22 	bl	8000786 <_ZN3LCD9clearCharEhhh>
		for (uint8_t row = 0; row < 4; ++row) {
 8000b42:	22ac      	movs	r2, #172	; 0xac
 8000b44:	18bb      	adds	r3, r7, r2
 8000b46:	18ba      	adds	r2, r7, r2
 8000b48:	7812      	ldrb	r2, [r2, #0]
 8000b4a:	3201      	adds	r2, #1
 8000b4c:	701a      	strb	r2, [r3, #0]
 8000b4e:	23ac      	movs	r3, #172	; 0xac
 8000b50:	18fb      	adds	r3, r7, r3
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2b03      	cmp	r3, #3
 8000b56:	d800      	bhi.n	8000b5a <_ZN3LCD8showMenuE4Menuh+0x2a8>
 8000b58:	e76f      	b.n	8000a3a <_ZN3LCD8showMenuE4Menuh+0x188>
	for (uint8_t col = 0; col < columnsNum; ++col) {
 8000b5a:	22ae      	movs	r2, #174	; 0xae
 8000b5c:	18bb      	adds	r3, r7, r2
 8000b5e:	18ba      	adds	r2, r7, r2
 8000b60:	7812      	ldrb	r2, [r2, #0]
 8000b62:	3201      	adds	r2, #1
 8000b64:	701a      	strb	r2, [r3, #0]
 8000b66:	23ae      	movs	r3, #174	; 0xae
 8000b68:	18fa      	adds	r2, r7, r3
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	7812      	ldrb	r2, [r2, #0]
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d200      	bcs.n	8000b76 <_ZN3LCD8showMenuE4Menuh+0x2c4>
 8000b74:	e6b5      	b.n	80008e2 <_ZN3LCD8showMenuE4Menuh+0x30>
			}
		}
	}
}
 8000b76:	46c0      	nop			; (mov r8, r8)
 8000b78:	46c0      	nop			; (mov r8, r8)
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	b02d      	add	sp, #180	; 0xb4
 8000b7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000b80 <_ZNSt8__detail14__to_chars_lenImEEjT_i>:
namespace __detail
{
  // Generic implementation for arbitrary bases.
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR unsigned
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b086      	sub	sp, #24
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
 8000b88:	6039      	str	r1, [r7, #0]
    {
      static_assert(is_integral<_Tp>::value, "implementation bug");
      static_assert(is_unsigned<_Tp>::value, "implementation bug");

      unsigned __n = 1;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	435b      	muls	r3, r3
 8000b92:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 8000b94:	683a      	ldr	r2, [r7, #0]
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	4353      	muls	r3, r2
 8000b9a:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 8000b9c:	683a      	ldr	r2, [r7, #0]
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	4353      	muls	r3, r2
 8000ba2:	60bb      	str	r3, [r7, #8]
      for (;;)
	{
	  if (__value < (unsigned)__base) return __n;
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	687a      	ldr	r2, [r7, #4]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d201      	bcs.n	8000bb0 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x30>
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	e01e      	b.n	8000bee <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x6e>
	  if (__value < __b2) return __n + 1;
 8000bb0:	687a      	ldr	r2, [r7, #4]
 8000bb2:	693b      	ldr	r3, [r7, #16]
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	d202      	bcs.n	8000bbe <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x3e>
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	e017      	b.n	8000bee <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x6e>
	  if (__value < __b3) return __n + 2;
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	d202      	bcs.n	8000bcc <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x4c>
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	3302      	adds	r3, #2
 8000bca:	e010      	b.n	8000bee <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x6e>
	  if (__value < __b4) return __n + 3;
 8000bcc:	687a      	ldr	r2, [r7, #4]
 8000bce:	68bb      	ldr	r3, [r7, #8]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	d202      	bcs.n	8000bda <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x5a>
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	3303      	adds	r3, #3
 8000bd8:	e009      	b.n	8000bee <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x6e>
	  __value /= __b4;
 8000bda:	68b9      	ldr	r1, [r7, #8]
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f7ff fa9b 	bl	8000118 <__udivsi3>
 8000be2:	0003      	movs	r3, r0
 8000be4:	607b      	str	r3, [r7, #4]
	  __n += 4;
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	3304      	adds	r3, #4
 8000bea:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 8000bec:	e7da      	b.n	8000ba4 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x24>
	}
    }
 8000bee:	0018      	movs	r0, r3
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	b006      	add	sp, #24
 8000bf4:	bd80      	pop	{r7, pc}
	...

08000bf8 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_>:
  // Write an unsigned integer value to the range [first,first+len).
  // The caller is required to provide a buffer of exactly the right size
  // (which can be determined by the __to_chars_len function).
  template<typename _Tp>
    void
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b088      	sub	sp, #32
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60f8      	str	r0, [r7, #12]
 8000c00:	60b9      	str	r1, [r7, #8]
 8000c02:	607a      	str	r2, [r7, #4]
	"0001020304050607080910111213141516171819"
	"2021222324252627282930313233343536373839"
	"4041424344454647484950515253545556575859"
	"6061626364656667686970717273747576777879"
	"8081828384858687888990919293949596979899";
      unsigned __pos = __len - 1;
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	3b01      	subs	r3, #1
 8000c08:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8000c0a:	e022      	b.n	8000c52 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x5a>
	{
	  auto const __num = (__val % 100) * 2;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2164      	movs	r1, #100	; 0x64
 8000c10:	0018      	movs	r0, r3
 8000c12:	f7ff fb07 	bl	8000224 <__aeabi_uidivmod>
 8000c16:	000b      	movs	r3, r1
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2164      	movs	r1, #100	; 0x64
 8000c20:	0018      	movs	r0, r3
 8000c22:	f7ff fa79 	bl	8000118 <__udivsi3>
 8000c26:	0003      	movs	r3, r0
 8000c28:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	1c5a      	adds	r2, r3, #1
 8000c2e:	68f9      	ldr	r1, [r7, #12]
 8000c30:	69fb      	ldr	r3, [r7, #28]
 8000c32:	18cb      	adds	r3, r1, r3
 8000c34:	4917      	ldr	r1, [pc, #92]	; (8000c94 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x9c>)
 8000c36:	5c8a      	ldrb	r2, [r1, r2]
 8000c38:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 8000c3a:	69fb      	ldr	r3, [r7, #28]
 8000c3c:	3b01      	subs	r3, #1
 8000c3e:	68fa      	ldr	r2, [r7, #12]
 8000c40:	18d3      	adds	r3, r2, r3
 8000c42:	4914      	ldr	r1, [pc, #80]	; (8000c94 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x9c>)
 8000c44:	697a      	ldr	r2, [r7, #20]
 8000c46:	188a      	adds	r2, r1, r2
 8000c48:	7812      	ldrb	r2, [r2, #0]
 8000c4a:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 8000c4c:	69fb      	ldr	r3, [r7, #28]
 8000c4e:	3b02      	subs	r3, #2
 8000c50:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2b63      	cmp	r3, #99	; 0x63
 8000c56:	d8d9      	bhi.n	8000c0c <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x14>
	}
      if (__val >= 10)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2b09      	cmp	r3, #9
 8000c5c:	d910      	bls.n	8000c80 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x88>
	{
	  auto const __num = __val * 2;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 8000c64:	69bb      	ldr	r3, [r7, #24]
 8000c66:	1c5a      	adds	r2, r3, #1
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	4909      	ldr	r1, [pc, #36]	; (8000c94 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x9c>)
 8000c6e:	5c8a      	ldrb	r2, [r1, r2]
 8000c70:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 8000c72:	4a08      	ldr	r2, [pc, #32]	; (8000c94 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x9c>)
 8000c74:	69bb      	ldr	r3, [r7, #24]
 8000c76:	18d3      	adds	r3, r2, r3
 8000c78:	781a      	ldrb	r2, [r3, #0]
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	701a      	strb	r2, [r3, #0]
	}
      else
	__first[0] = '0' + __val;
    }
 8000c7e:	e005      	b.n	8000c8c <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x94>
	__first[0] = '0' + __val;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	3330      	adds	r3, #48	; 0x30
 8000c86:	b2da      	uxtb	r2, r3
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	701a      	strb	r2, [r3, #0]
    }
 8000c8c:	46c0      	nop			; (mov r8, r8)
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	b008      	add	sp, #32
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	08008768 	.word	0x08008768

08000c98 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	6039      	str	r1, [r7, #0]
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	b002      	add	sp, #8
 8000caa:	bd80      	pop	{r7, pc}

08000cac <_ZNSt11char_traitsIcE6lengthEPKc>:
#endif
	return __builtin_memcmp(__s1, __s2, __n);
      }

      static _GLIBCXX17_CONSTEXPR size_t
      length(const char_type* __s)
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus >= 201703L
	if (__constant_string_p(__s))
	  return __gnu_cxx::char_traits<char_type>::length(__s);
#endif
	return __builtin_strlen(__s);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	f7ff fa26 	bl	8000108 <strlen>
 8000cbc:	0003      	movs	r3, r0
      }
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	b002      	add	sp, #8
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <_ZNSt7__cxx119to_stringEi>:
  {
 8000cc6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cc8:	b087      	sub	sp, #28
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
 8000cce:	6039      	str	r1, [r7, #0]
    const bool __neg = __val < 0;
 8000cd0:	2117      	movs	r1, #23
 8000cd2:	187b      	adds	r3, r7, r1
 8000cd4:	683a      	ldr	r2, [r7, #0]
 8000cd6:	0fd2      	lsrs	r2, r2, #31
 8000cd8:	701a      	strb	r2, [r3, #0]
    const unsigned __uval = __neg ? (unsigned)~__val + 1u : __val;
 8000cda:	187b      	adds	r3, r7, r1
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d002      	beq.n	8000ce8 <_ZNSt7__cxx119to_stringEi+0x22>
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	425b      	negs	r3, r3
 8000ce6:	e000      	b.n	8000cea <_ZNSt7__cxx119to_stringEi+0x24>
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	613b      	str	r3, [r7, #16]
    const auto __len = __detail::__to_chars_len(__uval);
 8000cec:	693b      	ldr	r3, [r7, #16]
 8000cee:	210a      	movs	r1, #10
 8000cf0:	0018      	movs	r0, r3
 8000cf2:	f000 fabb 	bl	800126c <_ZNSt8__detail14__to_chars_lenIjEEjT_i>
 8000cf6:	0003      	movs	r3, r0
 8000cf8:	60fb      	str	r3, [r7, #12]
    string __str(__neg + __len, '-');
 8000cfa:	2617      	movs	r6, #23
 8000cfc:	19bb      	adds	r3, r7, r6
 8000cfe:	781a      	ldrb	r2, [r3, #0]
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	18d4      	adds	r4, r2, r3
 8000d04:	2508      	movs	r5, #8
 8000d06:	197b      	adds	r3, r7, r5
 8000d08:	0018      	movs	r0, r3
 8000d0a:	f006 ff81 	bl	8007c10 <_ZNSaIcEC1Ev>
 8000d0e:	197b      	adds	r3, r7, r5
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	222d      	movs	r2, #45	; 0x2d
 8000d14:	0021      	movs	r1, r4
 8000d16:	f007 f95f 	bl	8007fd8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EjcRKS3_>
 8000d1a:	197b      	adds	r3, r7, r5
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f006 ff79 	bl	8007c14 <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[__neg], __len, __uval);
 8000d22:	19bb      	adds	r3, r7, r6
 8000d24:	781a      	ldrb	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	0011      	movs	r1, r2
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	f007 f9d2 	bl	80080d4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8000d30:	693a      	ldr	r2, [r7, #16]
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	0019      	movs	r1, r3
 8000d36:	f000 fad5 	bl	80012e4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>
    return __str;
 8000d3a:	46c0      	nop			; (mov r8, r8)
  }
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	b007      	add	sp, #28
 8000d42:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000d44 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	0018      	movs	r0, r3
 8000d50:	f000 fb18 	bl	8001384 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE12_Vector_implC1Ev>
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	0018      	movs	r0, r3
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	b002      	add	sp, #8
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	0018      	movs	r0, r3
 8000d6a:	f7ff ffeb 	bl	8000d44 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EEC1Ev>
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	0018      	movs	r0, r3
 8000d72:	46bd      	mov	sp, r7
 8000d74:	b002      	add	sp, #8
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <_ZN4MenuC1EPS_>:
#include "Menu.h"

Menu::Menu(Menu *parentMenu):
 8000d78:	b5b0      	push	{r4, r5, r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	6039      	str	r1, [r7, #0]
parentMenu(parentMenu), header(""), cursorPos(0), menuShift(0) {
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	683a      	ldr	r2, [r7, #0]
 8000d86:	601a      	str	r2, [r3, #0]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	1d1c      	adds	r4, r3, #4
 8000d8c:	250c      	movs	r5, #12
 8000d8e:	197b      	adds	r3, r7, r5
 8000d90:	0018      	movs	r0, r3
 8000d92:	f006 ff3d 	bl	8007c10 <_ZNSaIcEC1Ev>
 8000d96:	197a      	adds	r2, r7, r5
 8000d98:	4b0d      	ldr	r3, [pc, #52]	; (8000dd0 <_ZN4MenuC1EPS_+0x58>)
 8000d9a:	0019      	movs	r1, r3
 8000d9c:	0020      	movs	r0, r4
 8000d9e:	f007 fa5f 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8000da2:	197b      	adds	r3, r7, r5
 8000da4:	0018      	movs	r0, r3
 8000da6:	f006 ff35 	bl	8007c14 <_ZNSaIcED1Ev>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	331c      	adds	r3, #28
 8000dae:	0018      	movs	r0, r3
 8000db0:	f7ff ffd5 	bl	8000d5e <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEC1Ev>
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2228      	movs	r2, #40	; 0x28
 8000db8:	2100      	movs	r1, #0
 8000dba:	5499      	strb	r1, [r3, r2]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2229      	movs	r2, #41	; 0x29
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	5499      	strb	r1, [r3, r2]
}
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	b004      	add	sp, #16
 8000dcc:	bdb0      	pop	{r4, r5, r7, pc}
 8000dce:	46c0      	nop			; (mov r8, r8)
 8000dd0:	080086f0 	.word	0x080086f0

08000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>:

void Menu::addMenuItem(std::string text, uint32_t value, Menu *childMenu) {
 8000dd4:	b590      	push	{r4, r7, lr}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	607a      	str	r2, [r7, #4]
 8000de0:	603b      	str	r3, [r7, #0]
	menuItems.resize(menuItems.size() + 1);
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	331c      	adds	r3, #28
 8000de6:	001c      	movs	r4, r3
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	331c      	adds	r3, #28
 8000dec:	0018      	movs	r0, r3
 8000dee:	f000 fada 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8000df2:	0003      	movs	r3, r0
 8000df4:	3301      	adds	r3, #1
 8000df6:	0019      	movs	r1, r3
 8000df8:	0020      	movs	r0, r4
 8000dfa:	f000 fae2 	bl	80013c2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE6resizeEj>
	menuItems[menuItems.size() - 1].text = text;
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	331c      	adds	r3, #28
 8000e02:	001c      	movs	r4, r3
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	331c      	adds	r3, #28
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f000 facc 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8000e0e:	0003      	movs	r3, r0
 8000e10:	3b01      	subs	r3, #1
 8000e12:	0019      	movs	r1, r3
 8000e14:	0020      	movs	r0, r4
 8000e16:	f000 fb0c 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000e1a:	0003      	movs	r3, r0
 8000e1c:	001a      	movs	r2, r3
 8000e1e:	68bb      	ldr	r3, [r7, #8]
 8000e20:	0019      	movs	r1, r3
 8000e22:	0010      	movs	r0, r2
 8000e24:	f007 f901 	bl	800802a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
	menuItems[menuItems.size() - 1].value = value;
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	331c      	adds	r3, #28
 8000e2c:	001c      	movs	r4, r3
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	331c      	adds	r3, #28
 8000e32:	0018      	movs	r0, r3
 8000e34:	f000 fab7 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8000e38:	0003      	movs	r3, r0
 8000e3a:	3b01      	subs	r3, #1
 8000e3c:	0019      	movs	r1, r3
 8000e3e:	0020      	movs	r0, r4
 8000e40:	f000 faf7 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000e44:	0003      	movs	r3, r0
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	619a      	str	r2, [r3, #24]
	menuItems[menuItems.size() - 1].childMenu = childMenu;
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	331c      	adds	r3, #28
 8000e4e:	001c      	movs	r4, r3
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	331c      	adds	r3, #28
 8000e54:	0018      	movs	r0, r3
 8000e56:	f000 faa6 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8000e5a:	0003      	movs	r3, r0
 8000e5c:	3b01      	subs	r3, #1
 8000e5e:	0019      	movs	r1, r3
 8000e60:	0020      	movs	r0, r4
 8000e62:	f000 fae6 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000e66:	0003      	movs	r3, r0
 8000e68:	683a      	ldr	r2, [r7, #0]
 8000e6a:	61da      	str	r2, [r3, #28]
}
 8000e6c:	46c0      	nop			; (mov r8, r8)
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	b005      	add	sp, #20
 8000e72:	bd90      	pop	{r4, r7, pc}

08000e74 <_ZN4Menu22showMenuItemsNumberingEv>:

void Menu::showMenuItemsNumbering() {
 8000e74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e76:	b0b5      	sub	sp, #212	; 0xd4
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
	if (cursorPos) {
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2228      	movs	r2, #40	; 0x28
 8000e80:	5c9b      	ldrb	r3, [r3, r2]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d100      	bne.n	8000e88 <_ZN4Menu22showMenuItemsNumberingEv+0x14>
 8000e86:	e0cc      	b.n	8001022 <_ZN4Menu22showMenuItemsNumberingEv+0x1ae>
		for (uint8_t i = 0; i < menuItems.size(); ++i) {
 8000e88:	23cf      	movs	r3, #207	; 0xcf
 8000e8a:	18fb      	adds	r3, r7, r3
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	701a      	strb	r2, [r3, #0]
 8000e90:	e055      	b.n	8000f3e <_ZN4Menu22showMenuItemsNumberingEv+0xca>
			menuItems[i].text.erase(0, 1);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	331c      	adds	r3, #28
 8000e96:	001a      	movs	r2, r3
 8000e98:	25cf      	movs	r5, #207	; 0xcf
 8000e9a:	197b      	adds	r3, r7, r5
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	0019      	movs	r1, r3
 8000ea0:	0010      	movs	r0, r2
 8000ea2:	f000 fac6 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000ea6:	0003      	movs	r3, r0
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	2100      	movs	r1, #0
 8000eac:	0018      	movs	r0, r3
 8000eae:	f007 f915 	bl	80080dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj>
			menuItems[i].text = std::to_string(i + 1) + "." + menuItems[i].text;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	331c      	adds	r3, #28
 8000eb6:	001a      	movs	r2, r3
 8000eb8:	197b      	adds	r3, r7, r5
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	0019      	movs	r1, r3
 8000ebe:	0010      	movs	r0, r2
 8000ec0:	f000 fab7 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000ec4:	0003      	movs	r3, r0
 8000ec6:	001c      	movs	r4, r3
 8000ec8:	197b      	adds	r3, r7, r5
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	1c5a      	adds	r2, r3, #1
 8000ece:	263c      	movs	r6, #60	; 0x3c
 8000ed0:	19bb      	adds	r3, r7, r6
 8000ed2:	0011      	movs	r1, r2
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	f7ff fef6 	bl	8000cc6 <_ZNSt7__cxx119to_stringEi>
 8000eda:	2324      	movs	r3, #36	; 0x24
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	4a80      	ldr	r2, [pc, #512]	; (80010e0 <_ZN4Menu22showMenuItemsNumberingEv+0x26c>)
 8000ee0:	19b9      	adds	r1, r7, r6
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	f000 fab3 	bl	800144e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	001a      	movs	r2, r3
 8000eec:	321c      	adds	r2, #28
 8000eee:	197b      	adds	r3, r7, r5
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	0019      	movs	r1, r3
 8000ef4:	0010      	movs	r0, r2
 8000ef6:	f000 fa9c 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000efa:	0003      	movs	r3, r0
 8000efc:	001a      	movs	r2, r3
 8000efe:	200c      	movs	r0, #12
 8000f00:	183b      	adds	r3, r7, r0
 8000f02:	2124      	movs	r1, #36	; 0x24
 8000f04:	1879      	adds	r1, r7, r1
 8000f06:	0018      	movs	r0, r3
 8000f08:	f000 fabb 	bl	8001482 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_RKS8_>
 8000f0c:	200c      	movs	r0, #12
 8000f0e:	183b      	adds	r3, r7, r0
 8000f10:	0019      	movs	r1, r3
 8000f12:	0020      	movs	r0, r4
 8000f14:	f007 f88f 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 8000f18:	200c      	movs	r0, #12
 8000f1a:	183b      	adds	r3, r7, r0
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	f007 f87e 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8000f22:	2124      	movs	r1, #36	; 0x24
 8000f24:	187b      	adds	r3, r7, r1
 8000f26:	0018      	movs	r0, r3
 8000f28:	f007 f879 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8000f2c:	19bb      	adds	r3, r7, r6
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f007 f875 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		for (uint8_t i = 0; i < menuItems.size(); ++i) {
 8000f34:	197b      	adds	r3, r7, r5
 8000f36:	197a      	adds	r2, r7, r5
 8000f38:	7812      	ldrb	r2, [r2, #0]
 8000f3a:	3201      	adds	r2, #1
 8000f3c:	701a      	strb	r2, [r3, #0]
 8000f3e:	23cf      	movs	r3, #207	; 0xcf
 8000f40:	18fb      	adds	r3, r7, r3
 8000f42:	781c      	ldrb	r4, [r3, #0]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	331c      	adds	r3, #28
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f000 fa2c 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8000f4e:	0003      	movs	r3, r0
 8000f50:	429c      	cmp	r4, r3
 8000f52:	419b      	sbcs	r3, r3
 8000f54:	425b      	negs	r3, r3
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d19a      	bne.n	8000e92 <_ZN4Menu22showMenuItemsNumberingEv+0x1e>
		}
		cursorPos = 1;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2228      	movs	r2, #40	; 0x28
 8000f60:	2101      	movs	r1, #1
 8000f62:	5499      	strb	r1, [r3, r2]
		for (uint8_t i = 1; i < menuItems.size(); ++i) {
 8000f64:	23ce      	movs	r3, #206	; 0xce
 8000f66:	18fb      	adds	r3, r7, r3
 8000f68:	2201      	movs	r2, #1
 8000f6a:	701a      	strb	r2, [r3, #0]
 8000f6c:	e02a      	b.n	8000fc4 <_ZN4Menu22showMenuItemsNumberingEv+0x150>
			menuItems[i].text = " " + menuItems[i].text;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	331c      	adds	r3, #28
 8000f72:	001a      	movs	r2, r3
 8000f74:	25ce      	movs	r5, #206	; 0xce
 8000f76:	197b      	adds	r3, r7, r5
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	0019      	movs	r1, r3
 8000f7c:	0010      	movs	r0, r2
 8000f7e:	f000 fa58 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000f82:	0003      	movs	r3, r0
 8000f84:	001c      	movs	r4, r3
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	331c      	adds	r3, #28
 8000f8a:	001a      	movs	r2, r3
 8000f8c:	197b      	adds	r3, r7, r5
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	0019      	movs	r1, r3
 8000f92:	0010      	movs	r0, r2
 8000f94:	f000 fa4d 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000f98:	0003      	movs	r3, r0
 8000f9a:	001a      	movs	r2, r3
 8000f9c:	2654      	movs	r6, #84	; 0x54
 8000f9e:	19bb      	adds	r3, r7, r6
 8000fa0:	4950      	ldr	r1, [pc, #320]	; (80010e4 <_ZN4Menu22showMenuItemsNumberingEv+0x270>)
 8000fa2:	0018      	movs	r0, r3
 8000fa4:	f000 fa87 	bl	80014b6 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 8000fa8:	19bb      	adds	r3, r7, r6
 8000faa:	0019      	movs	r1, r3
 8000fac:	0020      	movs	r0, r4
 8000fae:	f007 f842 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 8000fb2:	19bb      	adds	r3, r7, r6
 8000fb4:	0018      	movs	r0, r3
 8000fb6:	f007 f832 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		for (uint8_t i = 1; i < menuItems.size(); ++i) {
 8000fba:	197b      	adds	r3, r7, r5
 8000fbc:	197a      	adds	r2, r7, r5
 8000fbe:	7812      	ldrb	r2, [r2, #0]
 8000fc0:	3201      	adds	r2, #1
 8000fc2:	701a      	strb	r2, [r3, #0]
 8000fc4:	23ce      	movs	r3, #206	; 0xce
 8000fc6:	18fb      	adds	r3, r7, r3
 8000fc8:	781c      	ldrb	r4, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	331c      	adds	r3, #28
 8000fce:	0018      	movs	r0, r3
 8000fd0:	f000 f9e9 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8000fd4:	0003      	movs	r3, r0
 8000fd6:	429c      	cmp	r4, r3
 8000fd8:	419b      	sbcs	r3, r3
 8000fda:	425b      	negs	r3, r3
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d1c5      	bne.n	8000f6e <_ZN4Menu22showMenuItemsNumberingEv+0xfa>
		}
		menuItems[0].text = ">" + menuItems[0].text;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	331c      	adds	r3, #28
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	0018      	movs	r0, r3
 8000fea:	f000 fa22 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000fee:	0003      	movs	r3, r0
 8000ff0:	001c      	movs	r4, r3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	331c      	adds	r3, #28
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	f000 fa1a 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8000ffe:	0003      	movs	r3, r0
 8001000:	001a      	movs	r2, r3
 8001002:	256c      	movs	r5, #108	; 0x6c
 8001004:	197b      	adds	r3, r7, r5
 8001006:	4938      	ldr	r1, [pc, #224]	; (80010e8 <_ZN4Menu22showMenuItemsNumberingEv+0x274>)
 8001008:	0018      	movs	r0, r3
 800100a:	f000 fa54 	bl	80014b6 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 800100e:	197b      	adds	r3, r7, r5
 8001010:	0019      	movs	r1, r3
 8001012:	0020      	movs	r0, r4
 8001014:	f007 f80f 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 8001018:	197b      	adds	r3, r7, r5
 800101a:	0018      	movs	r0, r3
 800101c:	f006 ffff 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	} else {
		for (uint8_t i = 0; i < menuItems.size(); ++i) {
			menuItems[i].text = std::to_string(i + 1) + "." + menuItems[i].text;
		}
	}
}
 8001020:	e05a      	b.n	80010d8 <_ZN4Menu22showMenuItemsNumberingEv+0x264>
		for (uint8_t i = 0; i < menuItems.size(); ++i) {
 8001022:	23cd      	movs	r3, #205	; 0xcd
 8001024:	18fb      	adds	r3, r7, r3
 8001026:	2200      	movs	r2, #0
 8001028:	701a      	strb	r2, [r3, #0]
 800102a:	e046      	b.n	80010ba <_ZN4Menu22showMenuItemsNumberingEv+0x246>
			menuItems[i].text = std::to_string(i + 1) + "." + menuItems[i].text;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	331c      	adds	r3, #28
 8001030:	001a      	movs	r2, r3
 8001032:	25cd      	movs	r5, #205	; 0xcd
 8001034:	197b      	adds	r3, r7, r5
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	0019      	movs	r1, r3
 800103a:	0010      	movs	r0, r2
 800103c:	f000 f9f9 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8001040:	0003      	movs	r3, r0
 8001042:	001c      	movs	r4, r3
 8001044:	197b      	adds	r3, r7, r5
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	1c5a      	adds	r2, r3, #1
 800104a:	26b4      	movs	r6, #180	; 0xb4
 800104c:	19bb      	adds	r3, r7, r6
 800104e:	0011      	movs	r1, r2
 8001050:	0018      	movs	r0, r3
 8001052:	f7ff fe38 	bl	8000cc6 <_ZNSt7__cxx119to_stringEi>
 8001056:	239c      	movs	r3, #156	; 0x9c
 8001058:	18fb      	adds	r3, r7, r3
 800105a:	4a21      	ldr	r2, [pc, #132]	; (80010e0 <_ZN4Menu22showMenuItemsNumberingEv+0x26c>)
 800105c:	19b9      	adds	r1, r7, r6
 800105e:	0018      	movs	r0, r3
 8001060:	f000 f9f5 	bl	800144e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	001a      	movs	r2, r3
 8001068:	321c      	adds	r2, #28
 800106a:	197b      	adds	r3, r7, r5
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	0019      	movs	r1, r3
 8001070:	0010      	movs	r0, r2
 8001072:	f000 f9de 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8001076:	0003      	movs	r3, r0
 8001078:	001a      	movs	r2, r3
 800107a:	2084      	movs	r0, #132	; 0x84
 800107c:	183b      	adds	r3, r7, r0
 800107e:	219c      	movs	r1, #156	; 0x9c
 8001080:	1879      	adds	r1, r7, r1
 8001082:	0018      	movs	r0, r3
 8001084:	f000 f9fd 	bl	8001482 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_RKS8_>
 8001088:	2084      	movs	r0, #132	; 0x84
 800108a:	183b      	adds	r3, r7, r0
 800108c:	0019      	movs	r1, r3
 800108e:	0020      	movs	r0, r4
 8001090:	f006 ffd1 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 8001094:	2084      	movs	r0, #132	; 0x84
 8001096:	183b      	adds	r3, r7, r0
 8001098:	0018      	movs	r0, r3
 800109a:	f006 ffc0 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800109e:	219c      	movs	r1, #156	; 0x9c
 80010a0:	187b      	adds	r3, r7, r1
 80010a2:	0018      	movs	r0, r3
 80010a4:	f006 ffbb 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80010a8:	19bb      	adds	r3, r7, r6
 80010aa:	0018      	movs	r0, r3
 80010ac:	f006 ffb7 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		for (uint8_t i = 0; i < menuItems.size(); ++i) {
 80010b0:	197b      	adds	r3, r7, r5
 80010b2:	197a      	adds	r2, r7, r5
 80010b4:	7812      	ldrb	r2, [r2, #0]
 80010b6:	3201      	adds	r2, #1
 80010b8:	701a      	strb	r2, [r3, #0]
 80010ba:	23cd      	movs	r3, #205	; 0xcd
 80010bc:	18fb      	adds	r3, r7, r3
 80010be:	781c      	ldrb	r4, [r3, #0]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	331c      	adds	r3, #28
 80010c4:	0018      	movs	r0, r3
 80010c6:	f000 f96e 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 80010ca:	0003      	movs	r3, r0
 80010cc:	429c      	cmp	r4, r3
 80010ce:	419b      	sbcs	r3, r3
 80010d0:	425b      	negs	r3, r3
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d1a9      	bne.n	800102c <_ZN4Menu22showMenuItemsNumberingEv+0x1b8>
}
 80010d8:	46c0      	nop			; (mov r8, r8)
 80010da:	46bd      	mov	sp, r7
 80010dc:	b035      	add	sp, #212	; 0xd4
 80010de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010e0:	080086f4 	.word	0x080086f4
 80010e4:	080086f8 	.word	0x080086f8
 80010e8:	080086fc 	.word	0x080086fc

080010ec <_ZN4Menu10showCursorEv>:

void Menu::showCursor() {
 80010ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ee:	b091      	sub	sp, #68	; 0x44
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
	if (!cursorPos) {
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2228      	movs	r2, #40	; 0x28
 80010f8:	5c9b      	ldrb	r3, [r3, r2]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d161      	bne.n	80011c2 <_ZN4Menu10showCursorEv+0xd6>
		cursorPos = 1;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2228      	movs	r2, #40	; 0x28
 8001102:	2101      	movs	r1, #1
 8001104:	5499      	strb	r1, [r3, r2]
		for (uint8_t i = 1; i < menuItems.size(); ++i) {
 8001106:	233f      	movs	r3, #63	; 0x3f
 8001108:	18fb      	adds	r3, r7, r3
 800110a:	2201      	movs	r2, #1
 800110c:	701a      	strb	r2, [r3, #0]
 800110e:	e02a      	b.n	8001166 <_ZN4Menu10showCursorEv+0x7a>
			menuItems[i].text = " " + menuItems[i].text;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	331c      	adds	r3, #28
 8001114:	001a      	movs	r2, r3
 8001116:	253f      	movs	r5, #63	; 0x3f
 8001118:	197b      	adds	r3, r7, r5
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	0019      	movs	r1, r3
 800111e:	0010      	movs	r0, r2
 8001120:	f000 f987 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8001124:	0003      	movs	r3, r0
 8001126:	001c      	movs	r4, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	331c      	adds	r3, #28
 800112c:	001a      	movs	r2, r3
 800112e:	197b      	adds	r3, r7, r5
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	0019      	movs	r1, r3
 8001134:	0010      	movs	r0, r2
 8001136:	f000 f97c 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 800113a:	0003      	movs	r3, r0
 800113c:	001a      	movs	r2, r3
 800113e:	260c      	movs	r6, #12
 8001140:	19bb      	adds	r3, r7, r6
 8001142:	4922      	ldr	r1, [pc, #136]	; (80011cc <_ZN4Menu10showCursorEv+0xe0>)
 8001144:	0018      	movs	r0, r3
 8001146:	f000 f9b6 	bl	80014b6 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 800114a:	19bb      	adds	r3, r7, r6
 800114c:	0019      	movs	r1, r3
 800114e:	0020      	movs	r0, r4
 8001150:	f006 ff71 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 8001154:	19bb      	adds	r3, r7, r6
 8001156:	0018      	movs	r0, r3
 8001158:	f006 ff61 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		for (uint8_t i = 1; i < menuItems.size(); ++i) {
 800115c:	197b      	adds	r3, r7, r5
 800115e:	197a      	adds	r2, r7, r5
 8001160:	7812      	ldrb	r2, [r2, #0]
 8001162:	3201      	adds	r2, #1
 8001164:	701a      	strb	r2, [r3, #0]
 8001166:	233f      	movs	r3, #63	; 0x3f
 8001168:	18fb      	adds	r3, r7, r3
 800116a:	781c      	ldrb	r4, [r3, #0]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	331c      	adds	r3, #28
 8001170:	0018      	movs	r0, r3
 8001172:	f000 f918 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8001176:	0003      	movs	r3, r0
 8001178:	429c      	cmp	r4, r3
 800117a:	419b      	sbcs	r3, r3
 800117c:	425b      	negs	r3, r3
 800117e:	b2db      	uxtb	r3, r3
 8001180:	2b00      	cmp	r3, #0
 8001182:	d1c5      	bne.n	8001110 <_ZN4Menu10showCursorEv+0x24>
		}
		menuItems[0].text = ">" + menuItems[0].text;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	331c      	adds	r3, #28
 8001188:	2100      	movs	r1, #0
 800118a:	0018      	movs	r0, r3
 800118c:	f000 f951 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8001190:	0003      	movs	r3, r0
 8001192:	001c      	movs	r4, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	331c      	adds	r3, #28
 8001198:	2100      	movs	r1, #0
 800119a:	0018      	movs	r0, r3
 800119c:	f000 f949 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 80011a0:	0003      	movs	r3, r0
 80011a2:	001a      	movs	r2, r3
 80011a4:	2524      	movs	r5, #36	; 0x24
 80011a6:	197b      	adds	r3, r7, r5
 80011a8:	4909      	ldr	r1, [pc, #36]	; (80011d0 <_ZN4Menu10showCursorEv+0xe4>)
 80011aa:	0018      	movs	r0, r3
 80011ac:	f000 f983 	bl	80014b6 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>
 80011b0:	197b      	adds	r3, r7, r5
 80011b2:	0019      	movs	r1, r3
 80011b4:	0020      	movs	r0, r4
 80011b6:	f006 ff3e 	bl	8008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 80011ba:	197b      	adds	r3, r7, r5
 80011bc:	0018      	movs	r0, r3
 80011be:	f006 ff2e 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	}
}
 80011c2:	46c0      	nop			; (mov r8, r8)
 80011c4:	46bd      	mov	sp, r7
 80011c6:	b011      	add	sp, #68	; 0x44
 80011c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011ca:	46c0      	nop			; (mov r8, r8)
 80011cc:	080086f8 	.word	0x080086f8
 80011d0:	080086fc 	.word	0x080086fc

080011d4 <_ZN4Menu8MenuItemC1ERKS0_>:
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	6039      	str	r1, [r7, #0]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	683a      	ldr	r2, [r7, #0]
 80011e2:	0011      	movs	r1, r2
 80011e4:	0018      	movs	r0, r3
 80011e6:	f007 f809 	bl	80081fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	699a      	ldr	r2, [r3, #24]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	619a      	str	r2, [r3, #24]
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	69da      	ldr	r2, [r3, #28]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	61da      	str	r2, [r3, #28]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	0018      	movs	r0, r3
 80011fe:	46bd      	mov	sp, r7
 8001200:	b002      	add	sp, #8
 8001202:	bd80      	pop	{r7, pc}

08001204 <_ZN4Menu11getMenuItemEh>:
	} else {
		menuShift += 4;
	}
}

Menu::MenuItem Menu::getMenuItem(uint8_t num) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	1dfb      	adds	r3, r7, #7
 8001210:	701a      	strb	r2, [r3, #0]
	return menuItems[num];
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	331c      	adds	r3, #28
 8001216:	001a      	movs	r2, r3
 8001218:	1dfb      	adds	r3, r7, #7
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	0019      	movs	r1, r3
 800121e:	0010      	movs	r0, r2
 8001220:	f000 f907 	bl	8001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>
 8001224:	0002      	movs	r2, r0
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	0011      	movs	r1, r2
 800122a:	0018      	movs	r0, r3
 800122c:	f7ff ffd2 	bl	80011d4 <_ZN4Menu8MenuItemC1ERKS0_>
}
 8001230:	68f8      	ldr	r0, [r7, #12]
 8001232:	46bd      	mov	sp, r7
 8001234:	b004      	add	sp, #16
 8001236:	bd80      	pop	{r7, pc}

08001238 <_ZN4Menu12getMenuShiftEv>:

uint8_t Menu::getMenuShift() {
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
	return menuShift;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2229      	movs	r2, #41	; 0x29
 8001244:	5c9b      	ldrb	r3, [r3, r2]
}
 8001246:	0018      	movs	r0, r3
 8001248:	46bd      	mov	sp, r7
 800124a:	b002      	add	sp, #8
 800124c:	bd80      	pop	{r7, pc}

0800124e <_ZN4Menu15getMenuItemsNumEv>:

uint8_t Menu::getMenuItemsNum() {
 800124e:	b580      	push	{r7, lr}
 8001250:	b082      	sub	sp, #8
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
	return menuItems.size();
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	331c      	adds	r3, #28
 800125a:	0018      	movs	r0, r3
 800125c:	f000 f8a3 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8001260:	0003      	movs	r3, r0
 8001262:	b2db      	uxtb	r3, r3
}
 8001264:	0018      	movs	r0, r3
 8001266:	46bd      	mov	sp, r7
 8001268:	b002      	add	sp, #8
 800126a:	bd80      	pop	{r7, pc}

0800126c <_ZNSt8__detail14__to_chars_lenIjEEjT_i>:
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
      unsigned __n = 1;
 8001276:	2301      	movs	r3, #1
 8001278:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	435b      	muls	r3, r3
 800127e:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 8001280:	683a      	ldr	r2, [r7, #0]
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	4353      	muls	r3, r2
 8001286:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 8001288:	683a      	ldr	r2, [r7, #0]
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	4353      	muls	r3, r2
 800128e:	60bb      	str	r3, [r7, #8]
	  if (__value < (unsigned)__base) return __n;
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	687a      	ldr	r2, [r7, #4]
 8001294:	429a      	cmp	r2, r3
 8001296:	d201      	bcs.n	800129c <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x30>
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	e01e      	b.n	80012da <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x6e>
	  if (__value < __b2) return __n + 1;
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d202      	bcs.n	80012aa <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x3e>
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	3301      	adds	r3, #1
 80012a8:	e017      	b.n	80012da <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x6e>
	  if (__value < __b3) return __n + 2;
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d202      	bcs.n	80012b8 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x4c>
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	3302      	adds	r3, #2
 80012b6:	e010      	b.n	80012da <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x6e>
	  if (__value < __b4) return __n + 3;
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	429a      	cmp	r2, r3
 80012be:	d202      	bcs.n	80012c6 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x5a>
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	3303      	adds	r3, #3
 80012c4:	e009      	b.n	80012da <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x6e>
	  __value /= __b4;
 80012c6:	68b9      	ldr	r1, [r7, #8]
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f7fe ff25 	bl	8000118 <__udivsi3>
 80012ce:	0003      	movs	r3, r0
 80012d0:	607b      	str	r3, [r7, #4]
	  __n += 4;
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	3304      	adds	r3, #4
 80012d6:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 80012d8:	e7da      	b.n	8001290 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x24>
    }
 80012da:	0018      	movs	r0, r3
 80012dc:	46bd      	mov	sp, r7
 80012de:	b006      	add	sp, #24
 80012e0:	bd80      	pop	{r7, pc}
	...

080012e4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>:
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b088      	sub	sp, #32
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	607a      	str	r2, [r7, #4]
      unsigned __pos = __len - 1;
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 80012f6:	e022      	b.n	800133e <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x5a>
	  auto const __num = (__val % 100) * 2;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2164      	movs	r1, #100	; 0x64
 80012fc:	0018      	movs	r0, r3
 80012fe:	f7fe ff91 	bl	8000224 <__aeabi_uidivmod>
 8001302:	000b      	movs	r3, r1
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2164      	movs	r1, #100	; 0x64
 800130c:	0018      	movs	r0, r3
 800130e:	f7fe ff03 	bl	8000118 <__udivsi3>
 8001312:	0003      	movs	r3, r0
 8001314:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	1c5a      	adds	r2, r3, #1
 800131a:	68f9      	ldr	r1, [r7, #12]
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	18cb      	adds	r3, r1, r3
 8001320:	4917      	ldr	r1, [pc, #92]	; (8001380 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x9c>)
 8001322:	5c8a      	ldrb	r2, [r1, r2]
 8001324:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	3b01      	subs	r3, #1
 800132a:	68fa      	ldr	r2, [r7, #12]
 800132c:	18d3      	adds	r3, r2, r3
 800132e:	4914      	ldr	r1, [pc, #80]	; (8001380 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x9c>)
 8001330:	697a      	ldr	r2, [r7, #20]
 8001332:	188a      	adds	r2, r1, r2
 8001334:	7812      	ldrb	r2, [r2, #0]
 8001336:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	3b02      	subs	r3, #2
 800133c:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2b63      	cmp	r3, #99	; 0x63
 8001342:	d8d9      	bhi.n	80012f8 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x14>
      if (__val >= 10)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b09      	cmp	r3, #9
 8001348:	d910      	bls.n	800136c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x88>
	  auto const __num = __val * 2;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	1c5a      	adds	r2, r3, #1
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	3301      	adds	r3, #1
 8001358:	4909      	ldr	r1, [pc, #36]	; (8001380 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x9c>)
 800135a:	5c8a      	ldrb	r2, [r1, r2]
 800135c:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 800135e:	4a08      	ldr	r2, [pc, #32]	; (8001380 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x9c>)
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	18d3      	adds	r3, r2, r3
 8001364:	781a      	ldrb	r2, [r3, #0]
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	701a      	strb	r2, [r3, #0]
    }
 800136a:	e005      	b.n	8001378 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x94>
	__first[0] = '0' + __val;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	b2db      	uxtb	r3, r3
 8001370:	3330      	adds	r3, #48	; 0x30
 8001372:	b2da      	uxtb	r2, r3
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	701a      	strb	r2, [r3, #0]
    }
 8001378:	46c0      	nop			; (mov r8, r8)
 800137a:	46bd      	mov	sp, r7
 800137c:	b008      	add	sp, #32
 800137e:	bd80      	pop	{r7, pc}
 8001380:	08008834 	.word	0x08008834

08001384 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	0018      	movs	r0, r3
 8001390:	f000 f8d6 	bl	8001540 <_ZNSaIN4Menu8MenuItemEEC1Ev>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	0018      	movs	r0, r3
 8001398:	f000 f8df 	bl	800155a <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	0018      	movs	r0, r3
 80013a0:	46bd      	mov	sp, r7
 80013a2:	b002      	add	sp, #8
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>:
#endif

      // [23.2.4.2] capacity
      /**  Returns the number of elements in the %vector.  */
      size_type
      size() const _GLIBCXX_NOEXCEPT
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b082      	sub	sp, #8
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685a      	ldr	r2, [r3, #4]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	115b      	asrs	r3, r3, #5
 80013ba:	0018      	movs	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	b002      	add	sp, #8
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE6resizeEj>:
       *  number of elements.  If the number is smaller than the
       *  %vector's current size the %vector is truncated, otherwise
       *  default constructed elements are appended.
       */
      void
      resize(size_type __new_size)
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b082      	sub	sp, #8
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
 80013ca:	6039      	str	r1, [r7, #0]
      {
	if (__new_size > size())
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	0018      	movs	r0, r3
 80013d0:	f7ff ffe9 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 80013d4:	0002      	movs	r2, r0
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	429a      	cmp	r2, r3
 80013da:	419b      	sbcs	r3, r3
 80013dc:	425b      	negs	r3, r3
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d00c      	beq.n	80013fe <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE6resizeEj+0x3c>
	  _M_default_append(__new_size - size());
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	0018      	movs	r0, r3
 80013e8:	f7ff ffdd 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 80013ec:	0002      	movs	r2, r0
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	1a9a      	subs	r2, r3, r2
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	0011      	movs	r1, r2
 80013f6:	0018      	movs	r0, r3
 80013f8:	f000 f902 	bl	8001600 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj>
	else if (__new_size < size())
	  _M_erase_at_end(this->_M_impl._M_start + __new_size);
      }
 80013fc:	e015      	b.n	800142a <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE6resizeEj+0x68>
	else if (__new_size < size())
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	0018      	movs	r0, r3
 8001402:	f7ff ffd0 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 8001406:	0002      	movs	r2, r0
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	4293      	cmp	r3, r2
 800140c:	419b      	sbcs	r3, r3
 800140e:	425b      	negs	r3, r3
 8001410:	b2db      	uxtb	r3, r3
 8001412:	2b00      	cmp	r3, #0
 8001414:	d009      	beq.n	800142a <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE6resizeEj+0x68>
	  _M_erase_at_end(this->_M_impl._M_start + __new_size);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	015b      	lsls	r3, r3, #5
 800141e:	18d2      	adds	r2, r2, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	0011      	movs	r1, r2
 8001424:	0018      	movs	r0, r3
 8001426:	f000 f9a7 	bl	8001778 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE15_M_erase_at_endEPS1_>
      }
 800142a:	46c0      	nop			; (mov r8, r8)
 800142c:	46bd      	mov	sp, r7
 800142e:	b002      	add	sp, #8
 8001430:	bd80      	pop	{r7, pc}

08001432 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8001432:	b580      	push	{r7, lr}
 8001434:	b082      	sub	sp, #8
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
 800143a:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	015b      	lsls	r3, r3, #5
 8001444:	18d3      	adds	r3, r2, r3
      }
 8001446:	0018      	movs	r0, r3
 8001448:	46bd      	mov	sp, r7
 800144a:	b002      	add	sp, #8
 800144c:	bd80      	pop	{r7, pc}

0800144e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 800144e:	b580      	push	{r7, lr}
 8001450:	b084      	sub	sp, #16
 8001452:	af00      	add	r7, sp, #0
 8001454:	60f8      	str	r0, [r7, #12]
 8001456:	60b9      	str	r1, [r7, #8]
 8001458:	607a      	str	r2, [r7, #4]
    { return std::move(__lhs.append(__rhs)); }
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	0011      	movs	r1, r2
 8001460:	0018      	movs	r0, r3
 8001462:	f006 fe8f 	bl	8008184 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 8001466:	0003      	movs	r3, r0
 8001468:	0018      	movs	r0, r3
 800146a:	f000 f9a6 	bl	80017ba <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 800146e:	0002      	movs	r2, r0
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	0011      	movs	r1, r2
 8001474:	0018      	movs	r0, r3
 8001476:	f006 fdb8 	bl	8007fea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 800147a:	68f8      	ldr	r0, [r7, #12]
 800147c:	46bd      	mov	sp, r7
 800147e:	b004      	add	sp, #16
 8001480:	bd80      	pop	{r7, pc}

08001482 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_RKS8_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 8001482:	b580      	push	{r7, lr}
 8001484:	b084      	sub	sp, #16
 8001486:	af00      	add	r7, sp, #0
 8001488:	60f8      	str	r0, [r7, #12]
 800148a:	60b9      	str	r1, [r7, #8]
 800148c:	607a      	str	r2, [r7, #4]
    { return std::move(__lhs.append(__rhs)); }
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	0011      	movs	r1, r2
 8001494:	0018      	movs	r0, r3
 8001496:	f006 fe5f 	bl	8008158 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 800149a:	0003      	movs	r3, r0
 800149c:	0018      	movs	r0, r3
 800149e:	f000 f98c 	bl	80017ba <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 80014a2:	0002      	movs	r2, r0
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	0011      	movs	r1, r2
 80014a8:	0018      	movs	r0, r3
 80014aa:	f006 fd9e 	bl	8007fea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 80014ae:	68f8      	ldr	r0, [r7, #12]
 80014b0:	46bd      	mov	sp, r7
 80014b2:	b004      	add	sp, #16
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_RKS8_>:
    }
#endif  // !_GLIBCXX_USE_CXX11_ABI
   
  template<typename _CharT, typename _Traits, typename _Alloc>
    basic_string<_CharT, _Traits, _Alloc>
    operator+(const _CharT* __lhs,
 80014b6:	b5b0      	push	{r4, r5, r7, lr}
 80014b8:	b088      	sub	sp, #32
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	60f8      	str	r0, [r7, #12]
 80014be:	60b9      	str	r1, [r7, #8]
 80014c0:	607a      	str	r2, [r7, #4]
      typedef basic_string<_CharT, _Traits, _Alloc> __string_type;
      typedef typename __string_type::size_type	  __size_type;
      typedef typename __gnu_cxx::__alloc_traits<_Alloc>::template
	rebind<_CharT>::other _Char_alloc_type;
      typedef __gnu_cxx::__alloc_traits<_Char_alloc_type> _Alloc_traits;
      const __size_type __len = _Traits::length(__lhs);
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	0018      	movs	r0, r3
 80014c6:	f7ff fbf1 	bl	8000cac <_ZNSt11char_traitsIcE6lengthEPKc>
 80014ca:	0003      	movs	r3, r0
 80014cc:	61fb      	str	r3, [r7, #28]
      __string_type __str(_Alloc_traits::_S_select_on_copy(
 80014ce:	2418      	movs	r4, #24
 80014d0:	193b      	adds	r3, r7, r4
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	0011      	movs	r1, r2
 80014d6:	0018      	movs	r0, r3
 80014d8:	f006 fe6a 	bl	80081b0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13get_allocatorEv>
 80014dc:	2514      	movs	r5, #20
 80014de:	197b      	adds	r3, r7, r5
 80014e0:	193a      	adds	r2, r7, r4
 80014e2:	0011      	movs	r1, r2
 80014e4:	0018      	movs	r0, r3
 80014e6:	f000 f971 	bl	80017cc <_ZN9__gnu_cxx14__alloc_traitsISaIcEcE17_S_select_on_copyERKS1_>
 80014ea:	197a      	adds	r2, r7, r5
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	0011      	movs	r1, r2
 80014f0:	0018      	movs	r0, r3
 80014f2:	f006 fd6a 	bl	8007fca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS3_>
 80014f6:	197b      	adds	r3, r7, r5
 80014f8:	0018      	movs	r0, r3
 80014fa:	f006 fb8b 	bl	8007c14 <_ZNSaIcED1Ev>
 80014fe:	193b      	adds	r3, r7, r4
 8001500:	0018      	movs	r0, r3
 8001502:	f006 fb87 	bl	8007c14 <_ZNSaIcED1Ev>
          __rhs.get_allocator()));
      __str.reserve(__len + __rhs.size());
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	0018      	movs	r0, r3
 800150a:	f006 fdc1 	bl	8008090 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800150e:	0002      	movs	r2, r0
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	18d2      	adds	r2, r2, r3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	0011      	movs	r1, r2
 8001518:	0018      	movs	r0, r3
 800151a:	f006 fdbd 	bl	8008098 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj>
      __str.append(__lhs, __len);
 800151e:	69fa      	ldr	r2, [r7, #28]
 8001520:	68b9      	ldr	r1, [r7, #8]
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	0018      	movs	r0, r3
 8001526:	f006 fe1d 	bl	8008164 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>
      __str.append(__rhs);
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	0011      	movs	r1, r2
 8001530:	0018      	movs	r0, r3
 8001532:	f006 fe11 	bl	8008158 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
      return __str;
 8001536:	46c0      	nop			; (mov r8, r8)
    }
 8001538:	68f8      	ldr	r0, [r7, #12]
 800153a:	46bd      	mov	sp, r7
 800153c:	b008      	add	sp, #32
 800153e:	bdb0      	pop	{r4, r5, r7, pc}

08001540 <_ZNSaIN4Menu8MenuItemEEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	0018      	movs	r0, r3
 800154c:	f000 f94d 	bl	80017ea <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEEC1Ev>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	0018      	movs	r0, r3
 8001554:	46bd      	mov	sp, r7
 8001556:	b002      	add	sp, #8
 8001558:	bd80      	pop	{r7, pc}

0800155a <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 800155a:	b580      	push	{r7, lr}
 800155c:	b082      	sub	sp, #8
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2200      	movs	r2, #0
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]
	{ }
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	0018      	movs	r0, r3
 8001578:	46bd      	mov	sp, r7
 800157a:	b002      	add	sp, #8
 800157c:	bd80      	pop	{r7, pc}

0800157e <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 800157e:	b580      	push	{r7, lr}
 8001580:	b084      	sub	sp, #16
 8001582:	af00      	add	r7, sp, #0
 8001584:	60f8      	str	r0, [r7, #12]
 8001586:	60b9      	str	r1, [r7, #8]
 8001588:	607a      	str	r2, [r7, #4]
	if (__p)
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d005      	beq.n	800159c <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE13_M_deallocateEPS1_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	68b9      	ldr	r1, [r7, #8]
 8001596:	0018      	movs	r0, r3
 8001598:	f000 f930 	bl	80017fc <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE10deallocateERS2_PS1_j>
      }
 800159c:	46c0      	nop			; (mov r8, r8)
 800159e:	46bd      	mov	sp, r7
 80015a0:	b004      	add	sp, #16
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	0018      	movs	r0, r3
 80015b0:	46bd      	mov	sp, r7
 80015b2:	b002      	add	sp, #8
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <_ZSt8_DestroyIPN4Menu8MenuItemES1_EvT_S3_RSaIT0_E>:
#endif
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b084      	sub	sp, #16
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	60f8      	str	r0, [r7, #12]
 80015be:	60b9      	str	r1, [r7, #8]
 80015c0:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 80015c2:	68ba      	ldr	r2, [r7, #8]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	0011      	movs	r1, r2
 80015c8:	0018      	movs	r0, r3
 80015ca:	f000 f927 	bl	800181c <_ZSt8_DestroyIPN4Menu8MenuItemEEvT_S3_>
    }
 80015ce:	46c0      	nop			; (mov r8, r8)
 80015d0:	46bd      	mov	sp, r7
 80015d2:	b004      	add	sp, #16
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE15_S_use_relocateEv>:
      _S_use_relocate()
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b082      	sub	sp, #8
 80015da:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 80015dc:	1c18      	adds	r0, r3, #0
 80015de:	f000 f805 	bl	80015ec <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 80015e2:	0003      	movs	r3, r0
      }
 80015e4:	0018      	movs	r0, r3
 80015e6:	46bd      	mov	sp, r7
 80015e8:	b002      	add	sp, #8
 80015ea:	bd80      	pop	{r7, pc}

080015ec <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	7018      	strb	r0, [r3, #0]
					  std::declval<_Tp_alloc_type&>()));
 80015f6:	2301      	movs	r3, #1
      }
 80015f8:	0018      	movs	r0, r3
 80015fa:	46bd      	mov	sp, r7
 80015fc:	b002      	add	sp, #8
 80015fe:	bd80      	pop	{r7, pc}

08001600 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj>:
    }

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    void
    vector<_Tp, _Alloc>::
 8001600:	b5b0      	push	{r4, r5, r7, lr}
 8001602:	b088      	sub	sp, #32
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
    _M_default_append(size_type __n)
    {
      if (__n != 0)
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d100      	bne.n	8001612 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x12>
 8001610:	e0ab      	b.n	800176a <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x16a>
	{
	  const size_type __size = size();
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	0018      	movs	r0, r3
 8001616:	f7ff fec6 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 800161a:	0003      	movs	r3, r0
 800161c:	61fb      	str	r3, [r7, #28]
	  size_type __navail = size_type(this->_M_impl._M_end_of_storage
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	689a      	ldr	r2, [r3, #8]
					 - this->_M_impl._M_finish);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	115b      	asrs	r3, r3, #5
	  size_type __navail = size_type(this->_M_impl._M_end_of_storage
 800162a:	61bb      	str	r3, [r7, #24]

	  if (__size > max_size() || __navail > max_size() - __size)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	0018      	movs	r0, r3
 8001630:	f000 f903 	bl	800183a <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE8max_sizeEv>
 8001634:	0002      	movs	r2, r0
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	4293      	cmp	r3, r2
 800163a:	d803      	bhi.n	8001644 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x44>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	0018      	movs	r0, r3
 8001640:	f000 f8fb 	bl	800183a <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE8max_sizeEv>
	    __builtin_unreachable();

	  if (__navail >= __n)
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	429a      	cmp	r2, r3
 800164a:	d30f      	bcc.n	800166c <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x6c>
	    {
	      _GLIBCXX_ASAN_ANNOTATE_GROW(__n);
	      this->_M_impl._M_finish =
		std::__uninitialized_default_n_a(this->_M_impl._M_finish,
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	685c      	ldr	r4, [r3, #4]
						 __n, _M_get_Tp_allocator());
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	0018      	movs	r0, r3
 8001654:	f7ff ffa6 	bl	80015a4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8001658:	0002      	movs	r2, r0
		std::__uninitialized_default_n_a(this->_M_impl._M_finish,
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	0019      	movs	r1, r3
 800165e:	0020      	movs	r0, r4
 8001660:	f000 f8fc 	bl	800185c <_ZSt27__uninitialized_default_n_aIPN4Menu8MenuItemEjS1_ET_S3_T0_RSaIT1_E>
 8001664:	0002      	movs	r2, r0
	      this->_M_impl._M_finish =
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	605a      	str	r2, [r3, #4]
	      this->_M_impl._M_start = __new_start;
	      this->_M_impl._M_finish = __new_start + __size + __n;
	      this->_M_impl._M_end_of_storage = __new_start + __len;
	    }
	}
    }
 800166a:	e07e      	b.n	800176a <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x16a>
		_M_check_len(__n, "vector::_M_default_append");
 800166c:	4a41      	ldr	r2, [pc, #260]	; (8001774 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x174>)
 800166e:	6839      	ldr	r1, [r7, #0]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	0018      	movs	r0, r3
 8001674:	f000 f903 	bl	800187e <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE12_M_check_lenEjPKc>
 8001678:	0003      	movs	r3, r0
 800167a:	617b      	str	r3, [r7, #20]
	      pointer __new_start(this->_M_allocate(__len));
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	697a      	ldr	r2, [r7, #20]
 8001680:	0011      	movs	r1, r2
 8001682:	0018      	movs	r0, r3
 8001684:	f000 f949 	bl	800191a <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE11_M_allocateEj>
 8001688:	0003      	movs	r3, r0
 800168a:	613b      	str	r3, [r7, #16]
	      if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 800168c:	f7ff ffa3 	bl	80015d6 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE15_S_use_relocateEv>
 8001690:	1e03      	subs	r3, r0, #0
 8001692:	d01c      	beq.n	80016ce <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0xce>
		      std::__uninitialized_default_n_a(__new_start + __size,
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	015b      	lsls	r3, r3, #5
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	18d4      	adds	r4, r2, r3
			      __n, _M_get_Tp_allocator());
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	0018      	movs	r0, r3
 80016a0:	f7ff ff80 	bl	80015a4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 80016a4:	0002      	movs	r2, r0
		      std::__uninitialized_default_n_a(__new_start + __size,
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	0019      	movs	r1, r3
 80016aa:	0020      	movs	r0, r4
 80016ac:	f000 f8d6 	bl	800185c <_ZSt27__uninitialized_default_n_aIPN4Menu8MenuItemEjS1_ET_S3_T0_RSaIT1_E>
		  _S_relocate(this->_M_impl._M_start, this->_M_impl._M_finish,
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681c      	ldr	r4, [r3, #0]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	685d      	ldr	r5, [r3, #4]
			      __new_start, _M_get_Tp_allocator());
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	0018      	movs	r0, r3
 80016bc:	f7ff ff72 	bl	80015a4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 80016c0:	0003      	movs	r3, r0
		  _S_relocate(this->_M_impl._M_start, this->_M_impl._M_finish,
 80016c2:	693a      	ldr	r2, [r7, #16]
 80016c4:	0029      	movs	r1, r5
 80016c6:	0020      	movs	r0, r4
 80016c8:	f000 f93c 	bl	8001944 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 80016cc:	e030      	b.n	8001730 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE17_M_default_appendEj+0x130>
		  pointer __destroy_from = pointer();
 80016ce:	2300      	movs	r3, #0
 80016d0:	60fb      	str	r3, [r7, #12]
		      std::__uninitialized_default_n_a(__new_start + __size,
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	015b      	lsls	r3, r3, #5
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	18d4      	adds	r4, r2, r3
			      __n, _M_get_Tp_allocator());
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	0018      	movs	r0, r3
 80016de:	f7ff ff61 	bl	80015a4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 80016e2:	0002      	movs	r2, r0
		      std::__uninitialized_default_n_a(__new_start + __size,
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	0019      	movs	r1, r3
 80016e8:	0020      	movs	r0, r4
 80016ea:	f000 f8b7 	bl	800185c <_ZSt27__uninitialized_default_n_aIPN4Menu8MenuItemEjS1_ET_S3_T0_RSaIT1_E>
		      __destroy_from = __new_start + __size;
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	015b      	lsls	r3, r3, #5
 80016f2:	693a      	ldr	r2, [r7, #16]
 80016f4:	18d3      	adds	r3, r2, r3
 80016f6:	60fb      	str	r3, [r7, #12]
		      std::__uninitialized_move_if_noexcept_a(
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681c      	ldr	r4, [r3, #0]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685d      	ldr	r5, [r3, #4]
			      __new_start, _M_get_Tp_allocator());
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	0018      	movs	r0, r3
 8001704:	f7ff ff4e 	bl	80015a4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8001708:	0003      	movs	r3, r0
		      std::__uninitialized_move_if_noexcept_a(
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	0029      	movs	r1, r5
 800170e:	0020      	movs	r0, r4
 8001710:	f000 f92d 	bl	800196e <_ZSt34__uninitialized_move_if_noexcept_aIPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_>
		  std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681c      	ldr	r4, [r3, #0]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	685d      	ldr	r5, [r3, #4]
				_M_get_Tp_allocator());
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	0018      	movs	r0, r3
 8001720:	f7ff ff40 	bl	80015a4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8001724:	0003      	movs	r3, r0
		  std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001726:	001a      	movs	r2, r3
 8001728:	0029      	movs	r1, r5
 800172a:	0020      	movs	r0, r4
 800172c:	f7ff ff43 	bl	80015b6 <_ZSt8_DestroyIPN4Menu8MenuItemES1_EvT_S3_RSaIT0_E>
	      _M_deallocate(this->_M_impl._M_start,
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6819      	ldr	r1, [r3, #0]
			    this->_M_impl._M_end_of_storage
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	689a      	ldr	r2, [r3, #8]
			    - this->_M_impl._M_start);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	115b      	asrs	r3, r3, #5
	      _M_deallocate(this->_M_impl._M_start,
 8001742:	001a      	movs	r2, r3
 8001744:	f7ff ff1b 	bl	800157e <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE13_M_deallocateEPS1_j>
	      this->_M_impl._M_start = __new_start;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	601a      	str	r2, [r3, #0]
	      this->_M_impl._M_finish = __new_start + __size + __n;
 800174e:	69fa      	ldr	r2, [r7, #28]
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	18d3      	adds	r3, r2, r3
 8001754:	015b      	lsls	r3, r3, #5
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	18d2      	adds	r2, r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	605a      	str	r2, [r3, #4]
	      this->_M_impl._M_end_of_storage = __new_start + __len;
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	015b      	lsls	r3, r3, #5
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	18d2      	adds	r2, r2, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	609a      	str	r2, [r3, #8]
    }
 800176a:	46c0      	nop			; (mov r8, r8)
 800176c:	46bd      	mov	sp, r7
 800176e:	b008      	add	sp, #32
 8001770:	bdb0      	pop	{r4, r5, r7, pc}
 8001772:	46c0      	nop			; (mov r8, r8)
 8001774:	08008700 	.word	0x08008700

08001778 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE15_M_erase_at_endEPS1_>:
      // Internal erase functions follow.

      // Called by erase(q1,q2), clear(), resize(), _M_fill_assign,
      // _M_assign_aux.
      void
      _M_erase_at_end(pointer __pos) _GLIBCXX_NOEXCEPT
 8001778:	b590      	push	{r4, r7, lr}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
      {
	if (size_type __n = this->_M_impl._M_finish - __pos)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	685a      	ldr	r2, [r3, #4]
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	115b      	asrs	r3, r3, #5
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d00e      	beq.n	80017b2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE15_M_erase_at_endEPS1_+0x3a>
	  {
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685c      	ldr	r4, [r3, #4]
			  _M_get_Tp_allocator());
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	0018      	movs	r0, r3
 800179c:	f7ff ff02 	bl	80015a4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 80017a0:	0002      	movs	r2, r0
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	0021      	movs	r1, r4
 80017a6:	0018      	movs	r0, r3
 80017a8:	f7ff ff05 	bl	80015b6 <_ZSt8_DestroyIPN4Menu8MenuItemES1_EvT_S3_RSaIT0_E>
	    this->_M_impl._M_finish = __pos;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	683a      	ldr	r2, [r7, #0]
 80017b0:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_SHRINK(__n);
	  }
      }
 80017b2:	46c0      	nop			; (mov r8, r8)
 80017b4:	46bd      	mov	sp, r7
 80017b6:	b005      	add	sp, #20
 80017b8:	bd90      	pop	{r4, r7, pc}

080017ba <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b082      	sub	sp, #8
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	0018      	movs	r0, r3
 80017c6:	46bd      	mov	sp, r7
 80017c8:	b002      	add	sp, #8
 80017ca:	bd80      	pop	{r7, pc}

080017cc <_ZN9__gnu_cxx14__alloc_traitsISaIcEcE17_S_select_on_copyERKS1_>:
      std::__enable_if_t<__is_custom_pointer<_Ptr>::value>
      destroy(_Alloc& __a, _Ptr __p)
      noexcept(noexcept(_Base_type::destroy(__a, std::__to_address(__p))))
      { _Base_type::destroy(__a, std::__to_address(__p)); }

    static constexpr _Alloc _S_select_on_copy(const _Alloc& __a)
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	683a      	ldr	r2, [r7, #0]
 80017da:	0011      	movs	r1, r2
 80017dc:	0018      	movs	r0, r3
 80017de:	f000 f8e1 	bl	80019a4 <_ZNSt16allocator_traitsISaIcEE37select_on_container_copy_constructionERKS0_>
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	46bd      	mov	sp, r7
 80017e6:	b002      	add	sp, #8
 80017e8:	bd80      	pop	{r7, pc}

080017ea <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b082      	sub	sp, #8
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	0018      	movs	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	b002      	add	sp, #8
 80017fa:	bd80      	pop	{r7, pc}

080017fc <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE10deallocateERS2_PS1_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	68b9      	ldr	r1, [r7, #8]
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	0018      	movs	r0, r3
 8001810:	f000 f8d7 	bl	80019c2 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE10deallocateEPS2_j>
 8001814:	46c0      	nop			; (mov r8, r8)
 8001816:	46bd      	mov	sp, r7
 8001818:	b004      	add	sp, #16
 800181a:	bd80      	pop	{r7, pc}

0800181c <_ZSt8_DestroyIPN4Menu8MenuItemEEvT_S3_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
#if __cplusplus > 201703L && defined __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	0011      	movs	r1, r2
 800182c:	0018      	movs	r0, r3
 800182e:	f000 f8d9 	bl	80019e4 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4Menu8MenuItemEEEvT_S5_>
    }
 8001832:	46c0      	nop			; (mov r8, r8)
 8001834:	46bd      	mov	sp, r7
 8001836:	b002      	add	sp, #8
 8001838:	bd80      	pop	{r7, pc}

0800183a <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 800183a:	b580      	push	{r7, lr}
 800183c:	b082      	sub	sp, #8
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	0018      	movs	r0, r3
 8001846:	f000 f903 	bl	8001a50 <_ZNKSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 800184a:	0003      	movs	r3, r0
 800184c:	0018      	movs	r0, r3
 800184e:	f000 f8e3 	bl	8001a18 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE11_S_max_sizeERKS2_>
 8001852:	0003      	movs	r3, r0
 8001854:	0018      	movs	r0, r3
 8001856:	46bd      	mov	sp, r7
 8001858:	b002      	add	sp, #8
 800185a:	bd80      	pop	{r7, pc}

0800185c <_ZSt27__uninitialized_default_n_aIPN4Menu8MenuItemEjS1_ET_S3_T0_RSaIT1_E>:

  // __uninitialized_default_n_a specialization for std::allocator,
  // which ignores the allocator and value-initializes the elements.
  template<typename _ForwardIterator, typename _Size, typename _Tp>
    inline _ForwardIterator
    __uninitialized_default_n_a(_ForwardIterator __first, _Size __n, 
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
				allocator<_Tp>&)
    { return std::__uninitialized_default_n(__first, __n); }
 8001868:	68ba      	ldr	r2, [r7, #8]
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	0011      	movs	r1, r2
 800186e:	0018      	movs	r0, r3
 8001870:	f000 f8f7 	bl	8001a62 <_ZSt25__uninitialized_default_nIPN4Menu8MenuItemEjET_S3_T0_>
 8001874:	0003      	movs	r3, r0
 8001876:	0018      	movs	r0, r3
 8001878:	46bd      	mov	sp, r7
 800187a:	b004      	add	sp, #16
 800187c:	bd80      	pop	{r7, pc}

0800187e <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 800187e:	b590      	push	{r4, r7, lr}
 8001880:	b087      	sub	sp, #28
 8001882:	af00      	add	r7, sp, #0
 8001884:	60f8      	str	r0, [r7, #12]
 8001886:	60b9      	str	r1, [r7, #8]
 8001888:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	0018      	movs	r0, r3
 800188e:	f7ff ffd4 	bl	800183a <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE8max_sizeEv>
 8001892:	0004      	movs	r4, r0
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	0018      	movs	r0, r3
 8001898:	f7ff fd85 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 800189c:	0003      	movs	r3, r0
 800189e:	1ae2      	subs	r2, r4, r3
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	419b      	sbcs	r3, r3
 80018a6:	425b      	negs	r3, r3
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d003      	beq.n	80018b6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE12_M_check_lenEjPKc+0x38>
	  __throw_length_error(__N(__s));
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	0018      	movs	r0, r3
 80018b2:	f006 f9b9 	bl	8007c28 <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	0018      	movs	r0, r3
 80018ba:	f7ff fd74 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 80018be:	0004      	movs	r4, r0
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	0018      	movs	r0, r3
 80018c4:	f7ff fd6f 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 80018c8:	0003      	movs	r3, r0
 80018ca:	613b      	str	r3, [r7, #16]
 80018cc:	2308      	movs	r3, #8
 80018ce:	18fa      	adds	r2, r7, r3
 80018d0:	2310      	movs	r3, #16
 80018d2:	18fb      	adds	r3, r7, r3
 80018d4:	0011      	movs	r1, r2
 80018d6:	0018      	movs	r0, r3
 80018d8:	f000 f8d7 	bl	8001a8a <_ZSt3maxIjERKT_S2_S2_>
 80018dc:	0003      	movs	r3, r0
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	18e3      	adds	r3, r4, r3
 80018e2:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	0018      	movs	r0, r3
 80018e8:	f7ff fd5d 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 80018ec:	0002      	movs	r2, r0
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d307      	bcc.n	8001904 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE12_M_check_lenEjPKc+0x86>
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	0018      	movs	r0, r3
 80018f8:	f7ff ff9f 	bl	800183a <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE8max_sizeEv>
 80018fc:	0002      	movs	r2, r0
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	4293      	cmp	r3, r2
 8001902:	d905      	bls.n	8001910 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE12_M_check_lenEjPKc+0x92>
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	0018      	movs	r0, r3
 8001908:	f7ff ff97 	bl	800183a <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE8max_sizeEv>
 800190c:	0003      	movs	r3, r0
 800190e:	e000      	b.n	8001912 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE12_M_check_lenEjPKc+0x94>
 8001910:	697b      	ldr	r3, [r7, #20]
      }
 8001912:	0018      	movs	r0, r3
 8001914:	46bd      	mov	sp, r7
 8001916:	b007      	add	sp, #28
 8001918:	bd90      	pop	{r4, r7, pc}

0800191a <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
 8001922:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d007      	beq.n	800193a <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE11_M_allocateEj+0x20>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	683a      	ldr	r2, [r7, #0]
 800192e:	0011      	movs	r1, r2
 8001930:	0018      	movs	r0, r3
 8001932:	f000 f8bc 	bl	8001aae <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE8allocateERS2_j>
 8001936:	0003      	movs	r3, r0
 8001938:	e000      	b.n	800193c <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE11_M_allocateEj+0x22>
 800193a:	2300      	movs	r3, #0
      }
 800193c:	0018      	movs	r0, r3
 800193e:	46bd      	mov	sp, r7
 8001940:	b002      	add	sp, #8
 8001942:	bd80      	pop	{r7, pc}

08001944 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8001944:	b5b0      	push	{r4, r5, r7, lr}
 8001946:	b086      	sub	sp, #24
 8001948:	af02      	add	r7, sp, #8
 800194a:	60f8      	str	r0, [r7, #12]
 800194c:	60b9      	str	r1, [r7, #8]
 800194e:	607a      	str	r2, [r7, #4]
 8001950:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8001952:	683c      	ldr	r4, [r7, #0]
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	68b9      	ldr	r1, [r7, #8]
 8001958:	68f8      	ldr	r0, [r7, #12]
 800195a:	466b      	mov	r3, sp
 800195c:	701d      	strb	r5, [r3, #0]
 800195e:	0023      	movs	r3, r4
 8001960:	f000 f8b5 	bl	8001ace <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
 8001964:	0003      	movs	r3, r0
      }
 8001966:	0018      	movs	r0, r3
 8001968:	46bd      	mov	sp, r7
 800196a:	b004      	add	sp, #16
 800196c:	bdb0      	pop	{r4, r5, r7, pc}

0800196e <_ZSt34__uninitialized_move_if_noexcept_aIPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_>:
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 800196e:	b590      	push	{r4, r7, lr}
 8001970:	b085      	sub	sp, #20
 8001972:	af00      	add	r7, sp, #0
 8001974:	60f8      	str	r0, [r7, #12]
 8001976:	60b9      	str	r1, [r7, #8]
 8001978:	607a      	str	r2, [r7, #4]
 800197a:	603b      	str	r3, [r7, #0]
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	0018      	movs	r0, r3
 8001980:	f000 f8b7 	bl	8001af2 <_ZSt32__make_move_if_noexcept_iteratorIN4Menu8MenuItemESt13move_iteratorIPS1_EET0_PT_>
 8001984:	0004      	movs	r4, r0
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	0018      	movs	r0, r3
 800198a:	f000 f8b2 	bl	8001af2 <_ZSt32__make_move_if_noexcept_iteratorIN4Menu8MenuItemESt13move_iteratorIPS1_EET0_PT_>
 800198e:	0001      	movs	r1, r0
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	0020      	movs	r0, r4
 8001996:	f000 f8bc 	bl	8001b12 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4Menu8MenuItemEES3_S2_ET0_T_S6_S5_RSaIT1_E>
 800199a:	0003      	movs	r3, r0
    }
 800199c:	0018      	movs	r0, r3
 800199e:	46bd      	mov	sp, r7
 80019a0:	b005      	add	sp, #20
 80019a2:	bd90      	pop	{r4, r7, pc}

080019a4 <_ZNSt16allocator_traitsISaIcEE37select_on_container_copy_constructionERKS0_>:
      select_on_container_copy_construction(const allocator_type& __rhs)
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 80019ae:	683a      	ldr	r2, [r7, #0]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	0011      	movs	r1, r2
 80019b4:	0018      	movs	r0, r3
 80019b6:	f006 f92c 	bl	8007c12 <_ZNSaIcEC1ERKS_>
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	46bd      	mov	sp, r7
 80019be:	b002      	add	sp, #8
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE10deallocateEPS2_j>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __t __attribute__ ((__unused__)))
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b084      	sub	sp, #16
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	60f8      	str	r0, [r7, #12]
 80019ca:	60b9      	str	r1, [r7, #8]
 80019cc:	607a      	str	r2, [r7, #4]
# endif
			      std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	015a      	lsls	r2, r3, #5
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	0011      	movs	r1, r2
 80019d6:	0018      	movs	r0, r3
 80019d8:	f006 f904 	bl	8007be4 <_ZdlPvj>
#if __cpp_sized_deallocation
			  , __t * sizeof(_Tp)
#endif
			 );
      }
 80019dc:	46c0      	nop			; (mov r8, r8)
 80019de:	46bd      	mov	sp, r7
 80019e0:	b004      	add	sp, #16
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4Menu8MenuItemEEEvT_S5_>:
	__destroy(_ForwardIterator __first, _ForwardIterator __last)
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 80019ee:	e00a      	b.n	8001a06 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4Menu8MenuItemEEEvT_S5_+0x22>
	    std::_Destroy(std::__addressof(*__first));
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	0018      	movs	r0, r3
 80019f4:	f000 f89f 	bl	8001b36 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 80019f8:	0003      	movs	r3, r0
 80019fa:	0018      	movs	r0, r3
 80019fc:	f000 f8a4 	bl	8001b48 <_ZSt8_DestroyIN4Menu8MenuItemEEvPT_>
	  for (; __first != __last; ++__first)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	3320      	adds	r3, #32
 8001a04:	607b      	str	r3, [r7, #4]
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d1f0      	bne.n	80019f0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4Menu8MenuItemEEEvT_S5_+0xc>
	}
 8001a0e:	46c0      	nop			; (mov r8, r8)
 8001a10:	46c0      	nop			; (mov r8, r8)
 8001a12:	46bd      	mov	sp, r7
 8001a14:	b002      	add	sp, #8
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE11_S_max_sizeERKS2_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8001a20:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE11_S_max_sizeERKS2_+0x34>)
 8001a22:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	0018      	movs	r0, r3
 8001a28:	f000 f89a 	bl	8001b60 <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE8max_sizeERKS2_>
 8001a2c:	0003      	movs	r3, r0
 8001a2e:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8001a30:	2308      	movs	r3, #8
 8001a32:	18fa      	adds	r2, r7, r3
 8001a34:	230c      	movs	r3, #12
 8001a36:	18fb      	adds	r3, r7, r3
 8001a38:	0011      	movs	r1, r2
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	f000 f89d 	bl	8001b7a <_ZSt3minIjERKT_S2_S2_>
 8001a40:	0003      	movs	r3, r0
 8001a42:	681b      	ldr	r3, [r3, #0]
      }
 8001a44:	0018      	movs	r0, r3
 8001a46:	46bd      	mov	sp, r7
 8001a48:	b004      	add	sp, #16
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	03ffffff 	.word	0x03ffffff

08001a50 <_ZNKSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	b002      	add	sp, #8
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <_ZSt25__uninitialized_default_nIPN4Menu8MenuItemEjET_S3_T0_>:
    __uninitialized_default_n(_ForwardIterator __first, _Size __n)
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b084      	sub	sp, #16
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
 8001a6a:	6039      	str	r1, [r7, #0]
      constexpr bool __can_fill
 8001a6c:	230f      	movs	r3, #15
 8001a6e:	18fb      	adds	r3, r7, r3
 8001a70:	2201      	movs	r2, #1
 8001a72:	701a      	strb	r2, [r3, #0]
	__uninit_default_n(__first, __n);
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	0011      	movs	r1, r2
 8001a7a:	0018      	movs	r0, r3
 8001a7c:	f000 f88f 	bl	8001b9e <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4Menu8MenuItemEjEET_S5_T0_>
 8001a80:	0003      	movs	r3, r0
    }
 8001a82:	0018      	movs	r0, r3
 8001a84:	46bd      	mov	sp, r7
 8001a86:	b004      	add	sp, #16
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b082      	sub	sp, #8
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
 8001a92:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d201      	bcs.n	8001aa4 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	e000      	b.n	8001aa6 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 8001aa4:	687b      	ldr	r3, [r7, #4]
    }
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	b002      	add	sp, #8
 8001aac:	bd80      	pop	{r7, pc}

08001aae <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE8allocateERS2_j>:
      allocate(allocator_type& __a, size_type __n)
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
 8001ab6:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8001ab8:	6839      	ldr	r1, [r7, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	0018      	movs	r0, r3
 8001ac0:	f000 f898 	bl	8001bf4 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE8allocateEjPKv>
 8001ac4:	0003      	movs	r3, r0
 8001ac6:	0018      	movs	r0, r3
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	b002      	add	sp, #8
 8001acc:	bd80      	pop	{r7, pc}

08001ace <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b084      	sub	sp, #16
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	60f8      	str	r0, [r7, #12]
 8001ad6:	60b9      	str	r1, [r7, #8]
 8001ad8:	607a      	str	r2, [r7, #4]
 8001ada:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	687a      	ldr	r2, [r7, #4]
 8001ae0:	68b9      	ldr	r1, [r7, #8]
 8001ae2:	68f8      	ldr	r0, [r7, #12]
 8001ae4:	f000 f8ae 	bl	8001c44 <_ZSt12__relocate_aIPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_>
 8001ae8:	0003      	movs	r3, r0
      }
 8001aea:	0018      	movs	r0, r3
 8001aec:	46bd      	mov	sp, r7
 8001aee:	b004      	add	sp, #16
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <_ZSt32__make_move_if_noexcept_iteratorIN4Menu8MenuItemESt13move_iteratorIPS1_EET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = typename conditional<__move_if_noexcept_cond<_Tp>::value,
			   const _Tp*, move_iterator<_Tp*>>::type>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b084      	sub	sp, #16
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	230c      	movs	r3, #12
 8001afe:	18fb      	adds	r3, r7, r3
 8001b00:	0011      	movs	r1, r2
 8001b02:	0018      	movs	r0, r3
 8001b04:	f000 f8be 	bl	8001c84 <_ZNSt13move_iteratorIPN4Menu8MenuItemEEC1ES2_>
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	b004      	add	sp, #16
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4Menu8MenuItemEES3_S2_ET0_T_S6_S5_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b084      	sub	sp, #16
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	60f8      	str	r0, [r7, #12]
 8001b1a:	60b9      	str	r1, [r7, #8]
 8001b1c:	607a      	str	r2, [r7, #4]
 8001b1e:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	68b9      	ldr	r1, [r7, #8]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	0018      	movs	r0, r3
 8001b28:	f000 f8be 	bl	8001ca8 <_ZSt18uninitialized_copyISt13move_iteratorIPN4Menu8MenuItemEES3_ET0_T_S6_S5_>
 8001b2c:	0003      	movs	r3, r0
 8001b2e:	0018      	movs	r0, r3
 8001b30:	46bd      	mov	sp, r7
 8001b32:	b004      	add	sp, #16
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8001b36:	b580      	push	{r7, lr}
 8001b38:	b082      	sub	sp, #8
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	0018      	movs	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	b002      	add	sp, #8
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <_ZSt8_DestroyIN4Menu8MenuItemEEvPT_>:
    _Destroy(_Tp* __pointer)
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
      __pointer->~_Tp();
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	0018      	movs	r0, r3
 8001b54:	f7fe fea0 	bl	8000898 <_ZN4Menu8MenuItemD1Ev>
    }
 8001b58:	46c0      	nop			; (mov r8, r8)
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	b002      	add	sp, #8
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE8max_sizeERKS2_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	f000 f8b1 	bl	8001cd2 <_ZNK9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE8max_sizeEv>
 8001b70:	0003      	movs	r3, r0
      }
 8001b72:	0018      	movs	r0, r3
 8001b74:	46bd      	mov	sp, r7
 8001b76:	b002      	add	sp, #8
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b082      	sub	sp, #8
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
 8001b82:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d201      	bcs.n	8001b94 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	e000      	b.n	8001b96 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8001b94:	687b      	ldr	r3, [r7, #4]
    }
 8001b96:	0018      	movs	r0, r3
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	b002      	add	sp, #8
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4Menu8MenuItemEjEET_S5_T0_>:
        __uninit_default_n(_ForwardIterator __first, _Size __n)
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b084      	sub	sp, #16
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
 8001ba6:	6039      	str	r1, [r7, #0]
	  _ForwardIterator __cur = __first;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	60fb      	str	r3, [r7, #12]
	      for (; __n > 0; --__n, (void) ++__cur)
 8001bac:	e00d      	b.n	8001bca <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4Menu8MenuItemEjEET_S5_T0_+0x2c>
		std::_Construct(std::__addressof(*__cur));
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	f7ff ffc0 	bl	8001b36 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 8001bb6:	0003      	movs	r3, r0
 8001bb8:	0018      	movs	r0, r3
 8001bba:	f000 f8b9 	bl	8001d30 <_ZSt10_ConstructIN4Menu8MenuItemEJEEvPT_DpOT0_>
	      for (; __n > 0; --__n, (void) ++__cur)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	603b      	str	r3, [r7, #0]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	3320      	adds	r3, #32
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d1ee      	bne.n	8001bae <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4Menu8MenuItemEjEET_S5_T0_+0x10>
	      return __cur;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
	}
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	b004      	add	sp, #16
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <_ZNK9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001be4:	4b02      	ldr	r3, [pc, #8]	; (8001bf0 <_ZNK9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE11_M_max_sizeEv+0x14>)
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8001be6:	0018      	movs	r0, r3
 8001be8:	46bd      	mov	sp, r7
 8001bea:	b002      	add	sp, #8
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	46c0      	nop			; (mov r8, r8)
 8001bf0:	03ffffff 	.word	0x03ffffff

08001bf4 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60f8      	str	r0, [r7, #12]
 8001bfc:	60b9      	str	r1, [r7, #8]
 8001bfe:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	0018      	movs	r0, r3
 8001c04:	f7ff ffea 	bl	8001bdc <_ZNK9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE11_M_max_sizeEv>
 8001c08:	0002      	movs	r2, r0
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	419b      	sbcs	r3, r3
 8001c10:	425b      	negs	r3, r3
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	1e5a      	subs	r2, r3, #1
 8001c16:	4193      	sbcs	r3, r2
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d008      	beq.n	8001c30 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE8allocateEjPKv+0x3c>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8001c1e:	68ba      	ldr	r2, [r7, #8]
 8001c20:	2380      	movs	r3, #128	; 0x80
 8001c22:	051b      	lsls	r3, r3, #20
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d301      	bcc.n	8001c2c <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE8allocateEjPKv+0x38>
	      std::__throw_bad_array_new_length();
 8001c28:	f005 fff8 	bl	8007c1c <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8001c2c:	f005 fff3 	bl	8007c16 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	015b      	lsls	r3, r3, #5
 8001c34:	0018      	movs	r0, r3
 8001c36:	f005 ffd9 	bl	8007bec <_Znwj>
 8001c3a:	0003      	movs	r3, r0
      }
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	b004      	add	sp, #16
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <_ZSt12__relocate_aIPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_>:
    }

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8001c44:	b5b0      	push	{r4, r5, r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	60b9      	str	r1, [r7, #8]
 8001c4e:	607a      	str	r2, [r7, #4]
 8001c50:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return __relocate_a_1(std::__niter_base(__first),
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	0018      	movs	r0, r3
 8001c56:	f000 f882 	bl	8001d5e <_ZSt12__niter_baseIPN4Menu8MenuItemEET_S3_>
 8001c5a:	0004      	movs	r4, r0
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	0018      	movs	r0, r3
 8001c60:	f000 f87d 	bl	8001d5e <_ZSt12__niter_baseIPN4Menu8MenuItemEET_S3_>
 8001c64:	0005      	movs	r5, r0
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f000 f878 	bl	8001d5e <_ZSt12__niter_baseIPN4Menu8MenuItemEET_S3_>
 8001c6e:	0002      	movs	r2, r0
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	0029      	movs	r1, r5
 8001c74:	0020      	movs	r0, r4
 8001c76:	f000 f87b 	bl	8001d70 <_ZSt14__relocate_a_1IPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_>
 8001c7a:	0003      	movs	r3, r0
			    std::__niter_base(__last),
			    std::__niter_base(__result), __alloc);
    }
 8001c7c:	0018      	movs	r0, r3
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	b004      	add	sp, #16
 8001c82:	bdb0      	pop	{r4, r5, r7, pc}

08001c84 <_ZNSt13move_iteratorIPN4Menu8MenuItemEEC1ES2_>:
      move_iterator(iterator_type __i)
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 8001c8e:	003b      	movs	r3, r7
 8001c90:	0018      	movs	r0, r3
 8001c92:	f000 f895 	bl	8001dc0 <_ZSt4moveIRPN4Menu8MenuItemEEONSt16remove_referenceIT_E4typeEOS5_>
 8001c96:	0003      	movs	r3, r0
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	b002      	add	sp, #8
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <_ZSt18uninitialized_copyISt13move_iteratorIPN4Menu8MenuItemEES3_ET0_T_S6_S5_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b086      	sub	sp, #24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8001cb4:	2317      	movs	r3, #23
 8001cb6:	18fb      	adds	r3, r7, r3
 8001cb8:	2201      	movs	r2, #1
 8001cba:	701a      	strb	r2, [r3, #0]
	__uninit_copy(__first, __last, __result);
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	68b9      	ldr	r1, [r7, #8]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	f000 f885 	bl	8001dd2 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4Menu8MenuItemEES5_EET0_T_S8_S7_>
 8001cc8:	0003      	movs	r3, r0
    }
 8001cca:	0018      	movs	r0, r3
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	b006      	add	sp, #24
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <_ZNK9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b082      	sub	sp, #8
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	0018      	movs	r0, r3
 8001cde:	f7ff ff7d 	bl	8001bdc <_ZNK9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE11_M_max_sizeEv>
 8001ce2:	0003      	movs	r3, r0
 8001ce4:	0018      	movs	r0, r3
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	b002      	add	sp, #8
 8001cea:	bd80      	pop	{r7, pc}

08001cec <_ZN4Menu8MenuItemC1Ev>:
 8001cec:	b5b0      	push	{r4, r5, r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	687c      	ldr	r4, [r7, #4]
 8001cf6:	250c      	movs	r5, #12
 8001cf8:	197b      	adds	r3, r7, r5
 8001cfa:	0018      	movs	r0, r3
 8001cfc:	f005 ff88 	bl	8007c10 <_ZNSaIcEC1Ev>
 8001d00:	197a      	adds	r2, r7, r5
 8001d02:	4b0a      	ldr	r3, [pc, #40]	; (8001d2c <_ZN4Menu8MenuItemC1Ev+0x40>)
 8001d04:	0019      	movs	r1, r3
 8001d06:	0020      	movs	r0, r4
 8001d08:	f006 faaa 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001d0c:	197b      	adds	r3, r7, r5
 8001d0e:	0018      	movs	r0, r3
 8001d10:	f005 ff80 	bl	8007c14 <_ZNSaIcED1Ev>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	619a      	str	r2, [r3, #24]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	61da      	str	r2, [r3, #28]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	0018      	movs	r0, r3
 8001d24:	46bd      	mov	sp, r7
 8001d26:	b004      	add	sp, #16
 8001d28:	bdb0      	pop	{r4, r5, r7, pc}
 8001d2a:	46c0      	nop			; (mov r8, r8)
 8001d2c:	080086f0 	.word	0x080086f0

08001d30 <_ZSt10_ConstructIN4Menu8MenuItemEJEEvPT_DpOT0_>:
    _Construct(_Tp* __p, _Args&&... __args)
 8001d30:	b590      	push	{r4, r7, lr}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
      ::new((void*)__p) _Tp(std::forward<_Args>(__args)...);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	0019      	movs	r1, r3
 8001d3c:	2020      	movs	r0, #32
 8001d3e:	f7fe ffab 	bl	8000c98 <_ZnwjPv>
 8001d42:	0004      	movs	r4, r0
 8001d44:	0020      	movs	r0, r4
 8001d46:	2320      	movs	r3, #32
 8001d48:	001a      	movs	r2, r3
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	f006 fb89 	bl	8008462 <memset>
 8001d50:	0020      	movs	r0, r4
 8001d52:	f7ff ffcb 	bl	8001cec <_ZN4Menu8MenuItemC1Ev>
    }
 8001d56:	46c0      	nop			; (mov r8, r8)
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	b003      	add	sp, #12
 8001d5c:	bd90      	pop	{r4, r7, pc}

08001d5e <_ZSt12__niter_baseIPN4Menu8MenuItemEET_S3_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b082      	sub	sp, #8
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	0018      	movs	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	b002      	add	sp, #8
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <_ZSt14__relocate_a_1IPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_>:
    __relocate_a_1(_InputIterator __first, _InputIterator __last,
 8001d70:	b590      	push	{r4, r7, lr}
 8001d72:	b087      	sub	sp, #28
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	607a      	str	r2, [r7, #4]
 8001d7c:	603b      	str	r3, [r7, #0]
      _ForwardIterator __cur = __result;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	617b      	str	r3, [r7, #20]
      for (; __first != __last; ++__first, (void)++__cur)
 8001d82:	e014      	b.n	8001dae <_ZSt14__relocate_a_1IPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_+0x3e>
	std::__relocate_object_a(std::__addressof(*__cur),
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	0018      	movs	r0, r3
 8001d88:	f7ff fed5 	bl	8001b36 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 8001d8c:	0004      	movs	r4, r0
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	0018      	movs	r0, r3
 8001d92:	f7ff fed0 	bl	8001b36 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 8001d96:	0001      	movs	r1, r0
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	001a      	movs	r2, r3
 8001d9c:	0020      	movs	r0, r4
 8001d9e:	f000 f846 	bl	8001e2e <_ZSt19__relocate_object_aIN4Menu8MenuItemES1_SaIS1_EEvPT_PT0_RT1_>
      for (; __first != __last; ++__first, (void)++__cur)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	3320      	adds	r3, #32
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	3320      	adds	r3, #32
 8001dac:	617b      	str	r3, [r7, #20]
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d1e6      	bne.n	8001d84 <_ZSt14__relocate_a_1IPN4Menu8MenuItemES2_SaIS1_EET0_T_S5_S4_RT1_+0x14>
      return __cur;
 8001db6:	697b      	ldr	r3, [r7, #20]
    }
 8001db8:	0018      	movs	r0, r3
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	b007      	add	sp, #28
 8001dbe:	bd90      	pop	{r4, r7, pc}

08001dc0 <_ZSt4moveIRPN4Menu8MenuItemEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	0018      	movs	r0, r3
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	b002      	add	sp, #8
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4Menu8MenuItemEES5_EET0_T_S8_S7_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8001dd2:	b5b0      	push	{r4, r5, r7, lr}
 8001dd4:	b086      	sub	sp, #24
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	60f8      	str	r0, [r7, #12]
 8001dda:	60b9      	str	r1, [r7, #8]
 8001ddc:	607a      	str	r2, [r7, #4]
	  _ForwardIterator __cur = __result;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	617b      	str	r3, [r7, #20]
	      for (; __first != __last; ++__first, (void)++__cur)
 8001de2:	e015      	b.n	8001e10 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4Menu8MenuItemEES5_EET0_T_S8_S7_+0x3e>
		std::_Construct(std::__addressof(*__cur), *__first);
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	0018      	movs	r0, r3
 8001de8:	f7ff fea5 	bl	8001b36 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 8001dec:	0004      	movs	r4, r0
 8001dee:	250c      	movs	r5, #12
 8001df0:	197b      	adds	r3, r7, r5
 8001df2:	0018      	movs	r0, r3
 8001df4:	f000 f85c 	bl	8001eb0 <_ZNKSt13move_iteratorIPN4Menu8MenuItemEEdeEv>
 8001df8:	0003      	movs	r3, r0
 8001dfa:	0019      	movs	r1, r3
 8001dfc:	0020      	movs	r0, r4
 8001dfe:	f000 f879 	bl	8001ef4 <_ZSt10_ConstructIN4Menu8MenuItemEJS1_EEvPT_DpOT0_>
	      for (; __first != __last; ++__first, (void)++__cur)
 8001e02:	197b      	adds	r3, r7, r5
 8001e04:	0018      	movs	r0, r3
 8001e06:	f000 f844 	bl	8001e92 <_ZNSt13move_iteratorIPN4Menu8MenuItemEEppEv>
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	3320      	adds	r3, #32
 8001e0e:	617b      	str	r3, [r7, #20]
 8001e10:	2308      	movs	r3, #8
 8001e12:	18fa      	adds	r2, r7, r3
 8001e14:	230c      	movs	r3, #12
 8001e16:	18fb      	adds	r3, r7, r3
 8001e18:	0011      	movs	r1, r2
 8001e1a:	0018      	movs	r0, r3
 8001e1c:	f000 f825 	bl	8001e6a <_ZStneIPN4Menu8MenuItemEEbRKSt13move_iteratorIT_ES7_>
 8001e20:	1e03      	subs	r3, r0, #0
 8001e22:	d1df      	bne.n	8001de4 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4Menu8MenuItemEES5_EET0_T_S8_S7_+0x12>
	      return __cur;
 8001e24:	697b      	ldr	r3, [r7, #20]
	}
 8001e26:	0018      	movs	r0, r3
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	b006      	add	sp, #24
 8001e2c:	bdb0      	pop	{r4, r5, r7, pc}

08001e2e <_ZSt19__relocate_object_aIN4Menu8MenuItemES1_SaIS1_EEvPT_PT0_RT1_>:
    __relocate_object_a(_Tp* __restrict __dest, _Up* __restrict __orig,
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b084      	sub	sp, #16
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	60f8      	str	r0, [r7, #12]
 8001e36:	60b9      	str	r1, [r7, #8]
 8001e38:	607a      	str	r2, [r7, #4]
      __traits::construct(__alloc, __dest, std::move(*__orig));
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	f000 f871 	bl	8001f24 <_ZSt4moveIRN4Menu8MenuItemEEONSt16remove_referenceIT_E4typeEOS4_>
 8001e42:	0002      	movs	r2, r0
 8001e44:	68f9      	ldr	r1, [r7, #12]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	0018      	movs	r0, r3
 8001e4a:	f000 f874 	bl	8001f36 <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
      __traits::destroy(__alloc, std::__addressof(*__orig));
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	0018      	movs	r0, r3
 8001e52:	f7ff fe70 	bl	8001b36 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 8001e56:	0002      	movs	r2, r0
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	0011      	movs	r1, r2
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	f000 f87e 	bl	8001f5e <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE7destroyIS1_EEvRS2_PT_>
    }
 8001e62:	46c0      	nop			; (mov r8, r8)
 8001e64:	46bd      	mov	sp, r7
 8001e66:	b004      	add	sp, #16
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <_ZStneIPN4Menu8MenuItemEEbRKSt13move_iteratorIT_ES7_>:
    operator!=(const move_iterator<_Iterator>& __x,
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
 8001e72:	6039      	str	r1, [r7, #0]
    { return !(__x == __y); }
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	0011      	movs	r1, r2
 8001e7a:	0018      	movs	r0, r3
 8001e7c:	f000 f87e 	bl	8001f7c <_ZSteqIPN4Menu8MenuItemEEbRKSt13move_iteratorIT_ES7_>
 8001e80:	0003      	movs	r3, r0
 8001e82:	001a      	movs	r2, r3
 8001e84:	2301      	movs	r3, #1
 8001e86:	4053      	eors	r3, r2
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	0018      	movs	r0, r3
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	b002      	add	sp, #8
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <_ZNSt13move_iteratorIPN4Menu8MenuItemEEppEv>:
      operator++()
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
	++_M_current;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	3320      	adds	r3, #32
 8001ea0:	001a      	movs	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	601a      	str	r2, [r3, #0]
	return *this;
 8001ea6:	687b      	ldr	r3, [r7, #4]
      }
 8001ea8:	0018      	movs	r0, r3
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	b002      	add	sp, #8
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <_ZNKSt13move_iteratorIPN4Menu8MenuItemEEdeEv>:
      operator*() const
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
      { return static_cast<reference>(*_M_current); }
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	b002      	add	sp, #8
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <_ZN4Menu8MenuItemC1EOS0_>:
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	683a      	ldr	r2, [r7, #0]
 8001ed2:	0011      	movs	r1, r2
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	f006 f888 	bl	8007fea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	699a      	ldr	r2, [r3, #24]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	619a      	str	r2, [r3, #24]
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	69da      	ldr	r2, [r3, #28]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	61da      	str	r2, [r3, #28]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	0018      	movs	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	b002      	add	sp, #8
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <_ZSt10_ConstructIN4Menu8MenuItemEJS1_EEvPT_DpOT0_>:
    _Construct(_Tp* __p, _Args&&... __args)
 8001ef4:	b590      	push	{r4, r7, lr}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
      ::new((void*)__p) _Tp(std::forward<_Args>(__args)...);
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	0018      	movs	r0, r3
 8001f02:	f000 f852 	bl	8001faa <_ZSt7forwardIN4Menu8MenuItemEEOT_RNSt16remove_referenceIS2_E4typeE>
 8001f06:	0004      	movs	r4, r0
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	0019      	movs	r1, r3
 8001f0c:	2020      	movs	r0, #32
 8001f0e:	f7fe fec3 	bl	8000c98 <_ZnwjPv>
 8001f12:	0003      	movs	r3, r0
 8001f14:	0021      	movs	r1, r4
 8001f16:	0018      	movs	r0, r3
 8001f18:	f7ff ffd4 	bl	8001ec4 <_ZN4Menu8MenuItemC1EOS0_>
    }
 8001f1c:	46c0      	nop			; (mov r8, r8)
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	b003      	add	sp, #12
 8001f22:	bd90      	pop	{r4, r7, pc}

08001f24 <_ZSt4moveIRN4Menu8MenuItemEEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	0018      	movs	r0, r3
 8001f30:	46bd      	mov	sp, r7
 8001f32:	b002      	add	sp, #8
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b084      	sub	sp, #16
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	60f8      	str	r0, [r7, #12]
 8001f3e:	60b9      	str	r1, [r7, #8]
 8001f40:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	0018      	movs	r0, r3
 8001f46:	f000 f830 	bl	8001faa <_ZSt7forwardIN4Menu8MenuItemEEOT_RNSt16remove_referenceIS2_E4typeE>
 8001f4a:	0002      	movs	r2, r0
 8001f4c:	68b9      	ldr	r1, [r7, #8]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	0018      	movs	r0, r3
 8001f52:	f000 f833 	bl	8001fbc <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE9constructIS2_JS2_EEEvPT_DpOT0_>
	}
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	b004      	add	sp, #16
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE7destroyIS1_EEvRS2_PT_>:
	destroy(allocator_type& __a __attribute__((__unused__)), _Up* __p)
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b082      	sub	sp, #8
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
 8001f66:	6039      	str	r1, [r7, #0]
	  __a.destroy(__p);
 8001f68:	683a      	ldr	r2, [r7, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	0011      	movs	r1, r2
 8001f6e:	0018      	movs	r0, r3
 8001f70:	f000 f83d 	bl	8001fee <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE7destroyIS2_EEvPT_>
	}
 8001f74:	46c0      	nop			; (mov r8, r8)
 8001f76:	46bd      	mov	sp, r7
 8001f78:	b002      	add	sp, #8
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <_ZSteqIPN4Menu8MenuItemEEbRKSt13move_iteratorIT_ES7_>:
    operator==(const move_iterator<_Iterator>& __x,
 8001f7c:	b590      	push	{r4, r7, lr}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
    { return __x.base() == __y.base(); }
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	0018      	movs	r0, r3
 8001f8a:	f000 f83d 	bl	8002008 <_ZNKSt13move_iteratorIPN4Menu8MenuItemEE4baseEv>
 8001f8e:	0004      	movs	r4, r0
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	0018      	movs	r0, r3
 8001f94:	f000 f838 	bl	8002008 <_ZNKSt13move_iteratorIPN4Menu8MenuItemEE4baseEv>
 8001f98:	0003      	movs	r3, r0
 8001f9a:	1ae3      	subs	r3, r4, r3
 8001f9c:	425a      	negs	r2, r3
 8001f9e:	4153      	adcs	r3, r2
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	0018      	movs	r0, r3
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	b003      	add	sp, #12
 8001fa8:	bd90      	pop	{r4, r7, pc}

08001faa <_ZSt7forwardIN4Menu8MenuItemEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b082      	sub	sp, #8
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	b002      	add	sp, #8
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE9constructIS2_JS2_EEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 8001fbc:	b590      	push	{r4, r7, lr}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	0018      	movs	r0, r3
 8001fcc:	f7ff ffed 	bl	8001faa <_ZSt7forwardIN4Menu8MenuItemEEOT_RNSt16remove_referenceIS2_E4typeE>
 8001fd0:	0004      	movs	r4, r0
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	0019      	movs	r1, r3
 8001fd6:	2020      	movs	r0, #32
 8001fd8:	f7fe fe5e 	bl	8000c98 <_ZnwjPv>
 8001fdc:	0003      	movs	r3, r0
 8001fde:	0021      	movs	r1, r4
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	f7ff ff6f 	bl	8001ec4 <_ZN4Menu8MenuItemC1EOS0_>
 8001fe6:	46c0      	nop			; (mov r8, r8)
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	b005      	add	sp, #20
 8001fec:	bd90      	pop	{r4, r7, pc}

08001fee <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEE7destroyIS2_EEvPT_>:
	destroy(_Up* __p)
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b082      	sub	sp, #8
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
 8001ff6:	6039      	str	r1, [r7, #0]
	{ __p->~_Up(); }
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	f7fe fc4c 	bl	8000898 <_ZN4Menu8MenuItemD1Ev>
 8002000:	46c0      	nop			; (mov r8, r8)
 8002002:	46bd      	mov	sp, r7
 8002004:	b002      	add	sp, #8
 8002006:	bd80      	pop	{r7, pc}

08002008 <_ZNKSt13move_iteratorIPN4Menu8MenuItemEE4baseEv>:
      base() const
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	0018      	movs	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	b002      	add	sp, #8
 800201a:	bd80      	pop	{r7, pc}

0800201c <_ZN4MenuD1Ev>:
class Menu {
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	331c      	adds	r3, #28
 8002028:	0018      	movs	r0, r3
 800202a:	f000 fcc2 	bl	80029b2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EED1Ev>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	3304      	adds	r3, #4
 8002032:	0018      	movs	r0, r3
 8002034:	f005 fff3 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	0018      	movs	r0, r3
 800203c:	46bd      	mov	sp, r7
 800203e:	b002      	add	sp, #8
 8002040:	bd80      	pop	{r7, pc}

08002042 <_ZN4MenuC1ERKS_>:
 8002042:	b580      	push	{r7, lr}
 8002044:	b082      	sub	sp, #8
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
 800204a:	6039      	str	r1, [r7, #0]
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	1d1a      	adds	r2, r3, #4
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	3304      	adds	r3, #4
 800205c:	0019      	movs	r1, r3
 800205e:	0010      	movs	r0, r2
 8002060:	f006 f8cc 	bl	80081fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	331c      	adds	r3, #28
 8002068:	001a      	movs	r2, r3
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	331c      	adds	r3, #28
 800206e:	0019      	movs	r1, r3
 8002070:	0010      	movs	r0, r2
 8002072:	f000 fcb9 	bl	80029e8 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEC1ERKS3_>
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	2228      	movs	r2, #40	; 0x28
 800207a:	5c99      	ldrb	r1, [r3, r2]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2228      	movs	r2, #40	; 0x28
 8002080:	5499      	strb	r1, [r3, r2]
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	2229      	movs	r2, #41	; 0x29
 8002086:	5c99      	ldrb	r1, [r3, r2]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2229      	movs	r2, #41	; 0x29
 800208c:	5499      	strb	r1, [r3, r2]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	0018      	movs	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	b002      	add	sp, #8
 8002096:	bd80      	pop	{r7, pc}

08002098 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002098:	b5f0      	push	{r4, r5, r6, r7, lr}
 800209a:	4cfe      	ldr	r4, [pc, #1016]	; (8002494 <main+0x3fc>)
 800209c:	44a5      	add	sp, r4
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020a0:	f001 f928 	bl	80032f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020a4:	f000 fa2a 	bl	80024fc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020a8:	f000 fbd8 	bl	800285c <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80020ac:	f000 fbb0 	bl	8002810 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 80020b0:	f000 fa9a 	bl	80025e8 <_ZL12MX_I2C1_Initv>
  MX_USART2_UART_Init();
 80020b4:	f000 fb78 	bl	80027a8 <_ZL19MX_USART2_UART_Initv>
  MX_RTC_Init();
 80020b8:	f000 fae2 	bl	8002680 <_ZL11MX_RTC_Initv>
  MX_TIM6_Init();
 80020bc:	f000 fb4e 	bl	800275c <_ZL12MX_TIM6_Initv>
  /* USER CODE BEGIN 2 */
	LCD WH2004(&hi2c1, 0x4E);
 80020c0:	49f5      	ldr	r1, [pc, #980]	; (8002498 <main+0x400>)
 80020c2:	2630      	movs	r6, #48	; 0x30
 80020c4:	19bb      	adds	r3, r7, r6
 80020c6:	224e      	movs	r2, #78	; 0x4e
 80020c8:	0018      	movs	r0, r3
 80020ca:	f7fe f9ca 	bl	8000462 <_ZN3LCDC1EP19__I2C_HandleTypeDefh>
	Menu MainMenu(&MainMenu);
 80020ce:	1d3a      	adds	r2, r7, #4
 80020d0:	1d3b      	adds	r3, r7, #4
 80020d2:	0011      	movs	r1, r2
 80020d4:	0018      	movs	r0, r3
 80020d6:	f7fe fe4f 	bl	8000d78 <_ZN4MenuC1EPS_>
	MainMenu.addMenuItem("Ï0", 0, &MainMenu);
 80020da:	2450      	movs	r4, #80	; 0x50
 80020dc:	193b      	adds	r3, r7, r4
 80020de:	0018      	movs	r0, r3
 80020e0:	f005 fd96 	bl	8007c10 <_ZNSaIcEC1Ev>
 80020e4:	193a      	adds	r2, r7, r4
 80020e6:	49ed      	ldr	r1, [pc, #948]	; (800249c <main+0x404>)
 80020e8:	2538      	movs	r5, #56	; 0x38
 80020ea:	197b      	adds	r3, r7, r5
 80020ec:	0018      	movs	r0, r3
 80020ee:	f006 f8b7 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80020f2:	1d3b      	adds	r3, r7, #4
 80020f4:	1979      	adds	r1, r7, r5
 80020f6:	1d38      	adds	r0, r7, #4
 80020f8:	2200      	movs	r2, #0
 80020fa:	f7fe fe6b 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 80020fe:	197b      	adds	r3, r7, r5
 8002100:	0018      	movs	r0, r3
 8002102:	f005 ff8c 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002106:	193b      	adds	r3, r7, r4
 8002108:	0018      	movs	r0, r3
 800210a:	f005 fd83 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï1", 1, &MainMenu);
 800210e:	246c      	movs	r4, #108	; 0x6c
 8002110:	193b      	adds	r3, r7, r4
 8002112:	0018      	movs	r0, r3
 8002114:	f005 fd7c 	bl	8007c10 <_ZNSaIcEC1Ev>
 8002118:	193a      	adds	r2, r7, r4
 800211a:	49e1      	ldr	r1, [pc, #900]	; (80024a0 <main+0x408>)
 800211c:	2554      	movs	r5, #84	; 0x54
 800211e:	197b      	adds	r3, r7, r5
 8002120:	0018      	movs	r0, r3
 8002122:	f006 f89d 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002126:	1d3b      	adds	r3, r7, #4
 8002128:	1979      	adds	r1, r7, r5
 800212a:	1d38      	adds	r0, r7, #4
 800212c:	2201      	movs	r2, #1
 800212e:	f7fe fe51 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 8002132:	197b      	adds	r3, r7, r5
 8002134:	0018      	movs	r0, r3
 8002136:	f005 ff72 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800213a:	193b      	adds	r3, r7, r4
 800213c:	0018      	movs	r0, r3
 800213e:	f005 fd69 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï2", 2, &MainMenu);
 8002142:	2488      	movs	r4, #136	; 0x88
 8002144:	193b      	adds	r3, r7, r4
 8002146:	0018      	movs	r0, r3
 8002148:	f005 fd62 	bl	8007c10 <_ZNSaIcEC1Ev>
 800214c:	193a      	adds	r2, r7, r4
 800214e:	49d5      	ldr	r1, [pc, #852]	; (80024a4 <main+0x40c>)
 8002150:	2570      	movs	r5, #112	; 0x70
 8002152:	197b      	adds	r3, r7, r5
 8002154:	0018      	movs	r0, r3
 8002156:	f006 f883 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800215a:	1d3b      	adds	r3, r7, #4
 800215c:	1979      	adds	r1, r7, r5
 800215e:	1d38      	adds	r0, r7, #4
 8002160:	2202      	movs	r2, #2
 8002162:	f7fe fe37 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 8002166:	197b      	adds	r3, r7, r5
 8002168:	0018      	movs	r0, r3
 800216a:	f005 ff58 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800216e:	193b      	adds	r3, r7, r4
 8002170:	0018      	movs	r0, r3
 8002172:	f005 fd4f 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï3", 3, &MainMenu);
 8002176:	24a4      	movs	r4, #164	; 0xa4
 8002178:	193b      	adds	r3, r7, r4
 800217a:	0018      	movs	r0, r3
 800217c:	f005 fd48 	bl	8007c10 <_ZNSaIcEC1Ev>
 8002180:	193a      	adds	r2, r7, r4
 8002182:	49c9      	ldr	r1, [pc, #804]	; (80024a8 <main+0x410>)
 8002184:	258c      	movs	r5, #140	; 0x8c
 8002186:	197b      	adds	r3, r7, r5
 8002188:	0018      	movs	r0, r3
 800218a:	f006 f869 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800218e:	1d3b      	adds	r3, r7, #4
 8002190:	1979      	adds	r1, r7, r5
 8002192:	1d38      	adds	r0, r7, #4
 8002194:	2203      	movs	r2, #3
 8002196:	f7fe fe1d 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 800219a:	197b      	adds	r3, r7, r5
 800219c:	0018      	movs	r0, r3
 800219e:	f005 ff3e 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80021a2:	193b      	adds	r3, r7, r4
 80021a4:	0018      	movs	r0, r3
 80021a6:	f005 fd35 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï4", 4, &MainMenu);
 80021aa:	24c0      	movs	r4, #192	; 0xc0
 80021ac:	193b      	adds	r3, r7, r4
 80021ae:	0018      	movs	r0, r3
 80021b0:	f005 fd2e 	bl	8007c10 <_ZNSaIcEC1Ev>
 80021b4:	193a      	adds	r2, r7, r4
 80021b6:	49bd      	ldr	r1, [pc, #756]	; (80024ac <main+0x414>)
 80021b8:	25a8      	movs	r5, #168	; 0xa8
 80021ba:	197b      	adds	r3, r7, r5
 80021bc:	0018      	movs	r0, r3
 80021be:	f006 f84f 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80021c2:	1d3b      	adds	r3, r7, #4
 80021c4:	1979      	adds	r1, r7, r5
 80021c6:	1d38      	adds	r0, r7, #4
 80021c8:	2204      	movs	r2, #4
 80021ca:	f7fe fe03 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 80021ce:	197b      	adds	r3, r7, r5
 80021d0:	0018      	movs	r0, r3
 80021d2:	f005 ff24 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80021d6:	193b      	adds	r3, r7, r4
 80021d8:	0018      	movs	r0, r3
 80021da:	f005 fd1b 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï5", 5, &MainMenu);
 80021de:	24dc      	movs	r4, #220	; 0xdc
 80021e0:	193b      	adds	r3, r7, r4
 80021e2:	0018      	movs	r0, r3
 80021e4:	f005 fd14 	bl	8007c10 <_ZNSaIcEC1Ev>
 80021e8:	193a      	adds	r2, r7, r4
 80021ea:	49b1      	ldr	r1, [pc, #708]	; (80024b0 <main+0x418>)
 80021ec:	25c4      	movs	r5, #196	; 0xc4
 80021ee:	197b      	adds	r3, r7, r5
 80021f0:	0018      	movs	r0, r3
 80021f2:	f006 f835 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80021f6:	1d3b      	adds	r3, r7, #4
 80021f8:	1979      	adds	r1, r7, r5
 80021fa:	1d38      	adds	r0, r7, #4
 80021fc:	2205      	movs	r2, #5
 80021fe:	f7fe fde9 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 8002202:	197b      	adds	r3, r7, r5
 8002204:	0018      	movs	r0, r3
 8002206:	f005 ff0a 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800220a:	193b      	adds	r3, r7, r4
 800220c:	0018      	movs	r0, r3
 800220e:	f005 fd01 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï6", 6, &MainMenu);
 8002212:	24f8      	movs	r4, #248	; 0xf8
 8002214:	193b      	adds	r3, r7, r4
 8002216:	0018      	movs	r0, r3
 8002218:	f005 fcfa 	bl	8007c10 <_ZNSaIcEC1Ev>
 800221c:	193a      	adds	r2, r7, r4
 800221e:	49a5      	ldr	r1, [pc, #660]	; (80024b4 <main+0x41c>)
 8002220:	25e0      	movs	r5, #224	; 0xe0
 8002222:	197b      	adds	r3, r7, r5
 8002224:	0018      	movs	r0, r3
 8002226:	f006 f81b 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800222a:	1d3b      	adds	r3, r7, #4
 800222c:	1979      	adds	r1, r7, r5
 800222e:	1d38      	adds	r0, r7, #4
 8002230:	2206      	movs	r2, #6
 8002232:	f7fe fdcf 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 8002236:	197b      	adds	r3, r7, r5
 8002238:	0018      	movs	r0, r3
 800223a:	f005 fef0 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800223e:	193b      	adds	r3, r7, r4
 8002240:	0018      	movs	r0, r3
 8002242:	f005 fce7 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï7", 7, &MainMenu);
 8002246:	248a      	movs	r4, #138	; 0x8a
 8002248:	0064      	lsls	r4, r4, #1
 800224a:	193b      	adds	r3, r7, r4
 800224c:	0018      	movs	r0, r3
 800224e:	f005 fcdf 	bl	8007c10 <_ZNSaIcEC1Ev>
 8002252:	193a      	adds	r2, r7, r4
 8002254:	4998      	ldr	r1, [pc, #608]	; (80024b8 <main+0x420>)
 8002256:	25fc      	movs	r5, #252	; 0xfc
 8002258:	197b      	adds	r3, r7, r5
 800225a:	0018      	movs	r0, r3
 800225c:	f006 f800 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002260:	1d3b      	adds	r3, r7, #4
 8002262:	1979      	adds	r1, r7, r5
 8002264:	1d38      	adds	r0, r7, #4
 8002266:	2207      	movs	r2, #7
 8002268:	f7fe fdb4 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 800226c:	197b      	adds	r3, r7, r5
 800226e:	0018      	movs	r0, r3
 8002270:	f005 fed5 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002274:	193b      	adds	r3, r7, r4
 8002276:	0018      	movs	r0, r3
 8002278:	f005 fccc 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï8", 8, &MainMenu);
 800227c:	2498      	movs	r4, #152	; 0x98
 800227e:	0064      	lsls	r4, r4, #1
 8002280:	193b      	adds	r3, r7, r4
 8002282:	0018      	movs	r0, r3
 8002284:	f005 fcc4 	bl	8007c10 <_ZNSaIcEC1Ev>
 8002288:	193a      	adds	r2, r7, r4
 800228a:	498c      	ldr	r1, [pc, #560]	; (80024bc <main+0x424>)
 800228c:	258c      	movs	r5, #140	; 0x8c
 800228e:	006d      	lsls	r5, r5, #1
 8002290:	197b      	adds	r3, r7, r5
 8002292:	0018      	movs	r0, r3
 8002294:	f005 ffe4 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002298:	1d3b      	adds	r3, r7, #4
 800229a:	1979      	adds	r1, r7, r5
 800229c:	1d38      	adds	r0, r7, #4
 800229e:	2208      	movs	r2, #8
 80022a0:	f7fe fd98 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 80022a4:	197b      	adds	r3, r7, r5
 80022a6:	0018      	movs	r0, r3
 80022a8:	f005 feb9 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80022ac:	193b      	adds	r3, r7, r4
 80022ae:	0018      	movs	r0, r3
 80022b0:	f005 fcb0 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï9", 9, &MainMenu);
 80022b4:	24a6      	movs	r4, #166	; 0xa6
 80022b6:	0064      	lsls	r4, r4, #1
 80022b8:	193b      	adds	r3, r7, r4
 80022ba:	0018      	movs	r0, r3
 80022bc:	f005 fca8 	bl	8007c10 <_ZNSaIcEC1Ev>
 80022c0:	193a      	adds	r2, r7, r4
 80022c2:	497f      	ldr	r1, [pc, #508]	; (80024c0 <main+0x428>)
 80022c4:	259a      	movs	r5, #154	; 0x9a
 80022c6:	006d      	lsls	r5, r5, #1
 80022c8:	197b      	adds	r3, r7, r5
 80022ca:	0018      	movs	r0, r3
 80022cc:	f005 ffc8 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80022d0:	1d3b      	adds	r3, r7, #4
 80022d2:	1979      	adds	r1, r7, r5
 80022d4:	1d38      	adds	r0, r7, #4
 80022d6:	2209      	movs	r2, #9
 80022d8:	f7fe fd7c 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 80022dc:	197b      	adds	r3, r7, r5
 80022de:	0018      	movs	r0, r3
 80022e0:	f005 fe9d 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80022e4:	193b      	adds	r3, r7, r4
 80022e6:	0018      	movs	r0, r3
 80022e8:	f005 fc94 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï111", 10, &MainMenu);
 80022ec:	24b4      	movs	r4, #180	; 0xb4
 80022ee:	0064      	lsls	r4, r4, #1
 80022f0:	193b      	adds	r3, r7, r4
 80022f2:	0018      	movs	r0, r3
 80022f4:	f005 fc8c 	bl	8007c10 <_ZNSaIcEC1Ev>
 80022f8:	193a      	adds	r2, r7, r4
 80022fa:	4972      	ldr	r1, [pc, #456]	; (80024c4 <main+0x42c>)
 80022fc:	25a8      	movs	r5, #168	; 0xa8
 80022fe:	006d      	lsls	r5, r5, #1
 8002300:	197b      	adds	r3, r7, r5
 8002302:	0018      	movs	r0, r3
 8002304:	f005 ffac 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002308:	1d3b      	adds	r3, r7, #4
 800230a:	1979      	adds	r1, r7, r5
 800230c:	1d38      	adds	r0, r7, #4
 800230e:	220a      	movs	r2, #10
 8002310:	f7fe fd60 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 8002314:	197b      	adds	r3, r7, r5
 8002316:	0018      	movs	r0, r3
 8002318:	f005 fe81 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800231c:	193b      	adds	r3, r7, r4
 800231e:	0018      	movs	r0, r3
 8002320:	f005 fc78 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï222", 11, &MainMenu);
 8002324:	24c2      	movs	r4, #194	; 0xc2
 8002326:	0064      	lsls	r4, r4, #1
 8002328:	193b      	adds	r3, r7, r4
 800232a:	0018      	movs	r0, r3
 800232c:	f005 fc70 	bl	8007c10 <_ZNSaIcEC1Ev>
 8002330:	193a      	adds	r2, r7, r4
 8002332:	4965      	ldr	r1, [pc, #404]	; (80024c8 <main+0x430>)
 8002334:	25b6      	movs	r5, #182	; 0xb6
 8002336:	006d      	lsls	r5, r5, #1
 8002338:	197b      	adds	r3, r7, r5
 800233a:	0018      	movs	r0, r3
 800233c:	f005 ff90 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002340:	1d3b      	adds	r3, r7, #4
 8002342:	1979      	adds	r1, r7, r5
 8002344:	1d38      	adds	r0, r7, #4
 8002346:	220b      	movs	r2, #11
 8002348:	f7fe fd44 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 800234c:	197b      	adds	r3, r7, r5
 800234e:	0018      	movs	r0, r3
 8002350:	f005 fe65 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002354:	193b      	adds	r3, r7, r4
 8002356:	0018      	movs	r0, r3
 8002358:	f005 fc5c 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï12", 12, &MainMenu);
 800235c:	24d0      	movs	r4, #208	; 0xd0
 800235e:	0064      	lsls	r4, r4, #1
 8002360:	193b      	adds	r3, r7, r4
 8002362:	0018      	movs	r0, r3
 8002364:	f005 fc54 	bl	8007c10 <_ZNSaIcEC1Ev>
 8002368:	193a      	adds	r2, r7, r4
 800236a:	4958      	ldr	r1, [pc, #352]	; (80024cc <main+0x434>)
 800236c:	25c4      	movs	r5, #196	; 0xc4
 800236e:	006d      	lsls	r5, r5, #1
 8002370:	197b      	adds	r3, r7, r5
 8002372:	0018      	movs	r0, r3
 8002374:	f005 ff74 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002378:	1d3b      	adds	r3, r7, #4
 800237a:	1979      	adds	r1, r7, r5
 800237c:	1d38      	adds	r0, r7, #4
 800237e:	220c      	movs	r2, #12
 8002380:	f7fe fd28 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 8002384:	197b      	adds	r3, r7, r5
 8002386:	0018      	movs	r0, r3
 8002388:	f005 fe49 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800238c:	193b      	adds	r3, r7, r4
 800238e:	0018      	movs	r0, r3
 8002390:	f005 fc40 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï13", 13, &MainMenu);
 8002394:	24de      	movs	r4, #222	; 0xde
 8002396:	0064      	lsls	r4, r4, #1
 8002398:	193b      	adds	r3, r7, r4
 800239a:	0018      	movs	r0, r3
 800239c:	f005 fc38 	bl	8007c10 <_ZNSaIcEC1Ev>
 80023a0:	193a      	adds	r2, r7, r4
 80023a2:	494b      	ldr	r1, [pc, #300]	; (80024d0 <main+0x438>)
 80023a4:	25d2      	movs	r5, #210	; 0xd2
 80023a6:	006d      	lsls	r5, r5, #1
 80023a8:	197b      	adds	r3, r7, r5
 80023aa:	0018      	movs	r0, r3
 80023ac:	f005 ff58 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80023b0:	1d3b      	adds	r3, r7, #4
 80023b2:	1979      	adds	r1, r7, r5
 80023b4:	1d38      	adds	r0, r7, #4
 80023b6:	220d      	movs	r2, #13
 80023b8:	f7fe fd0c 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 80023bc:	197b      	adds	r3, r7, r5
 80023be:	0018      	movs	r0, r3
 80023c0:	f005 fe2d 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80023c4:	193b      	adds	r3, r7, r4
 80023c6:	0018      	movs	r0, r3
 80023c8:	f005 fc24 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï14", 14, &MainMenu);
 80023cc:	24ec      	movs	r4, #236	; 0xec
 80023ce:	0064      	lsls	r4, r4, #1
 80023d0:	193b      	adds	r3, r7, r4
 80023d2:	0018      	movs	r0, r3
 80023d4:	f005 fc1c 	bl	8007c10 <_ZNSaIcEC1Ev>
 80023d8:	193a      	adds	r2, r7, r4
 80023da:	493e      	ldr	r1, [pc, #248]	; (80024d4 <main+0x43c>)
 80023dc:	25e0      	movs	r5, #224	; 0xe0
 80023de:	006d      	lsls	r5, r5, #1
 80023e0:	197b      	adds	r3, r7, r5
 80023e2:	0018      	movs	r0, r3
 80023e4:	f005 ff3c 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80023e8:	1d3b      	adds	r3, r7, #4
 80023ea:	1979      	adds	r1, r7, r5
 80023ec:	1d38      	adds	r0, r7, #4
 80023ee:	220e      	movs	r2, #14
 80023f0:	f7fe fcf0 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 80023f4:	197b      	adds	r3, r7, r5
 80023f6:	0018      	movs	r0, r3
 80023f8:	f005 fe11 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80023fc:	193b      	adds	r3, r7, r4
 80023fe:	0018      	movs	r0, r3
 8002400:	f005 fc08 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï15", 15, &MainMenu);
 8002404:	24fa      	movs	r4, #250	; 0xfa
 8002406:	0064      	lsls	r4, r4, #1
 8002408:	193b      	adds	r3, r7, r4
 800240a:	0018      	movs	r0, r3
 800240c:	f005 fc00 	bl	8007c10 <_ZNSaIcEC1Ev>
 8002410:	193a      	adds	r2, r7, r4
 8002412:	4931      	ldr	r1, [pc, #196]	; (80024d8 <main+0x440>)
 8002414:	25ee      	movs	r5, #238	; 0xee
 8002416:	006d      	lsls	r5, r5, #1
 8002418:	197b      	adds	r3, r7, r5
 800241a:	0018      	movs	r0, r3
 800241c:	f005 ff20 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002420:	1d3b      	adds	r3, r7, #4
 8002422:	1979      	adds	r1, r7, r5
 8002424:	1d38      	adds	r0, r7, #4
 8002426:	220f      	movs	r2, #15
 8002428:	f7fe fcd4 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 800242c:	197b      	adds	r3, r7, r5
 800242e:	0018      	movs	r0, r3
 8002430:	f005 fdf5 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002434:	193b      	adds	r3, r7, r4
 8002436:	0018      	movs	r0, r3
 8002438:	f005 fbec 	bl	8007c14 <_ZNSaIcED1Ev>
	MainMenu.addMenuItem("Ï16", 16, &MainMenu);
 800243c:	2484      	movs	r4, #132	; 0x84
 800243e:	00a4      	lsls	r4, r4, #2
 8002440:	193b      	adds	r3, r7, r4
 8002442:	0018      	movs	r0, r3
 8002444:	f005 fbe4 	bl	8007c10 <_ZNSaIcEC1Ev>
 8002448:	193a      	adds	r2, r7, r4
 800244a:	4924      	ldr	r1, [pc, #144]	; (80024dc <main+0x444>)
 800244c:	25fc      	movs	r5, #252	; 0xfc
 800244e:	006d      	lsls	r5, r5, #1
 8002450:	197b      	adds	r3, r7, r5
 8002452:	0018      	movs	r0, r3
 8002454:	f005 ff04 	bl	8008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002458:	1d3b      	adds	r3, r7, #4
 800245a:	1979      	adds	r1, r7, r5
 800245c:	1d38      	adds	r0, r7, #4
 800245e:	2210      	movs	r2, #16
 8002460:	f7fe fcb8 	bl	8000dd4 <_ZN4Menu11addMenuItemENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEmPS_>
 8002464:	197b      	adds	r3, r7, r5
 8002466:	0018      	movs	r0, r3
 8002468:	f005 fdd9 	bl	800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800246c:	193b      	adds	r3, r7, r4
 800246e:	0018      	movs	r0, r3
 8002470:	f005 fbd0 	bl	8007c14 <_ZNSaIcED1Ev>

	MainMenu.showCursor();
 8002474:	1d3b      	adds	r3, r7, #4
 8002476:	0018      	movs	r0, r3
 8002478:	f7fe fe38 	bl	80010ec <_ZN4Menu10showCursorEv>
	MainMenu.showMenuItemsNumbering();
 800247c:	1d3b      	adds	r3, r7, #4
 800247e:	0018      	movs	r0, r3
 8002480:	f7fe fcf8 	bl	8000e74 <_ZN4Menu22showMenuItemsNumberingEv>

	WH2004.showMenu(MainMenu, 2);
 8002484:	1d3a      	adds	r2, r7, #4
 8002486:	2485      	movs	r4, #133	; 0x85
 8002488:	00a4      	lsls	r4, r4, #2
 800248a:	193b      	adds	r3, r7, r4
 800248c:	0011      	movs	r1, r2
 800248e:	0018      	movs	r0, r3
 8002490:	e026      	b.n	80024e0 <main+0x448>
 8002492:	46c0      	nop			; (mov r8, r8)
 8002494:	fffffdbc 	.word	0xfffffdbc
 8002498:	20000078 	.word	0x20000078
 800249c:	0800871c 	.word	0x0800871c
 80024a0:	08008720 	.word	0x08008720
 80024a4:	08008724 	.word	0x08008724
 80024a8:	08008728 	.word	0x08008728
 80024ac:	0800872c 	.word	0x0800872c
 80024b0:	08008730 	.word	0x08008730
 80024b4:	08008734 	.word	0x08008734
 80024b8:	08008738 	.word	0x08008738
 80024bc:	0800873c 	.word	0x0800873c
 80024c0:	08008740 	.word	0x08008740
 80024c4:	08008744 	.word	0x08008744
 80024c8:	0800874c 	.word	0x0800874c
 80024cc:	08008754 	.word	0x08008754
 80024d0:	08008758 	.word	0x08008758
 80024d4:	0800875c 	.word	0x0800875c
 80024d8:	08008760 	.word	0x08008760
 80024dc:	08008764 	.word	0x08008764
 80024e0:	f7ff fdaf 	bl	8002042 <_ZN4MenuC1ERKS_>
 80024e4:	1939      	adds	r1, r7, r4
 80024e6:	19bb      	adds	r3, r7, r6
 80024e8:	2202      	movs	r2, #2
 80024ea:	0018      	movs	r0, r3
 80024ec:	f7fe f9e1 	bl	80008b2 <_ZN3LCD8showMenuE4Menuh>
 80024f0:	193b      	adds	r3, r7, r4
 80024f2:	0018      	movs	r0, r3
 80024f4:	f7ff fd92 	bl	800201c <_ZN4MenuD1Ev>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80024f8:	e7fe      	b.n	80024f8 <main+0x460>
 80024fa:	46c0      	nop			; (mov r8, r8)

080024fc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024fc:	b590      	push	{r4, r7, lr}
 80024fe:	b095      	sub	sp, #84	; 0x54
 8002500:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002502:	2420      	movs	r4, #32
 8002504:	193b      	adds	r3, r7, r4
 8002506:	0018      	movs	r0, r3
 8002508:	2330      	movs	r3, #48	; 0x30
 800250a:	001a      	movs	r2, r3
 800250c:	2100      	movs	r1, #0
 800250e:	f005 ffa8 	bl	8008462 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002512:	2310      	movs	r3, #16
 8002514:	18fb      	adds	r3, r7, r3
 8002516:	0018      	movs	r0, r3
 8002518:	2310      	movs	r3, #16
 800251a:	001a      	movs	r2, r3
 800251c:	2100      	movs	r1, #0
 800251e:	f005 ffa0 	bl	8008462 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002522:	003b      	movs	r3, r7
 8002524:	0018      	movs	r0, r3
 8002526:	2310      	movs	r3, #16
 8002528:	001a      	movs	r2, r3
 800252a:	2100      	movs	r1, #0
 800252c:	f005 ff99 	bl	8008462 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002530:	0021      	movs	r1, r4
 8002532:	187b      	adds	r3, r7, r1
 8002534:	220a      	movs	r2, #10
 8002536:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002538:	187b      	adds	r3, r7, r1
 800253a:	2201      	movs	r2, #1
 800253c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800253e:	187b      	adds	r3, r7, r1
 8002540:	2210      	movs	r2, #16
 8002542:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002544:	187b      	adds	r3, r7, r1
 8002546:	2201      	movs	r2, #1
 8002548:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800254a:	187b      	adds	r3, r7, r1
 800254c:	2202      	movs	r2, #2
 800254e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002550:	187b      	adds	r3, r7, r1
 8002552:	2200      	movs	r2, #0
 8002554:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002556:	187b      	adds	r3, r7, r1
 8002558:	22a0      	movs	r2, #160	; 0xa0
 800255a:	0392      	lsls	r2, r2, #14
 800255c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800255e:	187b      	adds	r3, r7, r1
 8002560:	2200      	movs	r2, #0
 8002562:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002564:	187b      	adds	r3, r7, r1
 8002566:	0018      	movs	r0, r3
 8002568:	f003 fa94 	bl	8005a94 <HAL_RCC_OscConfig>
 800256c:	0003      	movs	r3, r0
 800256e:	1e5a      	subs	r2, r3, #1
 8002570:	4193      	sbcs	r3, r2
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <_Z18SystemClock_Configv+0x80>
  {
    Error_Handler();
 8002578:	f000 fa16 	bl	80029a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800257c:	2110      	movs	r1, #16
 800257e:	187b      	adds	r3, r7, r1
 8002580:	2207      	movs	r2, #7
 8002582:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002584:	187b      	adds	r3, r7, r1
 8002586:	2202      	movs	r2, #2
 8002588:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800258a:	187b      	adds	r3, r7, r1
 800258c:	2200      	movs	r2, #0
 800258e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002590:	187b      	adds	r3, r7, r1
 8002592:	2200      	movs	r2, #0
 8002594:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002596:	187b      	adds	r3, r7, r1
 8002598:	2101      	movs	r1, #1
 800259a:	0018      	movs	r0, r3
 800259c:	f003 fd94 	bl	80060c8 <HAL_RCC_ClockConfig>
 80025a0:	0003      	movs	r3, r0
 80025a2:	1e5a      	subs	r2, r3, #1
 80025a4:	4193      	sbcs	r3, r2
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <_Z18SystemClock_Configv+0xb4>
  {
    Error_Handler();
 80025ac:	f000 f9fc 	bl	80029a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
 80025b0:	003b      	movs	r3, r7
 80025b2:	4a0c      	ldr	r2, [pc, #48]	; (80025e4 <_Z18SystemClock_Configv+0xe8>)
 80025b4:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80025b6:	003b      	movs	r3, r7
 80025b8:	2200      	movs	r2, #0
 80025ba:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80025bc:	003b      	movs	r3, r7
 80025be:	2280      	movs	r2, #128	; 0x80
 80025c0:	0092      	lsls	r2, r2, #2
 80025c2:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025c4:	003b      	movs	r3, r7
 80025c6:	0018      	movs	r0, r3
 80025c8:	f003 fec2 	bl	8006350 <HAL_RCCEx_PeriphCLKConfig>
 80025cc:	0003      	movs	r3, r0
 80025ce:	1e5a      	subs	r2, r3, #1
 80025d0:	4193      	sbcs	r3, r2
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <_Z18SystemClock_Configv+0xe0>
  {
    Error_Handler();
 80025d8:	f000 f9e6 	bl	80029a8 <Error_Handler>
  }
}
 80025dc:	46c0      	nop			; (mov r8, r8)
 80025de:	46bd      	mov	sp, r7
 80025e0:	b015      	add	sp, #84	; 0x54
 80025e2:	bd90      	pop	{r4, r7, pc}
 80025e4:	00010020 	.word	0x00010020

080025e8 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025ec:	4b21      	ldr	r3, [pc, #132]	; (8002674 <_ZL12MX_I2C1_Initv+0x8c>)
 80025ee:	4a22      	ldr	r2, [pc, #136]	; (8002678 <_ZL12MX_I2C1_Initv+0x90>)
 80025f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 80025f2:	4b20      	ldr	r3, [pc, #128]	; (8002674 <_ZL12MX_I2C1_Initv+0x8c>)
 80025f4:	4a21      	ldr	r2, [pc, #132]	; (800267c <_ZL12MX_I2C1_Initv+0x94>)
 80025f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80025f8:	4b1e      	ldr	r3, [pc, #120]	; (8002674 <_ZL12MX_I2C1_Initv+0x8c>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025fe:	4b1d      	ldr	r3, [pc, #116]	; (8002674 <_ZL12MX_I2C1_Initv+0x8c>)
 8002600:	2201      	movs	r2, #1
 8002602:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002604:	4b1b      	ldr	r3, [pc, #108]	; (8002674 <_ZL12MX_I2C1_Initv+0x8c>)
 8002606:	2200      	movs	r2, #0
 8002608:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800260a:	4b1a      	ldr	r3, [pc, #104]	; (8002674 <_ZL12MX_I2C1_Initv+0x8c>)
 800260c:	2200      	movs	r2, #0
 800260e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002610:	4b18      	ldr	r3, [pc, #96]	; (8002674 <_ZL12MX_I2C1_Initv+0x8c>)
 8002612:	2200      	movs	r2, #0
 8002614:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002616:	4b17      	ldr	r3, [pc, #92]	; (8002674 <_ZL12MX_I2C1_Initv+0x8c>)
 8002618:	2200      	movs	r2, #0
 800261a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800261c:	4b15      	ldr	r3, [pc, #84]	; (8002674 <_ZL12MX_I2C1_Initv+0x8c>)
 800261e:	2200      	movs	r2, #0
 8002620:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002622:	4b14      	ldr	r3, [pc, #80]	; (8002674 <_ZL12MX_I2C1_Initv+0x8c>)
 8002624:	0018      	movs	r0, r3
 8002626:	f001 fb7b 	bl	8003d20 <HAL_I2C_Init>
 800262a:	0003      	movs	r3, r0
 800262c:	1e5a      	subs	r2, r3, #1
 800262e:	4193      	sbcs	r3, r2
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <_ZL12MX_I2C1_Initv+0x52>
  {
    Error_Handler();
 8002636:	f000 f9b7 	bl	80029a8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800263a:	4b0e      	ldr	r3, [pc, #56]	; (8002674 <_ZL12MX_I2C1_Initv+0x8c>)
 800263c:	2100      	movs	r1, #0
 800263e:	0018      	movs	r0, r3
 8002640:	f003 f990 	bl	8005964 <HAL_I2CEx_ConfigAnalogFilter>
 8002644:	0003      	movs	r3, r0
 8002646:	1e5a      	subs	r2, r3, #1
 8002648:	4193      	sbcs	r3, r2
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <_ZL12MX_I2C1_Initv+0x6c>
  {
    Error_Handler();
 8002650:	f000 f9aa 	bl	80029a8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002654:	4b07      	ldr	r3, [pc, #28]	; (8002674 <_ZL12MX_I2C1_Initv+0x8c>)
 8002656:	2100      	movs	r1, #0
 8002658:	0018      	movs	r0, r3
 800265a:	f003 f9cf 	bl	80059fc <HAL_I2CEx_ConfigDigitalFilter>
 800265e:	0003      	movs	r3, r0
 8002660:	1e5a      	subs	r2, r3, #1
 8002662:	4193      	sbcs	r3, r2
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <_ZL12MX_I2C1_Initv+0x86>
  {
    Error_Handler();
 800266a:	f000 f99d 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800266e:	46c0      	nop			; (mov r8, r8)
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	20000078 	.word	0x20000078
 8002678:	40005400 	.word	0x40005400
 800267c:	0000020b 	.word	0x0000020b

08002680 <_ZL11MX_RTC_Initv>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002686:	1d3b      	adds	r3, r7, #4
 8002688:	0018      	movs	r0, r3
 800268a:	2314      	movs	r3, #20
 800268c:	001a      	movs	r2, r3
 800268e:	2100      	movs	r1, #0
 8002690:	f005 fee7 	bl	8008462 <memset>
  RTC_DateTypeDef sDate = {0};
 8002694:	003b      	movs	r3, r7
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800269a:	4b2e      	ldr	r3, [pc, #184]	; (8002754 <_ZL11MX_RTC_Initv+0xd4>)
 800269c:	4a2e      	ldr	r2, [pc, #184]	; (8002758 <_ZL11MX_RTC_Initv+0xd8>)
 800269e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80026a0:	4b2c      	ldr	r3, [pc, #176]	; (8002754 <_ZL11MX_RTC_Initv+0xd4>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80026a6:	4b2b      	ldr	r3, [pc, #172]	; (8002754 <_ZL11MX_RTC_Initv+0xd4>)
 80026a8:	227f      	movs	r2, #127	; 0x7f
 80026aa:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 311;
 80026ac:	4b29      	ldr	r3, [pc, #164]	; (8002754 <_ZL11MX_RTC_Initv+0xd4>)
 80026ae:	2238      	movs	r2, #56	; 0x38
 80026b0:	32ff      	adds	r2, #255	; 0xff
 80026b2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80026b4:	4b27      	ldr	r3, [pc, #156]	; (8002754 <_ZL11MX_RTC_Initv+0xd4>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80026ba:	4b26      	ldr	r3, [pc, #152]	; (8002754 <_ZL11MX_RTC_Initv+0xd4>)
 80026bc:	2200      	movs	r2, #0
 80026be:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80026c0:	4b24      	ldr	r3, [pc, #144]	; (8002754 <_ZL11MX_RTC_Initv+0xd4>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80026c6:	4b23      	ldr	r3, [pc, #140]	; (8002754 <_ZL11MX_RTC_Initv+0xd4>)
 80026c8:	0018      	movs	r0, r3
 80026ca:	f003 ff0f 	bl	80064ec <HAL_RTC_Init>
 80026ce:	0003      	movs	r3, r0
 80026d0:	1e5a      	subs	r2, r3, #1
 80026d2:	4193      	sbcs	r3, r2
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <_ZL11MX_RTC_Initv+0x5e>
  {
    Error_Handler();
 80026da:	f000 f965 	bl	80029a8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x16;
 80026de:	1d3b      	adds	r3, r7, #4
 80026e0:	2216      	movs	r2, #22
 80026e2:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x10;
 80026e4:	1d3b      	adds	r3, r7, #4
 80026e6:	2210      	movs	r2, #16
 80026e8:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80026ea:	1d3b      	adds	r3, r7, #4
 80026ec:	2200      	movs	r2, #0
 80026ee:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80026f0:	1d3b      	adds	r3, r7, #4
 80026f2:	2200      	movs	r2, #0
 80026f4:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80026f6:	1d3b      	adds	r3, r7, #4
 80026f8:	2200      	movs	r2, #0
 80026fa:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80026fc:	1d39      	adds	r1, r7, #4
 80026fe:	4b15      	ldr	r3, [pc, #84]	; (8002754 <_ZL11MX_RTC_Initv+0xd4>)
 8002700:	2201      	movs	r2, #1
 8002702:	0018      	movs	r0, r3
 8002704:	f003 ff8a 	bl	800661c <HAL_RTC_SetTime>
 8002708:	0003      	movs	r3, r0
 800270a:	1e5a      	subs	r2, r3, #1
 800270c:	4193      	sbcs	r3, r2
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <_ZL11MX_RTC_Initv+0x98>
  {
    Error_Handler();
 8002714:	f000 f948 	bl	80029a8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8002718:	003b      	movs	r3, r7
 800271a:	2204      	movs	r2, #4
 800271c:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_MARCH;
 800271e:	003b      	movs	r3, r7
 8002720:	2203      	movs	r2, #3
 8002722:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x30;
 8002724:	003b      	movs	r3, r7
 8002726:	2230      	movs	r2, #48	; 0x30
 8002728:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x23;
 800272a:	003b      	movs	r3, r7
 800272c:	2223      	movs	r2, #35	; 0x23
 800272e:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002730:	0039      	movs	r1, r7
 8002732:	4b08      	ldr	r3, [pc, #32]	; (8002754 <_ZL11MX_RTC_Initv+0xd4>)
 8002734:	2201      	movs	r2, #1
 8002736:	0018      	movs	r0, r3
 8002738:	f004 f816 	bl	8006768 <HAL_RTC_SetDate>
 800273c:	0003      	movs	r3, r0
 800273e:	1e5a      	subs	r2, r3, #1
 8002740:	4193      	sbcs	r3, r2
 8002742:	b2db      	uxtb	r3, r3
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <_ZL11MX_RTC_Initv+0xcc>
  {
    Error_Handler();
 8002748:	f000 f92e 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800274c:	46c0      	nop			; (mov r8, r8)
 800274e:	46bd      	mov	sp, r7
 8002750:	b006      	add	sp, #24
 8002752:	bd80      	pop	{r7, pc}
 8002754:	20000154 	.word	0x20000154
 8002758:	40002800 	.word	0x40002800

0800275c <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002760:	4b0e      	ldr	r3, [pc, #56]	; (800279c <_ZL12MX_TIM6_Initv+0x40>)
 8002762:	4a0f      	ldr	r2, [pc, #60]	; (80027a0 <_ZL12MX_TIM6_Initv+0x44>)
 8002764:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48000 - 1;
 8002766:	4b0d      	ldr	r3, [pc, #52]	; (800279c <_ZL12MX_TIM6_Initv+0x40>)
 8002768:	4a0e      	ldr	r2, [pc, #56]	; (80027a4 <_ZL12MX_TIM6_Initv+0x48>)
 800276a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800276c:	4b0b      	ldr	r3, [pc, #44]	; (800279c <_ZL12MX_TIM6_Initv+0x40>)
 800276e:	2200      	movs	r2, #0
 8002770:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10 - 1;
 8002772:	4b0a      	ldr	r3, [pc, #40]	; (800279c <_ZL12MX_TIM6_Initv+0x40>)
 8002774:	2209      	movs	r2, #9
 8002776:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002778:	4b08      	ldr	r3, [pc, #32]	; (800279c <_ZL12MX_TIM6_Initv+0x40>)
 800277a:	2200      	movs	r2, #0
 800277c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800277e:	4b07      	ldr	r3, [pc, #28]	; (800279c <_ZL12MX_TIM6_Initv+0x40>)
 8002780:	0018      	movs	r0, r3
 8002782:	f004 f936 	bl	80069f2 <HAL_TIM_Base_Init>
 8002786:	0003      	movs	r3, r0
 8002788:	1e5a      	subs	r2, r3, #1
 800278a:	4193      	sbcs	r3, r2
 800278c:	b2db      	uxtb	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <_ZL12MX_TIM6_Initv+0x3a>
  {
    Error_Handler();
 8002792:	f000 f909 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002796:	46c0      	nop			; (mov r8, r8)
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	20000174 	.word	0x20000174
 80027a0:	40001000 	.word	0x40001000
 80027a4:	0000bb7f 	.word	0x0000bb7f

080027a8 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027ac:	4b16      	ldr	r3, [pc, #88]	; (8002808 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027ae:	4a17      	ldr	r2, [pc, #92]	; (800280c <_ZL19MX_USART2_UART_Initv+0x64>)
 80027b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80027b2:	4b15      	ldr	r3, [pc, #84]	; (8002808 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027b4:	2296      	movs	r2, #150	; 0x96
 80027b6:	0212      	lsls	r2, r2, #8
 80027b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027ba:	4b13      	ldr	r3, [pc, #76]	; (8002808 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027bc:	2200      	movs	r2, #0
 80027be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027c0:	4b11      	ldr	r3, [pc, #68]	; (8002808 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027c6:	4b10      	ldr	r3, [pc, #64]	; (8002808 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027cc:	4b0e      	ldr	r3, [pc, #56]	; (8002808 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027ce:	220c      	movs	r2, #12
 80027d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027d2:	4b0d      	ldr	r3, [pc, #52]	; (8002808 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027d8:	4b0b      	ldr	r3, [pc, #44]	; (8002808 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027da:	2200      	movs	r2, #0
 80027dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027de:	4b0a      	ldr	r3, [pc, #40]	; (8002808 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027e4:	4b08      	ldr	r3, [pc, #32]	; (8002808 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027ea:	4b07      	ldr	r3, [pc, #28]	; (8002808 <_ZL19MX_USART2_UART_Initv+0x60>)
 80027ec:	0018      	movs	r0, r3
 80027ee:	f004 fb15 	bl	8006e1c <HAL_UART_Init>
 80027f2:	0003      	movs	r3, r0
 80027f4:	1e5a      	subs	r2, r3, #1
 80027f6:	4193      	sbcs	r3, r2
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 80027fe:	f000 f8d3 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002802:	46c0      	nop			; (mov r8, r8)
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	200001bc 	.word	0x200001bc
 800280c:	40004400 	.word	0x40004400

08002810 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002816:	4b10      	ldr	r3, [pc, #64]	; (8002858 <_ZL11MX_DMA_Initv+0x48>)
 8002818:	695a      	ldr	r2, [r3, #20]
 800281a:	4b0f      	ldr	r3, [pc, #60]	; (8002858 <_ZL11MX_DMA_Initv+0x48>)
 800281c:	2101      	movs	r1, #1
 800281e:	430a      	orrs	r2, r1
 8002820:	615a      	str	r2, [r3, #20]
 8002822:	4b0d      	ldr	r3, [pc, #52]	; (8002858 <_ZL11MX_DMA_Initv+0x48>)
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	2201      	movs	r2, #1
 8002828:	4013      	ands	r3, r2
 800282a:	607b      	str	r3, [r7, #4]
 800282c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800282e:	2200      	movs	r2, #0
 8002830:	2100      	movs	r1, #0
 8002832:	200a      	movs	r0, #10
 8002834:	f000 fe92 	bl	800355c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002838:	200a      	movs	r0, #10
 800283a:	f000 fea4 	bl	8003586 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800283e:	2200      	movs	r2, #0
 8002840:	2100      	movs	r1, #0
 8002842:	200b      	movs	r0, #11
 8002844:	f000 fe8a 	bl	800355c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8002848:	200b      	movs	r0, #11
 800284a:	f000 fe9c 	bl	8003586 <HAL_NVIC_EnableIRQ>

}
 800284e:	46c0      	nop			; (mov r8, r8)
 8002850:	46bd      	mov	sp, r7
 8002852:	b002      	add	sp, #8
 8002854:	bd80      	pop	{r7, pc}
 8002856:	46c0      	nop			; (mov r8, r8)
 8002858:	40021000 	.word	0x40021000

0800285c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800285c:	b590      	push	{r4, r7, lr}
 800285e:	b089      	sub	sp, #36	; 0x24
 8002860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002862:	240c      	movs	r4, #12
 8002864:	193b      	adds	r3, r7, r4
 8002866:	0018      	movs	r0, r3
 8002868:	2314      	movs	r3, #20
 800286a:	001a      	movs	r2, r3
 800286c:	2100      	movs	r1, #0
 800286e:	f005 fdf8 	bl	8008462 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002872:	4b49      	ldr	r3, [pc, #292]	; (8002998 <_ZL12MX_GPIO_Initv+0x13c>)
 8002874:	695a      	ldr	r2, [r3, #20]
 8002876:	4b48      	ldr	r3, [pc, #288]	; (8002998 <_ZL12MX_GPIO_Initv+0x13c>)
 8002878:	2180      	movs	r1, #128	; 0x80
 800287a:	0289      	lsls	r1, r1, #10
 800287c:	430a      	orrs	r2, r1
 800287e:	615a      	str	r2, [r3, #20]
 8002880:	4b45      	ldr	r3, [pc, #276]	; (8002998 <_ZL12MX_GPIO_Initv+0x13c>)
 8002882:	695a      	ldr	r2, [r3, #20]
 8002884:	2380      	movs	r3, #128	; 0x80
 8002886:	029b      	lsls	r3, r3, #10
 8002888:	4013      	ands	r3, r2
 800288a:	60bb      	str	r3, [r7, #8]
 800288c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800288e:	4b42      	ldr	r3, [pc, #264]	; (8002998 <_ZL12MX_GPIO_Initv+0x13c>)
 8002890:	695a      	ldr	r2, [r3, #20]
 8002892:	4b41      	ldr	r3, [pc, #260]	; (8002998 <_ZL12MX_GPIO_Initv+0x13c>)
 8002894:	2180      	movs	r1, #128	; 0x80
 8002896:	02c9      	lsls	r1, r1, #11
 8002898:	430a      	orrs	r2, r1
 800289a:	615a      	str	r2, [r3, #20]
 800289c:	4b3e      	ldr	r3, [pc, #248]	; (8002998 <_ZL12MX_GPIO_Initv+0x13c>)
 800289e:	695a      	ldr	r2, [r3, #20]
 80028a0:	2380      	movs	r3, #128	; 0x80
 80028a2:	02db      	lsls	r3, r3, #11
 80028a4:	4013      	ands	r3, r2
 80028a6:	607b      	str	r3, [r7, #4]
 80028a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028aa:	4b3b      	ldr	r3, [pc, #236]	; (8002998 <_ZL12MX_GPIO_Initv+0x13c>)
 80028ac:	695a      	ldr	r2, [r3, #20]
 80028ae:	4b3a      	ldr	r3, [pc, #232]	; (8002998 <_ZL12MX_GPIO_Initv+0x13c>)
 80028b0:	2180      	movs	r1, #128	; 0x80
 80028b2:	0309      	lsls	r1, r1, #12
 80028b4:	430a      	orrs	r2, r1
 80028b6:	615a      	str	r2, [r3, #20]
 80028b8:	4b37      	ldr	r3, [pc, #220]	; (8002998 <_ZL12MX_GPIO_Initv+0x13c>)
 80028ba:	695a      	ldr	r2, [r3, #20]
 80028bc:	2380      	movs	r3, #128	; 0x80
 80028be:	031b      	lsls	r3, r3, #12
 80028c0:	4013      	ands	r3, r2
 80028c2:	603b      	str	r3, [r7, #0]
 80028c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80028c6:	23f0      	movs	r3, #240	; 0xf0
 80028c8:	021b      	lsls	r3, r3, #8
 80028ca:	4834      	ldr	r0, [pc, #208]	; (800299c <_ZL12MX_GPIO_Initv+0x140>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	0019      	movs	r1, r3
 80028d0:	f001 fa08 	bl	8003ce4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80028d4:	23f0      	movs	r3, #240	; 0xf0
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	4831      	ldr	r0, [pc, #196]	; (80029a0 <_ZL12MX_GPIO_Initv+0x144>)
 80028da:	2200      	movs	r2, #0
 80028dc:	0019      	movs	r1, r3
 80028de:	f001 fa01 	bl	8003ce4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80028e2:	23d8      	movs	r3, #216	; 0xd8
 80028e4:	0159      	lsls	r1, r3, #5
 80028e6:	2390      	movs	r3, #144	; 0x90
 80028e8:	05db      	lsls	r3, r3, #23
 80028ea:	2200      	movs	r2, #0
 80028ec:	0018      	movs	r0, r3
 80028ee:	f001 f9f9 	bl	8003ce4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA4 PA5 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10;
 80028f2:	193b      	adds	r3, r7, r4
 80028f4:	4a2b      	ldr	r2, [pc, #172]	; (80029a4 <_ZL12MX_GPIO_Initv+0x148>)
 80028f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028f8:	193b      	adds	r3, r7, r4
 80028fa:	2200      	movs	r2, #0
 80028fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80028fe:	193b      	adds	r3, r7, r4
 8002900:	2202      	movs	r2, #2
 8002902:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002904:	193a      	adds	r2, r7, r4
 8002906:	2390      	movs	r3, #144	; 0x90
 8002908:	05db      	lsls	r3, r3, #23
 800290a:	0011      	movs	r1, r2
 800290c:	0018      	movs	r0, r3
 800290e:	f001 f879 	bl	8003a04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002912:	0021      	movs	r1, r4
 8002914:	187b      	adds	r3, r7, r1
 8002916:	22f0      	movs	r2, #240	; 0xf0
 8002918:	0212      	lsls	r2, r2, #8
 800291a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800291c:	000c      	movs	r4, r1
 800291e:	193b      	adds	r3, r7, r4
 8002920:	2201      	movs	r2, #1
 8002922:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002924:	193b      	adds	r3, r7, r4
 8002926:	2200      	movs	r2, #0
 8002928:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800292a:	193b      	adds	r3, r7, r4
 800292c:	2200      	movs	r2, #0
 800292e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002930:	193b      	adds	r3, r7, r4
 8002932:	4a1a      	ldr	r2, [pc, #104]	; (800299c <_ZL12MX_GPIO_Initv+0x140>)
 8002934:	0019      	movs	r1, r3
 8002936:	0010      	movs	r0, r2
 8002938:	f001 f864 	bl	8003a04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800293c:	0021      	movs	r1, r4
 800293e:	187b      	adds	r3, r7, r1
 8002940:	22f0      	movs	r2, #240	; 0xf0
 8002942:	0092      	lsls	r2, r2, #2
 8002944:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002946:	000c      	movs	r4, r1
 8002948:	193b      	adds	r3, r7, r4
 800294a:	2201      	movs	r2, #1
 800294c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294e:	193b      	adds	r3, r7, r4
 8002950:	2200      	movs	r2, #0
 8002952:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002954:	193b      	adds	r3, r7, r4
 8002956:	2200      	movs	r2, #0
 8002958:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800295a:	193b      	adds	r3, r7, r4
 800295c:	4a10      	ldr	r2, [pc, #64]	; (80029a0 <_ZL12MX_GPIO_Initv+0x144>)
 800295e:	0019      	movs	r1, r3
 8002960:	0010      	movs	r0, r2
 8002962:	f001 f84f 	bl	8003a04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8002966:	0021      	movs	r1, r4
 8002968:	187b      	adds	r3, r7, r1
 800296a:	22d8      	movs	r2, #216	; 0xd8
 800296c:	0152      	lsls	r2, r2, #5
 800296e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002970:	187b      	adds	r3, r7, r1
 8002972:	2201      	movs	r2, #1
 8002974:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002976:	187b      	adds	r3, r7, r1
 8002978:	2200      	movs	r2, #0
 800297a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297c:	187b      	adds	r3, r7, r1
 800297e:	2200      	movs	r2, #0
 8002980:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002982:	187a      	adds	r2, r7, r1
 8002984:	2390      	movs	r3, #144	; 0x90
 8002986:	05db      	lsls	r3, r3, #23
 8002988:	0011      	movs	r1, r2
 800298a:	0018      	movs	r0, r3
 800298c:	f001 f83a 	bl	8003a04 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002990:	46c0      	nop			; (mov r8, r8)
 8002992:	46bd      	mov	sp, r7
 8002994:	b009      	add	sp, #36	; 0x24
 8002996:	bd90      	pop	{r4, r7, pc}
 8002998:	40021000 	.word	0x40021000
 800299c:	48000400 	.word	0x48000400
 80029a0:	48000800 	.word	0x48000800
 80029a4:	00000431 	.word	0x00000431

080029a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029ac:	b672      	cpsid	i
}
 80029ae:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029b0:	e7fe      	b.n	80029b0 <Error_Handler+0x8>

080029b2 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 80029b2:	b5b0      	push	{r4, r5, r7, lr}
 80029b4:	b082      	sub	sp, #8
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681c      	ldr	r4, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	0018      	movs	r0, r3
 80029c6:	f7fe fded 	bl	80015a4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 80029ca:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80029cc:	001a      	movs	r2, r3
 80029ce:	0029      	movs	r1, r5
 80029d0:	0020      	movs	r0, r4
 80029d2:	f7fe fdf0 	bl	80015b6 <_ZSt8_DestroyIPN4Menu8MenuItemES1_EvT_S3_RSaIT0_E>
      }
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	0018      	movs	r0, r3
 80029da:	f000 f850 	bl	8002a7e <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EED1Ev>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	0018      	movs	r0, r3
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b002      	add	sp, #8
 80029e6:	bdb0      	pop	{r4, r5, r7, pc}

080029e8 <_ZNSt6vectorIN4Menu8MenuItemESaIS1_EEC1ERKS3_>:
      vector(const vector& __x)
 80029e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
	_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()))
 80029f2:	687c      	ldr	r4, [r7, #4]
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	0018      	movs	r0, r3
 80029f8:	f7fe fcd5 	bl	80013a6 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE4sizeEv>
 80029fc:	0005      	movs	r5, r0
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	0018      	movs	r0, r3
 8002a02:	f7ff f825 	bl	8001a50 <_ZNKSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8002a06:	0002      	movs	r2, r0
 8002a08:	260c      	movs	r6, #12
 8002a0a:	19bb      	adds	r3, r7, r6
 8002a0c:	0011      	movs	r1, r2
 8002a0e:	0018      	movs	r0, r3
 8002a10:	f000 f84f 	bl	8002ab2 <_ZN9__gnu_cxx14__alloc_traitsISaIN4Menu8MenuItemEES2_E17_S_select_on_copyERKS3_>
 8002a14:	19bb      	adds	r3, r7, r6
 8002a16:	001a      	movs	r2, r3
 8002a18:	0029      	movs	r1, r5
 8002a1a:	0020      	movs	r0, r4
 8002a1c:	f000 f865 	bl	8002aea <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EEC1EjRKS2_>
 8002a20:	19bb      	adds	r3, r7, r6
 8002a22:	0018      	movs	r0, r3
 8002a24:	f000 f854 	bl	8002ad0 <_ZNSaIN4Menu8MenuItemEED1Ev>
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	f000 f874 	bl	8002b18 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE5beginEv>
 8002a30:	0005      	movs	r5, r0
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	0018      	movs	r0, r3
 8002a36:	f000 f87f 	bl	8002b38 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE3endEv>
 8002a3a:	0006      	movs	r6, r0
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681c      	ldr	r4, [r3, #0]
				      _M_get_Tp_allocator());
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	0018      	movs	r0, r3
 8002a44:	f7fe fdae 	bl	80015a4 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE19_M_get_Tp_allocatorEv>
 8002a48:	0003      	movs	r3, r0
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8002a4a:	0022      	movs	r2, r4
 8002a4c:	0031      	movs	r1, r6
 8002a4e:	0028      	movs	r0, r5
 8002a50:	f000 f883 	bl	8002b5a <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS3_SaIS3_EEEEPS3_S3_ET0_T_SC_SB_RSaIT1_E>
 8002a54:	0002      	movs	r2, r0
	this->_M_impl._M_finish =
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	605a      	str	r2, [r3, #4]
      }
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	b005      	add	sp, #20
 8002a62:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002a64 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	0018      	movs	r0, r3
 8002a70:	f000 f82e 	bl	8002ad0 <_ZNSaIN4Menu8MenuItemEED1Ev>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	0018      	movs	r0, r3
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	b002      	add	sp, #8
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b082      	sub	sp, #8
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	689a      	ldr	r2, [r3, #8]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	115b      	asrs	r3, r3, #5
	_M_deallocate(_M_impl._M_start,
 8002a96:	001a      	movs	r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	0018      	movs	r0, r3
 8002a9c:	f7fe fd6f 	bl	800157e <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE13_M_deallocateEPS1_j>
      }
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	0018      	movs	r0, r3
 8002aa4:	f7ff ffde 	bl	8002a64 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE12_Vector_implD1Ev>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	0018      	movs	r0, r3
 8002aac:	46bd      	mov	sp, r7
 8002aae:	b002      	add	sp, #8
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <_ZN9__gnu_cxx14__alloc_traitsISaIN4Menu8MenuItemEES2_E17_S_select_on_copyERKS3_>:
    static constexpr _Alloc _S_select_on_copy(const _Alloc& __a)
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b082      	sub	sp, #8
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
 8002aba:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	0011      	movs	r1, r2
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	f000 f85b 	bl	8002b7e <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE37select_on_container_copy_constructionERKS2_>
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	46bd      	mov	sp, r7
 8002acc:	b002      	add	sp, #8
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <_ZNSaIN4Menu8MenuItemEED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	0018      	movs	r0, r3
 8002adc:	f000 f86e 	bl	8002bbc <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEED1Ev>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	0018      	movs	r0, r3
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	b002      	add	sp, #8
 8002ae8:	bd80      	pop	{r7, pc}

08002aea <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EEC1EjRKS2_>:
      _Vector_base(size_t __n, const allocator_type& __a)
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b084      	sub	sp, #16
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	60f8      	str	r0, [r7, #12]
 8002af2:	60b9      	str	r1, [r7, #8]
 8002af4:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	0011      	movs	r1, r2
 8002afc:	0018      	movs	r0, r3
 8002afe:	f000 f866 	bl	8002bce <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE12_Vector_implC1ERKS2_>
      { _M_create_storage(__n); }
 8002b02:	68ba      	ldr	r2, [r7, #8]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	0011      	movs	r1, r2
 8002b08:	0018      	movs	r0, r3
 8002b0a:	f000 f874 	bl	8002bf6 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE17_M_create_storageEj>
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	0018      	movs	r0, r3
 8002b12:	46bd      	mov	sp, r7
 8002b14:	b004      	add	sp, #16
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE5beginEv>:
      begin() const _GLIBCXX_NOEXCEPT
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_start); }
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	230c      	movs	r3, #12
 8002b24:	18fb      	adds	r3, r7, r3
 8002b26:	0011      	movs	r1, r2
 8002b28:	0018      	movs	r0, r3
 8002b2a:	f000 f881 	bl	8002c30 <_ZN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEC1ERKS4_>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	0018      	movs	r0, r3
 8002b32:	46bd      	mov	sp, r7
 8002b34:	b004      	add	sp, #16
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <_ZNKSt6vectorIN4Menu8MenuItemESaIS1_EE3endEv>:
      end() const _GLIBCXX_NOEXCEPT
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_finish); }
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	1d1a      	adds	r2, r3, #4
 8002b44:	230c      	movs	r3, #12
 8002b46:	18fb      	adds	r3, r7, r3
 8002b48:	0011      	movs	r1, r2
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	f000 f870 	bl	8002c30 <_ZN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEC1ERKS4_>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	0018      	movs	r0, r3
 8002b54:	46bd      	mov	sp, r7
 8002b56:	b004      	add	sp, #16
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS3_SaIS3_EEEEPS3_S3_ET0_T_SC_SB_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b084      	sub	sp, #16
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	60f8      	str	r0, [r7, #12]
 8002b62:	60b9      	str	r1, [r7, #8]
 8002b64:	607a      	str	r2, [r7, #4]
 8002b66:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	68b9      	ldr	r1, [r7, #8]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	0018      	movs	r0, r3
 8002b70:	f000 f86c 	bl	8002c4c <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS3_SaIS3_EEEEPS3_ET0_T_SC_SB_>
 8002b74:	0003      	movs	r3, r0
 8002b76:	0018      	movs	r0, r3
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	b004      	add	sp, #16
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <_ZNSt16allocator_traitsISaIN4Menu8MenuItemEEE37select_on_container_copy_constructionERKS2_>:
      select_on_container_copy_construction(const allocator_type& __rhs)
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b082      	sub	sp, #8
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
 8002b86:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 8002b88:	683a      	ldr	r2, [r7, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	0011      	movs	r1, r2
 8002b8e:	0018      	movs	r0, r3
 8002b90:	f000 f804 	bl	8002b9c <_ZNSaIN4Menu8MenuItemEEC1ERKS1_>
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	46bd      	mov	sp, r7
 8002b98:	b002      	add	sp, #8
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <_ZNSaIN4Menu8MenuItemEEC1ERKS1_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	0011      	movs	r1, r2
 8002bac:	0018      	movs	r0, r3
 8002bae:	f000 f862 	bl	8002c76 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEEC1ERKS3_>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	b002      	add	sp, #8
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	b002      	add	sp, #8
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE12_Vector_implC1ERKS2_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	b082      	sub	sp, #8
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
 8002bd6:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 8002bd8:	683a      	ldr	r2, [r7, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	0011      	movs	r1, r2
 8002bde:	0018      	movs	r0, r3
 8002be0:	f7ff ffdc 	bl	8002b9c <_ZNSaIN4Menu8MenuItemEEC1ERKS1_>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	0018      	movs	r0, r3
 8002be8:	f7fe fcb7 	bl	800155a <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	0018      	movs	r0, r3
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	b002      	add	sp, #8
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE17_M_create_storageEj>:
      _M_create_storage(size_t __n)
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b082      	sub	sp, #8
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
 8002bfe:	6039      	str	r1, [r7, #0]
	this->_M_impl._M_start = this->_M_allocate(__n);
 8002c00:	683a      	ldr	r2, [r7, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	0011      	movs	r1, r2
 8002c06:	0018      	movs	r0, r3
 8002c08:	f7fe fe87 	bl	800191a <_ZNSt12_Vector_baseIN4Menu8MenuItemESaIS1_EE11_M_allocateEj>
 8002c0c:	0002      	movs	r2, r0
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_finish = this->_M_impl._M_start;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	605a      	str	r2, [r3, #4]
	this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	015b      	lsls	r3, r3, #5
 8002c22:	18d2      	adds	r2, r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	609a      	str	r2, [r3, #8]
      }
 8002c28:	46c0      	nop			; (mov r8, r8)
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	b002      	add	sp, #8
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <_ZN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEC1ERKS4_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	601a      	str	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	0018      	movs	r0, r3
 8002c46:	46bd      	mov	sp, r7
 8002c48:	b002      	add	sp, #8
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS3_SaIS3_EEEEPS3_ET0_T_SC_SB_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b086      	sub	sp, #24
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8002c58:	2317      	movs	r3, #23
 8002c5a:	18fb      	adds	r3, r7, r3
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	701a      	strb	r2, [r3, #0]
	__uninit_copy(__first, __last, __result);
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	68b9      	ldr	r1, [r7, #8]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	0018      	movs	r0, r3
 8002c68:	f000 f80f 	bl	8002c8a <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS5_SaIS5_EEEEPS5_EET0_T_SE_SD_>
 8002c6c:	0003      	movs	r3, r0
    }
 8002c6e:	0018      	movs	r0, r3
 8002c70:	46bd      	mov	sp, r7
 8002c72:	b006      	add	sp, #24
 8002c74:	bd80      	pop	{r7, pc}

08002c76 <_ZN9__gnu_cxx13new_allocatorIN4Menu8MenuItemEEC1ERKS3_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8002c76:	b580      	push	{r7, lr}
 8002c78:	b082      	sub	sp, #8
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
 8002c7e:	6039      	str	r1, [r7, #0]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	0018      	movs	r0, r3
 8002c84:	46bd      	mov	sp, r7
 8002c86:	b002      	add	sp, #8
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS5_SaIS5_EEEEPS5_EET0_T_SE_SD_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8002c8a:	b5b0      	push	{r4, r5, r7, lr}
 8002c8c:	b086      	sub	sp, #24
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	60f8      	str	r0, [r7, #12]
 8002c92:	60b9      	str	r1, [r7, #8]
 8002c94:	607a      	str	r2, [r7, #4]
	  _ForwardIterator __cur = __result;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	617b      	str	r3, [r7, #20]
	      for (; __first != __last; ++__first, (void)++__cur)
 8002c9a:	e015      	b.n	8002cc8 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS5_SaIS5_EEEEPS5_EET0_T_SE_SD_+0x3e>
		std::_Construct(std::__addressof(*__cur), *__first);
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	f7fe ff49 	bl	8001b36 <_ZSt11__addressofIN4Menu8MenuItemEEPT_RS2_>
 8002ca4:	0004      	movs	r4, r0
 8002ca6:	250c      	movs	r5, #12
 8002ca8:	197b      	adds	r3, r7, r5
 8002caa:	0018      	movs	r0, r3
 8002cac:	f000 f843 	bl	8002d36 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEdeEv>
 8002cb0:	0003      	movs	r3, r0
 8002cb2:	0019      	movs	r1, r3
 8002cb4:	0020      	movs	r0, r4
 8002cb6:	f000 f848 	bl	8002d4a <_ZSt10_ConstructIN4Menu8MenuItemEJRKS1_EEvPT_DpOT0_>
	      for (; __first != __last; ++__first, (void)++__cur)
 8002cba:	197b      	adds	r3, r7, r5
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	f000 f82b 	bl	8002d18 <_ZN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEppEv>
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	3320      	adds	r3, #32
 8002cc6:	617b      	str	r3, [r7, #20]
 8002cc8:	2308      	movs	r3, #8
 8002cca:	18fa      	adds	r2, r7, r3
 8002ccc:	230c      	movs	r3, #12
 8002cce:	18fb      	adds	r3, r7, r3
 8002cd0:	0011      	movs	r1, r2
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	f000 f807 	bl	8002ce6 <_ZN9__gnu_cxxneIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
 8002cd8:	1e03      	subs	r3, r0, #0
 8002cda:	d1df      	bne.n	8002c9c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS5_SaIS5_EEEEPS5_EET0_T_SE_SD_+0x12>
	      return __cur;
 8002cdc:	697b      	ldr	r3, [r7, #20]
	}
 8002cde:	0018      	movs	r0, r3
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	b006      	add	sp, #24
 8002ce4:	bdb0      	pop	{r4, r5, r7, pc}

08002ce6 <_ZN9__gnu_cxxneIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 8002ce6:	b590      	push	{r4, r7, lr}
 8002ce8:	b083      	sub	sp, #12
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
 8002cee:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	f000 f841 	bl	8002d7a <_ZNK9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEE4baseEv>
 8002cf8:	0003      	movs	r3, r0
 8002cfa:	681c      	ldr	r4, [r3, #0]
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	0018      	movs	r0, r3
 8002d00:	f000 f83b 	bl	8002d7a <_ZNK9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEE4baseEv>
 8002d04:	0003      	movs	r3, r0
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	1ae3      	subs	r3, r4, r3
 8002d0a:	1e5a      	subs	r2, r3, #1
 8002d0c:	4193      	sbcs	r3, r2
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	0018      	movs	r0, r3
 8002d12:	46bd      	mov	sp, r7
 8002d14:	b003      	add	sp, #12
 8002d16:	bd90      	pop	{r4, r7, pc}

08002d18 <_ZN9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
	++_M_current;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	3320      	adds	r3, #32
 8002d26:	001a      	movs	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	601a      	str	r2, [r3, #0]
	return *this;
 8002d2c:	687b      	ldr	r3, [r7, #4]
      }
 8002d2e:	0018      	movs	r0, r3
 8002d30:	46bd      	mov	sp, r7
 8002d32:	b002      	add	sp, #8
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8002d36:	b580      	push	{r7, lr}
 8002d38:	b082      	sub	sp, #8
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	0018      	movs	r0, r3
 8002d44:	46bd      	mov	sp, r7
 8002d46:	b002      	add	sp, #8
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <_ZSt10_ConstructIN4Menu8MenuItemEJRKS1_EEvPT_DpOT0_>:
    _Construct(_Tp* __p, _Args&&... __args)
 8002d4a:	b590      	push	{r4, r7, lr}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
 8002d52:	6039      	str	r1, [r7, #0]
      ::new((void*)__p) _Tp(std::forward<_Args>(__args)...);
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	0018      	movs	r0, r3
 8002d58:	f000 f818 	bl	8002d8c <_ZSt7forwardIRKN4Menu8MenuItemEEOT_RNSt16remove_referenceIS4_E4typeE>
 8002d5c:	0004      	movs	r4, r0
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	0019      	movs	r1, r3
 8002d62:	2020      	movs	r0, #32
 8002d64:	f7fd ff98 	bl	8000c98 <_ZnwjPv>
 8002d68:	0003      	movs	r3, r0
 8002d6a:	0021      	movs	r1, r4
 8002d6c:	0018      	movs	r0, r3
 8002d6e:	f7fe fa31 	bl	80011d4 <_ZN4Menu8MenuItemC1ERKS0_>
    }
 8002d72:	46c0      	nop			; (mov r8, r8)
 8002d74:	46bd      	mov	sp, r7
 8002d76:	b003      	add	sp, #12
 8002d78:	bd90      	pop	{r4, r7, pc}

08002d7a <_ZNK9__gnu_cxx17__normal_iteratorIPKN4Menu8MenuItemESt6vectorIS2_SaIS2_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b082      	sub	sp, #8
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	0018      	movs	r0, r3
 8002d86:	46bd      	mov	sp, r7
 8002d88:	b002      	add	sp, #8
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <_ZSt7forwardIRKN4Menu8MenuItemEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	0018      	movs	r0, r3
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	b002      	add	sp, #8
 8002d9c:	bd80      	pop	{r7, pc}
	...

08002da0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002da6:	4b0f      	ldr	r3, [pc, #60]	; (8002de4 <HAL_MspInit+0x44>)
 8002da8:	699a      	ldr	r2, [r3, #24]
 8002daa:	4b0e      	ldr	r3, [pc, #56]	; (8002de4 <HAL_MspInit+0x44>)
 8002dac:	2101      	movs	r1, #1
 8002dae:	430a      	orrs	r2, r1
 8002db0:	619a      	str	r2, [r3, #24]
 8002db2:	4b0c      	ldr	r3, [pc, #48]	; (8002de4 <HAL_MspInit+0x44>)
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	2201      	movs	r2, #1
 8002db8:	4013      	ands	r3, r2
 8002dba:	607b      	str	r3, [r7, #4]
 8002dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dbe:	4b09      	ldr	r3, [pc, #36]	; (8002de4 <HAL_MspInit+0x44>)
 8002dc0:	69da      	ldr	r2, [r3, #28]
 8002dc2:	4b08      	ldr	r3, [pc, #32]	; (8002de4 <HAL_MspInit+0x44>)
 8002dc4:	2180      	movs	r1, #128	; 0x80
 8002dc6:	0549      	lsls	r1, r1, #21
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	61da      	str	r2, [r3, #28]
 8002dcc:	4b05      	ldr	r3, [pc, #20]	; (8002de4 <HAL_MspInit+0x44>)
 8002dce:	69da      	ldr	r2, [r3, #28]
 8002dd0:	2380      	movs	r3, #128	; 0x80
 8002dd2:	055b      	lsls	r3, r3, #21
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	603b      	str	r3, [r7, #0]
 8002dd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dda:	46c0      	nop			; (mov r8, r8)
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	b002      	add	sp, #8
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	46c0      	nop			; (mov r8, r8)
 8002de4:	40021000 	.word	0x40021000

08002de8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002de8:	b590      	push	{r4, r7, lr}
 8002dea:	b08b      	sub	sp, #44	; 0x2c
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df0:	2414      	movs	r4, #20
 8002df2:	193b      	adds	r3, r7, r4
 8002df4:	0018      	movs	r0, r3
 8002df6:	2314      	movs	r3, #20
 8002df8:	001a      	movs	r2, r3
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	f005 fb31 	bl	8008462 <memset>
  if(hi2c->Instance==I2C1)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a46      	ldr	r2, [pc, #280]	; (8002f20 <HAL_I2C_MspInit+0x138>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d000      	beq.n	8002e0c <HAL_I2C_MspInit+0x24>
 8002e0a:	e085      	b.n	8002f18 <HAL_I2C_MspInit+0x130>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e0c:	4b45      	ldr	r3, [pc, #276]	; (8002f24 <HAL_I2C_MspInit+0x13c>)
 8002e0e:	695a      	ldr	r2, [r3, #20]
 8002e10:	4b44      	ldr	r3, [pc, #272]	; (8002f24 <HAL_I2C_MspInit+0x13c>)
 8002e12:	2180      	movs	r1, #128	; 0x80
 8002e14:	02c9      	lsls	r1, r1, #11
 8002e16:	430a      	orrs	r2, r1
 8002e18:	615a      	str	r2, [r3, #20]
 8002e1a:	4b42      	ldr	r3, [pc, #264]	; (8002f24 <HAL_I2C_MspInit+0x13c>)
 8002e1c:	695a      	ldr	r2, [r3, #20]
 8002e1e:	2380      	movs	r3, #128	; 0x80
 8002e20:	02db      	lsls	r3, r3, #11
 8002e22:	4013      	ands	r3, r2
 8002e24:	613b      	str	r3, [r7, #16]
 8002e26:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e28:	0021      	movs	r1, r4
 8002e2a:	187b      	adds	r3, r7, r1
 8002e2c:	22c0      	movs	r2, #192	; 0xc0
 8002e2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e30:	187b      	adds	r3, r7, r1
 8002e32:	2212      	movs	r2, #18
 8002e34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e36:	187b      	adds	r3, r7, r1
 8002e38:	2200      	movs	r2, #0
 8002e3a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e3c:	187b      	adds	r3, r7, r1
 8002e3e:	2203      	movs	r2, #3
 8002e40:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002e42:	187b      	adds	r3, r7, r1
 8002e44:	2201      	movs	r2, #1
 8002e46:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e48:	187b      	adds	r3, r7, r1
 8002e4a:	4a37      	ldr	r2, [pc, #220]	; (8002f28 <HAL_I2C_MspInit+0x140>)
 8002e4c:	0019      	movs	r1, r3
 8002e4e:	0010      	movs	r0, r2
 8002e50:	f000 fdd8 	bl	8003a04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e54:	4b33      	ldr	r3, [pc, #204]	; (8002f24 <HAL_I2C_MspInit+0x13c>)
 8002e56:	69da      	ldr	r2, [r3, #28]
 8002e58:	4b32      	ldr	r3, [pc, #200]	; (8002f24 <HAL_I2C_MspInit+0x13c>)
 8002e5a:	2180      	movs	r1, #128	; 0x80
 8002e5c:	0389      	lsls	r1, r1, #14
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	61da      	str	r2, [r3, #28]
 8002e62:	4b30      	ldr	r3, [pc, #192]	; (8002f24 <HAL_I2C_MspInit+0x13c>)
 8002e64:	69da      	ldr	r2, [r3, #28]
 8002e66:	2380      	movs	r3, #128	; 0x80
 8002e68:	039b      	lsls	r3, r3, #14
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	60fb      	str	r3, [r7, #12]
 8002e6e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8002e70:	4b2e      	ldr	r3, [pc, #184]	; (8002f2c <HAL_I2C_MspInit+0x144>)
 8002e72:	4a2f      	ldr	r2, [pc, #188]	; (8002f30 <HAL_I2C_MspInit+0x148>)
 8002e74:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e76:	4b2d      	ldr	r3, [pc, #180]	; (8002f2c <HAL_I2C_MspInit+0x144>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e7c:	4b2b      	ldr	r3, [pc, #172]	; (8002f2c <HAL_I2C_MspInit+0x144>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e82:	4b2a      	ldr	r3, [pc, #168]	; (8002f2c <HAL_I2C_MspInit+0x144>)
 8002e84:	2280      	movs	r2, #128	; 0x80
 8002e86:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e88:	4b28      	ldr	r3, [pc, #160]	; (8002f2c <HAL_I2C_MspInit+0x144>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e8e:	4b27      	ldr	r3, [pc, #156]	; (8002f2c <HAL_I2C_MspInit+0x144>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002e94:	4b25      	ldr	r3, [pc, #148]	; (8002f2c <HAL_I2C_MspInit+0x144>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e9a:	4b24      	ldr	r3, [pc, #144]	; (8002f2c <HAL_I2C_MspInit+0x144>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002ea0:	4b22      	ldr	r3, [pc, #136]	; (8002f2c <HAL_I2C_MspInit+0x144>)
 8002ea2:	0018      	movs	r0, r3
 8002ea4:	f000 fb8c 	bl	80035c0 <HAL_DMA_Init>
 8002ea8:	1e03      	subs	r3, r0, #0
 8002eaa:	d001      	beq.n	8002eb0 <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 8002eac:	f7ff fd7c 	bl	80029a8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a1e      	ldr	r2, [pc, #120]	; (8002f2c <HAL_I2C_MspInit+0x144>)
 8002eb4:	63da      	str	r2, [r3, #60]	; 0x3c
 8002eb6:	4b1d      	ldr	r3, [pc, #116]	; (8002f2c <HAL_I2C_MspInit+0x144>)
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8002ebc:	4b1d      	ldr	r3, [pc, #116]	; (8002f34 <HAL_I2C_MspInit+0x14c>)
 8002ebe:	4a1e      	ldr	r2, [pc, #120]	; (8002f38 <HAL_I2C_MspInit+0x150>)
 8002ec0:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ec2:	4b1c      	ldr	r3, [pc, #112]	; (8002f34 <HAL_I2C_MspInit+0x14c>)
 8002ec4:	2210      	movs	r2, #16
 8002ec6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ec8:	4b1a      	ldr	r3, [pc, #104]	; (8002f34 <HAL_I2C_MspInit+0x14c>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ece:	4b19      	ldr	r3, [pc, #100]	; (8002f34 <HAL_I2C_MspInit+0x14c>)
 8002ed0:	2280      	movs	r2, #128	; 0x80
 8002ed2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ed4:	4b17      	ldr	r3, [pc, #92]	; (8002f34 <HAL_I2C_MspInit+0x14c>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002eda:	4b16      	ldr	r3, [pc, #88]	; (8002f34 <HAL_I2C_MspInit+0x14c>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002ee0:	4b14      	ldr	r3, [pc, #80]	; (8002f34 <HAL_I2C_MspInit+0x14c>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ee6:	4b13      	ldr	r3, [pc, #76]	; (8002f34 <HAL_I2C_MspInit+0x14c>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002eec:	4b11      	ldr	r3, [pc, #68]	; (8002f34 <HAL_I2C_MspInit+0x14c>)
 8002eee:	0018      	movs	r0, r3
 8002ef0:	f000 fb66 	bl	80035c0 <HAL_DMA_Init>
 8002ef4:	1e03      	subs	r3, r0, #0
 8002ef6:	d001      	beq.n	8002efc <HAL_I2C_MspInit+0x114>
    {
      Error_Handler();
 8002ef8:	f7ff fd56 	bl	80029a8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a0d      	ldr	r2, [pc, #52]	; (8002f34 <HAL_I2C_MspInit+0x14c>)
 8002f00:	639a      	str	r2, [r3, #56]	; 0x38
 8002f02:	4b0c      	ldr	r3, [pc, #48]	; (8002f34 <HAL_I2C_MspInit+0x14c>)
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8002f08:	2200      	movs	r2, #0
 8002f0a:	2100      	movs	r1, #0
 8002f0c:	2017      	movs	r0, #23
 8002f0e:	f000 fb25 	bl	800355c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8002f12:	2017      	movs	r0, #23
 8002f14:	f000 fb37 	bl	8003586 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002f18:	46c0      	nop			; (mov r8, r8)
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	b00b      	add	sp, #44	; 0x2c
 8002f1e:	bd90      	pop	{r4, r7, pc}
 8002f20:	40005400 	.word	0x40005400
 8002f24:	40021000 	.word	0x40021000
 8002f28:	48000400 	.word	0x48000400
 8002f2c:	200000cc 	.word	0x200000cc
 8002f30:	40020030 	.word	0x40020030
 8002f34:	20000110 	.word	0x20000110
 8002f38:	4002001c 	.word	0x4002001c

08002f3c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a06      	ldr	r2, [pc, #24]	; (8002f64 <HAL_RTC_MspInit+0x28>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d106      	bne.n	8002f5c <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002f4e:	4b06      	ldr	r3, [pc, #24]	; (8002f68 <HAL_RTC_MspInit+0x2c>)
 8002f50:	6a1a      	ldr	r2, [r3, #32]
 8002f52:	4b05      	ldr	r3, [pc, #20]	; (8002f68 <HAL_RTC_MspInit+0x2c>)
 8002f54:	2180      	movs	r1, #128	; 0x80
 8002f56:	0209      	lsls	r1, r1, #8
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002f5c:	46c0      	nop			; (mov r8, r8)
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	b002      	add	sp, #8
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	40002800 	.word	0x40002800
 8002f68:	40021000 	.word	0x40021000

08002f6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a0d      	ldr	r2, [pc, #52]	; (8002fb0 <HAL_TIM_Base_MspInit+0x44>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d113      	bne.n	8002fa6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002f7e:	4b0d      	ldr	r3, [pc, #52]	; (8002fb4 <HAL_TIM_Base_MspInit+0x48>)
 8002f80:	69da      	ldr	r2, [r3, #28]
 8002f82:	4b0c      	ldr	r3, [pc, #48]	; (8002fb4 <HAL_TIM_Base_MspInit+0x48>)
 8002f84:	2110      	movs	r1, #16
 8002f86:	430a      	orrs	r2, r1
 8002f88:	61da      	str	r2, [r3, #28]
 8002f8a:	4b0a      	ldr	r3, [pc, #40]	; (8002fb4 <HAL_TIM_Base_MspInit+0x48>)
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	2210      	movs	r2, #16
 8002f90:	4013      	ands	r3, r2
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002f96:	2200      	movs	r2, #0
 8002f98:	2100      	movs	r1, #0
 8002f9a:	2011      	movs	r0, #17
 8002f9c:	f000 fade 	bl	800355c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002fa0:	2011      	movs	r0, #17
 8002fa2:	f000 faf0 	bl	8003586 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002fa6:	46c0      	nop			; (mov r8, r8)
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	b004      	add	sp, #16
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	46c0      	nop			; (mov r8, r8)
 8002fb0:	40001000 	.word	0x40001000
 8002fb4:	40021000 	.word	0x40021000

08002fb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fb8:	b590      	push	{r4, r7, lr}
 8002fba:	b08b      	sub	sp, #44	; 0x2c
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc0:	2414      	movs	r4, #20
 8002fc2:	193b      	adds	r3, r7, r4
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	2314      	movs	r3, #20
 8002fc8:	001a      	movs	r2, r3
 8002fca:	2100      	movs	r1, #0
 8002fcc:	f005 fa49 	bl	8008462 <memset>
  if(huart->Instance==USART2)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a47      	ldr	r2, [pc, #284]	; (80030f4 <HAL_UART_MspInit+0x13c>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d000      	beq.n	8002fdc <HAL_UART_MspInit+0x24>
 8002fda:	e086      	b.n	80030ea <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fdc:	4b46      	ldr	r3, [pc, #280]	; (80030f8 <HAL_UART_MspInit+0x140>)
 8002fde:	69da      	ldr	r2, [r3, #28]
 8002fe0:	4b45      	ldr	r3, [pc, #276]	; (80030f8 <HAL_UART_MspInit+0x140>)
 8002fe2:	2180      	movs	r1, #128	; 0x80
 8002fe4:	0289      	lsls	r1, r1, #10
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	61da      	str	r2, [r3, #28]
 8002fea:	4b43      	ldr	r3, [pc, #268]	; (80030f8 <HAL_UART_MspInit+0x140>)
 8002fec:	69da      	ldr	r2, [r3, #28]
 8002fee:	2380      	movs	r3, #128	; 0x80
 8002ff0:	029b      	lsls	r3, r3, #10
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	613b      	str	r3, [r7, #16]
 8002ff6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ff8:	4b3f      	ldr	r3, [pc, #252]	; (80030f8 <HAL_UART_MspInit+0x140>)
 8002ffa:	695a      	ldr	r2, [r3, #20]
 8002ffc:	4b3e      	ldr	r3, [pc, #248]	; (80030f8 <HAL_UART_MspInit+0x140>)
 8002ffe:	2180      	movs	r1, #128	; 0x80
 8003000:	0289      	lsls	r1, r1, #10
 8003002:	430a      	orrs	r2, r1
 8003004:	615a      	str	r2, [r3, #20]
 8003006:	4b3c      	ldr	r3, [pc, #240]	; (80030f8 <HAL_UART_MspInit+0x140>)
 8003008:	695a      	ldr	r2, [r3, #20]
 800300a:	2380      	movs	r3, #128	; 0x80
 800300c:	029b      	lsls	r3, r3, #10
 800300e:	4013      	ands	r3, r2
 8003010:	60fb      	str	r3, [r7, #12]
 8003012:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003014:	0021      	movs	r1, r4
 8003016:	187b      	adds	r3, r7, r1
 8003018:	220c      	movs	r2, #12
 800301a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800301c:	187b      	adds	r3, r7, r1
 800301e:	2202      	movs	r2, #2
 8003020:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003022:	187b      	adds	r3, r7, r1
 8003024:	2200      	movs	r2, #0
 8003026:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003028:	187b      	adds	r3, r7, r1
 800302a:	2203      	movs	r2, #3
 800302c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800302e:	187b      	adds	r3, r7, r1
 8003030:	2201      	movs	r2, #1
 8003032:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003034:	187a      	adds	r2, r7, r1
 8003036:	2390      	movs	r3, #144	; 0x90
 8003038:	05db      	lsls	r3, r3, #23
 800303a:	0011      	movs	r1, r2
 800303c:	0018      	movs	r0, r3
 800303e:	f000 fce1 	bl	8003a04 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8003042:	4b2e      	ldr	r3, [pc, #184]	; (80030fc <HAL_UART_MspInit+0x144>)
 8003044:	4a2e      	ldr	r2, [pc, #184]	; (8003100 <HAL_UART_MspInit+0x148>)
 8003046:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003048:	4b2c      	ldr	r3, [pc, #176]	; (80030fc <HAL_UART_MspInit+0x144>)
 800304a:	2200      	movs	r2, #0
 800304c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800304e:	4b2b      	ldr	r3, [pc, #172]	; (80030fc <HAL_UART_MspInit+0x144>)
 8003050:	2200      	movs	r2, #0
 8003052:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003054:	4b29      	ldr	r3, [pc, #164]	; (80030fc <HAL_UART_MspInit+0x144>)
 8003056:	2280      	movs	r2, #128	; 0x80
 8003058:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800305a:	4b28      	ldr	r3, [pc, #160]	; (80030fc <HAL_UART_MspInit+0x144>)
 800305c:	2200      	movs	r2, #0
 800305e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003060:	4b26      	ldr	r3, [pc, #152]	; (80030fc <HAL_UART_MspInit+0x144>)
 8003062:	2200      	movs	r2, #0
 8003064:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003066:	4b25      	ldr	r3, [pc, #148]	; (80030fc <HAL_UART_MspInit+0x144>)
 8003068:	2200      	movs	r2, #0
 800306a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800306c:	4b23      	ldr	r3, [pc, #140]	; (80030fc <HAL_UART_MspInit+0x144>)
 800306e:	2200      	movs	r2, #0
 8003070:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003072:	4b22      	ldr	r3, [pc, #136]	; (80030fc <HAL_UART_MspInit+0x144>)
 8003074:	0018      	movs	r0, r3
 8003076:	f000 faa3 	bl	80035c0 <HAL_DMA_Init>
 800307a:	1e03      	subs	r3, r0, #0
 800307c:	d001      	beq.n	8003082 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800307e:	f7ff fc93 	bl	80029a8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a1d      	ldr	r2, [pc, #116]	; (80030fc <HAL_UART_MspInit+0x144>)
 8003086:	675a      	str	r2, [r3, #116]	; 0x74
 8003088:	4b1c      	ldr	r3, [pc, #112]	; (80030fc <HAL_UART_MspInit+0x144>)
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 800308e:	4b1d      	ldr	r3, [pc, #116]	; (8003104 <HAL_UART_MspInit+0x14c>)
 8003090:	4a1d      	ldr	r2, [pc, #116]	; (8003108 <HAL_UART_MspInit+0x150>)
 8003092:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003094:	4b1b      	ldr	r3, [pc, #108]	; (8003104 <HAL_UART_MspInit+0x14c>)
 8003096:	2210      	movs	r2, #16
 8003098:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800309a:	4b1a      	ldr	r3, [pc, #104]	; (8003104 <HAL_UART_MspInit+0x14c>)
 800309c:	2200      	movs	r2, #0
 800309e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80030a0:	4b18      	ldr	r3, [pc, #96]	; (8003104 <HAL_UART_MspInit+0x14c>)
 80030a2:	2280      	movs	r2, #128	; 0x80
 80030a4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030a6:	4b17      	ldr	r3, [pc, #92]	; (8003104 <HAL_UART_MspInit+0x14c>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030ac:	4b15      	ldr	r3, [pc, #84]	; (8003104 <HAL_UART_MspInit+0x14c>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80030b2:	4b14      	ldr	r3, [pc, #80]	; (8003104 <HAL_UART_MspInit+0x14c>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80030b8:	4b12      	ldr	r3, [pc, #72]	; (8003104 <HAL_UART_MspInit+0x14c>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80030be:	4b11      	ldr	r3, [pc, #68]	; (8003104 <HAL_UART_MspInit+0x14c>)
 80030c0:	0018      	movs	r0, r3
 80030c2:	f000 fa7d 	bl	80035c0 <HAL_DMA_Init>
 80030c6:	1e03      	subs	r3, r0, #0
 80030c8:	d001      	beq.n	80030ce <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 80030ca:	f7ff fc6d 	bl	80029a8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a0c      	ldr	r2, [pc, #48]	; (8003104 <HAL_UART_MspInit+0x14c>)
 80030d2:	671a      	str	r2, [r3, #112]	; 0x70
 80030d4:	4b0b      	ldr	r3, [pc, #44]	; (8003104 <HAL_UART_MspInit+0x14c>)
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80030da:	2200      	movs	r2, #0
 80030dc:	2100      	movs	r1, #0
 80030de:	201c      	movs	r0, #28
 80030e0:	f000 fa3c 	bl	800355c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80030e4:	201c      	movs	r0, #28
 80030e6:	f000 fa4e 	bl	8003586 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80030ea:	46c0      	nop			; (mov r8, r8)
 80030ec:	46bd      	mov	sp, r7
 80030ee:	b00b      	add	sp, #44	; 0x2c
 80030f0:	bd90      	pop	{r4, r7, pc}
 80030f2:	46c0      	nop			; (mov r8, r8)
 80030f4:	40004400 	.word	0x40004400
 80030f8:	40021000 	.word	0x40021000
 80030fc:	20000244 	.word	0x20000244
 8003100:	40020058 	.word	0x40020058
 8003104:	20000288 	.word	0x20000288
 8003108:	40020044 	.word	0x40020044

0800310c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003110:	e7fe      	b.n	8003110 <NMI_Handler+0x4>

08003112 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003116:	e7fe      	b.n	8003116 <HardFault_Handler+0x4>

08003118 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800311c:	46c0      	nop			; (mov r8, r8)
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}

08003122 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003122:	b580      	push	{r7, lr}
 8003124:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003126:	46c0      	nop			; (mov r8, r8)
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003130:	f000 f928 	bl	8003384 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003134:	46c0      	nop			; (mov r8, r8)
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
	...

0800313c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003140:	4b05      	ldr	r3, [pc, #20]	; (8003158 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8003142:	0018      	movs	r0, r3
 8003144:	f000 fb67 	bl	8003816 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003148:	4b04      	ldr	r3, [pc, #16]	; (800315c <DMA1_Channel2_3_IRQHandler+0x20>)
 800314a:	0018      	movs	r0, r3
 800314c:	f000 fb63 	bl	8003816 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003150:	46c0      	nop			; (mov r8, r8)
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	46c0      	nop			; (mov r8, r8)
 8003158:	20000110 	.word	0x20000110
 800315c:	200000cc 	.word	0x200000cc

08003160 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003164:	4b05      	ldr	r3, [pc, #20]	; (800317c <DMA1_Channel4_5_IRQHandler+0x1c>)
 8003166:	0018      	movs	r0, r3
 8003168:	f000 fb55 	bl	8003816 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800316c:	4b04      	ldr	r3, [pc, #16]	; (8003180 <DMA1_Channel4_5_IRQHandler+0x20>)
 800316e:	0018      	movs	r0, r3
 8003170:	f000 fb51 	bl	8003816 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8003174:	46c0      	nop			; (mov r8, r8)
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	46c0      	nop			; (mov r8, r8)
 800317c:	20000288 	.word	0x20000288
 8003180:	20000244 	.word	0x20000244

08003184 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003188:	4b03      	ldr	r3, [pc, #12]	; (8003198 <TIM6_IRQHandler+0x14>)
 800318a:	0018      	movs	r0, r3
 800318c:	f003 fc81 	bl	8006a92 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8003190:	46c0      	nop			; (mov r8, r8)
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	46c0      	nop			; (mov r8, r8)
 8003198:	20000174 	.word	0x20000174

0800319c <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 global interrupt.
  */
void I2C1_IRQHandler(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 80031a0:	4b09      	ldr	r3, [pc, #36]	; (80031c8 <I2C1_IRQHandler+0x2c>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	699a      	ldr	r2, [r3, #24]
 80031a6:	23e0      	movs	r3, #224	; 0xe0
 80031a8:	00db      	lsls	r3, r3, #3
 80031aa:	4013      	ands	r3, r2
 80031ac:	d004      	beq.n	80031b8 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80031ae:	4b06      	ldr	r3, [pc, #24]	; (80031c8 <I2C1_IRQHandler+0x2c>)
 80031b0:	0018      	movs	r0, r3
 80031b2:	f000 ff6b 	bl	800408c <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80031b6:	e003      	b.n	80031c0 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80031b8:	4b03      	ldr	r3, [pc, #12]	; (80031c8 <I2C1_IRQHandler+0x2c>)
 80031ba:	0018      	movs	r0, r3
 80031bc:	f000 ff4c 	bl	8004058 <HAL_I2C_EV_IRQHandler>
}
 80031c0:	46c0      	nop			; (mov r8, r8)
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	46c0      	nop			; (mov r8, r8)
 80031c8:	20000078 	.word	0x20000078

080031cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80031d0:	4b03      	ldr	r3, [pc, #12]	; (80031e0 <USART2_IRQHandler+0x14>)
 80031d2:	0018      	movs	r0, r3
 80031d4:	f003 fe76 	bl	8006ec4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80031d8:	46c0      	nop			; (mov r8, r8)
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	46c0      	nop			; (mov r8, r8)
 80031e0:	200001bc 	.word	0x200001bc

080031e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
	return 1;
 80031e8:	2301      	movs	r3, #1
}
 80031ea:	0018      	movs	r0, r3
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <_kill>:

int _kill(int pid, int sig)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80031fa:	f005 f9a5 	bl	8008548 <__errno>
 80031fe:	0003      	movs	r3, r0
 8003200:	2216      	movs	r2, #22
 8003202:	601a      	str	r2, [r3, #0]
	return -1;
 8003204:	2301      	movs	r3, #1
 8003206:	425b      	negs	r3, r3
}
 8003208:	0018      	movs	r0, r3
 800320a:	46bd      	mov	sp, r7
 800320c:	b002      	add	sp, #8
 800320e:	bd80      	pop	{r7, pc}

08003210 <_exit>:

void _exit (int status)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b082      	sub	sp, #8
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003218:	2301      	movs	r3, #1
 800321a:	425a      	negs	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	0011      	movs	r1, r2
 8003220:	0018      	movs	r0, r3
 8003222:	f7ff ffe5 	bl	80031f0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003226:	e7fe      	b.n	8003226 <_exit+0x16>

08003228 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003230:	4a14      	ldr	r2, [pc, #80]	; (8003284 <_sbrk+0x5c>)
 8003232:	4b15      	ldr	r3, [pc, #84]	; (8003288 <_sbrk+0x60>)
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800323c:	4b13      	ldr	r3, [pc, #76]	; (800328c <_sbrk+0x64>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d102      	bne.n	800324a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003244:	4b11      	ldr	r3, [pc, #68]	; (800328c <_sbrk+0x64>)
 8003246:	4a12      	ldr	r2, [pc, #72]	; (8003290 <_sbrk+0x68>)
 8003248:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800324a:	4b10      	ldr	r3, [pc, #64]	; (800328c <_sbrk+0x64>)
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	18d3      	adds	r3, r2, r3
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	429a      	cmp	r2, r3
 8003256:	d207      	bcs.n	8003268 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003258:	f005 f976 	bl	8008548 <__errno>
 800325c:	0003      	movs	r3, r0
 800325e:	220c      	movs	r2, #12
 8003260:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003262:	2301      	movs	r3, #1
 8003264:	425b      	negs	r3, r3
 8003266:	e009      	b.n	800327c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003268:	4b08      	ldr	r3, [pc, #32]	; (800328c <_sbrk+0x64>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800326e:	4b07      	ldr	r3, [pc, #28]	; (800328c <_sbrk+0x64>)
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	18d2      	adds	r2, r2, r3
 8003276:	4b05      	ldr	r3, [pc, #20]	; (800328c <_sbrk+0x64>)
 8003278:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800327a:	68fb      	ldr	r3, [r7, #12]
}
 800327c:	0018      	movs	r0, r3
 800327e:	46bd      	mov	sp, r7
 8003280:	b006      	add	sp, #24
 8003282:	bd80      	pop	{r7, pc}
 8003284:	20002000 	.word	0x20002000
 8003288:	00000400 	.word	0x00000400
 800328c:	200002cc 	.word	0x200002cc
 8003290:	20000420 	.word	0x20000420

08003294 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003298:	46c0      	nop			; (mov r8, r8)
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
	...

080032a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80032a0:	480d      	ldr	r0, [pc, #52]	; (80032d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80032a2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80032a4:	f7ff fff6 	bl	8003294 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032a8:	480c      	ldr	r0, [pc, #48]	; (80032dc <LoopForever+0x6>)
  ldr r1, =_edata
 80032aa:	490d      	ldr	r1, [pc, #52]	; (80032e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80032ac:	4a0d      	ldr	r2, [pc, #52]	; (80032e4 <LoopForever+0xe>)
  movs r3, #0
 80032ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032b0:	e002      	b.n	80032b8 <LoopCopyDataInit>

080032b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032b6:	3304      	adds	r3, #4

080032b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032bc:	d3f9      	bcc.n	80032b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032be:	4a0a      	ldr	r2, [pc, #40]	; (80032e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80032c0:	4c0a      	ldr	r4, [pc, #40]	; (80032ec <LoopForever+0x16>)
  movs r3, #0
 80032c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032c4:	e001      	b.n	80032ca <LoopFillZerobss>

080032c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032c8:	3204      	adds	r2, #4

080032ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032cc:	d3fb      	bcc.n	80032c6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80032ce:	f005 f941 	bl	8008554 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80032d2:	f7fe fee1 	bl	8002098 <main>

080032d6 <LoopForever>:

LoopForever:
    b LoopForever
 80032d6:	e7fe      	b.n	80032d6 <LoopForever>
  ldr   r0, =_estack
 80032d8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80032dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032e0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80032e4:	08008a58 	.word	0x08008a58
  ldr r2, =_sbss
 80032e8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80032ec:	20000420 	.word	0x20000420

080032f0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80032f0:	e7fe      	b.n	80032f0 <ADC1_IRQHandler>
	...

080032f4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032f8:	4b07      	ldr	r3, [pc, #28]	; (8003318 <HAL_Init+0x24>)
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	4b06      	ldr	r3, [pc, #24]	; (8003318 <HAL_Init+0x24>)
 80032fe:	2110      	movs	r1, #16
 8003300:	430a      	orrs	r2, r1
 8003302:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003304:	2000      	movs	r0, #0
 8003306:	f000 f809 	bl	800331c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800330a:	f7ff fd49 	bl	8002da0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800330e:	2300      	movs	r3, #0
}
 8003310:	0018      	movs	r0, r3
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	46c0      	nop			; (mov r8, r8)
 8003318:	40022000 	.word	0x40022000

0800331c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800331c:	b590      	push	{r4, r7, lr}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003324:	4b14      	ldr	r3, [pc, #80]	; (8003378 <HAL_InitTick+0x5c>)
 8003326:	681c      	ldr	r4, [r3, #0]
 8003328:	4b14      	ldr	r3, [pc, #80]	; (800337c <HAL_InitTick+0x60>)
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	0019      	movs	r1, r3
 800332e:	23fa      	movs	r3, #250	; 0xfa
 8003330:	0098      	lsls	r0, r3, #2
 8003332:	f7fc fef1 	bl	8000118 <__udivsi3>
 8003336:	0003      	movs	r3, r0
 8003338:	0019      	movs	r1, r3
 800333a:	0020      	movs	r0, r4
 800333c:	f7fc feec 	bl	8000118 <__udivsi3>
 8003340:	0003      	movs	r3, r0
 8003342:	0018      	movs	r0, r3
 8003344:	f000 f92f 	bl	80035a6 <HAL_SYSTICK_Config>
 8003348:	1e03      	subs	r3, r0, #0
 800334a:	d001      	beq.n	8003350 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e00f      	b.n	8003370 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b03      	cmp	r3, #3
 8003354:	d80b      	bhi.n	800336e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003356:	6879      	ldr	r1, [r7, #4]
 8003358:	2301      	movs	r3, #1
 800335a:	425b      	negs	r3, r3
 800335c:	2200      	movs	r2, #0
 800335e:	0018      	movs	r0, r3
 8003360:	f000 f8fc 	bl	800355c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003364:	4b06      	ldr	r3, [pc, #24]	; (8003380 <HAL_InitTick+0x64>)
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800336a:	2300      	movs	r3, #0
 800336c:	e000      	b.n	8003370 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
}
 8003370:	0018      	movs	r0, r3
 8003372:	46bd      	mov	sp, r7
 8003374:	b003      	add	sp, #12
 8003376:	bd90      	pop	{r4, r7, pc}
 8003378:	20000000 	.word	0x20000000
 800337c:	20000008 	.word	0x20000008
 8003380:	20000004 	.word	0x20000004

08003384 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003388:	4b05      	ldr	r3, [pc, #20]	; (80033a0 <HAL_IncTick+0x1c>)
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	001a      	movs	r2, r3
 800338e:	4b05      	ldr	r3, [pc, #20]	; (80033a4 <HAL_IncTick+0x20>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	18d2      	adds	r2, r2, r3
 8003394:	4b03      	ldr	r3, [pc, #12]	; (80033a4 <HAL_IncTick+0x20>)
 8003396:	601a      	str	r2, [r3, #0]
}
 8003398:	46c0      	nop			; (mov r8, r8)
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	46c0      	nop			; (mov r8, r8)
 80033a0:	20000008 	.word	0x20000008
 80033a4:	200002d0 	.word	0x200002d0

080033a8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
  return uwTick;
 80033ac:	4b02      	ldr	r3, [pc, #8]	; (80033b8 <HAL_GetTick+0x10>)
 80033ae:	681b      	ldr	r3, [r3, #0]
}
 80033b0:	0018      	movs	r0, r3
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	46c0      	nop			; (mov r8, r8)
 80033b8:	200002d0 	.word	0x200002d0

080033bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033c4:	f7ff fff0 	bl	80033a8 <HAL_GetTick>
 80033c8:	0003      	movs	r3, r0
 80033ca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	3301      	adds	r3, #1
 80033d4:	d005      	beq.n	80033e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033d6:	4b0a      	ldr	r3, [pc, #40]	; (8003400 <HAL_Delay+0x44>)
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	001a      	movs	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	189b      	adds	r3, r3, r2
 80033e0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80033e2:	46c0      	nop			; (mov r8, r8)
 80033e4:	f7ff ffe0 	bl	80033a8 <HAL_GetTick>
 80033e8:	0002      	movs	r2, r0
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	68fa      	ldr	r2, [r7, #12]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d8f7      	bhi.n	80033e4 <HAL_Delay+0x28>
  {
  }
}
 80033f4:	46c0      	nop			; (mov r8, r8)
 80033f6:	46c0      	nop			; (mov r8, r8)
 80033f8:	46bd      	mov	sp, r7
 80033fa:	b004      	add	sp, #16
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	46c0      	nop			; (mov r8, r8)
 8003400:	20000008 	.word	0x20000008

08003404 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
 800340a:	0002      	movs	r2, r0
 800340c:	1dfb      	adds	r3, r7, #7
 800340e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003410:	1dfb      	adds	r3, r7, #7
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	2b7f      	cmp	r3, #127	; 0x7f
 8003416:	d809      	bhi.n	800342c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003418:	1dfb      	adds	r3, r7, #7
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	001a      	movs	r2, r3
 800341e:	231f      	movs	r3, #31
 8003420:	401a      	ands	r2, r3
 8003422:	4b04      	ldr	r3, [pc, #16]	; (8003434 <__NVIC_EnableIRQ+0x30>)
 8003424:	2101      	movs	r1, #1
 8003426:	4091      	lsls	r1, r2
 8003428:	000a      	movs	r2, r1
 800342a:	601a      	str	r2, [r3, #0]
  }
}
 800342c:	46c0      	nop			; (mov r8, r8)
 800342e:	46bd      	mov	sp, r7
 8003430:	b002      	add	sp, #8
 8003432:	bd80      	pop	{r7, pc}
 8003434:	e000e100 	.word	0xe000e100

08003438 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003438:	b590      	push	{r4, r7, lr}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	0002      	movs	r2, r0
 8003440:	6039      	str	r1, [r7, #0]
 8003442:	1dfb      	adds	r3, r7, #7
 8003444:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003446:	1dfb      	adds	r3, r7, #7
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	2b7f      	cmp	r3, #127	; 0x7f
 800344c:	d828      	bhi.n	80034a0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800344e:	4a2f      	ldr	r2, [pc, #188]	; (800350c <__NVIC_SetPriority+0xd4>)
 8003450:	1dfb      	adds	r3, r7, #7
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	b25b      	sxtb	r3, r3
 8003456:	089b      	lsrs	r3, r3, #2
 8003458:	33c0      	adds	r3, #192	; 0xc0
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	589b      	ldr	r3, [r3, r2]
 800345e:	1dfa      	adds	r2, r7, #7
 8003460:	7812      	ldrb	r2, [r2, #0]
 8003462:	0011      	movs	r1, r2
 8003464:	2203      	movs	r2, #3
 8003466:	400a      	ands	r2, r1
 8003468:	00d2      	lsls	r2, r2, #3
 800346a:	21ff      	movs	r1, #255	; 0xff
 800346c:	4091      	lsls	r1, r2
 800346e:	000a      	movs	r2, r1
 8003470:	43d2      	mvns	r2, r2
 8003472:	401a      	ands	r2, r3
 8003474:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	019b      	lsls	r3, r3, #6
 800347a:	22ff      	movs	r2, #255	; 0xff
 800347c:	401a      	ands	r2, r3
 800347e:	1dfb      	adds	r3, r7, #7
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	0018      	movs	r0, r3
 8003484:	2303      	movs	r3, #3
 8003486:	4003      	ands	r3, r0
 8003488:	00db      	lsls	r3, r3, #3
 800348a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800348c:	481f      	ldr	r0, [pc, #124]	; (800350c <__NVIC_SetPriority+0xd4>)
 800348e:	1dfb      	adds	r3, r7, #7
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	b25b      	sxtb	r3, r3
 8003494:	089b      	lsrs	r3, r3, #2
 8003496:	430a      	orrs	r2, r1
 8003498:	33c0      	adds	r3, #192	; 0xc0
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800349e:	e031      	b.n	8003504 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034a0:	4a1b      	ldr	r2, [pc, #108]	; (8003510 <__NVIC_SetPriority+0xd8>)
 80034a2:	1dfb      	adds	r3, r7, #7
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	0019      	movs	r1, r3
 80034a8:	230f      	movs	r3, #15
 80034aa:	400b      	ands	r3, r1
 80034ac:	3b08      	subs	r3, #8
 80034ae:	089b      	lsrs	r3, r3, #2
 80034b0:	3306      	adds	r3, #6
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	18d3      	adds	r3, r2, r3
 80034b6:	3304      	adds	r3, #4
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	1dfa      	adds	r2, r7, #7
 80034bc:	7812      	ldrb	r2, [r2, #0]
 80034be:	0011      	movs	r1, r2
 80034c0:	2203      	movs	r2, #3
 80034c2:	400a      	ands	r2, r1
 80034c4:	00d2      	lsls	r2, r2, #3
 80034c6:	21ff      	movs	r1, #255	; 0xff
 80034c8:	4091      	lsls	r1, r2
 80034ca:	000a      	movs	r2, r1
 80034cc:	43d2      	mvns	r2, r2
 80034ce:	401a      	ands	r2, r3
 80034d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	019b      	lsls	r3, r3, #6
 80034d6:	22ff      	movs	r2, #255	; 0xff
 80034d8:	401a      	ands	r2, r3
 80034da:	1dfb      	adds	r3, r7, #7
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	0018      	movs	r0, r3
 80034e0:	2303      	movs	r3, #3
 80034e2:	4003      	ands	r3, r0
 80034e4:	00db      	lsls	r3, r3, #3
 80034e6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034e8:	4809      	ldr	r0, [pc, #36]	; (8003510 <__NVIC_SetPriority+0xd8>)
 80034ea:	1dfb      	adds	r3, r7, #7
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	001c      	movs	r4, r3
 80034f0:	230f      	movs	r3, #15
 80034f2:	4023      	ands	r3, r4
 80034f4:	3b08      	subs	r3, #8
 80034f6:	089b      	lsrs	r3, r3, #2
 80034f8:	430a      	orrs	r2, r1
 80034fa:	3306      	adds	r3, #6
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	18c3      	adds	r3, r0, r3
 8003500:	3304      	adds	r3, #4
 8003502:	601a      	str	r2, [r3, #0]
}
 8003504:	46c0      	nop			; (mov r8, r8)
 8003506:	46bd      	mov	sp, r7
 8003508:	b003      	add	sp, #12
 800350a:	bd90      	pop	{r4, r7, pc}
 800350c:	e000e100 	.word	0xe000e100
 8003510:	e000ed00 	.word	0xe000ed00

08003514 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	1e5a      	subs	r2, r3, #1
 8003520:	2380      	movs	r3, #128	; 0x80
 8003522:	045b      	lsls	r3, r3, #17
 8003524:	429a      	cmp	r2, r3
 8003526:	d301      	bcc.n	800352c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003528:	2301      	movs	r3, #1
 800352a:	e010      	b.n	800354e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800352c:	4b0a      	ldr	r3, [pc, #40]	; (8003558 <SysTick_Config+0x44>)
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	3a01      	subs	r2, #1
 8003532:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003534:	2301      	movs	r3, #1
 8003536:	425b      	negs	r3, r3
 8003538:	2103      	movs	r1, #3
 800353a:	0018      	movs	r0, r3
 800353c:	f7ff ff7c 	bl	8003438 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003540:	4b05      	ldr	r3, [pc, #20]	; (8003558 <SysTick_Config+0x44>)
 8003542:	2200      	movs	r2, #0
 8003544:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003546:	4b04      	ldr	r3, [pc, #16]	; (8003558 <SysTick_Config+0x44>)
 8003548:	2207      	movs	r2, #7
 800354a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800354c:	2300      	movs	r3, #0
}
 800354e:	0018      	movs	r0, r3
 8003550:	46bd      	mov	sp, r7
 8003552:	b002      	add	sp, #8
 8003554:	bd80      	pop	{r7, pc}
 8003556:	46c0      	nop			; (mov r8, r8)
 8003558:	e000e010 	.word	0xe000e010

0800355c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	60b9      	str	r1, [r7, #8]
 8003564:	607a      	str	r2, [r7, #4]
 8003566:	210f      	movs	r1, #15
 8003568:	187b      	adds	r3, r7, r1
 800356a:	1c02      	adds	r2, r0, #0
 800356c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800356e:	68ba      	ldr	r2, [r7, #8]
 8003570:	187b      	adds	r3, r7, r1
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	b25b      	sxtb	r3, r3
 8003576:	0011      	movs	r1, r2
 8003578:	0018      	movs	r0, r3
 800357a:	f7ff ff5d 	bl	8003438 <__NVIC_SetPriority>
}
 800357e:	46c0      	nop			; (mov r8, r8)
 8003580:	46bd      	mov	sp, r7
 8003582:	b004      	add	sp, #16
 8003584:	bd80      	pop	{r7, pc}

08003586 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003586:	b580      	push	{r7, lr}
 8003588:	b082      	sub	sp, #8
 800358a:	af00      	add	r7, sp, #0
 800358c:	0002      	movs	r2, r0
 800358e:	1dfb      	adds	r3, r7, #7
 8003590:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003592:	1dfb      	adds	r3, r7, #7
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	b25b      	sxtb	r3, r3
 8003598:	0018      	movs	r0, r3
 800359a:	f7ff ff33 	bl	8003404 <__NVIC_EnableIRQ>
}
 800359e:	46c0      	nop			; (mov r8, r8)
 80035a0:	46bd      	mov	sp, r7
 80035a2:	b002      	add	sp, #8
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b082      	sub	sp, #8
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	0018      	movs	r0, r3
 80035b2:	f7ff ffaf 	bl	8003514 <SysTick_Config>
 80035b6:	0003      	movs	r3, r0
}
 80035b8:	0018      	movs	r0, r3
 80035ba:	46bd      	mov	sp, r7
 80035bc:	b002      	add	sp, #8
 80035be:	bd80      	pop	{r7, pc}

080035c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80035c8:	2300      	movs	r3, #0
 80035ca:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e036      	b.n	8003644 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2221      	movs	r2, #33	; 0x21
 80035da:	2102      	movs	r1, #2
 80035dc:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	4a18      	ldr	r2, [pc, #96]	; (800364c <HAL_DMA_Init+0x8c>)
 80035ea:	4013      	ands	r3, r2
 80035ec:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80035f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003602:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	695b      	ldr	r3, [r3, #20]
 8003608:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800360e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	69db      	ldr	r3, [r3, #28]
 8003614:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	4313      	orrs	r3, r2
 800361a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	0018      	movs	r0, r3
 8003628:	f000 f9d0 	bl	80039cc <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2221      	movs	r2, #33	; 0x21
 8003636:	2101      	movs	r1, #1
 8003638:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2220      	movs	r2, #32
 800363e:	2100      	movs	r1, #0
 8003640:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003642:	2300      	movs	r3, #0
}
 8003644:	0018      	movs	r0, r3
 8003646:	46bd      	mov	sp, r7
 8003648:	b004      	add	sp, #16
 800364a:	bd80      	pop	{r7, pc}
 800364c:	ffffc00f 	.word	0xffffc00f

08003650 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
 800365c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800365e:	2317      	movs	r3, #23
 8003660:	18fb      	adds	r3, r7, r3
 8003662:	2200      	movs	r2, #0
 8003664:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2220      	movs	r2, #32
 800366a:	5c9b      	ldrb	r3, [r3, r2]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d101      	bne.n	8003674 <HAL_DMA_Start_IT+0x24>
 8003670:	2302      	movs	r3, #2
 8003672:	e04f      	b.n	8003714 <HAL_DMA_Start_IT+0xc4>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2220      	movs	r2, #32
 8003678:	2101      	movs	r1, #1
 800367a:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2221      	movs	r2, #33	; 0x21
 8003680:	5c9b      	ldrb	r3, [r3, r2]
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b01      	cmp	r3, #1
 8003686:	d13a      	bne.n	80036fe <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2221      	movs	r2, #33	; 0x21
 800368c:	2102      	movs	r1, #2
 800368e:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2200      	movs	r2, #0
 8003694:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2101      	movs	r1, #1
 80036a2:	438a      	bics	r2, r1
 80036a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	68b9      	ldr	r1, [r7, #8]
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f000 f960 	bl	8003972 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d008      	beq.n	80036cc <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	210e      	movs	r1, #14
 80036c6:	430a      	orrs	r2, r1
 80036c8:	601a      	str	r2, [r3, #0]
 80036ca:	e00f      	b.n	80036ec <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	210a      	movs	r1, #10
 80036d8:	430a      	orrs	r2, r1
 80036da:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2104      	movs	r1, #4
 80036e8:	438a      	bics	r2, r1
 80036ea:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2101      	movs	r1, #1
 80036f8:	430a      	orrs	r2, r1
 80036fa:	601a      	str	r2, [r3, #0]
 80036fc:	e007      	b.n	800370e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2220      	movs	r2, #32
 8003702:	2100      	movs	r1, #0
 8003704:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003706:	2317      	movs	r3, #23
 8003708:	18fb      	adds	r3, r7, r3
 800370a:	2202      	movs	r2, #2
 800370c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800370e:	2317      	movs	r3, #23
 8003710:	18fb      	adds	r3, r7, r3
 8003712:	781b      	ldrb	r3, [r3, #0]
}
 8003714:	0018      	movs	r0, r3
 8003716:	46bd      	mov	sp, r7
 8003718:	b006      	add	sp, #24
 800371a:	bd80      	pop	{r7, pc}

0800371c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2221      	movs	r2, #33	; 0x21
 8003728:	5c9b      	ldrb	r3, [r3, r2]
 800372a:	b2db      	uxtb	r3, r3
 800372c:	2b02      	cmp	r3, #2
 800372e:	d008      	beq.n	8003742 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2204      	movs	r2, #4
 8003734:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2220      	movs	r2, #32
 800373a:	2100      	movs	r1, #0
 800373c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e020      	b.n	8003784 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	210e      	movs	r1, #14
 800374e:	438a      	bics	r2, r1
 8003750:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2101      	movs	r1, #1
 800375e:	438a      	bics	r2, r1
 8003760:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800376a:	2101      	movs	r1, #1
 800376c:	4091      	lsls	r1, r2
 800376e:	000a      	movs	r2, r1
 8003770:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2221      	movs	r2, #33	; 0x21
 8003776:	2101      	movs	r1, #1
 8003778:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2220      	movs	r2, #32
 800377e:	2100      	movs	r1, #0
 8003780:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003782:	2300      	movs	r3, #0
}
 8003784:	0018      	movs	r0, r3
 8003786:	46bd      	mov	sp, r7
 8003788:	b002      	add	sp, #8
 800378a:	bd80      	pop	{r7, pc}

0800378c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003794:	210f      	movs	r1, #15
 8003796:	187b      	adds	r3, r7, r1
 8003798:	2200      	movs	r2, #0
 800379a:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2221      	movs	r2, #33	; 0x21
 80037a0:	5c9b      	ldrb	r3, [r3, r2]
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d006      	beq.n	80037b6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2204      	movs	r2, #4
 80037ac:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80037ae:	187b      	adds	r3, r7, r1
 80037b0:	2201      	movs	r2, #1
 80037b2:	701a      	strb	r2, [r3, #0]
 80037b4:	e028      	b.n	8003808 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	210e      	movs	r1, #14
 80037c2:	438a      	bics	r2, r1
 80037c4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2101      	movs	r1, #1
 80037d2:	438a      	bics	r2, r1
 80037d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037de:	2101      	movs	r1, #1
 80037e0:	4091      	lsls	r1, r2
 80037e2:	000a      	movs	r2, r1
 80037e4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2221      	movs	r2, #33	; 0x21
 80037ea:	2101      	movs	r1, #1
 80037ec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2220      	movs	r2, #32
 80037f2:	2100      	movs	r1, #0
 80037f4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d004      	beq.n	8003808 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	0010      	movs	r0, r2
 8003806:	4798      	blx	r3
    }
  }
  return status;
 8003808:	230f      	movs	r3, #15
 800380a:	18fb      	adds	r3, r7, r3
 800380c:	781b      	ldrb	r3, [r3, #0]
}
 800380e:	0018      	movs	r0, r3
 8003810:	46bd      	mov	sp, r7
 8003812:	b004      	add	sp, #16
 8003814:	bd80      	pop	{r7, pc}

08003816 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003816:	b580      	push	{r7, lr}
 8003818:	b084      	sub	sp, #16
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003832:	2204      	movs	r2, #4
 8003834:	409a      	lsls	r2, r3
 8003836:	0013      	movs	r3, r2
 8003838:	68fa      	ldr	r2, [r7, #12]
 800383a:	4013      	ands	r3, r2
 800383c:	d024      	beq.n	8003888 <HAL_DMA_IRQHandler+0x72>
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	2204      	movs	r2, #4
 8003842:	4013      	ands	r3, r2
 8003844:	d020      	beq.n	8003888 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2220      	movs	r2, #32
 800384e:	4013      	ands	r3, r2
 8003850:	d107      	bne.n	8003862 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	2104      	movs	r1, #4
 800385e:	438a      	bics	r2, r1
 8003860:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800386a:	2104      	movs	r1, #4
 800386c:	4091      	lsls	r1, r2
 800386e:	000a      	movs	r2, r1
 8003870:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003876:	2b00      	cmp	r3, #0
 8003878:	d100      	bne.n	800387c <HAL_DMA_IRQHandler+0x66>
 800387a:	e06a      	b.n	8003952 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	0010      	movs	r0, r2
 8003884:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003886:	e064      	b.n	8003952 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388c:	2202      	movs	r2, #2
 800388e:	409a      	lsls	r2, r3
 8003890:	0013      	movs	r3, r2
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	4013      	ands	r3, r2
 8003896:	d02b      	beq.n	80038f0 <HAL_DMA_IRQHandler+0xda>
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	2202      	movs	r2, #2
 800389c:	4013      	ands	r3, r2
 800389e:	d027      	beq.n	80038f0 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2220      	movs	r2, #32
 80038a8:	4013      	ands	r3, r2
 80038aa:	d10b      	bne.n	80038c4 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	210a      	movs	r1, #10
 80038b8:	438a      	bics	r2, r1
 80038ba:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2221      	movs	r2, #33	; 0x21
 80038c0:	2101      	movs	r1, #1
 80038c2:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038cc:	2102      	movs	r1, #2
 80038ce:	4091      	lsls	r1, r2
 80038d0:	000a      	movs	r2, r1
 80038d2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2220      	movs	r2, #32
 80038d8:	2100      	movs	r1, #0
 80038da:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d036      	beq.n	8003952 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	0010      	movs	r0, r2
 80038ec:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80038ee:	e030      	b.n	8003952 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f4:	2208      	movs	r2, #8
 80038f6:	409a      	lsls	r2, r3
 80038f8:	0013      	movs	r3, r2
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	4013      	ands	r3, r2
 80038fe:	d028      	beq.n	8003952 <HAL_DMA_IRQHandler+0x13c>
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	2208      	movs	r2, #8
 8003904:	4013      	ands	r3, r2
 8003906:	d024      	beq.n	8003952 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	210e      	movs	r1, #14
 8003914:	438a      	bics	r2, r1
 8003916:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003920:	2101      	movs	r1, #1
 8003922:	4091      	lsls	r1, r2
 8003924:	000a      	movs	r2, r1
 8003926:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2221      	movs	r2, #33	; 0x21
 8003932:	2101      	movs	r1, #1
 8003934:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2220      	movs	r2, #32
 800393a:	2100      	movs	r1, #0
 800393c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003942:	2b00      	cmp	r3, #0
 8003944:	d005      	beq.n	8003952 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	0010      	movs	r0, r2
 800394e:	4798      	blx	r3
    }
  }
}
 8003950:	e7ff      	b.n	8003952 <HAL_DMA_IRQHandler+0x13c>
 8003952:	46c0      	nop			; (mov r8, r8)
 8003954:	46bd      	mov	sp, r7
 8003956:	b004      	add	sp, #16
 8003958:	bd80      	pop	{r7, pc}

0800395a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b082      	sub	sp, #8
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2221      	movs	r2, #33	; 0x21
 8003966:	5c9b      	ldrb	r3, [r3, r2]
 8003968:	b2db      	uxtb	r3, r3
}
 800396a:	0018      	movs	r0, r3
 800396c:	46bd      	mov	sp, r7
 800396e:	b002      	add	sp, #8
 8003970:	bd80      	pop	{r7, pc}

08003972 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b084      	sub	sp, #16
 8003976:	af00      	add	r7, sp, #0
 8003978:	60f8      	str	r0, [r7, #12]
 800397a:	60b9      	str	r1, [r7, #8]
 800397c:	607a      	str	r2, [r7, #4]
 800397e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003988:	2101      	movs	r1, #1
 800398a:	4091      	lsls	r1, r2
 800398c:	000a      	movs	r2, r1
 800398e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	683a      	ldr	r2, [r7, #0]
 8003996:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	2b10      	cmp	r3, #16
 800399e:	d108      	bne.n	80039b2 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80039b0:	e007      	b.n	80039c2 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68ba      	ldr	r2, [r7, #8]
 80039b8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	60da      	str	r2, [r3, #12]
}
 80039c2:	46c0      	nop			; (mov r8, r8)
 80039c4:	46bd      	mov	sp, r7
 80039c6:	b004      	add	sp, #16
 80039c8:	bd80      	pop	{r7, pc}
	...

080039cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a08      	ldr	r2, [pc, #32]	; (80039fc <DMA_CalcBaseAndBitshift+0x30>)
 80039da:	4694      	mov	ip, r2
 80039dc:	4463      	add	r3, ip
 80039de:	2114      	movs	r1, #20
 80039e0:	0018      	movs	r0, r3
 80039e2:	f7fc fb99 	bl	8000118 <__udivsi3>
 80039e6:	0003      	movs	r3, r0
 80039e8:	009a      	lsls	r2, r3, #2
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a03      	ldr	r2, [pc, #12]	; (8003a00 <DMA_CalcBaseAndBitshift+0x34>)
 80039f2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80039f4:	46c0      	nop			; (mov r8, r8)
 80039f6:	46bd      	mov	sp, r7
 80039f8:	b002      	add	sp, #8
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	bffdfff8 	.word	0xbffdfff8
 8003a00:	40020000 	.word	0x40020000

08003a04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b086      	sub	sp, #24
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a12:	e14f      	b.n	8003cb4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2101      	movs	r1, #1
 8003a1a:	697a      	ldr	r2, [r7, #20]
 8003a1c:	4091      	lsls	r1, r2
 8003a1e:	000a      	movs	r2, r1
 8003a20:	4013      	ands	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d100      	bne.n	8003a2c <HAL_GPIO_Init+0x28>
 8003a2a:	e140      	b.n	8003cae <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	2203      	movs	r2, #3
 8003a32:	4013      	ands	r3, r2
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d005      	beq.n	8003a44 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	2203      	movs	r2, #3
 8003a3e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d130      	bne.n	8003aa6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	005b      	lsls	r3, r3, #1
 8003a4e:	2203      	movs	r2, #3
 8003a50:	409a      	lsls	r2, r3
 8003a52:	0013      	movs	r3, r2
 8003a54:	43da      	mvns	r2, r3
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	4013      	ands	r3, r2
 8003a5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	409a      	lsls	r2, r3
 8003a66:	0013      	movs	r3, r2
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	409a      	lsls	r2, r3
 8003a80:	0013      	movs	r3, r2
 8003a82:	43da      	mvns	r2, r3
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	4013      	ands	r3, r2
 8003a88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	091b      	lsrs	r3, r3, #4
 8003a90:	2201      	movs	r2, #1
 8003a92:	401a      	ands	r2, r3
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	409a      	lsls	r2, r3
 8003a98:	0013      	movs	r3, r2
 8003a9a:	693a      	ldr	r2, [r7, #16]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2203      	movs	r2, #3
 8003aac:	4013      	ands	r3, r2
 8003aae:	2b03      	cmp	r3, #3
 8003ab0:	d017      	beq.n	8003ae2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	2203      	movs	r2, #3
 8003abe:	409a      	lsls	r2, r3
 8003ac0:	0013      	movs	r3, r2
 8003ac2:	43da      	mvns	r2, r3
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	689a      	ldr	r2, [r3, #8]
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	409a      	lsls	r2, r3
 8003ad4:	0013      	movs	r3, r2
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	2203      	movs	r2, #3
 8003ae8:	4013      	ands	r3, r2
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d123      	bne.n	8003b36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	08da      	lsrs	r2, r3, #3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	3208      	adds	r2, #8
 8003af6:	0092      	lsls	r2, r2, #2
 8003af8:	58d3      	ldr	r3, [r2, r3]
 8003afa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	2207      	movs	r2, #7
 8003b00:	4013      	ands	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	220f      	movs	r2, #15
 8003b06:	409a      	lsls	r2, r3
 8003b08:	0013      	movs	r3, r2
 8003b0a:	43da      	mvns	r2, r3
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	4013      	ands	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	691a      	ldr	r2, [r3, #16]
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	2107      	movs	r1, #7
 8003b1a:	400b      	ands	r3, r1
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	409a      	lsls	r2, r3
 8003b20:	0013      	movs	r3, r2
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	08da      	lsrs	r2, r3, #3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	3208      	adds	r2, #8
 8003b30:	0092      	lsls	r2, r2, #2
 8003b32:	6939      	ldr	r1, [r7, #16]
 8003b34:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	2203      	movs	r2, #3
 8003b42:	409a      	lsls	r2, r3
 8003b44:	0013      	movs	r3, r2
 8003b46:	43da      	mvns	r2, r3
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	2203      	movs	r2, #3
 8003b54:	401a      	ands	r2, r3
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	409a      	lsls	r2, r3
 8003b5c:	0013      	movs	r3, r2
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	23c0      	movs	r3, #192	; 0xc0
 8003b70:	029b      	lsls	r3, r3, #10
 8003b72:	4013      	ands	r3, r2
 8003b74:	d100      	bne.n	8003b78 <HAL_GPIO_Init+0x174>
 8003b76:	e09a      	b.n	8003cae <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b78:	4b54      	ldr	r3, [pc, #336]	; (8003ccc <HAL_GPIO_Init+0x2c8>)
 8003b7a:	699a      	ldr	r2, [r3, #24]
 8003b7c:	4b53      	ldr	r3, [pc, #332]	; (8003ccc <HAL_GPIO_Init+0x2c8>)
 8003b7e:	2101      	movs	r1, #1
 8003b80:	430a      	orrs	r2, r1
 8003b82:	619a      	str	r2, [r3, #24]
 8003b84:	4b51      	ldr	r3, [pc, #324]	; (8003ccc <HAL_GPIO_Init+0x2c8>)
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	60bb      	str	r3, [r7, #8]
 8003b8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b90:	4a4f      	ldr	r2, [pc, #316]	; (8003cd0 <HAL_GPIO_Init+0x2cc>)
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	089b      	lsrs	r3, r3, #2
 8003b96:	3302      	adds	r3, #2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	589b      	ldr	r3, [r3, r2]
 8003b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	2203      	movs	r2, #3
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	220f      	movs	r2, #15
 8003ba8:	409a      	lsls	r2, r3
 8003baa:	0013      	movs	r3, r2
 8003bac:	43da      	mvns	r2, r3
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	2390      	movs	r3, #144	; 0x90
 8003bb8:	05db      	lsls	r3, r3, #23
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d013      	beq.n	8003be6 <HAL_GPIO_Init+0x1e2>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a44      	ldr	r2, [pc, #272]	; (8003cd4 <HAL_GPIO_Init+0x2d0>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d00d      	beq.n	8003be2 <HAL_GPIO_Init+0x1de>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a43      	ldr	r2, [pc, #268]	; (8003cd8 <HAL_GPIO_Init+0x2d4>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d007      	beq.n	8003bde <HAL_GPIO_Init+0x1da>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a42      	ldr	r2, [pc, #264]	; (8003cdc <HAL_GPIO_Init+0x2d8>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d101      	bne.n	8003bda <HAL_GPIO_Init+0x1d6>
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e006      	b.n	8003be8 <HAL_GPIO_Init+0x1e4>
 8003bda:	2305      	movs	r3, #5
 8003bdc:	e004      	b.n	8003be8 <HAL_GPIO_Init+0x1e4>
 8003bde:	2302      	movs	r3, #2
 8003be0:	e002      	b.n	8003be8 <HAL_GPIO_Init+0x1e4>
 8003be2:	2301      	movs	r3, #1
 8003be4:	e000      	b.n	8003be8 <HAL_GPIO_Init+0x1e4>
 8003be6:	2300      	movs	r3, #0
 8003be8:	697a      	ldr	r2, [r7, #20]
 8003bea:	2103      	movs	r1, #3
 8003bec:	400a      	ands	r2, r1
 8003bee:	0092      	lsls	r2, r2, #2
 8003bf0:	4093      	lsls	r3, r2
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003bf8:	4935      	ldr	r1, [pc, #212]	; (8003cd0 <HAL_GPIO_Init+0x2cc>)
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	089b      	lsrs	r3, r3, #2
 8003bfe:	3302      	adds	r3, #2
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c06:	4b36      	ldr	r3, [pc, #216]	; (8003ce0 <HAL_GPIO_Init+0x2dc>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	43da      	mvns	r2, r3
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	4013      	ands	r3, r2
 8003c14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685a      	ldr	r2, [r3, #4]
 8003c1a:	2380      	movs	r3, #128	; 0x80
 8003c1c:	035b      	lsls	r3, r3, #13
 8003c1e:	4013      	ands	r3, r2
 8003c20:	d003      	beq.n	8003c2a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8003c22:	693a      	ldr	r2, [r7, #16]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003c2a:	4b2d      	ldr	r3, [pc, #180]	; (8003ce0 <HAL_GPIO_Init+0x2dc>)
 8003c2c:	693a      	ldr	r2, [r7, #16]
 8003c2e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003c30:	4b2b      	ldr	r3, [pc, #172]	; (8003ce0 <HAL_GPIO_Init+0x2dc>)
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	43da      	mvns	r2, r3
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685a      	ldr	r2, [r3, #4]
 8003c44:	2380      	movs	r3, #128	; 0x80
 8003c46:	039b      	lsls	r3, r3, #14
 8003c48:	4013      	ands	r3, r2
 8003c4a:	d003      	beq.n	8003c54 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003c54:	4b22      	ldr	r3, [pc, #136]	; (8003ce0 <HAL_GPIO_Init+0x2dc>)
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003c5a:	4b21      	ldr	r3, [pc, #132]	; (8003ce0 <HAL_GPIO_Init+0x2dc>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	43da      	mvns	r2, r3
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	4013      	ands	r3, r2
 8003c68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	685a      	ldr	r2, [r3, #4]
 8003c6e:	2380      	movs	r3, #128	; 0x80
 8003c70:	029b      	lsls	r3, r3, #10
 8003c72:	4013      	ands	r3, r2
 8003c74:	d003      	beq.n	8003c7e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003c7e:	4b18      	ldr	r3, [pc, #96]	; (8003ce0 <HAL_GPIO_Init+0x2dc>)
 8003c80:	693a      	ldr	r2, [r7, #16]
 8003c82:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8003c84:	4b16      	ldr	r3, [pc, #88]	; (8003ce0 <HAL_GPIO_Init+0x2dc>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	43da      	mvns	r2, r3
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	4013      	ands	r3, r2
 8003c92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685a      	ldr	r2, [r3, #4]
 8003c98:	2380      	movs	r3, #128	; 0x80
 8003c9a:	025b      	lsls	r3, r3, #9
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	d003      	beq.n	8003ca8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003ca8:	4b0d      	ldr	r3, [pc, #52]	; (8003ce0 <HAL_GPIO_Init+0x2dc>)
 8003caa:	693a      	ldr	r2, [r7, #16]
 8003cac:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	40da      	lsrs	r2, r3
 8003cbc:	1e13      	subs	r3, r2, #0
 8003cbe:	d000      	beq.n	8003cc2 <HAL_GPIO_Init+0x2be>
 8003cc0:	e6a8      	b.n	8003a14 <HAL_GPIO_Init+0x10>
  } 
}
 8003cc2:	46c0      	nop			; (mov r8, r8)
 8003cc4:	46c0      	nop			; (mov r8, r8)
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	b006      	add	sp, #24
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	40010000 	.word	0x40010000
 8003cd4:	48000400 	.word	0x48000400
 8003cd8:	48000800 	.word	0x48000800
 8003cdc:	48000c00 	.word	0x48000c00
 8003ce0:	40010400 	.word	0x40010400

08003ce4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	0008      	movs	r0, r1
 8003cee:	0011      	movs	r1, r2
 8003cf0:	1cbb      	adds	r3, r7, #2
 8003cf2:	1c02      	adds	r2, r0, #0
 8003cf4:	801a      	strh	r2, [r3, #0]
 8003cf6:	1c7b      	adds	r3, r7, #1
 8003cf8:	1c0a      	adds	r2, r1, #0
 8003cfa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003cfc:	1c7b      	adds	r3, r7, #1
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d004      	beq.n	8003d0e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d04:	1cbb      	adds	r3, r7, #2
 8003d06:	881a      	ldrh	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d0c:	e003      	b.n	8003d16 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d0e:	1cbb      	adds	r3, r7, #2
 8003d10:	881a      	ldrh	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d16:	46c0      	nop			; (mov r8, r8)
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	b002      	add	sp, #8
 8003d1c:	bd80      	pop	{r7, pc}
	...

08003d20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b082      	sub	sp, #8
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e082      	b.n	8003e38 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2241      	movs	r2, #65	; 0x41
 8003d36:	5c9b      	ldrb	r3, [r3, r2]
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d107      	bne.n	8003d4e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2240      	movs	r2, #64	; 0x40
 8003d42:	2100      	movs	r1, #0
 8003d44:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	0018      	movs	r0, r3
 8003d4a:	f7ff f84d 	bl	8002de8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2241      	movs	r2, #65	; 0x41
 8003d52:	2124      	movs	r1, #36	; 0x24
 8003d54:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2101      	movs	r1, #1
 8003d62:	438a      	bics	r2, r1
 8003d64:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685a      	ldr	r2, [r3, #4]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4934      	ldr	r1, [pc, #208]	; (8003e40 <HAL_I2C_Init+0x120>)
 8003d70:	400a      	ands	r2, r1
 8003d72:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689a      	ldr	r2, [r3, #8]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4931      	ldr	r1, [pc, #196]	; (8003e44 <HAL_I2C_Init+0x124>)
 8003d80:	400a      	ands	r2, r1
 8003d82:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d108      	bne.n	8003d9e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2180      	movs	r1, #128	; 0x80
 8003d96:	0209      	lsls	r1, r1, #8
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	609a      	str	r2, [r3, #8]
 8003d9c:	e007      	b.n	8003dae <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	2184      	movs	r1, #132	; 0x84
 8003da8:	0209      	lsls	r1, r1, #8
 8003daa:	430a      	orrs	r2, r1
 8003dac:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d104      	bne.n	8003dc0 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2280      	movs	r2, #128	; 0x80
 8003dbc:	0112      	lsls	r2, r2, #4
 8003dbe:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685a      	ldr	r2, [r3, #4]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	491f      	ldr	r1, [pc, #124]	; (8003e48 <HAL_I2C_Init+0x128>)
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68da      	ldr	r2, [r3, #12]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	491a      	ldr	r1, [pc, #104]	; (8003e44 <HAL_I2C_Init+0x124>)
 8003ddc:	400a      	ands	r2, r1
 8003dde:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	691a      	ldr	r2, [r3, #16]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	431a      	orrs	r2, r3
 8003dea:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	430a      	orrs	r2, r1
 8003df8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	69d9      	ldr	r1, [r3, #28]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a1a      	ldr	r2, [r3, #32]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	430a      	orrs	r2, r1
 8003e08:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2101      	movs	r1, #1
 8003e16:	430a      	orrs	r2, r1
 8003e18:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2241      	movs	r2, #65	; 0x41
 8003e24:	2120      	movs	r1, #32
 8003e26:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2242      	movs	r2, #66	; 0x42
 8003e32:	2100      	movs	r1, #0
 8003e34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e36:	2300      	movs	r3, #0
}
 8003e38:	0018      	movs	r0, r3
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	b002      	add	sp, #8
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	f0ffffff 	.word	0xf0ffffff
 8003e44:	ffff7fff 	.word	0xffff7fff
 8003e48:	02008000 	.word	0x02008000

08003e4c <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8003e4c:	b5b0      	push	{r4, r5, r7, lr}
 8003e4e:	b088      	sub	sp, #32
 8003e50:	af02      	add	r7, sp, #8
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	0008      	movs	r0, r1
 8003e56:	607a      	str	r2, [r7, #4]
 8003e58:	0019      	movs	r1, r3
 8003e5a:	230a      	movs	r3, #10
 8003e5c:	18fb      	adds	r3, r7, r3
 8003e5e:	1c02      	adds	r2, r0, #0
 8003e60:	801a      	strh	r2, [r3, #0]
 8003e62:	2308      	movs	r3, #8
 8003e64:	18fb      	adds	r3, r7, r3
 8003e66:	1c0a      	adds	r2, r1, #0
 8003e68:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2241      	movs	r2, #65	; 0x41
 8003e6e:	5c9b      	ldrb	r3, [r3, r2]
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b20      	cmp	r3, #32
 8003e74:	d000      	beq.n	8003e78 <HAL_I2C_Master_Transmit_DMA+0x2c>
 8003e76:	e0dd      	b.n	8004034 <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	699a      	ldr	r2, [r3, #24]
 8003e7e:	2380      	movs	r3, #128	; 0x80
 8003e80:	021b      	lsls	r3, r3, #8
 8003e82:	401a      	ands	r2, r3
 8003e84:	2380      	movs	r3, #128	; 0x80
 8003e86:	021b      	lsls	r3, r3, #8
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d101      	bne.n	8003e90 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 8003e8c:	2302      	movs	r3, #2
 8003e8e:	e0d2      	b.n	8004036 <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2240      	movs	r2, #64	; 0x40
 8003e94:	5c9b      	ldrb	r3, [r3, r2]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d101      	bne.n	8003e9e <HAL_I2C_Master_Transmit_DMA+0x52>
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	e0cb      	b.n	8004036 <HAL_I2C_Master_Transmit_DMA+0x1ea>
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2240      	movs	r2, #64	; 0x40
 8003ea2:	2101      	movs	r1, #1
 8003ea4:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2241      	movs	r2, #65	; 0x41
 8003eaa:	2121      	movs	r1, #33	; 0x21
 8003eac:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2242      	movs	r2, #66	; 0x42
 8003eb2:	2110      	movs	r1, #16
 8003eb4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2208      	movs	r2, #8
 8003ec6:	18ba      	adds	r2, r7, r2
 8003ec8:	8812      	ldrh	r2, [r2, #0]
 8003eca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	4a5c      	ldr	r2, [pc, #368]	; (8004040 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 8003ed0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	4a5b      	ldr	r2, [pc, #364]	; (8004044 <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 8003ed6:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	2bff      	cmp	r3, #255	; 0xff
 8003ee0:	d906      	bls.n	8003ef0 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	22ff      	movs	r2, #255	; 0xff
 8003ee6:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8003ee8:	2380      	movs	r3, #128	; 0x80
 8003eea:	045b      	lsls	r3, r3, #17
 8003eec:	617b      	str	r3, [r7, #20]
 8003eee:	e007      	b.n	8003f00 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ef4:	b29a      	uxth	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003efa:	2380      	movs	r3, #128	; 0x80
 8003efc:	049b      	lsls	r3, r3, #18
 8003efe:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d100      	bne.n	8003f0a <HAL_I2C_Master_Transmit_DMA+0xbe>
 8003f08:	e078      	b.n	8003ffc <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d023      	beq.n	8003f5a <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f16:	4a4c      	ldr	r2, [pc, #304]	; (8004048 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8003f18:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f1e:	4a4b      	ldr	r2, [pc, #300]	; (800404c <HAL_I2C_Master_Transmit_DMA+0x200>)
 8003f20:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f26:	2200      	movs	r2, #0
 8003f28:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f2e:	2200      	movs	r2, #0
 8003f30:	635a      	str	r2, [r3, #52]	; 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003f36:	6879      	ldr	r1, [r7, #4]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	3328      	adds	r3, #40	; 0x28
 8003f3e:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003f44:	2513      	movs	r5, #19
 8003f46:	197c      	adds	r4, r7, r5
 8003f48:	f7ff fb82 	bl	8003650 <HAL_DMA_Start_IT>
 8003f4c:	0003      	movs	r3, r0
 8003f4e:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003f50:	197b      	adds	r3, r7, r5
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d13d      	bne.n	8003fd4 <HAL_I2C_Master_Transmit_DMA+0x188>
 8003f58:	e013      	b.n	8003f82 <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2241      	movs	r2, #65	; 0x41
 8003f5e:	2120      	movs	r1, #32
 8003f60:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2242      	movs	r2, #66	; 0x42
 8003f66:	2100      	movs	r1, #0
 8003f68:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6e:	2280      	movs	r2, #128	; 0x80
 8003f70:	431a      	orrs	r2, r3
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2240      	movs	r2, #64	; 0x40
 8003f7a:	2100      	movs	r1, #0
 8003f7c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e059      	b.n	8004036 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f86:	b2da      	uxtb	r2, r3
 8003f88:	697c      	ldr	r4, [r7, #20]
 8003f8a:	230a      	movs	r3, #10
 8003f8c:	18fb      	adds	r3, r7, r3
 8003f8e:	8819      	ldrh	r1, [r3, #0]
 8003f90:	68f8      	ldr	r0, [r7, #12]
 8003f92:	4b2f      	ldr	r3, [pc, #188]	; (8004050 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8003f94:	9300      	str	r3, [sp, #0]
 8003f96:	0023      	movs	r3, r4
 8003f98:	f001 fbb8 	bl	800570c <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	b29a      	uxth	r2, r3
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2240      	movs	r2, #64	; 0x40
 8003fb2:	2100      	movs	r1, #0
 8003fb4:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2110      	movs	r1, #16
 8003fba:	0018      	movs	r0, r3
 8003fbc:	f001 fbe0 	bl	8005780 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2180      	movs	r1, #128	; 0x80
 8003fcc:	01c9      	lsls	r1, r1, #7
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	601a      	str	r2, [r3, #0]
 8003fd2:	e02d      	b.n	8004030 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2241      	movs	r2, #65	; 0x41
 8003fd8:	2120      	movs	r1, #32
 8003fda:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2242      	movs	r2, #66	; 0x42
 8003fe0:	2100      	movs	r1, #0
 8003fe2:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe8:	2210      	movs	r2, #16
 8003fea:	431a      	orrs	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2240      	movs	r2, #64	; 0x40
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e01c      	b.n	8004036 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	4a15      	ldr	r2, [pc, #84]	; (8004054 <HAL_I2C_Master_Transmit_DMA+0x208>)
 8004000:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004006:	b2da      	uxtb	r2, r3
 8004008:	2380      	movs	r3, #128	; 0x80
 800400a:	049c      	lsls	r4, r3, #18
 800400c:	230a      	movs	r3, #10
 800400e:	18fb      	adds	r3, r7, r3
 8004010:	8819      	ldrh	r1, [r3, #0]
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	4b0e      	ldr	r3, [pc, #56]	; (8004050 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8004016:	9300      	str	r3, [sp, #0]
 8004018:	0023      	movs	r3, r4
 800401a:	f001 fb77 	bl	800570c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2240      	movs	r2, #64	; 0x40
 8004022:	2100      	movs	r1, #0
 8004024:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2101      	movs	r1, #1
 800402a:	0018      	movs	r0, r3
 800402c:	f001 fba8 	bl	8005780 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8004030:	2300      	movs	r3, #0
 8004032:	e000      	b.n	8004036 <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004034:	2302      	movs	r3, #2
  }
}
 8004036:	0018      	movs	r0, r3
 8004038:	46bd      	mov	sp, r7
 800403a:	b006      	add	sp, #24
 800403c:	bdb0      	pop	{r4, r5, r7, pc}
 800403e:	46c0      	nop			; (mov r8, r8)
 8004040:	ffff0000 	.word	0xffff0000
 8004044:	08004645 	.word	0x08004645
 8004048:	080055fd 	.word	0x080055fd
 800404c:	0800569d 	.word	0x0800569d
 8004050:	80002000 	.word	0x80002000
 8004054:	080041f1 	.word	0x080041f1

08004058 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004074:	2b00      	cmp	r3, #0
 8004076:	d005      	beq.n	8004084 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800407c:	68ba      	ldr	r2, [r7, #8]
 800407e:	68f9      	ldr	r1, [r7, #12]
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	4798      	blx	r3
  }
}
 8004084:	46c0      	nop			; (mov r8, r8)
 8004086:	46bd      	mov	sp, r7
 8004088:	b004      	add	sp, #16
 800408a:	bd80      	pop	{r7, pc}

0800408c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80040a4:	697a      	ldr	r2, [r7, #20]
 80040a6:	2380      	movs	r3, #128	; 0x80
 80040a8:	005b      	lsls	r3, r3, #1
 80040aa:	4013      	ands	r3, r2
 80040ac:	d00e      	beq.n	80040cc <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	2280      	movs	r2, #128	; 0x80
 80040b2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80040b4:	d00a      	beq.n	80040cc <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ba:	2201      	movs	r2, #1
 80040bc:	431a      	orrs	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2280      	movs	r2, #128	; 0x80
 80040c8:	0052      	lsls	r2, r2, #1
 80040ca:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80040cc:	697a      	ldr	r2, [r7, #20]
 80040ce:	2380      	movs	r3, #128	; 0x80
 80040d0:	00db      	lsls	r3, r3, #3
 80040d2:	4013      	ands	r3, r2
 80040d4:	d00e      	beq.n	80040f4 <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	2280      	movs	r2, #128	; 0x80
 80040da:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80040dc:	d00a      	beq.n	80040f4 <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e2:	2208      	movs	r2, #8
 80040e4:	431a      	orrs	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2280      	movs	r2, #128	; 0x80
 80040f0:	00d2      	lsls	r2, r2, #3
 80040f2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80040f4:	697a      	ldr	r2, [r7, #20]
 80040f6:	2380      	movs	r3, #128	; 0x80
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4013      	ands	r3, r2
 80040fc:	d00e      	beq.n	800411c <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	2280      	movs	r2, #128	; 0x80
 8004102:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004104:	d00a      	beq.n	800411c <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800410a:	2202      	movs	r2, #2
 800410c:	431a      	orrs	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2280      	movs	r2, #128	; 0x80
 8004118:	0092      	lsls	r2, r2, #2
 800411a:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004120:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	220b      	movs	r2, #11
 8004126:	4013      	ands	r3, r2
 8004128:	d005      	beq.n	8004136 <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	0011      	movs	r1, r2
 8004130:	0018      	movs	r0, r3
 8004132:	f001 f915 	bl	8005360 <I2C_ITError>
  }
}
 8004136:	46c0      	nop			; (mov r8, r8)
 8004138:	46bd      	mov	sp, r7
 800413a:	b006      	add	sp, #24
 800413c:	bd80      	pop	{r7, pc}

0800413e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b082      	sub	sp, #8
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004146:	46c0      	nop			; (mov r8, r8)
 8004148:	46bd      	mov	sp, r7
 800414a:	b002      	add	sp, #8
 800414c:	bd80      	pop	{r7, pc}

0800414e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800414e:	b580      	push	{r7, lr}
 8004150:	b082      	sub	sp, #8
 8004152:	af00      	add	r7, sp, #0
 8004154:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004156:	46c0      	nop			; (mov r8, r8)
 8004158:	46bd      	mov	sp, r7
 800415a:	b002      	add	sp, #8
 800415c:	bd80      	pop	{r7, pc}

0800415e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b082      	sub	sp, #8
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004166:	46c0      	nop			; (mov r8, r8)
 8004168:	46bd      	mov	sp, r7
 800416a:	b002      	add	sp, #8
 800416c:	bd80      	pop	{r7, pc}

0800416e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800416e:	b580      	push	{r7, lr}
 8004170:	b082      	sub	sp, #8
 8004172:	af00      	add	r7, sp, #0
 8004174:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004176:	46c0      	nop			; (mov r8, r8)
 8004178:	46bd      	mov	sp, r7
 800417a:	b002      	add	sp, #8
 800417c:	bd80      	pop	{r7, pc}

0800417e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800417e:	b580      	push	{r7, lr}
 8004180:	b082      	sub	sp, #8
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
 8004186:	0008      	movs	r0, r1
 8004188:	0011      	movs	r1, r2
 800418a:	1cfb      	adds	r3, r7, #3
 800418c:	1c02      	adds	r2, r0, #0
 800418e:	701a      	strb	r2, [r3, #0]
 8004190:	003b      	movs	r3, r7
 8004192:	1c0a      	adds	r2, r1, #0
 8004194:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004196:	46c0      	nop			; (mov r8, r8)
 8004198:	46bd      	mov	sp, r7
 800419a:	b002      	add	sp, #8
 800419c:	bd80      	pop	{r7, pc}

0800419e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800419e:	b580      	push	{r7, lr}
 80041a0:	b082      	sub	sp, #8
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80041a6:	46c0      	nop			; (mov r8, r8)
 80041a8:	46bd      	mov	sp, r7
 80041aa:	b002      	add	sp, #8
 80041ac:	bd80      	pop	{r7, pc}

080041ae <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b082      	sub	sp, #8
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80041b6:	46c0      	nop			; (mov r8, r8)
 80041b8:	46bd      	mov	sp, r7
 80041ba:	b002      	add	sp, #8
 80041bc:	bd80      	pop	{r7, pc}

080041be <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041be:	b580      	push	{r7, lr}
 80041c0:	b082      	sub	sp, #8
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80041c6:	46c0      	nop			; (mov r8, r8)
 80041c8:	46bd      	mov	sp, r7
 80041ca:	b002      	add	sp, #8
 80041cc:	bd80      	pop	{r7, pc}

080041ce <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80041ce:	b580      	push	{r7, lr}
 80041d0:	b082      	sub	sp, #8
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80041d6:	46c0      	nop			; (mov r8, r8)
 80041d8:	46bd      	mov	sp, r7
 80041da:	b002      	add	sp, #8
 80041dc:	bd80      	pop	{r7, pc}

080041de <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041de:	b580      	push	{r7, lr}
 80041e0:	b082      	sub	sp, #8
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80041e6:	46c0      	nop			; (mov r8, r8)
 80041e8:	46bd      	mov	sp, r7
 80041ea:	b002      	add	sp, #8
 80041ec:	bd80      	pop	{r7, pc}
	...

080041f0 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80041f0:	b590      	push	{r4, r7, lr}
 80041f2:	b089      	sub	sp, #36	; 0x24
 80041f4:	af02      	add	r7, sp, #8
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2240      	movs	r2, #64	; 0x40
 8004204:	5c9b      	ldrb	r3, [r3, r2]
 8004206:	2b01      	cmp	r3, #1
 8004208:	d101      	bne.n	800420e <I2C_Master_ISR_IT+0x1e>
 800420a:	2302      	movs	r3, #2
 800420c:	e113      	b.n	8004436 <I2C_Master_ISR_IT+0x246>
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2240      	movs	r2, #64	; 0x40
 8004212:	2101      	movs	r1, #1
 8004214:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	2210      	movs	r2, #16
 800421a:	4013      	ands	r3, r2
 800421c:	d012      	beq.n	8004244 <I2C_Master_ISR_IT+0x54>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2210      	movs	r2, #16
 8004222:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004224:	d00e      	beq.n	8004244 <I2C_Master_ISR_IT+0x54>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2210      	movs	r2, #16
 800422c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004232:	2204      	movs	r2, #4
 8004234:	431a      	orrs	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	0018      	movs	r0, r3
 800423e:	f001 f9ba 	bl	80055b6 <I2C_Flush_TXDR>
 8004242:	e0e5      	b.n	8004410 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	2204      	movs	r2, #4
 8004248:	4013      	ands	r3, r2
 800424a:	d021      	beq.n	8004290 <I2C_Master_ISR_IT+0xa0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2204      	movs	r2, #4
 8004250:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004252:	d01d      	beq.n	8004290 <I2C_Master_ISR_IT+0xa0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	2204      	movs	r2, #4
 8004258:	4393      	bics	r3, r2
 800425a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004266:	b2d2      	uxtb	r2, r2
 8004268:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426e:	1c5a      	adds	r2, r3, #1
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004278:	3b01      	subs	r3, #1
 800427a:	b29a      	uxth	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004284:	b29b      	uxth	r3, r3
 8004286:	3b01      	subs	r3, #1
 8004288:	b29a      	uxth	r2, r3
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800428e:	e0bf      	b.n	8004410 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	2202      	movs	r2, #2
 8004294:	4013      	ands	r3, r2
 8004296:	d01c      	beq.n	80042d2 <I2C_Master_ISR_IT+0xe2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2202      	movs	r2, #2
 800429c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800429e:	d018      	beq.n	80042d2 <I2C_Master_ISR_IT+0xe2>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a4:	781a      	ldrb	r2, [r3, #0]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b0:	1c5a      	adds	r2, r3, #1
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042ba:	3b01      	subs	r3, #1
 80042bc:	b29a      	uxth	r2, r3
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	3b01      	subs	r3, #1
 80042ca:	b29a      	uxth	r2, r3
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80042d0:	e09e      	b.n	8004410 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	2280      	movs	r2, #128	; 0x80
 80042d6:	4013      	ands	r3, r2
 80042d8:	d100      	bne.n	80042dc <I2C_Master_ISR_IT+0xec>
 80042da:	e069      	b.n	80043b0 <I2C_Master_ISR_IT+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2240      	movs	r2, #64	; 0x40
 80042e0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80042e2:	d065      	beq.n	80043b0 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d04a      	beq.n	8004384 <I2C_Master_ISR_IT+0x194>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d146      	bne.n	8004384 <I2C_Master_ISR_IT+0x194>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	2112      	movs	r1, #18
 8004300:	187b      	adds	r3, r7, r1
 8004302:	0592      	lsls	r2, r2, #22
 8004304:	0d92      	lsrs	r2, r2, #22
 8004306:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800430c:	b29b      	uxth	r3, r3
 800430e:	2bff      	cmp	r3, #255	; 0xff
 8004310:	d910      	bls.n	8004334 <I2C_Master_ISR_IT+0x144>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	22ff      	movs	r2, #255	; 0xff
 8004316:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800431c:	b2da      	uxtb	r2, r3
 800431e:	2380      	movs	r3, #128	; 0x80
 8004320:	045c      	lsls	r4, r3, #17
 8004322:	187b      	adds	r3, r7, r1
 8004324:	8819      	ldrh	r1, [r3, #0]
 8004326:	68f8      	ldr	r0, [r7, #12]
 8004328:	2300      	movs	r3, #0
 800432a:	9300      	str	r3, [sp, #0]
 800432c:	0023      	movs	r3, r4
 800432e:	f001 f9ed 	bl	800570c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004332:	e03c      	b.n	80043ae <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004338:	b29a      	uxth	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004342:	4a3f      	ldr	r2, [pc, #252]	; (8004440 <I2C_Master_ISR_IT+0x250>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d00e      	beq.n	8004366 <I2C_Master_ISR_IT+0x176>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800434c:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6adc      	ldr	r4, [r3, #44]	; 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004352:	2312      	movs	r3, #18
 8004354:	18fb      	adds	r3, r7, r3
 8004356:	8819      	ldrh	r1, [r3, #0]
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	2300      	movs	r3, #0
 800435c:	9300      	str	r3, [sp, #0]
 800435e:	0023      	movs	r3, r4
 8004360:	f001 f9d4 	bl	800570c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004364:	e023      	b.n	80043ae <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800436a:	b2da      	uxtb	r2, r3
 800436c:	2380      	movs	r3, #128	; 0x80
 800436e:	049c      	lsls	r4, r3, #18
 8004370:	2312      	movs	r3, #18
 8004372:	18fb      	adds	r3, r7, r3
 8004374:	8819      	ldrh	r1, [r3, #0]
 8004376:	68f8      	ldr	r0, [r7, #12]
 8004378:	2300      	movs	r3, #0
 800437a:	9300      	str	r3, [sp, #0]
 800437c:	0023      	movs	r3, r4
 800437e:	f001 f9c5 	bl	800570c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004382:	e014      	b.n	80043ae <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	685a      	ldr	r2, [r3, #4]
 800438a:	2380      	movs	r3, #128	; 0x80
 800438c:	049b      	lsls	r3, r3, #18
 800438e:	401a      	ands	r2, r3
 8004390:	2380      	movs	r3, #128	; 0x80
 8004392:	049b      	lsls	r3, r3, #18
 8004394:	429a      	cmp	r2, r3
 8004396:	d004      	beq.n	80043a2 <I2C_Master_ISR_IT+0x1b2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	0018      	movs	r0, r3
 800439c:	f000 fcf4 	bl	8004d88 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043a0:	e036      	b.n	8004410 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2140      	movs	r1, #64	; 0x40
 80043a6:	0018      	movs	r0, r3
 80043a8:	f000 ffda 	bl	8005360 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043ac:	e030      	b.n	8004410 <I2C_Master_ISR_IT+0x220>
 80043ae:	e02f      	b.n	8004410 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	2240      	movs	r2, #64	; 0x40
 80043b4:	4013      	ands	r3, r2
 80043b6:	d02b      	beq.n	8004410 <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2240      	movs	r2, #64	; 0x40
 80043bc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80043be:	d027      	beq.n	8004410 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d11d      	bne.n	8004406 <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	685a      	ldr	r2, [r3, #4]
 80043d0:	2380      	movs	r3, #128	; 0x80
 80043d2:	049b      	lsls	r3, r3, #18
 80043d4:	401a      	ands	r2, r3
 80043d6:	2380      	movs	r3, #128	; 0x80
 80043d8:	049b      	lsls	r3, r3, #18
 80043da:	429a      	cmp	r2, r3
 80043dc:	d018      	beq.n	8004410 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e2:	4a17      	ldr	r2, [pc, #92]	; (8004440 <I2C_Master_ISR_IT+0x250>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d109      	bne.n	80043fc <I2C_Master_ISR_IT+0x20c>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	685a      	ldr	r2, [r3, #4]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	2180      	movs	r1, #128	; 0x80
 80043f4:	01c9      	lsls	r1, r1, #7
 80043f6:	430a      	orrs	r2, r1
 80043f8:	605a      	str	r2, [r3, #4]
 80043fa:	e009      	b.n	8004410 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	0018      	movs	r0, r3
 8004400:	f000 fcc2 	bl	8004d88 <I2C_ITMasterSeqCplt>
 8004404:	e004      	b.n	8004410 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2140      	movs	r1, #64	; 0x40
 800440a:	0018      	movs	r0, r3
 800440c:	f000 ffa8 	bl	8005360 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	2220      	movs	r2, #32
 8004414:	4013      	ands	r3, r2
 8004416:	d009      	beq.n	800442c <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2220      	movs	r2, #32
 800441c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800441e:	d005      	beq.n	800442c <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8004420:	697a      	ldr	r2, [r7, #20]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	0011      	movs	r1, r2
 8004426:	0018      	movs	r0, r3
 8004428:	f000 fd54 	bl	8004ed4 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2240      	movs	r2, #64	; 0x40
 8004430:	2100      	movs	r1, #0
 8004432:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	0018      	movs	r0, r3
 8004438:	46bd      	mov	sp, r7
 800443a:	b007      	add	sp, #28
 800443c:	bd90      	pop	{r4, r7, pc}
 800443e:	46c0      	nop			; (mov r8, r8)
 8004440:	ffff0000 	.word	0xffff0000

08004444 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004454:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2240      	movs	r2, #64	; 0x40
 800445e:	5c9b      	ldrb	r3, [r3, r2]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d101      	bne.n	8004468 <I2C_Slave_ISR_IT+0x24>
 8004464:	2302      	movs	r3, #2
 8004466:	e0e6      	b.n	8004636 <I2C_Slave_ISR_IT+0x1f2>
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2240      	movs	r2, #64	; 0x40
 800446c:	2101      	movs	r1, #1
 800446e:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	2220      	movs	r2, #32
 8004474:	4013      	ands	r3, r2
 8004476:	d009      	beq.n	800448c <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2220      	movs	r2, #32
 800447c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800447e:	d005      	beq.n	800448c <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004480:	693a      	ldr	r2, [r7, #16]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	0011      	movs	r1, r2
 8004486:	0018      	movs	r0, r3
 8004488:	f000 fdf2 	bl	8005070 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	2210      	movs	r2, #16
 8004490:	4013      	ands	r3, r2
 8004492:	d052      	beq.n	800453a <I2C_Slave_ISR_IT+0xf6>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2210      	movs	r2, #16
 8004498:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800449a:	d04e      	beq.n	800453a <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d12d      	bne.n	8004502 <I2C_Slave_ISR_IT+0xbe>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2241      	movs	r2, #65	; 0x41
 80044aa:	5c9b      	ldrb	r3, [r3, r2]
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b28      	cmp	r3, #40	; 0x28
 80044b0:	d10b      	bne.n	80044ca <I2C_Slave_ISR_IT+0x86>
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	2380      	movs	r3, #128	; 0x80
 80044b6:	049b      	lsls	r3, r3, #18
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d106      	bne.n	80044ca <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	0011      	movs	r1, r2
 80044c2:	0018      	movs	r0, r3
 80044c4:	f000 fef4 	bl	80052b0 <I2C_ITListenCplt>
 80044c8:	e036      	b.n	8004538 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2241      	movs	r2, #65	; 0x41
 80044ce:	5c9b      	ldrb	r3, [r3, r2]
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	2b29      	cmp	r3, #41	; 0x29
 80044d4:	d110      	bne.n	80044f8 <I2C_Slave_ISR_IT+0xb4>
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	4a59      	ldr	r2, [pc, #356]	; (8004640 <I2C_Slave_ISR_IT+0x1fc>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d00c      	beq.n	80044f8 <I2C_Slave_ISR_IT+0xb4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2210      	movs	r2, #16
 80044e4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	0018      	movs	r0, r3
 80044ea:	f001 f864 	bl	80055b6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	0018      	movs	r0, r3
 80044f2:	f000 fc8b 	bl	8004e0c <I2C_ITSlaveSeqCplt>
 80044f6:	e01f      	b.n	8004538 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2210      	movs	r2, #16
 80044fe:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004500:	e091      	b.n	8004626 <I2C_Slave_ISR_IT+0x1e2>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2210      	movs	r2, #16
 8004508:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800450e:	2204      	movs	r2, #4
 8004510:	431a      	orrs	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d005      	beq.n	8004528 <I2C_Slave_ISR_IT+0xe4>
 800451c:	697a      	ldr	r2, [r7, #20]
 800451e:	2380      	movs	r3, #128	; 0x80
 8004520:	045b      	lsls	r3, r3, #17
 8004522:	429a      	cmp	r2, r3
 8004524:	d000      	beq.n	8004528 <I2C_Slave_ISR_IT+0xe4>
 8004526:	e07e      	b.n	8004626 <I2C_Slave_ISR_IT+0x1e2>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	0011      	movs	r1, r2
 8004530:	0018      	movs	r0, r3
 8004532:	f000 ff15 	bl	8005360 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004536:	e076      	b.n	8004626 <I2C_Slave_ISR_IT+0x1e2>
 8004538:	e075      	b.n	8004626 <I2C_Slave_ISR_IT+0x1e2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	2204      	movs	r2, #4
 800453e:	4013      	ands	r3, r2
 8004540:	d02f      	beq.n	80045a2 <I2C_Slave_ISR_IT+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2204      	movs	r2, #4
 8004546:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004548:	d02b      	beq.n	80045a2 <I2C_Slave_ISR_IT+0x15e>
  {
    if (hi2c->XferCount > 0U)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800454e:	b29b      	uxth	r3, r3
 8004550:	2b00      	cmp	r3, #0
 8004552:	d018      	beq.n	8004586 <I2C_Slave_ISR_IT+0x142>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455e:	b2d2      	uxtb	r2, r2
 8004560:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004566:	1c5a      	adds	r2, r3, #1
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004570:	3b01      	subs	r3, #1
 8004572:	b29a      	uxth	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800457c:	b29b      	uxth	r3, r3
 800457e:	3b01      	subs	r3, #1
 8004580:	b29a      	uxth	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800458a:	b29b      	uxth	r3, r3
 800458c:	2b00      	cmp	r3, #0
 800458e:	d14c      	bne.n	800462a <I2C_Slave_ISR_IT+0x1e6>
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	4a2b      	ldr	r2, [pc, #172]	; (8004640 <I2C_Slave_ISR_IT+0x1fc>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d048      	beq.n	800462a <I2C_Slave_ISR_IT+0x1e6>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	0018      	movs	r0, r3
 800459c:	f000 fc36 	bl	8004e0c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80045a0:	e043      	b.n	800462a <I2C_Slave_ISR_IT+0x1e6>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	2208      	movs	r2, #8
 80045a6:	4013      	ands	r3, r2
 80045a8:	d00a      	beq.n	80045c0 <I2C_Slave_ISR_IT+0x17c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2208      	movs	r2, #8
 80045ae:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80045b0:	d006      	beq.n	80045c0 <I2C_Slave_ISR_IT+0x17c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	0011      	movs	r1, r2
 80045b8:	0018      	movs	r0, r3
 80045ba:	f000 fb41 	bl	8004c40 <I2C_ITAddrCplt>
 80045be:	e035      	b.n	800462c <I2C_Slave_ISR_IT+0x1e8>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	2202      	movs	r2, #2
 80045c4:	4013      	ands	r3, r2
 80045c6:	d031      	beq.n	800462c <I2C_Slave_ISR_IT+0x1e8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2202      	movs	r2, #2
 80045cc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80045ce:	d02d      	beq.n	800462c <I2C_Slave_ISR_IT+0x1e8>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d018      	beq.n	800460c <I2C_Slave_ISR_IT+0x1c8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045de:	781a      	ldrb	r2, [r3, #0]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ea:	1c5a      	adds	r2, r3, #1
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	3b01      	subs	r3, #1
 80045f8:	b29a      	uxth	r2, r3
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004602:	3b01      	subs	r3, #1
 8004604:	b29a      	uxth	r2, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	851a      	strh	r2, [r3, #40]	; 0x28
 800460a:	e00f      	b.n	800462c <I2C_Slave_ISR_IT+0x1e8>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	2380      	movs	r3, #128	; 0x80
 8004610:	045b      	lsls	r3, r3, #17
 8004612:	429a      	cmp	r2, r3
 8004614:	d002      	beq.n	800461c <I2C_Slave_ISR_IT+0x1d8>
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d107      	bne.n	800462c <I2C_Slave_ISR_IT+0x1e8>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	0018      	movs	r0, r3
 8004620:	f000 fbf4 	bl	8004e0c <I2C_ITSlaveSeqCplt>
 8004624:	e002      	b.n	800462c <I2C_Slave_ISR_IT+0x1e8>
    if (hi2c->XferCount == 0U)
 8004626:	46c0      	nop			; (mov r8, r8)
 8004628:	e000      	b.n	800462c <I2C_Slave_ISR_IT+0x1e8>
    if ((hi2c->XferCount == 0U) && \
 800462a:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2240      	movs	r2, #64	; 0x40
 8004630:	2100      	movs	r1, #0
 8004632:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	0018      	movs	r0, r3
 8004638:	46bd      	mov	sp, r7
 800463a:	b006      	add	sp, #24
 800463c:	bd80      	pop	{r7, pc}
 800463e:	46c0      	nop			; (mov r8, r8)
 8004640:	ffff0000 	.word	0xffff0000

08004644 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8004644:	b590      	push	{r4, r7, lr}
 8004646:	b089      	sub	sp, #36	; 0x24
 8004648:	af02      	add	r7, sp, #8
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2240      	movs	r2, #64	; 0x40
 8004654:	5c9b      	ldrb	r3, [r3, r2]
 8004656:	2b01      	cmp	r3, #1
 8004658:	d101      	bne.n	800465e <I2C_Master_ISR_DMA+0x1a>
 800465a:	2302      	movs	r3, #2
 800465c:	e0e7      	b.n	800482e <I2C_Master_ISR_DMA+0x1ea>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2240      	movs	r2, #64	; 0x40
 8004662:	2101      	movs	r1, #1
 8004664:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	2210      	movs	r2, #16
 800466a:	4013      	ands	r3, r2
 800466c:	d017      	beq.n	800469e <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2210      	movs	r2, #16
 8004672:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004674:	d013      	beq.n	800469e <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2210      	movs	r2, #16
 800467c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004682:	2204      	movs	r2, #4
 8004684:	431a      	orrs	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2120      	movs	r1, #32
 800468e:	0018      	movs	r0, r3
 8004690:	f001 f876 	bl	8005780 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	0018      	movs	r0, r3
 8004698:	f000 ff8d 	bl	80055b6 <I2C_Flush_TXDR>
 800469c:	e0c2      	b.n	8004824 <I2C_Master_ISR_DMA+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	2280      	movs	r2, #128	; 0x80
 80046a2:	4013      	ands	r3, r2
 80046a4:	d100      	bne.n	80046a8 <I2C_Master_ISR_DMA+0x64>
 80046a6:	e07c      	b.n	80047a2 <I2C_Master_ISR_DMA+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2240      	movs	r2, #64	; 0x40
 80046ac:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80046ae:	d100      	bne.n	80046b2 <I2C_Master_ISR_DMA+0x6e>
 80046b0:	e077      	b.n	80047a2 <I2C_Master_ISR_DMA+0x15e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2140      	movs	r1, #64	; 0x40
 80046be:	438a      	bics	r2, r1
 80046c0:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d055      	beq.n	8004778 <I2C_Master_ISR_DMA+0x134>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	2312      	movs	r3, #18
 80046d6:	18fb      	adds	r3, r7, r3
 80046d8:	0592      	lsls	r2, r2, #22
 80046da:	0d92      	lsrs	r2, r2, #22
 80046dc:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	2bff      	cmp	r3, #255	; 0xff
 80046e6:	d906      	bls.n	80046f6 <I2C_Master_ISR_DMA+0xb2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	22ff      	movs	r2, #255	; 0xff
 80046ec:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80046ee:	2380      	movs	r3, #128	; 0x80
 80046f0:	045b      	lsls	r3, r3, #17
 80046f2:	617b      	str	r3, [r7, #20]
 80046f4:	e010      	b.n	8004718 <I2C_Master_ISR_DMA+0xd4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046fa:	b29a      	uxth	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004704:	4a4c      	ldr	r2, [pc, #304]	; (8004838 <I2C_Master_ISR_DMA+0x1f4>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d003      	beq.n	8004712 <I2C_Master_ISR_DMA+0xce>
        {
          xfermode = hi2c->XferOptions;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800470e:	617b      	str	r3, [r7, #20]
 8004710:	e002      	b.n	8004718 <I2C_Master_ISR_DMA+0xd4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8004712:	2380      	movs	r3, #128	; 0x80
 8004714:	049b      	lsls	r3, r3, #18
 8004716:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800471c:	b2da      	uxtb	r2, r3
 800471e:	697c      	ldr	r4, [r7, #20]
 8004720:	2312      	movs	r3, #18
 8004722:	18fb      	adds	r3, r7, r3
 8004724:	8819      	ldrh	r1, [r3, #0]
 8004726:	68f8      	ldr	r0, [r7, #12]
 8004728:	2300      	movs	r3, #0
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	0023      	movs	r3, r4
 800472e:	f000 ffed 	bl	800570c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004736:	b29a      	uxth	r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	b29a      	uxth	r2, r3
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2241      	movs	r2, #65	; 0x41
 8004748:	5c9b      	ldrb	r3, [r3, r2]
 800474a:	b2db      	uxtb	r3, r3
 800474c:	2b22      	cmp	r3, #34	; 0x22
 800474e:	d109      	bne.n	8004764 <I2C_Master_ISR_DMA+0x120>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2180      	movs	r1, #128	; 0x80
 800475c:	0209      	lsls	r1, r1, #8
 800475e:	430a      	orrs	r2, r1
 8004760:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004762:	e05f      	b.n	8004824 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2180      	movs	r1, #128	; 0x80
 8004770:	01c9      	lsls	r1, r1, #7
 8004772:	430a      	orrs	r2, r1
 8004774:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004776:	e055      	b.n	8004824 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	685a      	ldr	r2, [r3, #4]
 800477e:	2380      	movs	r3, #128	; 0x80
 8004780:	049b      	lsls	r3, r3, #18
 8004782:	401a      	ands	r2, r3
 8004784:	2380      	movs	r3, #128	; 0x80
 8004786:	049b      	lsls	r3, r3, #18
 8004788:	429a      	cmp	r2, r3
 800478a:	d004      	beq.n	8004796 <I2C_Master_ISR_DMA+0x152>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	0018      	movs	r0, r3
 8004790:	f000 fafa 	bl	8004d88 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8004794:	e046      	b.n	8004824 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2140      	movs	r1, #64	; 0x40
 800479a:	0018      	movs	r0, r3
 800479c:	f000 fde0 	bl	8005360 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80047a0:	e040      	b.n	8004824 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	2240      	movs	r2, #64	; 0x40
 80047a6:	4013      	ands	r3, r2
 80047a8:	d02c      	beq.n	8004804 <I2C_Master_ISR_DMA+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2240      	movs	r2, #64	; 0x40
 80047ae:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80047b0:	d028      	beq.n	8004804 <I2C_Master_ISR_DMA+0x1c0>
  {
    if (hi2c->XferCount == 0U)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d11d      	bne.n	80047f8 <I2C_Master_ISR_DMA+0x1b4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	685a      	ldr	r2, [r3, #4]
 80047c2:	2380      	movs	r3, #128	; 0x80
 80047c4:	049b      	lsls	r3, r3, #18
 80047c6:	401a      	ands	r2, r3
 80047c8:	2380      	movs	r3, #128	; 0x80
 80047ca:	049b      	lsls	r3, r3, #18
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d028      	beq.n	8004822 <I2C_Master_ISR_DMA+0x1de>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047d4:	4a18      	ldr	r2, [pc, #96]	; (8004838 <I2C_Master_ISR_DMA+0x1f4>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d109      	bne.n	80047ee <I2C_Master_ISR_DMA+0x1aa>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	685a      	ldr	r2, [r3, #4]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2180      	movs	r1, #128	; 0x80
 80047e6:	01c9      	lsls	r1, r1, #7
 80047e8:	430a      	orrs	r2, r1
 80047ea:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80047ec:	e019      	b.n	8004822 <I2C_Master_ISR_DMA+0x1de>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	0018      	movs	r0, r3
 80047f2:	f000 fac9 	bl	8004d88 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80047f6:	e014      	b.n	8004822 <I2C_Master_ISR_DMA+0x1de>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2140      	movs	r1, #64	; 0x40
 80047fc:	0018      	movs	r0, r3
 80047fe:	f000 fdaf 	bl	8005360 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004802:	e00e      	b.n	8004822 <I2C_Master_ISR_DMA+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	2220      	movs	r2, #32
 8004808:	4013      	ands	r3, r2
 800480a:	d00b      	beq.n	8004824 <I2C_Master_ISR_DMA+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2220      	movs	r2, #32
 8004810:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004812:	d007      	beq.n	8004824 <I2C_Master_ISR_DMA+0x1e0>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004814:	68ba      	ldr	r2, [r7, #8]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	0011      	movs	r1, r2
 800481a:	0018      	movs	r0, r3
 800481c:	f000 fb5a 	bl	8004ed4 <I2C_ITMasterCplt>
 8004820:	e000      	b.n	8004824 <I2C_Master_ISR_DMA+0x1e0>
    if (hi2c->XferCount == 0U)
 8004822:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2240      	movs	r2, #64	; 0x40
 8004828:	2100      	movs	r1, #0
 800482a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800482c:	2300      	movs	r3, #0
}
 800482e:	0018      	movs	r0, r3
 8004830:	46bd      	mov	sp, r7
 8004832:	b007      	add	sp, #28
 8004834:	bd90      	pop	{r4, r7, pc}
 8004836:	46c0      	nop			; (mov r8, r8)
 8004838:	ffff0000 	.word	0xffff0000

0800483c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800483c:	b590      	push	{r4, r7, lr}
 800483e:	b089      	sub	sp, #36	; 0x24
 8004840:	af02      	add	r7, sp, #8
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8004848:	4b88      	ldr	r3, [pc, #544]	; (8004a6c <I2C_Mem_ISR_DMA+0x230>)
 800484a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2240      	movs	r2, #64	; 0x40
 8004850:	5c9b      	ldrb	r3, [r3, r2]
 8004852:	2b01      	cmp	r3, #1
 8004854:	d101      	bne.n	800485a <I2C_Mem_ISR_DMA+0x1e>
 8004856:	2302      	movs	r3, #2
 8004858:	e104      	b.n	8004a64 <I2C_Mem_ISR_DMA+0x228>
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2240      	movs	r2, #64	; 0x40
 800485e:	2101      	movs	r1, #1
 8004860:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	2210      	movs	r2, #16
 8004866:	4013      	ands	r3, r2
 8004868:	d017      	beq.n	800489a <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2210      	movs	r2, #16
 800486e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004870:	d013      	beq.n	800489a <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2210      	movs	r2, #16
 8004878:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800487e:	2204      	movs	r2, #4
 8004880:	431a      	orrs	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2120      	movs	r1, #32
 800488a:	0018      	movs	r0, r3
 800488c:	f000 ff78 	bl	8005780 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	0018      	movs	r0, r3
 8004894:	f000 fe8f 	bl	80055b6 <I2C_Flush_TXDR>
 8004898:	e0df      	b.n	8004a5a <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	2202      	movs	r2, #2
 800489e:	4013      	ands	r3, r2
 80048a0:	d00d      	beq.n	80048be <I2C_Mem_ISR_DMA+0x82>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2202      	movs	r2, #2
 80048a6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80048a8:	d009      	beq.n	80048be <I2C_Mem_ISR_DMA+0x82>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80048b2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2201      	movs	r2, #1
 80048b8:	4252      	negs	r2, r2
 80048ba:	651a      	str	r2, [r3, #80]	; 0x50
 80048bc:	e0cd      	b.n	8004a5a <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	2280      	movs	r2, #128	; 0x80
 80048c2:	4013      	ands	r3, r2
 80048c4:	d05e      	beq.n	8004984 <I2C_Mem_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2240      	movs	r2, #64	; 0x40
 80048ca:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80048cc:	d05a      	beq.n	8004984 <I2C_Mem_ISR_DMA+0x148>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2110      	movs	r1, #16
 80048d2:	0018      	movs	r0, r3
 80048d4:	f000 ff54 	bl	8005780 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048dc:	b29b      	uxth	r3, r3
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d04a      	beq.n	8004978 <I2C_Mem_ISR_DMA+0x13c>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	2bff      	cmp	r3, #255	; 0xff
 80048ea:	d910      	bls.n	800490e <I2C_Mem_ISR_DMA+0xd2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	22ff      	movs	r2, #255	; 0xff
 80048f0:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048f6:	b299      	uxth	r1, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048fc:	b2da      	uxtb	r2, r3
 80048fe:	2380      	movs	r3, #128	; 0x80
 8004900:	045b      	lsls	r3, r3, #17
 8004902:	68f8      	ldr	r0, [r7, #12]
 8004904:	2400      	movs	r4, #0
 8004906:	9400      	str	r4, [sp, #0]
 8004908:	f000 ff00 	bl	800570c <I2C_TransferConfig>
 800490c:	e011      	b.n	8004932 <I2C_Mem_ISR_DMA+0xf6>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004912:	b29a      	uxth	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800491c:	b299      	uxth	r1, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004922:	b2da      	uxtb	r2, r3
 8004924:	2380      	movs	r3, #128	; 0x80
 8004926:	049b      	lsls	r3, r3, #18
 8004928:	68f8      	ldr	r0, [r7, #12]
 800492a:	2400      	movs	r4, #0
 800492c:	9400      	str	r4, [sp, #0]
 800492e:	f000 feed 	bl	800570c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004936:	b29a      	uxth	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	b29a      	uxth	r2, r3
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2241      	movs	r2, #65	; 0x41
 8004948:	5c9b      	ldrb	r3, [r3, r2]
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2b22      	cmp	r3, #34	; 0x22
 800494e:	d109      	bne.n	8004964 <I2C_Mem_ISR_DMA+0x128>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2180      	movs	r1, #128	; 0x80
 800495c:	0209      	lsls	r1, r1, #8
 800495e:	430a      	orrs	r2, r1
 8004960:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004962:	e07a      	b.n	8004a5a <I2C_Mem_ISR_DMA+0x21e>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2180      	movs	r1, #128	; 0x80
 8004970:	01c9      	lsls	r1, r1, #7
 8004972:	430a      	orrs	r2, r1
 8004974:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004976:	e070      	b.n	8004a5a <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2140      	movs	r1, #64	; 0x40
 800497c:	0018      	movs	r0, r3
 800497e:	f000 fcef 	bl	8005360 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004982:	e06a      	b.n	8004a5a <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	2240      	movs	r2, #64	; 0x40
 8004988:	4013      	ands	r3, r2
 800498a:	d058      	beq.n	8004a3e <I2C_Mem_ISR_DMA+0x202>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2240      	movs	r2, #64	; 0x40
 8004990:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004992:	d054      	beq.n	8004a3e <I2C_Mem_ISR_DMA+0x202>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2241      	movs	r2, #65	; 0x41
 8004998:	5c9b      	ldrb	r3, [r3, r2]
 800499a:	b2db      	uxtb	r3, r3
 800499c:	2b22      	cmp	r3, #34	; 0x22
 800499e:	d101      	bne.n	80049a4 <I2C_Mem_ISR_DMA+0x168>
    {
      direction = I2C_GENERATE_START_READ;
 80049a0:	4b33      	ldr	r3, [pc, #204]	; (8004a70 <I2C_Mem_ISR_DMA+0x234>)
 80049a2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	2bff      	cmp	r3, #255	; 0xff
 80049ac:	d911      	bls.n	80049d2 <I2C_Mem_ISR_DMA+0x196>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	22ff      	movs	r2, #255	; 0xff
 80049b2:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049b8:	b299      	uxth	r1, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049be:	b2da      	uxtb	r2, r3
 80049c0:	2380      	movs	r3, #128	; 0x80
 80049c2:	045c      	lsls	r4, r3, #17
 80049c4:	68f8      	ldr	r0, [r7, #12]
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	0023      	movs	r3, r4
 80049cc:	f000 fe9e 	bl	800570c <I2C_TransferConfig>
 80049d0:	e012      	b.n	80049f8 <I2C_Mem_ISR_DMA+0x1bc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d6:	b29a      	uxth	r2, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049e0:	b299      	uxth	r1, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049e6:	b2da      	uxtb	r2, r3
 80049e8:	2380      	movs	r3, #128	; 0x80
 80049ea:	049c      	lsls	r4, r3, #18
 80049ec:	68f8      	ldr	r0, [r7, #12]
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	9300      	str	r3, [sp, #0]
 80049f2:	0023      	movs	r3, r4
 80049f4:	f000 fe8a 	bl	800570c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049fc:	b29a      	uxth	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2241      	movs	r2, #65	; 0x41
 8004a0e:	5c9b      	ldrb	r3, [r3, r2]
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	2b22      	cmp	r3, #34	; 0x22
 8004a14:	d109      	bne.n	8004a2a <I2C_Mem_ISR_DMA+0x1ee>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2180      	movs	r1, #128	; 0x80
 8004a22:	0209      	lsls	r1, r1, #8
 8004a24:	430a      	orrs	r2, r1
 8004a26:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a28:	e017      	b.n	8004a5a <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2180      	movs	r1, #128	; 0x80
 8004a36:	01c9      	lsls	r1, r1, #7
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a3c:	e00d      	b.n	8004a5a <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	2220      	movs	r2, #32
 8004a42:	4013      	ands	r3, r2
 8004a44:	d009      	beq.n	8004a5a <I2C_Mem_ISR_DMA+0x21e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2220      	movs	r2, #32
 8004a4a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004a4c:	d005      	beq.n	8004a5a <I2C_Mem_ISR_DMA+0x21e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004a4e:	68ba      	ldr	r2, [r7, #8]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	0011      	movs	r1, r2
 8004a54:	0018      	movs	r0, r3
 8004a56:	f000 fa3d 	bl	8004ed4 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2240      	movs	r2, #64	; 0x40
 8004a5e:	2100      	movs	r1, #0
 8004a60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	0018      	movs	r0, r3
 8004a66:	46bd      	mov	sp, r7
 8004a68:	b007      	add	sp, #28
 8004a6a:	bd90      	pop	{r4, r7, pc}
 8004a6c:	80002000 	.word	0x80002000
 8004a70:	80002400 	.word	0x80002400

08004a74 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b088      	sub	sp, #32
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a84:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2240      	movs	r2, #64	; 0x40
 8004a8e:	5c9b      	ldrb	r3, [r3, r2]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d101      	bne.n	8004a98 <I2C_Slave_ISR_DMA+0x24>
 8004a94:	2302      	movs	r3, #2
 8004a96:	e0cd      	b.n	8004c34 <I2C_Slave_ISR_DMA+0x1c0>
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2240      	movs	r2, #64	; 0x40
 8004a9c:	2101      	movs	r1, #1
 8004a9e:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	d009      	beq.n	8004abc <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2220      	movs	r2, #32
 8004aac:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004aae:	d005      	beq.n	8004abc <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	0011      	movs	r1, r2
 8004ab6:	0018      	movs	r0, r3
 8004ab8:	f000 fada 	bl	8005070 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	2210      	movs	r2, #16
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	d100      	bne.n	8004ac6 <I2C_Slave_ISR_DMA+0x52>
 8004ac4:	e0a3      	b.n	8004c0e <I2C_Slave_ISR_DMA+0x19a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2210      	movs	r2, #16
 8004aca:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004acc:	d100      	bne.n	8004ad0 <I2C_Slave_ISR_DMA+0x5c>
 8004ace:	e09e      	b.n	8004c0e <I2C_Slave_ISR_DMA+0x19a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	2380      	movs	r3, #128	; 0x80
 8004ad4:	01db      	lsls	r3, r3, #7
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	d105      	bne.n	8004ae6 <I2C_Slave_ISR_DMA+0x72>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	2380      	movs	r3, #128	; 0x80
 8004ade:	021b      	lsls	r3, r3, #8
 8004ae0:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004ae2:	d100      	bne.n	8004ae6 <I2C_Slave_ISR_DMA+0x72>
 8004ae4:	e08c      	b.n	8004c00 <I2C_Slave_ISR_DMA+0x18c>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00c      	beq.n	8004b08 <I2C_Slave_ISR_DMA+0x94>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	2380      	movs	r3, #128	; 0x80
 8004af2:	021b      	lsls	r3, r3, #8
 8004af4:	4013      	ands	r3, r2
 8004af6:	d007      	beq.n	8004b08 <I2C_Slave_ISR_DMA+0x94>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d101      	bne.n	8004b08 <I2C_Slave_ISR_DMA+0x94>
          {
            treatdmanack = 1U;
 8004b04:	2301      	movs	r3, #1
 8004b06:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d00c      	beq.n	8004b2a <I2C_Slave_ISR_DMA+0xb6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	2380      	movs	r3, #128	; 0x80
 8004b14:	01db      	lsls	r3, r3, #7
 8004b16:	4013      	ands	r3, r2
 8004b18:	d007      	beq.n	8004b2a <I2C_Slave_ISR_DMA+0xb6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <I2C_Slave_ISR_DMA+0xb6>
          {
            treatdmanack = 1U;
 8004b26:	2301      	movs	r3, #1
 8004b28:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d12d      	bne.n	8004b8c <I2C_Slave_ISR_DMA+0x118>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2241      	movs	r2, #65	; 0x41
 8004b34:	5c9b      	ldrb	r3, [r3, r2]
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	2b28      	cmp	r3, #40	; 0x28
 8004b3a:	d10b      	bne.n	8004b54 <I2C_Slave_ISR_DMA+0xe0>
 8004b3c:	69ba      	ldr	r2, [r7, #24]
 8004b3e:	2380      	movs	r3, #128	; 0x80
 8004b40:	049b      	lsls	r3, r3, #18
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d106      	bne.n	8004b54 <I2C_Slave_ISR_DMA+0xe0>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004b46:	68ba      	ldr	r2, [r7, #8]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	0011      	movs	r1, r2
 8004b4c:	0018      	movs	r0, r3
 8004b4e:	f000 fbaf 	bl	80052b0 <I2C_ITListenCplt>
 8004b52:	e054      	b.n	8004bfe <I2C_Slave_ISR_DMA+0x18a>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2241      	movs	r2, #65	; 0x41
 8004b58:	5c9b      	ldrb	r3, [r3, r2]
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	2b29      	cmp	r3, #41	; 0x29
 8004b5e:	d110      	bne.n	8004b82 <I2C_Slave_ISR_DMA+0x10e>
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	4a36      	ldr	r2, [pc, #216]	; (8004c3c <I2C_Slave_ISR_DMA+0x1c8>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d00c      	beq.n	8004b82 <I2C_Slave_ISR_DMA+0x10e>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2210      	movs	r2, #16
 8004b6e:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	0018      	movs	r0, r3
 8004b74:	f000 fd1f 	bl	80055b6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	0018      	movs	r0, r3
 8004b7c:	f000 f946 	bl	8004e0c <I2C_ITSlaveSeqCplt>
 8004b80:	e03d      	b.n	8004bfe <I2C_Slave_ISR_DMA+0x18a>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2210      	movs	r2, #16
 8004b88:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8004b8a:	e03e      	b.n	8004c0a <I2C_Slave_ISR_DMA+0x196>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2210      	movs	r2, #16
 8004b92:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b98:	2204      	movs	r2, #4
 8004b9a:	431a      	orrs	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8004ba0:	2317      	movs	r3, #23
 8004ba2:	18fb      	adds	r3, r7, r3
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	2141      	movs	r1, #65	; 0x41
 8004ba8:	5c52      	ldrb	r2, [r2, r1]
 8004baa:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d004      	beq.n	8004bbc <I2C_Slave_ISR_DMA+0x148>
 8004bb2:	69ba      	ldr	r2, [r7, #24]
 8004bb4:	2380      	movs	r3, #128	; 0x80
 8004bb6:	045b      	lsls	r3, r3, #17
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d126      	bne.n	8004c0a <I2C_Slave_ISR_DMA+0x196>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004bbc:	2217      	movs	r2, #23
 8004bbe:	18bb      	adds	r3, r7, r2
 8004bc0:	781b      	ldrb	r3, [r3, #0]
 8004bc2:	2b21      	cmp	r3, #33	; 0x21
 8004bc4:	d003      	beq.n	8004bce <I2C_Slave_ISR_DMA+0x15a>
 8004bc6:	18bb      	adds	r3, r7, r2
 8004bc8:	781b      	ldrb	r3, [r3, #0]
 8004bca:	2b29      	cmp	r3, #41	; 0x29
 8004bcc:	d103      	bne.n	8004bd6 <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2221      	movs	r2, #33	; 0x21
 8004bd2:	631a      	str	r2, [r3, #48]	; 0x30
 8004bd4:	e00b      	b.n	8004bee <I2C_Slave_ISR_DMA+0x17a>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004bd6:	2217      	movs	r2, #23
 8004bd8:	18bb      	adds	r3, r7, r2
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	2b22      	cmp	r3, #34	; 0x22
 8004bde:	d003      	beq.n	8004be8 <I2C_Slave_ISR_DMA+0x174>
 8004be0:	18bb      	adds	r3, r7, r2
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	2b2a      	cmp	r3, #42	; 0x2a
 8004be6:	d102      	bne.n	8004bee <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2222      	movs	r2, #34	; 0x22
 8004bec:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	0011      	movs	r1, r2
 8004bf6:	0018      	movs	r0, r3
 8004bf8:	f000 fbb2 	bl	8005360 <I2C_ITError>
      if (treatdmanack == 1U)
 8004bfc:	e005      	b.n	8004c0a <I2C_Slave_ISR_DMA+0x196>
 8004bfe:	e004      	b.n	8004c0a <I2C_Slave_ISR_DMA+0x196>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	2210      	movs	r2, #16
 8004c06:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004c08:	e00f      	b.n	8004c2a <I2C_Slave_ISR_DMA+0x1b6>
      if (treatdmanack == 1U)
 8004c0a:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004c0c:	e00d      	b.n	8004c2a <I2C_Slave_ISR_DMA+0x1b6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	2208      	movs	r2, #8
 8004c12:	4013      	ands	r3, r2
 8004c14:	d009      	beq.n	8004c2a <I2C_Slave_ISR_DMA+0x1b6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2208      	movs	r2, #8
 8004c1a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004c1c:	d005      	beq.n	8004c2a <I2C_Slave_ISR_DMA+0x1b6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8004c1e:	68ba      	ldr	r2, [r7, #8]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	0011      	movs	r1, r2
 8004c24:	0018      	movs	r0, r3
 8004c26:	f000 f80b 	bl	8004c40 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2240      	movs	r2, #64	; 0x40
 8004c2e:	2100      	movs	r1, #0
 8004c30:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	0018      	movs	r0, r3
 8004c36:	46bd      	mov	sp, r7
 8004c38:	b008      	add	sp, #32
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	ffff0000 	.word	0xffff0000

08004c40 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004c40:	b5b0      	push	{r4, r5, r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2241      	movs	r2, #65	; 0x41
 8004c4e:	5c9b      	ldrb	r3, [r3, r2]
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	001a      	movs	r2, r3
 8004c54:	2328      	movs	r3, #40	; 0x28
 8004c56:	4013      	ands	r3, r2
 8004c58:	2b28      	cmp	r3, #40	; 0x28
 8004c5a:	d000      	beq.n	8004c5e <I2C_ITAddrCplt+0x1e>
 8004c5c:	e088      	b.n	8004d70 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	0c1b      	lsrs	r3, r3, #16
 8004c66:	b2da      	uxtb	r2, r3
 8004c68:	250f      	movs	r5, #15
 8004c6a:	197b      	adds	r3, r7, r5
 8004c6c:	2101      	movs	r1, #1
 8004c6e:	400a      	ands	r2, r1
 8004c70:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	0c1b      	lsrs	r3, r3, #16
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	200c      	movs	r0, #12
 8004c7e:	183b      	adds	r3, r7, r0
 8004c80:	21fe      	movs	r1, #254	; 0xfe
 8004c82:	400a      	ands	r2, r1
 8004c84:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	b29a      	uxth	r2, r3
 8004c8e:	240a      	movs	r4, #10
 8004c90:	193b      	adds	r3, r7, r4
 8004c92:	0592      	lsls	r2, r2, #22
 8004c94:	0d92      	lsrs	r2, r2, #22
 8004c96:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	b29a      	uxth	r2, r3
 8004ca0:	2308      	movs	r3, #8
 8004ca2:	18fb      	adds	r3, r7, r3
 8004ca4:	21fe      	movs	r1, #254	; 0xfe
 8004ca6:	400a      	ands	r2, r1
 8004ca8:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d148      	bne.n	8004d44 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004cb2:	0021      	movs	r1, r4
 8004cb4:	187b      	adds	r3, r7, r1
 8004cb6:	881b      	ldrh	r3, [r3, #0]
 8004cb8:	09db      	lsrs	r3, r3, #7
 8004cba:	b29a      	uxth	r2, r3
 8004cbc:	183b      	adds	r3, r7, r0
 8004cbe:	881b      	ldrh	r3, [r3, #0]
 8004cc0:	4053      	eors	r3, r2
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	001a      	movs	r2, r3
 8004cc6:	2306      	movs	r3, #6
 8004cc8:	4013      	ands	r3, r2
 8004cca:	d120      	bne.n	8004d0e <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8004ccc:	183b      	adds	r3, r7, r0
 8004cce:	187a      	adds	r2, r7, r1
 8004cd0:	8812      	ldrh	r2, [r2, #0]
 8004cd2:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cd8:	1c5a      	adds	r2, r3, #1
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d14c      	bne.n	8004d80 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2208      	movs	r2, #8
 8004cf2:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2240      	movs	r2, #64	; 0x40
 8004cf8:	2100      	movs	r1, #0
 8004cfa:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004cfc:	183b      	adds	r3, r7, r0
 8004cfe:	881a      	ldrh	r2, [r3, #0]
 8004d00:	197b      	adds	r3, r7, r5
 8004d02:	7819      	ldrb	r1, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	0018      	movs	r0, r3
 8004d08:	f7ff fa39 	bl	800417e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004d0c:	e038      	b.n	8004d80 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8004d0e:	240c      	movs	r4, #12
 8004d10:	193b      	adds	r3, r7, r4
 8004d12:	2208      	movs	r2, #8
 8004d14:	18ba      	adds	r2, r7, r2
 8004d16:	8812      	ldrh	r2, [r2, #0]
 8004d18:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004d1a:	2380      	movs	r3, #128	; 0x80
 8004d1c:	021a      	lsls	r2, r3, #8
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	0011      	movs	r1, r2
 8004d22:	0018      	movs	r0, r3
 8004d24:	f000 fdba 	bl	800589c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2240      	movs	r2, #64	; 0x40
 8004d2c:	2100      	movs	r1, #0
 8004d2e:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004d30:	193b      	adds	r3, r7, r4
 8004d32:	881a      	ldrh	r2, [r3, #0]
 8004d34:	230f      	movs	r3, #15
 8004d36:	18fb      	adds	r3, r7, r3
 8004d38:	7819      	ldrb	r1, [r3, #0]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	0018      	movs	r0, r3
 8004d3e:	f7ff fa1e 	bl	800417e <HAL_I2C_AddrCallback>
}
 8004d42:	e01d      	b.n	8004d80 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004d44:	2380      	movs	r3, #128	; 0x80
 8004d46:	021a      	lsls	r2, r3, #8
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	0011      	movs	r1, r2
 8004d4c:	0018      	movs	r0, r3
 8004d4e:	f000 fda5 	bl	800589c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2240      	movs	r2, #64	; 0x40
 8004d56:	2100      	movs	r1, #0
 8004d58:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004d5a:	230c      	movs	r3, #12
 8004d5c:	18fb      	adds	r3, r7, r3
 8004d5e:	881a      	ldrh	r2, [r3, #0]
 8004d60:	230f      	movs	r3, #15
 8004d62:	18fb      	adds	r3, r7, r3
 8004d64:	7819      	ldrb	r1, [r3, #0]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	0018      	movs	r0, r3
 8004d6a:	f7ff fa08 	bl	800417e <HAL_I2C_AddrCallback>
}
 8004d6e:	e007      	b.n	8004d80 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2208      	movs	r2, #8
 8004d76:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2240      	movs	r2, #64	; 0x40
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	5499      	strb	r1, [r3, r2]
}
 8004d80:	46c0      	nop			; (mov r8, r8)
 8004d82:	46bd      	mov	sp, r7
 8004d84:	b004      	add	sp, #16
 8004d86:	bdb0      	pop	{r4, r5, r7, pc}

08004d88 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2242      	movs	r2, #66	; 0x42
 8004d94:	2100      	movs	r1, #0
 8004d96:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2241      	movs	r2, #65	; 0x41
 8004d9c:	5c9b      	ldrb	r3, [r3, r2]
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	2b21      	cmp	r3, #33	; 0x21
 8004da2:	d117      	bne.n	8004dd4 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2241      	movs	r2, #65	; 0x41
 8004da8:	2120      	movs	r1, #32
 8004daa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2211      	movs	r2, #17
 8004db0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2101      	movs	r1, #1
 8004dbc:	0018      	movs	r0, r3
 8004dbe:	f000 fd6d 	bl	800589c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2240      	movs	r2, #64	; 0x40
 8004dc6:	2100      	movs	r1, #0
 8004dc8:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	0018      	movs	r0, r3
 8004dce:	f7ff f9b6 	bl	800413e <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004dd2:	e016      	b.n	8004e02 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2241      	movs	r2, #65	; 0x41
 8004dd8:	2120      	movs	r1, #32
 8004dda:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2212      	movs	r2, #18
 8004de0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2102      	movs	r1, #2
 8004dec:	0018      	movs	r0, r3
 8004dee:	f000 fd55 	bl	800589c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2240      	movs	r2, #64	; 0x40
 8004df6:	2100      	movs	r1, #0
 8004df8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	0018      	movs	r0, r3
 8004dfe:	f7ff f9a6 	bl	800414e <HAL_I2C_MasterRxCpltCallback>
}
 8004e02:	46c0      	nop			; (mov r8, r8)
 8004e04:	46bd      	mov	sp, r7
 8004e06:	b002      	add	sp, #8
 8004e08:	bd80      	pop	{r7, pc}
	...

08004e0c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2242      	movs	r2, #66	; 0x42
 8004e20:	2100      	movs	r1, #0
 8004e22:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004e24:	68fa      	ldr	r2, [r7, #12]
 8004e26:	2380      	movs	r3, #128	; 0x80
 8004e28:	01db      	lsls	r3, r3, #7
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	d008      	beq.n	8004e40 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4924      	ldr	r1, [pc, #144]	; (8004ecc <I2C_ITSlaveSeqCplt+0xc0>)
 8004e3a:	400a      	ands	r2, r1
 8004e3c:	601a      	str	r2, [r3, #0]
 8004e3e:	e00c      	b.n	8004e5a <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004e40:	68fa      	ldr	r2, [r7, #12]
 8004e42:	2380      	movs	r3, #128	; 0x80
 8004e44:	021b      	lsls	r3, r3, #8
 8004e46:	4013      	ands	r3, r2
 8004e48:	d007      	beq.n	8004e5a <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	491e      	ldr	r1, [pc, #120]	; (8004ed0 <I2C_ITSlaveSeqCplt+0xc4>)
 8004e56:	400a      	ands	r2, r1
 8004e58:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2241      	movs	r2, #65	; 0x41
 8004e5e:	5c9b      	ldrb	r3, [r3, r2]
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	2b29      	cmp	r3, #41	; 0x29
 8004e64:	d114      	bne.n	8004e90 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2241      	movs	r2, #65	; 0x41
 8004e6a:	2128      	movs	r1, #40	; 0x28
 8004e6c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2221      	movs	r2, #33	; 0x21
 8004e72:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2101      	movs	r1, #1
 8004e78:	0018      	movs	r0, r3
 8004e7a:	f000 fd0f 	bl	800589c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2240      	movs	r2, #64	; 0x40
 8004e82:	2100      	movs	r1, #0
 8004e84:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	0018      	movs	r0, r3
 8004e8a:	f7ff f968 	bl	800415e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004e8e:	e019      	b.n	8004ec4 <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2241      	movs	r2, #65	; 0x41
 8004e94:	5c9b      	ldrb	r3, [r3, r2]
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	2b2a      	cmp	r3, #42	; 0x2a
 8004e9a:	d113      	bne.n	8004ec4 <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2241      	movs	r2, #65	; 0x41
 8004ea0:	2128      	movs	r1, #40	; 0x28
 8004ea2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2222      	movs	r2, #34	; 0x22
 8004ea8:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2102      	movs	r1, #2
 8004eae:	0018      	movs	r0, r3
 8004eb0:	f000 fcf4 	bl	800589c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2240      	movs	r2, #64	; 0x40
 8004eb8:	2100      	movs	r1, #0
 8004eba:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	0018      	movs	r0, r3
 8004ec0:	f7ff f955 	bl	800416e <HAL_I2C_SlaveRxCpltCallback>
}
 8004ec4:	46c0      	nop			; (mov r8, r8)
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	b004      	add	sp, #16
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	ffffbfff 	.word	0xffffbfff
 8004ed0:	ffff7fff 	.word	0xffff7fff

08004ed4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2220      	movs	r2, #32
 8004ee8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2241      	movs	r2, #65	; 0x41
 8004eee:	5c9b      	ldrb	r3, [r3, r2]
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b21      	cmp	r3, #33	; 0x21
 8004ef4:	d108      	bne.n	8004f08 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2101      	movs	r1, #1
 8004efa:	0018      	movs	r0, r3
 8004efc:	f000 fcce 	bl	800589c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2211      	movs	r2, #17
 8004f04:	631a      	str	r2, [r3, #48]	; 0x30
 8004f06:	e00d      	b.n	8004f24 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2241      	movs	r2, #65	; 0x41
 8004f0c:	5c9b      	ldrb	r3, [r3, r2]
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	2b22      	cmp	r3, #34	; 0x22
 8004f12:	d107      	bne.n	8004f24 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2102      	movs	r1, #2
 8004f18:	0018      	movs	r0, r3
 8004f1a:	f000 fcbf 	bl	800589c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2212      	movs	r2, #18
 8004f22:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	494e      	ldr	r1, [pc, #312]	; (8005068 <I2C_ITMasterCplt+0x194>)
 8004f30:	400a      	ands	r2, r1
 8004f32:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	4a4b      	ldr	r2, [pc, #300]	; (800506c <I2C_ITMasterCplt+0x198>)
 8004f3e:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	2210      	movs	r2, #16
 8004f44:	4013      	ands	r3, r2
 8004f46:	d009      	beq.n	8004f5c <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2210      	movs	r2, #16
 8004f4e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f54:	2204      	movs	r2, #4
 8004f56:	431a      	orrs	r2, r3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2241      	movs	r2, #65	; 0x41
 8004f60:	5c9b      	ldrb	r3, [r3, r2]
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	2b60      	cmp	r3, #96	; 0x60
 8004f66:	d109      	bne.n	8004f7c <I2C_ITMasterCplt+0xa8>
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	2204      	movs	r2, #4
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	d005      	beq.n	8004f7c <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	0018      	movs	r0, r3
 8004f80:	f000 fb19 	bl	80055b6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f88:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2241      	movs	r2, #65	; 0x41
 8004f8e:	5c9b      	ldrb	r3, [r3, r2]
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	2b60      	cmp	r3, #96	; 0x60
 8004f94:	d002      	beq.n	8004f9c <I2C_ITMasterCplt+0xc8>
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d007      	beq.n	8004fac <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	0011      	movs	r1, r2
 8004fa4:	0018      	movs	r0, r3
 8004fa6:	f000 f9db 	bl	8005360 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004faa:	e058      	b.n	800505e <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2241      	movs	r2, #65	; 0x41
 8004fb0:	5c9b      	ldrb	r3, [r3, r2]
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	2b21      	cmp	r3, #33	; 0x21
 8004fb6:	d126      	bne.n	8005006 <I2C_ITMasterCplt+0x132>
    hi2c->State = HAL_I2C_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2241      	movs	r2, #65	; 0x41
 8004fbc:	2120      	movs	r1, #32
 8004fbe:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2242      	movs	r2, #66	; 0x42
 8004fca:	5c9b      	ldrb	r3, [r3, r2]
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b40      	cmp	r3, #64	; 0x40
 8004fd0:	d10c      	bne.n	8004fec <I2C_ITMasterCplt+0x118>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2242      	movs	r2, #66	; 0x42
 8004fd6:	2100      	movs	r1, #0
 8004fd8:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2240      	movs	r2, #64	; 0x40
 8004fde:	2100      	movs	r1, #0
 8004fe0:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	0018      	movs	r0, r3
 8004fe6:	f7ff f8e2 	bl	80041ae <HAL_I2C_MemTxCpltCallback>
}
 8004fea:	e038      	b.n	800505e <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2242      	movs	r2, #66	; 0x42
 8004ff0:	2100      	movs	r1, #0
 8004ff2:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2240      	movs	r2, #64	; 0x40
 8004ff8:	2100      	movs	r1, #0
 8004ffa:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	0018      	movs	r0, r3
 8005000:	f7ff f89d 	bl	800413e <HAL_I2C_MasterTxCpltCallback>
}
 8005004:	e02b      	b.n	800505e <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2241      	movs	r2, #65	; 0x41
 800500a:	5c9b      	ldrb	r3, [r3, r2]
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b22      	cmp	r3, #34	; 0x22
 8005010:	d125      	bne.n	800505e <I2C_ITMasterCplt+0x18a>
    hi2c->State = HAL_I2C_STATE_READY;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2241      	movs	r2, #65	; 0x41
 8005016:	2120      	movs	r1, #32
 8005018:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2242      	movs	r2, #66	; 0x42
 8005024:	5c9b      	ldrb	r3, [r3, r2]
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b40      	cmp	r3, #64	; 0x40
 800502a:	d10c      	bne.n	8005046 <I2C_ITMasterCplt+0x172>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2242      	movs	r2, #66	; 0x42
 8005030:	2100      	movs	r1, #0
 8005032:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2240      	movs	r2, #64	; 0x40
 8005038:	2100      	movs	r1, #0
 800503a:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	0018      	movs	r0, r3
 8005040:	f7ff f8bd 	bl	80041be <HAL_I2C_MemRxCpltCallback>
}
 8005044:	e00b      	b.n	800505e <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2242      	movs	r2, #66	; 0x42
 800504a:	2100      	movs	r1, #0
 800504c:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2240      	movs	r2, #64	; 0x40
 8005052:	2100      	movs	r1, #0
 8005054:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	0018      	movs	r0, r3
 800505a:	f7ff f878 	bl	800414e <HAL_I2C_MasterRxCpltCallback>
}
 800505e:	46c0      	nop			; (mov r8, r8)
 8005060:	46bd      	mov	sp, r7
 8005062:	b006      	add	sp, #24
 8005064:	bd80      	pop	{r7, pc}
 8005066:	46c0      	nop			; (mov r8, r8)
 8005068:	fe00e800 	.word	0xfe00e800
 800506c:	ffff0000 	.word	0xffff0000

08005070 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b086      	sub	sp, #24
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005086:	200f      	movs	r0, #15
 8005088:	183b      	adds	r3, r7, r0
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	2141      	movs	r1, #65	; 0x41
 800508e:	5c52      	ldrb	r2, [r2, r1]
 8005090:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	2220      	movs	r2, #32
 8005098:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800509a:	183b      	adds	r3, r7, r0
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	2b21      	cmp	r3, #33	; 0x21
 80050a0:	d003      	beq.n	80050aa <I2C_ITSlaveCplt+0x3a>
 80050a2:	183b      	adds	r3, r7, r0
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	2b29      	cmp	r3, #41	; 0x29
 80050a8:	d109      	bne.n	80050be <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80050aa:	4a7b      	ldr	r2, [pc, #492]	; (8005298 <I2C_ITSlaveCplt+0x228>)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	0011      	movs	r1, r2
 80050b0:	0018      	movs	r0, r3
 80050b2:	f000 fbf3 	bl	800589c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2221      	movs	r2, #33	; 0x21
 80050ba:	631a      	str	r2, [r3, #48]	; 0x30
 80050bc:	e011      	b.n	80050e2 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80050be:	220f      	movs	r2, #15
 80050c0:	18bb      	adds	r3, r7, r2
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	2b22      	cmp	r3, #34	; 0x22
 80050c6:	d003      	beq.n	80050d0 <I2C_ITSlaveCplt+0x60>
 80050c8:	18bb      	adds	r3, r7, r2
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	2b2a      	cmp	r3, #42	; 0x2a
 80050ce:	d108      	bne.n	80050e2 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80050d0:	4a72      	ldr	r2, [pc, #456]	; (800529c <I2C_ITSlaveCplt+0x22c>)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	0011      	movs	r1, r2
 80050d6:	0018      	movs	r0, r3
 80050d8:	f000 fbe0 	bl	800589c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2222      	movs	r2, #34	; 0x22
 80050e0:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	685a      	ldr	r2, [r3, #4]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2180      	movs	r1, #128	; 0x80
 80050ee:	0209      	lsls	r1, r1, #8
 80050f0:	430a      	orrs	r2, r1
 80050f2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	685a      	ldr	r2, [r3, #4]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4968      	ldr	r1, [pc, #416]	; (80052a0 <I2C_ITSlaveCplt+0x230>)
 8005100:	400a      	ands	r2, r1
 8005102:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	0018      	movs	r0, r3
 8005108:	f000 fa55 	bl	80055b6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800510c:	693a      	ldr	r2, [r7, #16]
 800510e:	2380      	movs	r3, #128	; 0x80
 8005110:	01db      	lsls	r3, r3, #7
 8005112:	4013      	ands	r3, r2
 8005114:	d013      	beq.n	800513e <I2C_ITSlaveCplt+0xce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4960      	ldr	r1, [pc, #384]	; (80052a4 <I2C_ITSlaveCplt+0x234>)
 8005122:	400a      	ands	r2, r1
 8005124:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800512a:	2b00      	cmp	r3, #0
 800512c:	d01f      	beq.n	800516e <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	b29a      	uxth	r2, r3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800513c:	e017      	b.n	800516e <I2C_ITSlaveCplt+0xfe>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800513e:	693a      	ldr	r2, [r7, #16]
 8005140:	2380      	movs	r3, #128	; 0x80
 8005142:	021b      	lsls	r3, r3, #8
 8005144:	4013      	ands	r3, r2
 8005146:	d012      	beq.n	800516e <I2C_ITSlaveCplt+0xfe>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4955      	ldr	r1, [pc, #340]	; (80052a8 <I2C_ITSlaveCplt+0x238>)
 8005154:	400a      	ands	r2, r1
 8005156:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800515c:	2b00      	cmp	r3, #0
 800515e:	d006      	beq.n	800516e <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	b29a      	uxth	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	2204      	movs	r2, #4
 8005172:	4013      	ands	r3, r2
 8005174:	d020      	beq.n	80051b8 <I2C_ITSlaveCplt+0x148>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	2204      	movs	r2, #4
 800517a:	4393      	bics	r3, r2
 800517c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005188:	b2d2      	uxtb	r2, r2
 800518a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005190:	1c5a      	adds	r2, r3, #1
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00c      	beq.n	80051b8 <I2C_ITSlaveCplt+0x148>
    {
      hi2c->XferSize--;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051a2:	3b01      	subs	r3, #1
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	3b01      	subs	r3, #1
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051bc:	b29b      	uxth	r3, r3
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d005      	beq.n	80051ce <I2C_ITSlaveCplt+0x15e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051c6:	2204      	movs	r2, #4
 80051c8:	431a      	orrs	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2242      	movs	r2, #66	; 0x42
 80051d2:	2100      	movs	r1, #0
 80051d4:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d013      	beq.n	800520c <I2C_ITSlaveCplt+0x19c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	0011      	movs	r1, r2
 80051ec:	0018      	movs	r0, r3
 80051ee:	f000 f8b7 	bl	8005360 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2241      	movs	r2, #65	; 0x41
 80051f6:	5c9b      	ldrb	r3, [r3, r2]
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b28      	cmp	r3, #40	; 0x28
 80051fc:	d147      	bne.n	800528e <I2C_ITSlaveCplt+0x21e>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80051fe:	697a      	ldr	r2, [r7, #20]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	0011      	movs	r1, r2
 8005204:	0018      	movs	r0, r3
 8005206:	f000 f853 	bl	80052b0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800520a:	e040      	b.n	800528e <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005210:	4a26      	ldr	r2, [pc, #152]	; (80052ac <I2C_ITSlaveCplt+0x23c>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d016      	beq.n	8005244 <I2C_ITSlaveCplt+0x1d4>
    I2C_ITSlaveSeqCplt(hi2c);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	0018      	movs	r0, r3
 800521a:	f7ff fdf7 	bl	8004e0c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a22      	ldr	r2, [pc, #136]	; (80052ac <I2C_ITSlaveCplt+0x23c>)
 8005222:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2241      	movs	r2, #65	; 0x41
 8005228:	2120      	movs	r1, #32
 800522a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2240      	movs	r2, #64	; 0x40
 8005236:	2100      	movs	r1, #0
 8005238:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	0018      	movs	r0, r3
 800523e:	f7fe ffae 	bl	800419e <HAL_I2C_ListenCpltCallback>
}
 8005242:	e024      	b.n	800528e <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2241      	movs	r2, #65	; 0x41
 8005248:	5c9b      	ldrb	r3, [r3, r2]
 800524a:	b2db      	uxtb	r3, r3
 800524c:	2b22      	cmp	r3, #34	; 0x22
 800524e:	d10f      	bne.n	8005270 <I2C_ITSlaveCplt+0x200>
    hi2c->State = HAL_I2C_STATE_READY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2241      	movs	r2, #65	; 0x41
 8005254:	2120      	movs	r1, #32
 8005256:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2240      	movs	r2, #64	; 0x40
 8005262:	2100      	movs	r1, #0
 8005264:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	0018      	movs	r0, r3
 800526a:	f7fe ff80 	bl	800416e <HAL_I2C_SlaveRxCpltCallback>
}
 800526e:	e00e      	b.n	800528e <I2C_ITSlaveCplt+0x21e>
    hi2c->State = HAL_I2C_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2241      	movs	r2, #65	; 0x41
 8005274:	2120      	movs	r1, #32
 8005276:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2240      	movs	r2, #64	; 0x40
 8005282:	2100      	movs	r1, #0
 8005284:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	0018      	movs	r0, r3
 800528a:	f7fe ff68 	bl	800415e <HAL_I2C_SlaveTxCpltCallback>
}
 800528e:	46c0      	nop			; (mov r8, r8)
 8005290:	46bd      	mov	sp, r7
 8005292:	b006      	add	sp, #24
 8005294:	bd80      	pop	{r7, pc}
 8005296:	46c0      	nop			; (mov r8, r8)
 8005298:	00008001 	.word	0x00008001
 800529c:	00008002 	.word	0x00008002
 80052a0:	fe00e800 	.word	0xfe00e800
 80052a4:	ffffbfff 	.word	0xffffbfff
 80052a8:	ffff7fff 	.word	0xffff7fff
 80052ac:	ffff0000 	.word	0xffff0000

080052b0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b082      	sub	sp, #8
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a26      	ldr	r2, [pc, #152]	; (8005358 <I2C_ITListenCplt+0xa8>)
 80052be:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2241      	movs	r2, #65	; 0x41
 80052ca:	2120      	movs	r1, #32
 80052cc:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2242      	movs	r2, #66	; 0x42
 80052d2:	2100      	movs	r1, #0
 80052d4:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	2204      	movs	r2, #4
 80052e0:	4013      	ands	r3, r2
 80052e2:	d022      	beq.n	800532a <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ee:	b2d2      	uxtb	r2, r2
 80052f0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f6:	1c5a      	adds	r2, r3, #1
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005300:	2b00      	cmp	r3, #0
 8005302:	d012      	beq.n	800532a <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005308:	3b01      	subs	r3, #1
 800530a:	b29a      	uxth	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005314:	b29b      	uxth	r3, r3
 8005316:	3b01      	subs	r3, #1
 8005318:	b29a      	uxth	r2, r3
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005322:	2204      	movs	r2, #4
 8005324:	431a      	orrs	r2, r3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800532a:	4a0c      	ldr	r2, [pc, #48]	; (800535c <I2C_ITListenCplt+0xac>)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	0011      	movs	r1, r2
 8005330:	0018      	movs	r0, r3
 8005332:	f000 fab3 	bl	800589c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2210      	movs	r2, #16
 800533c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2240      	movs	r2, #64	; 0x40
 8005342:	2100      	movs	r1, #0
 8005344:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	0018      	movs	r0, r3
 800534a:	f7fe ff28 	bl	800419e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800534e:	46c0      	nop			; (mov r8, r8)
 8005350:	46bd      	mov	sp, r7
 8005352:	b002      	add	sp, #8
 8005354:	bd80      	pop	{r7, pc}
 8005356:	46c0      	nop			; (mov r8, r8)
 8005358:	ffff0000 	.word	0xffff0000
 800535c:	00008003 	.word	0x00008003

08005360 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800536a:	200f      	movs	r0, #15
 800536c:	183b      	adds	r3, r7, r0
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	2141      	movs	r1, #65	; 0x41
 8005372:	5c52      	ldrb	r2, [r2, r1]
 8005374:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2242      	movs	r2, #66	; 0x42
 800537a:	2100      	movs	r1, #0
 800537c:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a72      	ldr	r2, [pc, #456]	; (800554c <I2C_ITError+0x1ec>)
 8005382:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	431a      	orrs	r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005396:	183b      	adds	r3, r7, r0
 8005398:	781b      	ldrb	r3, [r3, #0]
 800539a:	2b28      	cmp	r3, #40	; 0x28
 800539c:	d007      	beq.n	80053ae <I2C_ITError+0x4e>
 800539e:	183b      	adds	r3, r7, r0
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	2b29      	cmp	r3, #41	; 0x29
 80053a4:	d003      	beq.n	80053ae <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80053a6:	183b      	adds	r3, r7, r0
 80053a8:	781b      	ldrb	r3, [r3, #0]
 80053aa:	2b2a      	cmp	r3, #42	; 0x2a
 80053ac:	d10c      	bne.n	80053c8 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2103      	movs	r1, #3
 80053b2:	0018      	movs	r0, r3
 80053b4:	f000 fa72 	bl	800589c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2241      	movs	r2, #65	; 0x41
 80053bc:	2128      	movs	r1, #40	; 0x28
 80053be:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a63      	ldr	r2, [pc, #396]	; (8005550 <I2C_ITError+0x1f0>)
 80053c4:	635a      	str	r2, [r3, #52]	; 0x34
 80053c6:	e032      	b.n	800542e <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80053c8:	4a62      	ldr	r2, [pc, #392]	; (8005554 <I2C_ITError+0x1f4>)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	0011      	movs	r1, r2
 80053ce:	0018      	movs	r0, r3
 80053d0:	f000 fa64 	bl	800589c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	0018      	movs	r0, r3
 80053d8:	f000 f8ed 	bl	80055b6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2241      	movs	r2, #65	; 0x41
 80053e0:	5c9b      	ldrb	r3, [r3, r2]
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	2b60      	cmp	r3, #96	; 0x60
 80053e6:	d01f      	beq.n	8005428 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2241      	movs	r2, #65	; 0x41
 80053ec:	2120      	movs	r1, #32
 80053ee:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	699b      	ldr	r3, [r3, #24]
 80053f6:	2220      	movs	r2, #32
 80053f8:	4013      	ands	r3, r2
 80053fa:	2b20      	cmp	r3, #32
 80053fc:	d114      	bne.n	8005428 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	699b      	ldr	r3, [r3, #24]
 8005404:	2210      	movs	r2, #16
 8005406:	4013      	ands	r3, r2
 8005408:	2b10      	cmp	r3, #16
 800540a:	d109      	bne.n	8005420 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2210      	movs	r2, #16
 8005412:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005418:	2204      	movs	r2, #4
 800541a:	431a      	orrs	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2220      	movs	r2, #32
 8005426:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005432:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005438:	2b00      	cmp	r3, #0
 800543a:	d03b      	beq.n	80054b4 <I2C_ITError+0x154>
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	2b11      	cmp	r3, #17
 8005440:	d002      	beq.n	8005448 <I2C_ITError+0xe8>
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	2b21      	cmp	r3, #33	; 0x21
 8005446:	d135      	bne.n	80054b4 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	2380      	movs	r3, #128	; 0x80
 8005450:	01db      	lsls	r3, r3, #7
 8005452:	401a      	ands	r2, r3
 8005454:	2380      	movs	r3, #128	; 0x80
 8005456:	01db      	lsls	r3, r3, #7
 8005458:	429a      	cmp	r2, r3
 800545a:	d107      	bne.n	800546c <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	493c      	ldr	r1, [pc, #240]	; (8005558 <I2C_ITError+0x1f8>)
 8005468:	400a      	ands	r2, r1
 800546a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005470:	0018      	movs	r0, r3
 8005472:	f7fe fa72 	bl	800395a <HAL_DMA_GetState>
 8005476:	0003      	movs	r3, r0
 8005478:	2b01      	cmp	r3, #1
 800547a:	d016      	beq.n	80054aa <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005480:	4a36      	ldr	r2, [pc, #216]	; (800555c <I2C_ITError+0x1fc>)
 8005482:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2240      	movs	r2, #64	; 0x40
 8005488:	2100      	movs	r1, #0
 800548a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005490:	0018      	movs	r0, r3
 8005492:	f7fe f97b 	bl	800378c <HAL_DMA_Abort_IT>
 8005496:	1e03      	subs	r3, r0, #0
 8005498:	d051      	beq.n	800553e <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800549e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a4:	0018      	movs	r0, r3
 80054a6:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80054a8:	e049      	b.n	800553e <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	0018      	movs	r0, r3
 80054ae:	f000 f859 	bl	8005564 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80054b2:	e044      	b.n	800553e <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d03b      	beq.n	8005534 <I2C_ITError+0x1d4>
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	2b12      	cmp	r3, #18
 80054c0:	d002      	beq.n	80054c8 <I2C_ITError+0x168>
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	2b22      	cmp	r3, #34	; 0x22
 80054c6:	d135      	bne.n	8005534 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	2380      	movs	r3, #128	; 0x80
 80054d0:	021b      	lsls	r3, r3, #8
 80054d2:	401a      	ands	r2, r3
 80054d4:	2380      	movs	r3, #128	; 0x80
 80054d6:	021b      	lsls	r3, r3, #8
 80054d8:	429a      	cmp	r2, r3
 80054da:	d107      	bne.n	80054ec <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	491e      	ldr	r1, [pc, #120]	; (8005560 <I2C_ITError+0x200>)
 80054e8:	400a      	ands	r2, r1
 80054ea:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054f0:	0018      	movs	r0, r3
 80054f2:	f7fe fa32 	bl	800395a <HAL_DMA_GetState>
 80054f6:	0003      	movs	r3, r0
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d016      	beq.n	800552a <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005500:	4a16      	ldr	r2, [pc, #88]	; (800555c <I2C_ITError+0x1fc>)
 8005502:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2240      	movs	r2, #64	; 0x40
 8005508:	2100      	movs	r1, #0
 800550a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005510:	0018      	movs	r0, r3
 8005512:	f7fe f93b 	bl	800378c <HAL_DMA_Abort_IT>
 8005516:	1e03      	subs	r3, r0, #0
 8005518:	d013      	beq.n	8005542 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800551e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005524:	0018      	movs	r0, r3
 8005526:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005528:	e00b      	b.n	8005542 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	0018      	movs	r0, r3
 800552e:	f000 f819 	bl	8005564 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005532:	e006      	b.n	8005542 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	0018      	movs	r0, r3
 8005538:	f000 f814 	bl	8005564 <I2C_TreatErrorCallback>
  }
}
 800553c:	e002      	b.n	8005544 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800553e:	46c0      	nop			; (mov r8, r8)
 8005540:	e000      	b.n	8005544 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005542:	46c0      	nop			; (mov r8, r8)
}
 8005544:	46c0      	nop			; (mov r8, r8)
 8005546:	46bd      	mov	sp, r7
 8005548:	b004      	add	sp, #16
 800554a:	bd80      	pop	{r7, pc}
 800554c:	ffff0000 	.word	0xffff0000
 8005550:	08004445 	.word	0x08004445
 8005554:	00008003 	.word	0x00008003
 8005558:	ffffbfff 	.word	0xffffbfff
 800555c:	080056cf 	.word	0x080056cf
 8005560:	ffff7fff 	.word	0xffff7fff

08005564 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2241      	movs	r2, #65	; 0x41
 8005570:	5c9b      	ldrb	r3, [r3, r2]
 8005572:	b2db      	uxtb	r3, r3
 8005574:	2b60      	cmp	r3, #96	; 0x60
 8005576:	d10f      	bne.n	8005598 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2241      	movs	r2, #65	; 0x41
 800557c:	2120      	movs	r1, #32
 800557e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2240      	movs	r2, #64	; 0x40
 800558a:	2100      	movs	r1, #0
 800558c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	0018      	movs	r0, r3
 8005592:	f7fe fe24 	bl	80041de <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005596:	e00a      	b.n	80055ae <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2240      	movs	r2, #64	; 0x40
 80055a2:	2100      	movs	r1, #0
 80055a4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	0018      	movs	r0, r3
 80055aa:	f7fe fe10 	bl	80041ce <HAL_I2C_ErrorCallback>
}
 80055ae:	46c0      	nop			; (mov r8, r8)
 80055b0:	46bd      	mov	sp, r7
 80055b2:	b002      	add	sp, #8
 80055b4:	bd80      	pop	{r7, pc}

080055b6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b082      	sub	sp, #8
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	699b      	ldr	r3, [r3, #24]
 80055c4:	2202      	movs	r2, #2
 80055c6:	4013      	ands	r3, r2
 80055c8:	2b02      	cmp	r3, #2
 80055ca:	d103      	bne.n	80055d4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2200      	movs	r2, #0
 80055d2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	699b      	ldr	r3, [r3, #24]
 80055da:	2201      	movs	r2, #1
 80055dc:	4013      	ands	r3, r2
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d007      	beq.n	80055f2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	699a      	ldr	r2, [r3, #24]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2101      	movs	r1, #1
 80055ee:	430a      	orrs	r2, r1
 80055f0:	619a      	str	r2, [r3, #24]
  }
}
 80055f2:	46c0      	nop			; (mov r8, r8)
 80055f4:	46bd      	mov	sp, r7
 80055f6:	b002      	add	sp, #8
 80055f8:	bd80      	pop	{r7, pc}
	...

080055fc <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005608:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4920      	ldr	r1, [pc, #128]	; (8005698 <I2C_DMAMasterTransmitCplt+0x9c>)
 8005616:	400a      	ands	r2, r1
 8005618:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800561e:	b29b      	uxth	r3, r3
 8005620:	2b00      	cmp	r3, #0
 8005622:	d105      	bne.n	8005630 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2120      	movs	r1, #32
 8005628:	0018      	movs	r0, r3
 800562a:	f000 f8a9 	bl	8005780 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800562e:	e02e      	b.n	800568e <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8005638:	189a      	adds	r2, r3, r2
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005642:	b29b      	uxth	r3, r3
 8005644:	2bff      	cmp	r3, #255	; 0xff
 8005646:	d903      	bls.n	8005650 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	22ff      	movs	r2, #255	; 0xff
 800564c:	851a      	strh	r2, [r3, #40]	; 0x28
 800564e:	e004      	b.n	800565a <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005654:	b29a      	uxth	r2, r3
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005662:	0019      	movs	r1, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	3328      	adds	r3, #40	; 0x28
 800566a:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005670:	f7fd ffee 	bl	8003650 <HAL_DMA_Start_IT>
 8005674:	1e03      	subs	r3, r0, #0
 8005676:	d005      	beq.n	8005684 <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2110      	movs	r1, #16
 800567c:	0018      	movs	r0, r3
 800567e:	f7ff fe6f 	bl	8005360 <I2C_ITError>
}
 8005682:	e004      	b.n	800568e <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2140      	movs	r1, #64	; 0x40
 8005688:	0018      	movs	r0, r3
 800568a:	f000 f879 	bl	8005780 <I2C_Enable_IRQ>
}
 800568e:	46c0      	nop			; (mov r8, r8)
 8005690:	46bd      	mov	sp, r7
 8005692:	b004      	add	sp, #16
 8005694:	bd80      	pop	{r7, pc}
 8005696:	46c0      	nop			; (mov r8, r8)
 8005698:	ffffbfff 	.word	0xffffbfff

0800569c <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a8:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	685a      	ldr	r2, [r3, #4]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2180      	movs	r1, #128	; 0x80
 80056b6:	0209      	lsls	r1, r1, #8
 80056b8:	430a      	orrs	r2, r1
 80056ba:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2110      	movs	r1, #16
 80056c0:	0018      	movs	r0, r3
 80056c2:	f7ff fe4d 	bl	8005360 <I2C_ITError>
}
 80056c6:	46c0      	nop			; (mov r8, r8)
 80056c8:	46bd      	mov	sp, r7
 80056ca:	b004      	add	sp, #16
 80056cc:	bd80      	pop	{r7, pc}

080056ce <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b084      	sub	sp, #16
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056da:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d003      	beq.n	80056ec <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e8:	2200      	movs	r2, #0
 80056ea:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d003      	beq.n	80056fc <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056f8:	2200      	movs	r2, #0
 80056fa:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	0018      	movs	r0, r3
 8005700:	f7ff ff30 	bl	8005564 <I2C_TreatErrorCallback>
}
 8005704:	46c0      	nop			; (mov r8, r8)
 8005706:	46bd      	mov	sp, r7
 8005708:	b004      	add	sp, #16
 800570a:	bd80      	pop	{r7, pc}

0800570c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800570c:	b590      	push	{r4, r7, lr}
 800570e:	b087      	sub	sp, #28
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	0008      	movs	r0, r1
 8005716:	0011      	movs	r1, r2
 8005718:	607b      	str	r3, [r7, #4]
 800571a:	240a      	movs	r4, #10
 800571c:	193b      	adds	r3, r7, r4
 800571e:	1c02      	adds	r2, r0, #0
 8005720:	801a      	strh	r2, [r3, #0]
 8005722:	2009      	movs	r0, #9
 8005724:	183b      	adds	r3, r7, r0
 8005726:	1c0a      	adds	r2, r1, #0
 8005728:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800572a:	193b      	adds	r3, r7, r4
 800572c:	881b      	ldrh	r3, [r3, #0]
 800572e:	059b      	lsls	r3, r3, #22
 8005730:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005732:	183b      	adds	r3, r7, r0
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	0419      	lsls	r1, r3, #16
 8005738:	23ff      	movs	r3, #255	; 0xff
 800573a:	041b      	lsls	r3, r3, #16
 800573c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800573e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005746:	4313      	orrs	r3, r2
 8005748:	005b      	lsls	r3, r3, #1
 800574a:	085b      	lsrs	r3, r3, #1
 800574c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005756:	0d51      	lsrs	r1, r2, #21
 8005758:	2280      	movs	r2, #128	; 0x80
 800575a:	00d2      	lsls	r2, r2, #3
 800575c:	400a      	ands	r2, r1
 800575e:	4907      	ldr	r1, [pc, #28]	; (800577c <I2C_TransferConfig+0x70>)
 8005760:	430a      	orrs	r2, r1
 8005762:	43d2      	mvns	r2, r2
 8005764:	401a      	ands	r2, r3
 8005766:	0011      	movs	r1, r2
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	697a      	ldr	r2, [r7, #20]
 800576e:	430a      	orrs	r2, r1
 8005770:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005772:	46c0      	nop			; (mov r8, r8)
 8005774:	46bd      	mov	sp, r7
 8005776:	b007      	add	sp, #28
 8005778:	bd90      	pop	{r4, r7, pc}
 800577a:	46c0      	nop			; (mov r8, r8)
 800577c:	03ff63ff 	.word	0x03ff63ff

08005780 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	000a      	movs	r2, r1
 800578a:	1cbb      	adds	r3, r7, #2
 800578c:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 800578e:	2300      	movs	r3, #0
 8005790:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005796:	4b3e      	ldr	r3, [pc, #248]	; (8005890 <I2C_Enable_IRQ+0x110>)
 8005798:	429a      	cmp	r2, r3
 800579a:	d035      	beq.n	8005808 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80057a0:	4b3c      	ldr	r3, [pc, #240]	; (8005894 <I2C_Enable_IRQ+0x114>)
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d030      	beq.n	8005808 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80057aa:	4b3b      	ldr	r3, [pc, #236]	; (8005898 <I2C_Enable_IRQ+0x118>)
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d02b      	beq.n	8005808 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80057b0:	1cbb      	adds	r3, r7, #2
 80057b2:	2200      	movs	r2, #0
 80057b4:	5e9b      	ldrsh	r3, [r3, r2]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	da03      	bge.n	80057c2 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	22b8      	movs	r2, #184	; 0xb8
 80057be:	4313      	orrs	r3, r2
 80057c0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80057c2:	1cbb      	adds	r3, r7, #2
 80057c4:	881b      	ldrh	r3, [r3, #0]
 80057c6:	2201      	movs	r2, #1
 80057c8:	4013      	ands	r3, r2
 80057ca:	d003      	beq.n	80057d4 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	22f2      	movs	r2, #242	; 0xf2
 80057d0:	4313      	orrs	r3, r2
 80057d2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80057d4:	1cbb      	adds	r3, r7, #2
 80057d6:	881b      	ldrh	r3, [r3, #0]
 80057d8:	2202      	movs	r2, #2
 80057da:	4013      	ands	r3, r2
 80057dc:	d003      	beq.n	80057e6 <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	22f4      	movs	r2, #244	; 0xf4
 80057e2:	4313      	orrs	r3, r2
 80057e4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80057e6:	1cbb      	adds	r3, r7, #2
 80057e8:	881b      	ldrh	r3, [r3, #0]
 80057ea:	2b10      	cmp	r3, #16
 80057ec:	d103      	bne.n	80057f6 <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2290      	movs	r2, #144	; 0x90
 80057f2:	4313      	orrs	r3, r2
 80057f4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80057f6:	1cbb      	adds	r3, r7, #2
 80057f8:	881b      	ldrh	r3, [r3, #0]
 80057fa:	2b20      	cmp	r3, #32
 80057fc:	d13c      	bne.n	8005878 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2220      	movs	r2, #32
 8005802:	4313      	orrs	r3, r2
 8005804:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005806:	e037      	b.n	8005878 <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005808:	1cbb      	adds	r3, r7, #2
 800580a:	2200      	movs	r2, #0
 800580c:	5e9b      	ldrsh	r3, [r3, r2]
 800580e:	2b00      	cmp	r3, #0
 8005810:	da03      	bge.n	800581a <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	22b8      	movs	r2, #184	; 0xb8
 8005816:	4313      	orrs	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800581a:	1cbb      	adds	r3, r7, #2
 800581c:	881b      	ldrh	r3, [r3, #0]
 800581e:	2201      	movs	r2, #1
 8005820:	4013      	ands	r3, r2
 8005822:	d003      	beq.n	800582c <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	22f2      	movs	r2, #242	; 0xf2
 8005828:	4313      	orrs	r3, r2
 800582a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800582c:	1cbb      	adds	r3, r7, #2
 800582e:	881b      	ldrh	r3, [r3, #0]
 8005830:	2202      	movs	r2, #2
 8005832:	4013      	ands	r3, r2
 8005834:	d003      	beq.n	800583e <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	22f4      	movs	r2, #244	; 0xf4
 800583a:	4313      	orrs	r3, r2
 800583c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800583e:	1cbb      	adds	r3, r7, #2
 8005840:	881b      	ldrh	r3, [r3, #0]
 8005842:	2b10      	cmp	r3, #16
 8005844:	d103      	bne.n	800584e <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2290      	movs	r2, #144	; 0x90
 800584a:	4313      	orrs	r3, r2
 800584c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800584e:	1cbb      	adds	r3, r7, #2
 8005850:	881b      	ldrh	r3, [r3, #0]
 8005852:	2b20      	cmp	r3, #32
 8005854:	d103      	bne.n	800585e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2260      	movs	r2, #96	; 0x60
 800585a:	4313      	orrs	r3, r2
 800585c:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005862:	4b0d      	ldr	r3, [pc, #52]	; (8005898 <I2C_Enable_IRQ+0x118>)
 8005864:	429a      	cmp	r2, r3
 8005866:	d007      	beq.n	8005878 <I2C_Enable_IRQ+0xf8>
 8005868:	1cbb      	adds	r3, r7, #2
 800586a:	881b      	ldrh	r3, [r3, #0]
 800586c:	2b40      	cmp	r3, #64	; 0x40
 800586e:	d103      	bne.n	8005878 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2240      	movs	r2, #64	; 0x40
 8005874:	4313      	orrs	r3, r2
 8005876:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	6819      	ldr	r1, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	68fa      	ldr	r2, [r7, #12]
 8005884:	430a      	orrs	r2, r1
 8005886:	601a      	str	r2, [r3, #0]
}
 8005888:	46c0      	nop			; (mov r8, r8)
 800588a:	46bd      	mov	sp, r7
 800588c:	b004      	add	sp, #16
 800588e:	bd80      	pop	{r7, pc}
 8005890:	08004645 	.word	0x08004645
 8005894:	08004a75 	.word	0x08004a75
 8005898:	0800483d 	.word	0x0800483d

0800589c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	000a      	movs	r2, r1
 80058a6:	1cbb      	adds	r3, r7, #2
 80058a8:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80058aa:	2300      	movs	r3, #0
 80058ac:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80058ae:	1cbb      	adds	r3, r7, #2
 80058b0:	881b      	ldrh	r3, [r3, #0]
 80058b2:	2201      	movs	r2, #1
 80058b4:	4013      	ands	r3, r2
 80058b6:	d010      	beq.n	80058da <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2242      	movs	r2, #66	; 0x42
 80058bc:	4313      	orrs	r3, r2
 80058be:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2241      	movs	r2, #65	; 0x41
 80058c4:	5c9b      	ldrb	r3, [r3, r2]
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	001a      	movs	r2, r3
 80058ca:	2328      	movs	r3, #40	; 0x28
 80058cc:	4013      	ands	r3, r2
 80058ce:	2b28      	cmp	r3, #40	; 0x28
 80058d0:	d003      	beq.n	80058da <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	22b0      	movs	r2, #176	; 0xb0
 80058d6:	4313      	orrs	r3, r2
 80058d8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80058da:	1cbb      	adds	r3, r7, #2
 80058dc:	881b      	ldrh	r3, [r3, #0]
 80058de:	2202      	movs	r2, #2
 80058e0:	4013      	ands	r3, r2
 80058e2:	d010      	beq.n	8005906 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2244      	movs	r2, #68	; 0x44
 80058e8:	4313      	orrs	r3, r2
 80058ea:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2241      	movs	r2, #65	; 0x41
 80058f0:	5c9b      	ldrb	r3, [r3, r2]
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	001a      	movs	r2, r3
 80058f6:	2328      	movs	r3, #40	; 0x28
 80058f8:	4013      	ands	r3, r2
 80058fa:	2b28      	cmp	r3, #40	; 0x28
 80058fc:	d003      	beq.n	8005906 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	22b0      	movs	r2, #176	; 0xb0
 8005902:	4313      	orrs	r3, r2
 8005904:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005906:	1cbb      	adds	r3, r7, #2
 8005908:	2200      	movs	r2, #0
 800590a:	5e9b      	ldrsh	r3, [r3, r2]
 800590c:	2b00      	cmp	r3, #0
 800590e:	da03      	bge.n	8005918 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	22b8      	movs	r2, #184	; 0xb8
 8005914:	4313      	orrs	r3, r2
 8005916:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005918:	1cbb      	adds	r3, r7, #2
 800591a:	881b      	ldrh	r3, [r3, #0]
 800591c:	2b10      	cmp	r3, #16
 800591e:	d103      	bne.n	8005928 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2290      	movs	r2, #144	; 0x90
 8005924:	4313      	orrs	r3, r2
 8005926:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005928:	1cbb      	adds	r3, r7, #2
 800592a:	881b      	ldrh	r3, [r3, #0]
 800592c:	2b20      	cmp	r3, #32
 800592e:	d103      	bne.n	8005938 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2220      	movs	r2, #32
 8005934:	4313      	orrs	r3, r2
 8005936:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005938:	1cbb      	adds	r3, r7, #2
 800593a:	881b      	ldrh	r3, [r3, #0]
 800593c:	2b40      	cmp	r3, #64	; 0x40
 800593e:	d103      	bne.n	8005948 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2240      	movs	r2, #64	; 0x40
 8005944:	4313      	orrs	r3, r2
 8005946:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	43d9      	mvns	r1, r3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	400a      	ands	r2, r1
 8005958:	601a      	str	r2, [r3, #0]
}
 800595a:	46c0      	nop			; (mov r8, r8)
 800595c:	46bd      	mov	sp, r7
 800595e:	b004      	add	sp, #16
 8005960:	bd80      	pop	{r7, pc}
	...

08005964 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b082      	sub	sp, #8
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2241      	movs	r2, #65	; 0x41
 8005972:	5c9b      	ldrb	r3, [r3, r2]
 8005974:	b2db      	uxtb	r3, r3
 8005976:	2b20      	cmp	r3, #32
 8005978:	d138      	bne.n	80059ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2240      	movs	r2, #64	; 0x40
 800597e:	5c9b      	ldrb	r3, [r3, r2]
 8005980:	2b01      	cmp	r3, #1
 8005982:	d101      	bne.n	8005988 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005984:	2302      	movs	r3, #2
 8005986:	e032      	b.n	80059ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2240      	movs	r2, #64	; 0x40
 800598c:	2101      	movs	r1, #1
 800598e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2241      	movs	r2, #65	; 0x41
 8005994:	2124      	movs	r1, #36	; 0x24
 8005996:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	2101      	movs	r1, #1
 80059a4:	438a      	bics	r2, r1
 80059a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4911      	ldr	r1, [pc, #68]	; (80059f8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80059b4:	400a      	ands	r2, r1
 80059b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	6819      	ldr	r1, [r3, #0]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	683a      	ldr	r2, [r7, #0]
 80059c4:	430a      	orrs	r2, r1
 80059c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	2101      	movs	r1, #1
 80059d4:	430a      	orrs	r2, r1
 80059d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2241      	movs	r2, #65	; 0x41
 80059dc:	2120      	movs	r1, #32
 80059de:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2240      	movs	r2, #64	; 0x40
 80059e4:	2100      	movs	r1, #0
 80059e6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80059e8:	2300      	movs	r3, #0
 80059ea:	e000      	b.n	80059ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80059ec:	2302      	movs	r3, #2
  }
}
 80059ee:	0018      	movs	r0, r3
 80059f0:	46bd      	mov	sp, r7
 80059f2:	b002      	add	sp, #8
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	46c0      	nop			; (mov r8, r8)
 80059f8:	ffffefff 	.word	0xffffefff

080059fc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b084      	sub	sp, #16
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2241      	movs	r2, #65	; 0x41
 8005a0a:	5c9b      	ldrb	r3, [r3, r2]
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b20      	cmp	r3, #32
 8005a10:	d139      	bne.n	8005a86 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2240      	movs	r2, #64	; 0x40
 8005a16:	5c9b      	ldrb	r3, [r3, r2]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d101      	bne.n	8005a20 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005a1c:	2302      	movs	r3, #2
 8005a1e:	e033      	b.n	8005a88 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2240      	movs	r2, #64	; 0x40
 8005a24:	2101      	movs	r1, #1
 8005a26:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2241      	movs	r2, #65	; 0x41
 8005a2c:	2124      	movs	r1, #36	; 0x24
 8005a2e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2101      	movs	r1, #1
 8005a3c:	438a      	bics	r2, r1
 8005a3e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	4a11      	ldr	r2, [pc, #68]	; (8005a90 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	021b      	lsls	r3, r3, #8
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	2101      	movs	r1, #1
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2241      	movs	r2, #65	; 0x41
 8005a76:	2120      	movs	r1, #32
 8005a78:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2240      	movs	r2, #64	; 0x40
 8005a7e:	2100      	movs	r1, #0
 8005a80:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005a82:	2300      	movs	r3, #0
 8005a84:	e000      	b.n	8005a88 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005a86:	2302      	movs	r3, #2
  }
}
 8005a88:	0018      	movs	r0, r3
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	b004      	add	sp, #16
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	fffff0ff 	.word	0xfffff0ff

08005a94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b088      	sub	sp, #32
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d101      	bne.n	8005aa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e301      	b.n	80060aa <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	4013      	ands	r3, r2
 8005aae:	d100      	bne.n	8005ab2 <HAL_RCC_OscConfig+0x1e>
 8005ab0:	e08d      	b.n	8005bce <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005ab2:	4bc3      	ldr	r3, [pc, #780]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	220c      	movs	r2, #12
 8005ab8:	4013      	ands	r3, r2
 8005aba:	2b04      	cmp	r3, #4
 8005abc:	d00e      	beq.n	8005adc <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005abe:	4bc0      	ldr	r3, [pc, #768]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	220c      	movs	r2, #12
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	2b08      	cmp	r3, #8
 8005ac8:	d116      	bne.n	8005af8 <HAL_RCC_OscConfig+0x64>
 8005aca:	4bbd      	ldr	r3, [pc, #756]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005acc:	685a      	ldr	r2, [r3, #4]
 8005ace:	2380      	movs	r3, #128	; 0x80
 8005ad0:	025b      	lsls	r3, r3, #9
 8005ad2:	401a      	ands	r2, r3
 8005ad4:	2380      	movs	r3, #128	; 0x80
 8005ad6:	025b      	lsls	r3, r3, #9
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d10d      	bne.n	8005af8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005adc:	4bb8      	ldr	r3, [pc, #736]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	2380      	movs	r3, #128	; 0x80
 8005ae2:	029b      	lsls	r3, r3, #10
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	d100      	bne.n	8005aea <HAL_RCC_OscConfig+0x56>
 8005ae8:	e070      	b.n	8005bcc <HAL_RCC_OscConfig+0x138>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d000      	beq.n	8005af4 <HAL_RCC_OscConfig+0x60>
 8005af2:	e06b      	b.n	8005bcc <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e2d8      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d107      	bne.n	8005b10 <HAL_RCC_OscConfig+0x7c>
 8005b00:	4baf      	ldr	r3, [pc, #700]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	4bae      	ldr	r3, [pc, #696]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b06:	2180      	movs	r1, #128	; 0x80
 8005b08:	0249      	lsls	r1, r1, #9
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	601a      	str	r2, [r3, #0]
 8005b0e:	e02f      	b.n	8005b70 <HAL_RCC_OscConfig+0xdc>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d10c      	bne.n	8005b32 <HAL_RCC_OscConfig+0x9e>
 8005b18:	4ba9      	ldr	r3, [pc, #676]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	4ba8      	ldr	r3, [pc, #672]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b1e:	49a9      	ldr	r1, [pc, #676]	; (8005dc4 <HAL_RCC_OscConfig+0x330>)
 8005b20:	400a      	ands	r2, r1
 8005b22:	601a      	str	r2, [r3, #0]
 8005b24:	4ba6      	ldr	r3, [pc, #664]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	4ba5      	ldr	r3, [pc, #660]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b2a:	49a7      	ldr	r1, [pc, #668]	; (8005dc8 <HAL_RCC_OscConfig+0x334>)
 8005b2c:	400a      	ands	r2, r1
 8005b2e:	601a      	str	r2, [r3, #0]
 8005b30:	e01e      	b.n	8005b70 <HAL_RCC_OscConfig+0xdc>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	2b05      	cmp	r3, #5
 8005b38:	d10e      	bne.n	8005b58 <HAL_RCC_OscConfig+0xc4>
 8005b3a:	4ba1      	ldr	r3, [pc, #644]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	4ba0      	ldr	r3, [pc, #640]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b40:	2180      	movs	r1, #128	; 0x80
 8005b42:	02c9      	lsls	r1, r1, #11
 8005b44:	430a      	orrs	r2, r1
 8005b46:	601a      	str	r2, [r3, #0]
 8005b48:	4b9d      	ldr	r3, [pc, #628]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	4b9c      	ldr	r3, [pc, #624]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b4e:	2180      	movs	r1, #128	; 0x80
 8005b50:	0249      	lsls	r1, r1, #9
 8005b52:	430a      	orrs	r2, r1
 8005b54:	601a      	str	r2, [r3, #0]
 8005b56:	e00b      	b.n	8005b70 <HAL_RCC_OscConfig+0xdc>
 8005b58:	4b99      	ldr	r3, [pc, #612]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	4b98      	ldr	r3, [pc, #608]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b5e:	4999      	ldr	r1, [pc, #612]	; (8005dc4 <HAL_RCC_OscConfig+0x330>)
 8005b60:	400a      	ands	r2, r1
 8005b62:	601a      	str	r2, [r3, #0]
 8005b64:	4b96      	ldr	r3, [pc, #600]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	4b95      	ldr	r3, [pc, #596]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b6a:	4997      	ldr	r1, [pc, #604]	; (8005dc8 <HAL_RCC_OscConfig+0x334>)
 8005b6c:	400a      	ands	r2, r1
 8005b6e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d014      	beq.n	8005ba2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b78:	f7fd fc16 	bl	80033a8 <HAL_GetTick>
 8005b7c:	0003      	movs	r3, r0
 8005b7e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b80:	e008      	b.n	8005b94 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b82:	f7fd fc11 	bl	80033a8 <HAL_GetTick>
 8005b86:	0002      	movs	r2, r0
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	1ad3      	subs	r3, r2, r3
 8005b8c:	2b64      	cmp	r3, #100	; 0x64
 8005b8e:	d901      	bls.n	8005b94 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8005b90:	2303      	movs	r3, #3
 8005b92:	e28a      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b94:	4b8a      	ldr	r3, [pc, #552]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	2380      	movs	r3, #128	; 0x80
 8005b9a:	029b      	lsls	r3, r3, #10
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	d0f0      	beq.n	8005b82 <HAL_RCC_OscConfig+0xee>
 8005ba0:	e015      	b.n	8005bce <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ba2:	f7fd fc01 	bl	80033a8 <HAL_GetTick>
 8005ba6:	0003      	movs	r3, r0
 8005ba8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005baa:	e008      	b.n	8005bbe <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005bac:	f7fd fbfc 	bl	80033a8 <HAL_GetTick>
 8005bb0:	0002      	movs	r2, r0
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	1ad3      	subs	r3, r2, r3
 8005bb6:	2b64      	cmp	r3, #100	; 0x64
 8005bb8:	d901      	bls.n	8005bbe <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e275      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bbe:	4b80      	ldr	r3, [pc, #512]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	2380      	movs	r3, #128	; 0x80
 8005bc4:	029b      	lsls	r3, r3, #10
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	d1f0      	bne.n	8005bac <HAL_RCC_OscConfig+0x118>
 8005bca:	e000      	b.n	8005bce <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bcc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	d100      	bne.n	8005bda <HAL_RCC_OscConfig+0x146>
 8005bd8:	e069      	b.n	8005cae <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005bda:	4b79      	ldr	r3, [pc, #484]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	220c      	movs	r2, #12
 8005be0:	4013      	ands	r3, r2
 8005be2:	d00b      	beq.n	8005bfc <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005be4:	4b76      	ldr	r3, [pc, #472]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	220c      	movs	r2, #12
 8005bea:	4013      	ands	r3, r2
 8005bec:	2b08      	cmp	r3, #8
 8005bee:	d11c      	bne.n	8005c2a <HAL_RCC_OscConfig+0x196>
 8005bf0:	4b73      	ldr	r3, [pc, #460]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	2380      	movs	r3, #128	; 0x80
 8005bf6:	025b      	lsls	r3, r3, #9
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	d116      	bne.n	8005c2a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bfc:	4b70      	ldr	r3, [pc, #448]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2202      	movs	r2, #2
 8005c02:	4013      	ands	r3, r2
 8005c04:	d005      	beq.n	8005c12 <HAL_RCC_OscConfig+0x17e>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d001      	beq.n	8005c12 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e24b      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c12:	4b6b      	ldr	r3, [pc, #428]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	22f8      	movs	r2, #248	; 0xf8
 8005c18:	4393      	bics	r3, r2
 8005c1a:	0019      	movs	r1, r3
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	691b      	ldr	r3, [r3, #16]
 8005c20:	00da      	lsls	r2, r3, #3
 8005c22:	4b67      	ldr	r3, [pc, #412]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005c24:	430a      	orrs	r2, r1
 8005c26:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c28:	e041      	b.n	8005cae <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d024      	beq.n	8005c7c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c32:	4b63      	ldr	r3, [pc, #396]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	4b62      	ldr	r3, [pc, #392]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005c38:	2101      	movs	r1, #1
 8005c3a:	430a      	orrs	r2, r1
 8005c3c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c3e:	f7fd fbb3 	bl	80033a8 <HAL_GetTick>
 8005c42:	0003      	movs	r3, r0
 8005c44:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c46:	e008      	b.n	8005c5a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c48:	f7fd fbae 	bl	80033a8 <HAL_GetTick>
 8005c4c:	0002      	movs	r2, r0
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d901      	bls.n	8005c5a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e227      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c5a:	4b59      	ldr	r3, [pc, #356]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	4013      	ands	r3, r2
 8005c62:	d0f1      	beq.n	8005c48 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c64:	4b56      	ldr	r3, [pc, #344]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	22f8      	movs	r2, #248	; 0xf8
 8005c6a:	4393      	bics	r3, r2
 8005c6c:	0019      	movs	r1, r3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	691b      	ldr	r3, [r3, #16]
 8005c72:	00da      	lsls	r2, r3, #3
 8005c74:	4b52      	ldr	r3, [pc, #328]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005c76:	430a      	orrs	r2, r1
 8005c78:	601a      	str	r2, [r3, #0]
 8005c7a:	e018      	b.n	8005cae <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c7c:	4b50      	ldr	r3, [pc, #320]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	4b4f      	ldr	r3, [pc, #316]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005c82:	2101      	movs	r1, #1
 8005c84:	438a      	bics	r2, r1
 8005c86:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c88:	f7fd fb8e 	bl	80033a8 <HAL_GetTick>
 8005c8c:	0003      	movs	r3, r0
 8005c8e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c90:	e008      	b.n	8005ca4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c92:	f7fd fb89 	bl	80033a8 <HAL_GetTick>
 8005c96:	0002      	movs	r2, r0
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	1ad3      	subs	r3, r2, r3
 8005c9c:	2b02      	cmp	r3, #2
 8005c9e:	d901      	bls.n	8005ca4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8005ca0:	2303      	movs	r3, #3
 8005ca2:	e202      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ca4:	4b46      	ldr	r3, [pc, #280]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2202      	movs	r2, #2
 8005caa:	4013      	ands	r3, r2
 8005cac:	d1f1      	bne.n	8005c92 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2208      	movs	r2, #8
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	d036      	beq.n	8005d26 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	69db      	ldr	r3, [r3, #28]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d019      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005cc0:	4b3f      	ldr	r3, [pc, #252]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005cc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005cc4:	4b3e      	ldr	r3, [pc, #248]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005cc6:	2101      	movs	r1, #1
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ccc:	f7fd fb6c 	bl	80033a8 <HAL_GetTick>
 8005cd0:	0003      	movs	r3, r0
 8005cd2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cd4:	e008      	b.n	8005ce8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005cd6:	f7fd fb67 	bl	80033a8 <HAL_GetTick>
 8005cda:	0002      	movs	r2, r0
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	1ad3      	subs	r3, r2, r3
 8005ce0:	2b02      	cmp	r3, #2
 8005ce2:	d901      	bls.n	8005ce8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8005ce4:	2303      	movs	r3, #3
 8005ce6:	e1e0      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ce8:	4b35      	ldr	r3, [pc, #212]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cec:	2202      	movs	r2, #2
 8005cee:	4013      	ands	r3, r2
 8005cf0:	d0f1      	beq.n	8005cd6 <HAL_RCC_OscConfig+0x242>
 8005cf2:	e018      	b.n	8005d26 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cf4:	4b32      	ldr	r3, [pc, #200]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005cf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005cf8:	4b31      	ldr	r3, [pc, #196]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005cfa:	2101      	movs	r1, #1
 8005cfc:	438a      	bics	r2, r1
 8005cfe:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d00:	f7fd fb52 	bl	80033a8 <HAL_GetTick>
 8005d04:	0003      	movs	r3, r0
 8005d06:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d08:	e008      	b.n	8005d1c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005d0a:	f7fd fb4d 	bl	80033a8 <HAL_GetTick>
 8005d0e:	0002      	movs	r2, r0
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	1ad3      	subs	r3, r2, r3
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d901      	bls.n	8005d1c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8005d18:	2303      	movs	r3, #3
 8005d1a:	e1c6      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d1c:	4b28      	ldr	r3, [pc, #160]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d20:	2202      	movs	r2, #2
 8005d22:	4013      	ands	r3, r2
 8005d24:	d1f1      	bne.n	8005d0a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	2204      	movs	r2, #4
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	d100      	bne.n	8005d32 <HAL_RCC_OscConfig+0x29e>
 8005d30:	e0b4      	b.n	8005e9c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d32:	201f      	movs	r0, #31
 8005d34:	183b      	adds	r3, r7, r0
 8005d36:	2200      	movs	r2, #0
 8005d38:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d3a:	4b21      	ldr	r3, [pc, #132]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005d3c:	69da      	ldr	r2, [r3, #28]
 8005d3e:	2380      	movs	r3, #128	; 0x80
 8005d40:	055b      	lsls	r3, r3, #21
 8005d42:	4013      	ands	r3, r2
 8005d44:	d110      	bne.n	8005d68 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d46:	4b1e      	ldr	r3, [pc, #120]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005d48:	69da      	ldr	r2, [r3, #28]
 8005d4a:	4b1d      	ldr	r3, [pc, #116]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005d4c:	2180      	movs	r1, #128	; 0x80
 8005d4e:	0549      	lsls	r1, r1, #21
 8005d50:	430a      	orrs	r2, r1
 8005d52:	61da      	str	r2, [r3, #28]
 8005d54:	4b1a      	ldr	r3, [pc, #104]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005d56:	69da      	ldr	r2, [r3, #28]
 8005d58:	2380      	movs	r3, #128	; 0x80
 8005d5a:	055b      	lsls	r3, r3, #21
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	60fb      	str	r3, [r7, #12]
 8005d60:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005d62:	183b      	adds	r3, r7, r0
 8005d64:	2201      	movs	r2, #1
 8005d66:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d68:	4b18      	ldr	r3, [pc, #96]	; (8005dcc <HAL_RCC_OscConfig+0x338>)
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	2380      	movs	r3, #128	; 0x80
 8005d6e:	005b      	lsls	r3, r3, #1
 8005d70:	4013      	ands	r3, r2
 8005d72:	d11a      	bne.n	8005daa <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d74:	4b15      	ldr	r3, [pc, #84]	; (8005dcc <HAL_RCC_OscConfig+0x338>)
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	4b14      	ldr	r3, [pc, #80]	; (8005dcc <HAL_RCC_OscConfig+0x338>)
 8005d7a:	2180      	movs	r1, #128	; 0x80
 8005d7c:	0049      	lsls	r1, r1, #1
 8005d7e:	430a      	orrs	r2, r1
 8005d80:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d82:	f7fd fb11 	bl	80033a8 <HAL_GetTick>
 8005d86:	0003      	movs	r3, r0
 8005d88:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d8a:	e008      	b.n	8005d9e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d8c:	f7fd fb0c 	bl	80033a8 <HAL_GetTick>
 8005d90:	0002      	movs	r2, r0
 8005d92:	69bb      	ldr	r3, [r7, #24]
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	2b64      	cmp	r3, #100	; 0x64
 8005d98:	d901      	bls.n	8005d9e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8005d9a:	2303      	movs	r3, #3
 8005d9c:	e185      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d9e:	4b0b      	ldr	r3, [pc, #44]	; (8005dcc <HAL_RCC_OscConfig+0x338>)
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	2380      	movs	r3, #128	; 0x80
 8005da4:	005b      	lsls	r3, r3, #1
 8005da6:	4013      	ands	r3, r2
 8005da8:	d0f0      	beq.n	8005d8c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d10e      	bne.n	8005dd0 <HAL_RCC_OscConfig+0x33c>
 8005db2:	4b03      	ldr	r3, [pc, #12]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005db4:	6a1a      	ldr	r2, [r3, #32]
 8005db6:	4b02      	ldr	r3, [pc, #8]	; (8005dc0 <HAL_RCC_OscConfig+0x32c>)
 8005db8:	2101      	movs	r1, #1
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	621a      	str	r2, [r3, #32]
 8005dbe:	e035      	b.n	8005e2c <HAL_RCC_OscConfig+0x398>
 8005dc0:	40021000 	.word	0x40021000
 8005dc4:	fffeffff 	.word	0xfffeffff
 8005dc8:	fffbffff 	.word	0xfffbffff
 8005dcc:	40007000 	.word	0x40007000
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d10c      	bne.n	8005df2 <HAL_RCC_OscConfig+0x35e>
 8005dd8:	4bb6      	ldr	r3, [pc, #728]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005dda:	6a1a      	ldr	r2, [r3, #32]
 8005ddc:	4bb5      	ldr	r3, [pc, #724]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005dde:	2101      	movs	r1, #1
 8005de0:	438a      	bics	r2, r1
 8005de2:	621a      	str	r2, [r3, #32]
 8005de4:	4bb3      	ldr	r3, [pc, #716]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005de6:	6a1a      	ldr	r2, [r3, #32]
 8005de8:	4bb2      	ldr	r3, [pc, #712]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005dea:	2104      	movs	r1, #4
 8005dec:	438a      	bics	r2, r1
 8005dee:	621a      	str	r2, [r3, #32]
 8005df0:	e01c      	b.n	8005e2c <HAL_RCC_OscConfig+0x398>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	2b05      	cmp	r3, #5
 8005df8:	d10c      	bne.n	8005e14 <HAL_RCC_OscConfig+0x380>
 8005dfa:	4bae      	ldr	r3, [pc, #696]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005dfc:	6a1a      	ldr	r2, [r3, #32]
 8005dfe:	4bad      	ldr	r3, [pc, #692]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005e00:	2104      	movs	r1, #4
 8005e02:	430a      	orrs	r2, r1
 8005e04:	621a      	str	r2, [r3, #32]
 8005e06:	4bab      	ldr	r3, [pc, #684]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005e08:	6a1a      	ldr	r2, [r3, #32]
 8005e0a:	4baa      	ldr	r3, [pc, #680]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005e0c:	2101      	movs	r1, #1
 8005e0e:	430a      	orrs	r2, r1
 8005e10:	621a      	str	r2, [r3, #32]
 8005e12:	e00b      	b.n	8005e2c <HAL_RCC_OscConfig+0x398>
 8005e14:	4ba7      	ldr	r3, [pc, #668]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005e16:	6a1a      	ldr	r2, [r3, #32]
 8005e18:	4ba6      	ldr	r3, [pc, #664]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005e1a:	2101      	movs	r1, #1
 8005e1c:	438a      	bics	r2, r1
 8005e1e:	621a      	str	r2, [r3, #32]
 8005e20:	4ba4      	ldr	r3, [pc, #656]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005e22:	6a1a      	ldr	r2, [r3, #32]
 8005e24:	4ba3      	ldr	r3, [pc, #652]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005e26:	2104      	movs	r1, #4
 8005e28:	438a      	bics	r2, r1
 8005e2a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d014      	beq.n	8005e5e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e34:	f7fd fab8 	bl	80033a8 <HAL_GetTick>
 8005e38:	0003      	movs	r3, r0
 8005e3a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e3c:	e009      	b.n	8005e52 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e3e:	f7fd fab3 	bl	80033a8 <HAL_GetTick>
 8005e42:	0002      	movs	r2, r0
 8005e44:	69bb      	ldr	r3, [r7, #24]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	4a9b      	ldr	r2, [pc, #620]	; (80060b8 <HAL_RCC_OscConfig+0x624>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d901      	bls.n	8005e52 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8005e4e:	2303      	movs	r3, #3
 8005e50:	e12b      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e52:	4b98      	ldr	r3, [pc, #608]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	2202      	movs	r2, #2
 8005e58:	4013      	ands	r3, r2
 8005e5a:	d0f0      	beq.n	8005e3e <HAL_RCC_OscConfig+0x3aa>
 8005e5c:	e013      	b.n	8005e86 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e5e:	f7fd faa3 	bl	80033a8 <HAL_GetTick>
 8005e62:	0003      	movs	r3, r0
 8005e64:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e66:	e009      	b.n	8005e7c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e68:	f7fd fa9e 	bl	80033a8 <HAL_GetTick>
 8005e6c:	0002      	movs	r2, r0
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	1ad3      	subs	r3, r2, r3
 8005e72:	4a91      	ldr	r2, [pc, #580]	; (80060b8 <HAL_RCC_OscConfig+0x624>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d901      	bls.n	8005e7c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8005e78:	2303      	movs	r3, #3
 8005e7a:	e116      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e7c:	4b8d      	ldr	r3, [pc, #564]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005e7e:	6a1b      	ldr	r3, [r3, #32]
 8005e80:	2202      	movs	r2, #2
 8005e82:	4013      	ands	r3, r2
 8005e84:	d1f0      	bne.n	8005e68 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005e86:	231f      	movs	r3, #31
 8005e88:	18fb      	adds	r3, r7, r3
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d105      	bne.n	8005e9c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e90:	4b88      	ldr	r3, [pc, #544]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005e92:	69da      	ldr	r2, [r3, #28]
 8005e94:	4b87      	ldr	r3, [pc, #540]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005e96:	4989      	ldr	r1, [pc, #548]	; (80060bc <HAL_RCC_OscConfig+0x628>)
 8005e98:	400a      	ands	r2, r1
 8005e9a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2210      	movs	r2, #16
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	d063      	beq.n	8005f6e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	d12a      	bne.n	8005f04 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005eae:	4b81      	ldr	r3, [pc, #516]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005eb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005eb2:	4b80      	ldr	r3, [pc, #512]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005eb4:	2104      	movs	r1, #4
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8005eba:	4b7e      	ldr	r3, [pc, #504]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005ebc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ebe:	4b7d      	ldr	r3, [pc, #500]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005ec0:	2101      	movs	r1, #1
 8005ec2:	430a      	orrs	r2, r1
 8005ec4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ec6:	f7fd fa6f 	bl	80033a8 <HAL_GetTick>
 8005eca:	0003      	movs	r3, r0
 8005ecc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005ece:	e008      	b.n	8005ee2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005ed0:	f7fd fa6a 	bl	80033a8 <HAL_GetTick>
 8005ed4:	0002      	movs	r2, r0
 8005ed6:	69bb      	ldr	r3, [r7, #24]
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	2b02      	cmp	r3, #2
 8005edc:	d901      	bls.n	8005ee2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8005ede:	2303      	movs	r3, #3
 8005ee0:	e0e3      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005ee2:	4b74      	ldr	r3, [pc, #464]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005ee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ee6:	2202      	movs	r2, #2
 8005ee8:	4013      	ands	r3, r2
 8005eea:	d0f1      	beq.n	8005ed0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005eec:	4b71      	ldr	r3, [pc, #452]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ef0:	22f8      	movs	r2, #248	; 0xf8
 8005ef2:	4393      	bics	r3, r2
 8005ef4:	0019      	movs	r1, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	699b      	ldr	r3, [r3, #24]
 8005efa:	00da      	lsls	r2, r3, #3
 8005efc:	4b6d      	ldr	r3, [pc, #436]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005efe:	430a      	orrs	r2, r1
 8005f00:	635a      	str	r2, [r3, #52]	; 0x34
 8005f02:	e034      	b.n	8005f6e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	695b      	ldr	r3, [r3, #20]
 8005f08:	3305      	adds	r3, #5
 8005f0a:	d111      	bne.n	8005f30 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005f0c:	4b69      	ldr	r3, [pc, #420]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005f0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f10:	4b68      	ldr	r3, [pc, #416]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005f12:	2104      	movs	r1, #4
 8005f14:	438a      	bics	r2, r1
 8005f16:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005f18:	4b66      	ldr	r3, [pc, #408]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005f1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f1c:	22f8      	movs	r2, #248	; 0xf8
 8005f1e:	4393      	bics	r3, r2
 8005f20:	0019      	movs	r1, r3
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	699b      	ldr	r3, [r3, #24]
 8005f26:	00da      	lsls	r2, r3, #3
 8005f28:	4b62      	ldr	r3, [pc, #392]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005f2a:	430a      	orrs	r2, r1
 8005f2c:	635a      	str	r2, [r3, #52]	; 0x34
 8005f2e:	e01e      	b.n	8005f6e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005f30:	4b60      	ldr	r3, [pc, #384]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005f32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f34:	4b5f      	ldr	r3, [pc, #380]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005f36:	2104      	movs	r1, #4
 8005f38:	430a      	orrs	r2, r1
 8005f3a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005f3c:	4b5d      	ldr	r3, [pc, #372]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005f3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f40:	4b5c      	ldr	r3, [pc, #368]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005f42:	2101      	movs	r1, #1
 8005f44:	438a      	bics	r2, r1
 8005f46:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f48:	f7fd fa2e 	bl	80033a8 <HAL_GetTick>
 8005f4c:	0003      	movs	r3, r0
 8005f4e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005f50:	e008      	b.n	8005f64 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005f52:	f7fd fa29 	bl	80033a8 <HAL_GetTick>
 8005f56:	0002      	movs	r2, r0
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	2b02      	cmp	r3, #2
 8005f5e:	d901      	bls.n	8005f64 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e0a2      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005f64:	4b53      	ldr	r3, [pc, #332]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f68:	2202      	movs	r2, #2
 8005f6a:	4013      	ands	r3, r2
 8005f6c:	d1f1      	bne.n	8005f52 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a1b      	ldr	r3, [r3, #32]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d100      	bne.n	8005f78 <HAL_RCC_OscConfig+0x4e4>
 8005f76:	e097      	b.n	80060a8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f78:	4b4e      	ldr	r3, [pc, #312]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	220c      	movs	r2, #12
 8005f7e:	4013      	ands	r3, r2
 8005f80:	2b08      	cmp	r3, #8
 8005f82:	d100      	bne.n	8005f86 <HAL_RCC_OscConfig+0x4f2>
 8005f84:	e06b      	b.n	800605e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6a1b      	ldr	r3, [r3, #32]
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d14c      	bne.n	8006028 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f8e:	4b49      	ldr	r3, [pc, #292]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	4b48      	ldr	r3, [pc, #288]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005f94:	494a      	ldr	r1, [pc, #296]	; (80060c0 <HAL_RCC_OscConfig+0x62c>)
 8005f96:	400a      	ands	r2, r1
 8005f98:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f9a:	f7fd fa05 	bl	80033a8 <HAL_GetTick>
 8005f9e:	0003      	movs	r3, r0
 8005fa0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005fa2:	e008      	b.n	8005fb6 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fa4:	f7fd fa00 	bl	80033a8 <HAL_GetTick>
 8005fa8:	0002      	movs	r2, r0
 8005faa:	69bb      	ldr	r3, [r7, #24]
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	2b02      	cmp	r3, #2
 8005fb0:	d901      	bls.n	8005fb6 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8005fb2:	2303      	movs	r3, #3
 8005fb4:	e079      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005fb6:	4b3f      	ldr	r3, [pc, #252]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	2380      	movs	r3, #128	; 0x80
 8005fbc:	049b      	lsls	r3, r3, #18
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	d1f0      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005fc2:	4b3c      	ldr	r3, [pc, #240]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fc6:	220f      	movs	r2, #15
 8005fc8:	4393      	bics	r3, r2
 8005fca:	0019      	movs	r1, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fd0:	4b38      	ldr	r3, [pc, #224]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005fd2:	430a      	orrs	r2, r1
 8005fd4:	62da      	str	r2, [r3, #44]	; 0x2c
 8005fd6:	4b37      	ldr	r3, [pc, #220]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	4a3a      	ldr	r2, [pc, #232]	; (80060c4 <HAL_RCC_OscConfig+0x630>)
 8005fdc:	4013      	ands	r3, r2
 8005fde:	0019      	movs	r1, r3
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe8:	431a      	orrs	r2, r3
 8005fea:	4b32      	ldr	r3, [pc, #200]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005fec:	430a      	orrs	r2, r1
 8005fee:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ff0:	4b30      	ldr	r3, [pc, #192]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	4b2f      	ldr	r3, [pc, #188]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8005ff6:	2180      	movs	r1, #128	; 0x80
 8005ff8:	0449      	lsls	r1, r1, #17
 8005ffa:	430a      	orrs	r2, r1
 8005ffc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ffe:	f7fd f9d3 	bl	80033a8 <HAL_GetTick>
 8006002:	0003      	movs	r3, r0
 8006004:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006006:	e008      	b.n	800601a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006008:	f7fd f9ce 	bl	80033a8 <HAL_GetTick>
 800600c:	0002      	movs	r2, r0
 800600e:	69bb      	ldr	r3, [r7, #24]
 8006010:	1ad3      	subs	r3, r2, r3
 8006012:	2b02      	cmp	r3, #2
 8006014:	d901      	bls.n	800601a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e047      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800601a:	4b26      	ldr	r3, [pc, #152]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	2380      	movs	r3, #128	; 0x80
 8006020:	049b      	lsls	r3, r3, #18
 8006022:	4013      	ands	r3, r2
 8006024:	d0f0      	beq.n	8006008 <HAL_RCC_OscConfig+0x574>
 8006026:	e03f      	b.n	80060a8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006028:	4b22      	ldr	r3, [pc, #136]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	4b21      	ldr	r3, [pc, #132]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 800602e:	4924      	ldr	r1, [pc, #144]	; (80060c0 <HAL_RCC_OscConfig+0x62c>)
 8006030:	400a      	ands	r2, r1
 8006032:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006034:	f7fd f9b8 	bl	80033a8 <HAL_GetTick>
 8006038:	0003      	movs	r3, r0
 800603a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800603c:	e008      	b.n	8006050 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800603e:	f7fd f9b3 	bl	80033a8 <HAL_GetTick>
 8006042:	0002      	movs	r2, r0
 8006044:	69bb      	ldr	r3, [r7, #24]
 8006046:	1ad3      	subs	r3, r2, r3
 8006048:	2b02      	cmp	r3, #2
 800604a:	d901      	bls.n	8006050 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800604c:	2303      	movs	r3, #3
 800604e:	e02c      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006050:	4b18      	ldr	r3, [pc, #96]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	2380      	movs	r3, #128	; 0x80
 8006056:	049b      	lsls	r3, r3, #18
 8006058:	4013      	ands	r3, r2
 800605a:	d1f0      	bne.n	800603e <HAL_RCC_OscConfig+0x5aa>
 800605c:	e024      	b.n	80060a8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	2b01      	cmp	r3, #1
 8006064:	d101      	bne.n	800606a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	e01f      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800606a:	4b12      	ldr	r3, [pc, #72]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8006070:	4b10      	ldr	r3, [pc, #64]	; (80060b4 <HAL_RCC_OscConfig+0x620>)
 8006072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006074:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006076:	697a      	ldr	r2, [r7, #20]
 8006078:	2380      	movs	r3, #128	; 0x80
 800607a:	025b      	lsls	r3, r3, #9
 800607c:	401a      	ands	r2, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006082:	429a      	cmp	r2, r3
 8006084:	d10e      	bne.n	80060a4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	220f      	movs	r2, #15
 800608a:	401a      	ands	r2, r3
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006090:	429a      	cmp	r2, r3
 8006092:	d107      	bne.n	80060a4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	23f0      	movs	r3, #240	; 0xf0
 8006098:	039b      	lsls	r3, r3, #14
 800609a:	401a      	ands	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d001      	beq.n	80060a8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e000      	b.n	80060aa <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80060a8:	2300      	movs	r3, #0
}
 80060aa:	0018      	movs	r0, r3
 80060ac:	46bd      	mov	sp, r7
 80060ae:	b008      	add	sp, #32
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	46c0      	nop			; (mov r8, r8)
 80060b4:	40021000 	.word	0x40021000
 80060b8:	00001388 	.word	0x00001388
 80060bc:	efffffff 	.word	0xefffffff
 80060c0:	feffffff 	.word	0xfeffffff
 80060c4:	ffc2ffff 	.word	0xffc2ffff

080060c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b084      	sub	sp, #16
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d101      	bne.n	80060dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	e0b3      	b.n	8006244 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80060dc:	4b5b      	ldr	r3, [pc, #364]	; (800624c <HAL_RCC_ClockConfig+0x184>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2201      	movs	r2, #1
 80060e2:	4013      	ands	r3, r2
 80060e4:	683a      	ldr	r2, [r7, #0]
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d911      	bls.n	800610e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060ea:	4b58      	ldr	r3, [pc, #352]	; (800624c <HAL_RCC_ClockConfig+0x184>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	2201      	movs	r2, #1
 80060f0:	4393      	bics	r3, r2
 80060f2:	0019      	movs	r1, r3
 80060f4:	4b55      	ldr	r3, [pc, #340]	; (800624c <HAL_RCC_ClockConfig+0x184>)
 80060f6:	683a      	ldr	r2, [r7, #0]
 80060f8:	430a      	orrs	r2, r1
 80060fa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060fc:	4b53      	ldr	r3, [pc, #332]	; (800624c <HAL_RCC_ClockConfig+0x184>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2201      	movs	r2, #1
 8006102:	4013      	ands	r3, r2
 8006104:	683a      	ldr	r2, [r7, #0]
 8006106:	429a      	cmp	r2, r3
 8006108:	d001      	beq.n	800610e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e09a      	b.n	8006244 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	2202      	movs	r2, #2
 8006114:	4013      	ands	r3, r2
 8006116:	d015      	beq.n	8006144 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2204      	movs	r2, #4
 800611e:	4013      	ands	r3, r2
 8006120:	d006      	beq.n	8006130 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006122:	4b4b      	ldr	r3, [pc, #300]	; (8006250 <HAL_RCC_ClockConfig+0x188>)
 8006124:	685a      	ldr	r2, [r3, #4]
 8006126:	4b4a      	ldr	r3, [pc, #296]	; (8006250 <HAL_RCC_ClockConfig+0x188>)
 8006128:	21e0      	movs	r1, #224	; 0xe0
 800612a:	00c9      	lsls	r1, r1, #3
 800612c:	430a      	orrs	r2, r1
 800612e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006130:	4b47      	ldr	r3, [pc, #284]	; (8006250 <HAL_RCC_ClockConfig+0x188>)
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	22f0      	movs	r2, #240	; 0xf0
 8006136:	4393      	bics	r3, r2
 8006138:	0019      	movs	r1, r3
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	689a      	ldr	r2, [r3, #8]
 800613e:	4b44      	ldr	r3, [pc, #272]	; (8006250 <HAL_RCC_ClockConfig+0x188>)
 8006140:	430a      	orrs	r2, r1
 8006142:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2201      	movs	r2, #1
 800614a:	4013      	ands	r3, r2
 800614c:	d040      	beq.n	80061d0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	2b01      	cmp	r3, #1
 8006154:	d107      	bne.n	8006166 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006156:	4b3e      	ldr	r3, [pc, #248]	; (8006250 <HAL_RCC_ClockConfig+0x188>)
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	2380      	movs	r3, #128	; 0x80
 800615c:	029b      	lsls	r3, r3, #10
 800615e:	4013      	ands	r3, r2
 8006160:	d114      	bne.n	800618c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e06e      	b.n	8006244 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	2b02      	cmp	r3, #2
 800616c:	d107      	bne.n	800617e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800616e:	4b38      	ldr	r3, [pc, #224]	; (8006250 <HAL_RCC_ClockConfig+0x188>)
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	2380      	movs	r3, #128	; 0x80
 8006174:	049b      	lsls	r3, r3, #18
 8006176:	4013      	ands	r3, r2
 8006178:	d108      	bne.n	800618c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e062      	b.n	8006244 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800617e:	4b34      	ldr	r3, [pc, #208]	; (8006250 <HAL_RCC_ClockConfig+0x188>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	2202      	movs	r2, #2
 8006184:	4013      	ands	r3, r2
 8006186:	d101      	bne.n	800618c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e05b      	b.n	8006244 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800618c:	4b30      	ldr	r3, [pc, #192]	; (8006250 <HAL_RCC_ClockConfig+0x188>)
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	2203      	movs	r2, #3
 8006192:	4393      	bics	r3, r2
 8006194:	0019      	movs	r1, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685a      	ldr	r2, [r3, #4]
 800619a:	4b2d      	ldr	r3, [pc, #180]	; (8006250 <HAL_RCC_ClockConfig+0x188>)
 800619c:	430a      	orrs	r2, r1
 800619e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061a0:	f7fd f902 	bl	80033a8 <HAL_GetTick>
 80061a4:	0003      	movs	r3, r0
 80061a6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061a8:	e009      	b.n	80061be <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061aa:	f7fd f8fd 	bl	80033a8 <HAL_GetTick>
 80061ae:	0002      	movs	r2, r0
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	1ad3      	subs	r3, r2, r3
 80061b4:	4a27      	ldr	r2, [pc, #156]	; (8006254 <HAL_RCC_ClockConfig+0x18c>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d901      	bls.n	80061be <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80061ba:	2303      	movs	r3, #3
 80061bc:	e042      	b.n	8006244 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061be:	4b24      	ldr	r3, [pc, #144]	; (8006250 <HAL_RCC_ClockConfig+0x188>)
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	220c      	movs	r2, #12
 80061c4:	401a      	ands	r2, r3
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d1ec      	bne.n	80061aa <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80061d0:	4b1e      	ldr	r3, [pc, #120]	; (800624c <HAL_RCC_ClockConfig+0x184>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2201      	movs	r2, #1
 80061d6:	4013      	ands	r3, r2
 80061d8:	683a      	ldr	r2, [r7, #0]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d211      	bcs.n	8006202 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061de:	4b1b      	ldr	r3, [pc, #108]	; (800624c <HAL_RCC_ClockConfig+0x184>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2201      	movs	r2, #1
 80061e4:	4393      	bics	r3, r2
 80061e6:	0019      	movs	r1, r3
 80061e8:	4b18      	ldr	r3, [pc, #96]	; (800624c <HAL_RCC_ClockConfig+0x184>)
 80061ea:	683a      	ldr	r2, [r7, #0]
 80061ec:	430a      	orrs	r2, r1
 80061ee:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061f0:	4b16      	ldr	r3, [pc, #88]	; (800624c <HAL_RCC_ClockConfig+0x184>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2201      	movs	r2, #1
 80061f6:	4013      	ands	r3, r2
 80061f8:	683a      	ldr	r2, [r7, #0]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d001      	beq.n	8006202 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e020      	b.n	8006244 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	2204      	movs	r2, #4
 8006208:	4013      	ands	r3, r2
 800620a:	d009      	beq.n	8006220 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800620c:	4b10      	ldr	r3, [pc, #64]	; (8006250 <HAL_RCC_ClockConfig+0x188>)
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	4a11      	ldr	r2, [pc, #68]	; (8006258 <HAL_RCC_ClockConfig+0x190>)
 8006212:	4013      	ands	r3, r2
 8006214:	0019      	movs	r1, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	68da      	ldr	r2, [r3, #12]
 800621a:	4b0d      	ldr	r3, [pc, #52]	; (8006250 <HAL_RCC_ClockConfig+0x188>)
 800621c:	430a      	orrs	r2, r1
 800621e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006220:	f000 f820 	bl	8006264 <HAL_RCC_GetSysClockFreq>
 8006224:	0001      	movs	r1, r0
 8006226:	4b0a      	ldr	r3, [pc, #40]	; (8006250 <HAL_RCC_ClockConfig+0x188>)
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	091b      	lsrs	r3, r3, #4
 800622c:	220f      	movs	r2, #15
 800622e:	4013      	ands	r3, r2
 8006230:	4a0a      	ldr	r2, [pc, #40]	; (800625c <HAL_RCC_ClockConfig+0x194>)
 8006232:	5cd3      	ldrb	r3, [r2, r3]
 8006234:	000a      	movs	r2, r1
 8006236:	40da      	lsrs	r2, r3
 8006238:	4b09      	ldr	r3, [pc, #36]	; (8006260 <HAL_RCC_ClockConfig+0x198>)
 800623a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800623c:	2000      	movs	r0, #0
 800623e:	f7fd f86d 	bl	800331c <HAL_InitTick>
  
  return HAL_OK;
 8006242:	2300      	movs	r3, #0
}
 8006244:	0018      	movs	r0, r3
 8006246:	46bd      	mov	sp, r7
 8006248:	b004      	add	sp, #16
 800624a:	bd80      	pop	{r7, pc}
 800624c:	40022000 	.word	0x40022000
 8006250:	40021000 	.word	0x40021000
 8006254:	00001388 	.word	0x00001388
 8006258:	fffff8ff 	.word	0xfffff8ff
 800625c:	08008900 	.word	0x08008900
 8006260:	20000000 	.word	0x20000000

08006264 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b086      	sub	sp, #24
 8006268:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800626a:	2300      	movs	r3, #0
 800626c:	60fb      	str	r3, [r7, #12]
 800626e:	2300      	movs	r3, #0
 8006270:	60bb      	str	r3, [r7, #8]
 8006272:	2300      	movs	r3, #0
 8006274:	617b      	str	r3, [r7, #20]
 8006276:	2300      	movs	r3, #0
 8006278:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800627a:	2300      	movs	r3, #0
 800627c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800627e:	4b20      	ldr	r3, [pc, #128]	; (8006300 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	220c      	movs	r2, #12
 8006288:	4013      	ands	r3, r2
 800628a:	2b04      	cmp	r3, #4
 800628c:	d002      	beq.n	8006294 <HAL_RCC_GetSysClockFreq+0x30>
 800628e:	2b08      	cmp	r3, #8
 8006290:	d003      	beq.n	800629a <HAL_RCC_GetSysClockFreq+0x36>
 8006292:	e02c      	b.n	80062ee <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006294:	4b1b      	ldr	r3, [pc, #108]	; (8006304 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006296:	613b      	str	r3, [r7, #16]
      break;
 8006298:	e02c      	b.n	80062f4 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	0c9b      	lsrs	r3, r3, #18
 800629e:	220f      	movs	r2, #15
 80062a0:	4013      	ands	r3, r2
 80062a2:	4a19      	ldr	r2, [pc, #100]	; (8006308 <HAL_RCC_GetSysClockFreq+0xa4>)
 80062a4:	5cd3      	ldrb	r3, [r2, r3]
 80062a6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80062a8:	4b15      	ldr	r3, [pc, #84]	; (8006300 <HAL_RCC_GetSysClockFreq+0x9c>)
 80062aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062ac:	220f      	movs	r2, #15
 80062ae:	4013      	ands	r3, r2
 80062b0:	4a16      	ldr	r2, [pc, #88]	; (800630c <HAL_RCC_GetSysClockFreq+0xa8>)
 80062b2:	5cd3      	ldrb	r3, [r2, r3]
 80062b4:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	2380      	movs	r3, #128	; 0x80
 80062ba:	025b      	lsls	r3, r3, #9
 80062bc:	4013      	ands	r3, r2
 80062be:	d009      	beq.n	80062d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80062c0:	68b9      	ldr	r1, [r7, #8]
 80062c2:	4810      	ldr	r0, [pc, #64]	; (8006304 <HAL_RCC_GetSysClockFreq+0xa0>)
 80062c4:	f7f9 ff28 	bl	8000118 <__udivsi3>
 80062c8:	0003      	movs	r3, r0
 80062ca:	001a      	movs	r2, r3
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4353      	muls	r3, r2
 80062d0:	617b      	str	r3, [r7, #20]
 80062d2:	e009      	b.n	80062e8 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80062d4:	6879      	ldr	r1, [r7, #4]
 80062d6:	000a      	movs	r2, r1
 80062d8:	0152      	lsls	r2, r2, #5
 80062da:	1a52      	subs	r2, r2, r1
 80062dc:	0193      	lsls	r3, r2, #6
 80062de:	1a9b      	subs	r3, r3, r2
 80062e0:	00db      	lsls	r3, r3, #3
 80062e2:	185b      	adds	r3, r3, r1
 80062e4:	021b      	lsls	r3, r3, #8
 80062e6:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	613b      	str	r3, [r7, #16]
      break;
 80062ec:	e002      	b.n	80062f4 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80062ee:	4b05      	ldr	r3, [pc, #20]	; (8006304 <HAL_RCC_GetSysClockFreq+0xa0>)
 80062f0:	613b      	str	r3, [r7, #16]
      break;
 80062f2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80062f4:	693b      	ldr	r3, [r7, #16]
}
 80062f6:	0018      	movs	r0, r3
 80062f8:	46bd      	mov	sp, r7
 80062fa:	b006      	add	sp, #24
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	46c0      	nop			; (mov r8, r8)
 8006300:	40021000 	.word	0x40021000
 8006304:	007a1200 	.word	0x007a1200
 8006308:	08008918 	.word	0x08008918
 800630c:	08008928 	.word	0x08008928

08006310 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006314:	4b02      	ldr	r3, [pc, #8]	; (8006320 <HAL_RCC_GetHCLKFreq+0x10>)
 8006316:	681b      	ldr	r3, [r3, #0]
}
 8006318:	0018      	movs	r0, r3
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}
 800631e:	46c0      	nop			; (mov r8, r8)
 8006320:	20000000 	.word	0x20000000

08006324 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8006328:	f7ff fff2 	bl	8006310 <HAL_RCC_GetHCLKFreq>
 800632c:	0001      	movs	r1, r0
 800632e:	4b06      	ldr	r3, [pc, #24]	; (8006348 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	0a1b      	lsrs	r3, r3, #8
 8006334:	2207      	movs	r2, #7
 8006336:	4013      	ands	r3, r2
 8006338:	4a04      	ldr	r2, [pc, #16]	; (800634c <HAL_RCC_GetPCLK1Freq+0x28>)
 800633a:	5cd3      	ldrb	r3, [r2, r3]
 800633c:	40d9      	lsrs	r1, r3
 800633e:	000b      	movs	r3, r1
}    
 8006340:	0018      	movs	r0, r3
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	46c0      	nop			; (mov r8, r8)
 8006348:	40021000 	.word	0x40021000
 800634c:	08008910 	.word	0x08008910

08006350 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b086      	sub	sp, #24
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006358:	2300      	movs	r3, #0
 800635a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800635c:	2300      	movs	r3, #0
 800635e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	2380      	movs	r3, #128	; 0x80
 8006366:	025b      	lsls	r3, r3, #9
 8006368:	4013      	ands	r3, r2
 800636a:	d100      	bne.n	800636e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800636c:	e08e      	b.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800636e:	2017      	movs	r0, #23
 8006370:	183b      	adds	r3, r7, r0
 8006372:	2200      	movs	r2, #0
 8006374:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006376:	4b57      	ldr	r3, [pc, #348]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006378:	69da      	ldr	r2, [r3, #28]
 800637a:	2380      	movs	r3, #128	; 0x80
 800637c:	055b      	lsls	r3, r3, #21
 800637e:	4013      	ands	r3, r2
 8006380:	d110      	bne.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006382:	4b54      	ldr	r3, [pc, #336]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006384:	69da      	ldr	r2, [r3, #28]
 8006386:	4b53      	ldr	r3, [pc, #332]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006388:	2180      	movs	r1, #128	; 0x80
 800638a:	0549      	lsls	r1, r1, #21
 800638c:	430a      	orrs	r2, r1
 800638e:	61da      	str	r2, [r3, #28]
 8006390:	4b50      	ldr	r3, [pc, #320]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006392:	69da      	ldr	r2, [r3, #28]
 8006394:	2380      	movs	r3, #128	; 0x80
 8006396:	055b      	lsls	r3, r3, #21
 8006398:	4013      	ands	r3, r2
 800639a:	60bb      	str	r3, [r7, #8]
 800639c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800639e:	183b      	adds	r3, r7, r0
 80063a0:	2201      	movs	r2, #1
 80063a2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063a4:	4b4c      	ldr	r3, [pc, #304]	; (80064d8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	2380      	movs	r3, #128	; 0x80
 80063aa:	005b      	lsls	r3, r3, #1
 80063ac:	4013      	ands	r3, r2
 80063ae:	d11a      	bne.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063b0:	4b49      	ldr	r3, [pc, #292]	; (80064d8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	4b48      	ldr	r3, [pc, #288]	; (80064d8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80063b6:	2180      	movs	r1, #128	; 0x80
 80063b8:	0049      	lsls	r1, r1, #1
 80063ba:	430a      	orrs	r2, r1
 80063bc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063be:	f7fc fff3 	bl	80033a8 <HAL_GetTick>
 80063c2:	0003      	movs	r3, r0
 80063c4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063c6:	e008      	b.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063c8:	f7fc ffee 	bl	80033a8 <HAL_GetTick>
 80063cc:	0002      	movs	r2, r0
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	1ad3      	subs	r3, r2, r3
 80063d2:	2b64      	cmp	r3, #100	; 0x64
 80063d4:	d901      	bls.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e077      	b.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063da:	4b3f      	ldr	r3, [pc, #252]	; (80064d8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	2380      	movs	r3, #128	; 0x80
 80063e0:	005b      	lsls	r3, r3, #1
 80063e2:	4013      	ands	r3, r2
 80063e4:	d0f0      	beq.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80063e6:	4b3b      	ldr	r3, [pc, #236]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80063e8:	6a1a      	ldr	r2, [r3, #32]
 80063ea:	23c0      	movs	r3, #192	; 0xc0
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	4013      	ands	r3, r2
 80063f0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d034      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685a      	ldr	r2, [r3, #4]
 80063fc:	23c0      	movs	r3, #192	; 0xc0
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	4013      	ands	r3, r2
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	429a      	cmp	r2, r3
 8006406:	d02c      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006408:	4b32      	ldr	r3, [pc, #200]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800640a:	6a1b      	ldr	r3, [r3, #32]
 800640c:	4a33      	ldr	r2, [pc, #204]	; (80064dc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800640e:	4013      	ands	r3, r2
 8006410:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006412:	4b30      	ldr	r3, [pc, #192]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006414:	6a1a      	ldr	r2, [r3, #32]
 8006416:	4b2f      	ldr	r3, [pc, #188]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006418:	2180      	movs	r1, #128	; 0x80
 800641a:	0249      	lsls	r1, r1, #9
 800641c:	430a      	orrs	r2, r1
 800641e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006420:	4b2c      	ldr	r3, [pc, #176]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006422:	6a1a      	ldr	r2, [r3, #32]
 8006424:	4b2b      	ldr	r3, [pc, #172]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006426:	492e      	ldr	r1, [pc, #184]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8006428:	400a      	ands	r2, r1
 800642a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800642c:	4b29      	ldr	r3, [pc, #164]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800642e:	68fa      	ldr	r2, [r7, #12]
 8006430:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2201      	movs	r2, #1
 8006436:	4013      	ands	r3, r2
 8006438:	d013      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800643a:	f7fc ffb5 	bl	80033a8 <HAL_GetTick>
 800643e:	0003      	movs	r3, r0
 8006440:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006442:	e009      	b.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006444:	f7fc ffb0 	bl	80033a8 <HAL_GetTick>
 8006448:	0002      	movs	r2, r0
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	4a25      	ldr	r2, [pc, #148]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d901      	bls.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006454:	2303      	movs	r3, #3
 8006456:	e038      	b.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006458:	4b1e      	ldr	r3, [pc, #120]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800645a:	6a1b      	ldr	r3, [r3, #32]
 800645c:	2202      	movs	r2, #2
 800645e:	4013      	ands	r3, r2
 8006460:	d0f0      	beq.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006462:	4b1c      	ldr	r3, [pc, #112]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006464:	6a1b      	ldr	r3, [r3, #32]
 8006466:	4a1d      	ldr	r2, [pc, #116]	; (80064dc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8006468:	4013      	ands	r3, r2
 800646a:	0019      	movs	r1, r3
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	685a      	ldr	r2, [r3, #4]
 8006470:	4b18      	ldr	r3, [pc, #96]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006472:	430a      	orrs	r2, r1
 8006474:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006476:	2317      	movs	r3, #23
 8006478:	18fb      	adds	r3, r7, r3
 800647a:	781b      	ldrb	r3, [r3, #0]
 800647c:	2b01      	cmp	r3, #1
 800647e:	d105      	bne.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006480:	4b14      	ldr	r3, [pc, #80]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006482:	69da      	ldr	r2, [r3, #28]
 8006484:	4b13      	ldr	r3, [pc, #76]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006486:	4918      	ldr	r1, [pc, #96]	; (80064e8 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8006488:	400a      	ands	r2, r1
 800648a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2201      	movs	r2, #1
 8006492:	4013      	ands	r3, r2
 8006494:	d009      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006496:	4b0f      	ldr	r3, [pc, #60]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800649a:	2203      	movs	r2, #3
 800649c:	4393      	bics	r3, r2
 800649e:	0019      	movs	r1, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	689a      	ldr	r2, [r3, #8]
 80064a4:	4b0b      	ldr	r3, [pc, #44]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80064a6:	430a      	orrs	r2, r1
 80064a8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	2220      	movs	r2, #32
 80064b0:	4013      	ands	r3, r2
 80064b2:	d009      	beq.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80064b4:	4b07      	ldr	r3, [pc, #28]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80064b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064b8:	2210      	movs	r2, #16
 80064ba:	4393      	bics	r3, r2
 80064bc:	0019      	movs	r1, r3
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	68da      	ldr	r2, [r3, #12]
 80064c2:	4b04      	ldr	r3, [pc, #16]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80064c4:	430a      	orrs	r2, r1
 80064c6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80064c8:	2300      	movs	r3, #0
}
 80064ca:	0018      	movs	r0, r3
 80064cc:	46bd      	mov	sp, r7
 80064ce:	b006      	add	sp, #24
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	46c0      	nop			; (mov r8, r8)
 80064d4:	40021000 	.word	0x40021000
 80064d8:	40007000 	.word	0x40007000
 80064dc:	fffffcff 	.word	0xfffffcff
 80064e0:	fffeffff 	.word	0xfffeffff
 80064e4:	00001388 	.word	0x00001388
 80064e8:	efffffff 	.word	0xefffffff

080064ec <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80064ec:	b5b0      	push	{r4, r5, r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80064f4:	230f      	movs	r3, #15
 80064f6:	18fb      	adds	r3, r7, r3
 80064f8:	2201      	movs	r2, #1
 80064fa:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d101      	bne.n	8006506 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e081      	b.n	800660a <HAL_RTC_Init+0x11e>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	7f5b      	ldrb	r3, [r3, #29]
 800650a:	b2db      	uxtb	r3, r3
 800650c:	2b00      	cmp	r3, #0
 800650e:	d106      	bne.n	800651e <HAL_RTC_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	0018      	movs	r0, r3
 800651a:	f7fc fd0f 	bl	8002f3c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2202      	movs	r2, #2
 8006522:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	2210      	movs	r2, #16
 800652c:	4013      	ands	r3, r2
 800652e:	2b10      	cmp	r3, #16
 8006530:	d05c      	beq.n	80065ec <HAL_RTC_Init+0x100>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	22ca      	movs	r2, #202	; 0xca
 8006538:	625a      	str	r2, [r3, #36]	; 0x24
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2253      	movs	r2, #83	; 0x53
 8006540:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006542:	250f      	movs	r5, #15
 8006544:	197c      	adds	r4, r7, r5
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	0018      	movs	r0, r3
 800654a:	f000 f9c5 	bl	80068d8 <RTC_EnterInitMode>
 800654e:	0003      	movs	r3, r0
 8006550:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8006552:	0028      	movs	r0, r5
 8006554:	183b      	adds	r3, r7, r0
 8006556:	781b      	ldrb	r3, [r3, #0]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d12c      	bne.n	80065b6 <HAL_RTC_Init+0xca>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	689a      	ldr	r2, [r3, #8]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	492b      	ldr	r1, [pc, #172]	; (8006614 <HAL_RTC_Init+0x128>)
 8006568:	400a      	ands	r2, r1
 800656a:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	6899      	ldr	r1, [r3, #8]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	685a      	ldr	r2, [r3, #4]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	431a      	orrs	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	695b      	ldr	r3, [r3, #20]
 8006580:	431a      	orrs	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	430a      	orrs	r2, r1
 8006588:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	68d2      	ldr	r2, [r2, #12]
 8006592:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	6919      	ldr	r1, [r3, #16]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	041a      	lsls	r2, r3, #16
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	430a      	orrs	r2, r1
 80065a6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80065a8:	183c      	adds	r4, r7, r0
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	0018      	movs	r0, r3
 80065ae:	f000 f9d6 	bl	800695e <RTC_ExitInitMode>
 80065b2:	0003      	movs	r3, r0
 80065b4:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80065b6:	230f      	movs	r3, #15
 80065b8:	18fb      	adds	r3, r7, r3
 80065ba:	781b      	ldrb	r3, [r3, #0]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d110      	bne.n	80065e2 <HAL_RTC_Init+0xf6>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4913      	ldr	r1, [pc, #76]	; (8006618 <HAL_RTC_Init+0x12c>)
 80065cc:	400a      	ands	r2, r1
 80065ce:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	699a      	ldr	r2, [r3, #24]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	22ff      	movs	r2, #255	; 0xff
 80065e8:	625a      	str	r2, [r3, #36]	; 0x24
 80065ea:	e003      	b.n	80065f4 <HAL_RTC_Init+0x108>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80065ec:	230f      	movs	r3, #15
 80065ee:	18fb      	adds	r3, r7, r3
 80065f0:	2200      	movs	r2, #0
 80065f2:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 80065f4:	230f      	movs	r3, #15
 80065f6:	18fb      	adds	r3, r7, r3
 80065f8:	781b      	ldrb	r3, [r3, #0]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d102      	bne.n	8006604 <HAL_RTC_Init+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2201      	movs	r2, #1
 8006602:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8006604:	230f      	movs	r3, #15
 8006606:	18fb      	adds	r3, r7, r3
 8006608:	781b      	ldrb	r3, [r3, #0]
}
 800660a:	0018      	movs	r0, r3
 800660c:	46bd      	mov	sp, r7
 800660e:	b004      	add	sp, #16
 8006610:	bdb0      	pop	{r4, r5, r7, pc}
 8006612:	46c0      	nop			; (mov r8, r8)
 8006614:	ff8fffbf 	.word	0xff8fffbf
 8006618:	fffbffff 	.word	0xfffbffff

0800661c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800661c:	b5b0      	push	{r4, r5, r7, lr}
 800661e:	b086      	sub	sp, #24
 8006620:	af00      	add	r7, sp, #0
 8006622:	60f8      	str	r0, [r7, #12]
 8006624:	60b9      	str	r1, [r7, #8]
 8006626:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006628:	2300      	movs	r3, #0
 800662a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	7f1b      	ldrb	r3, [r3, #28]
 8006630:	2b01      	cmp	r3, #1
 8006632:	d101      	bne.n	8006638 <HAL_RTC_SetTime+0x1c>
 8006634:	2302      	movs	r3, #2
 8006636:	e08e      	b.n	8006756 <HAL_RTC_SetTime+0x13a>
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2201      	movs	r2, #1
 800663c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2202      	movs	r2, #2
 8006642:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d125      	bne.n	8006696 <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	2240      	movs	r2, #64	; 0x40
 8006652:	4013      	ands	r3, r2
 8006654:	d102      	bne.n	800665c <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	2200      	movs	r2, #0
 800665a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	781b      	ldrb	r3, [r3, #0]
 8006660:	0018      	movs	r0, r3
 8006662:	f000 f9a5 	bl	80069b0 <RTC_ByteToBcd2>
 8006666:	0003      	movs	r3, r0
 8006668:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	785b      	ldrb	r3, [r3, #1]
 800666e:	0018      	movs	r0, r3
 8006670:	f000 f99e 	bl	80069b0 <RTC_ByteToBcd2>
 8006674:	0003      	movs	r3, r0
 8006676:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006678:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	789b      	ldrb	r3, [r3, #2]
 800667e:	0018      	movs	r0, r3
 8006680:	f000 f996 	bl	80069b0 <RTC_ByteToBcd2>
 8006684:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006686:	0022      	movs	r2, r4
 8006688:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	78db      	ldrb	r3, [r3, #3]
 800668e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006690:	4313      	orrs	r3, r2
 8006692:	617b      	str	r3, [r7, #20]
 8006694:	e017      	b.n	80066c6 <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	2240      	movs	r2, #64	; 0x40
 800669e:	4013      	ands	r3, r2
 80066a0:	d102      	bne.n	80066a8 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	2200      	movs	r2, #0
 80066a6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	781b      	ldrb	r3, [r3, #0]
 80066ac:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	785b      	ldrb	r3, [r3, #1]
 80066b2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80066b4:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80066b6:	68ba      	ldr	r2, [r7, #8]
 80066b8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80066ba:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	78db      	ldrb	r3, [r3, #3]
 80066c0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80066c2:	4313      	orrs	r3, r2
 80066c4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	22ca      	movs	r2, #202	; 0xca
 80066cc:	625a      	str	r2, [r3, #36]	; 0x24
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	2253      	movs	r2, #83	; 0x53
 80066d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80066d6:	2513      	movs	r5, #19
 80066d8:	197c      	adds	r4, r7, r5
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	0018      	movs	r0, r3
 80066de:	f000 f8fb 	bl	80068d8 <RTC_EnterInitMode>
 80066e2:	0003      	movs	r3, r0
 80066e4:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80066e6:	0028      	movs	r0, r5
 80066e8:	183b      	adds	r3, r7, r0
 80066ea:	781b      	ldrb	r3, [r3, #0]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d120      	bne.n	8006732 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	697a      	ldr	r2, [r7, #20]
 80066f6:	491a      	ldr	r1, [pc, #104]	; (8006760 <HAL_RTC_SetTime+0x144>)
 80066f8:	400a      	ands	r2, r1
 80066fa:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	689a      	ldr	r2, [r3, #8]
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4917      	ldr	r1, [pc, #92]	; (8006764 <HAL_RTC_SetTime+0x148>)
 8006708:	400a      	ands	r2, r1
 800670a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	6899      	ldr	r1, [r3, #8]
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	68da      	ldr	r2, [r3, #12]
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	431a      	orrs	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	430a      	orrs	r2, r1
 8006722:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006724:	183c      	adds	r4, r7, r0
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	0018      	movs	r0, r3
 800672a:	f000 f918 	bl	800695e <RTC_ExitInitMode>
 800672e:	0003      	movs	r3, r0
 8006730:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8006732:	2313      	movs	r3, #19
 8006734:	18fb      	adds	r3, r7, r3
 8006736:	781b      	ldrb	r3, [r3, #0]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d102      	bne.n	8006742 <HAL_RTC_SetTime+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2201      	movs	r2, #1
 8006740:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	22ff      	movs	r2, #255	; 0xff
 8006748:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2200      	movs	r2, #0
 800674e:	771a      	strb	r2, [r3, #28]

  return status;
 8006750:	2313      	movs	r3, #19
 8006752:	18fb      	adds	r3, r7, r3
 8006754:	781b      	ldrb	r3, [r3, #0]
}
 8006756:	0018      	movs	r0, r3
 8006758:	46bd      	mov	sp, r7
 800675a:	b006      	add	sp, #24
 800675c:	bdb0      	pop	{r4, r5, r7, pc}
 800675e:	46c0      	nop			; (mov r8, r8)
 8006760:	007f7f7f 	.word	0x007f7f7f
 8006764:	fffbffff 	.word	0xfffbffff

08006768 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006768:	b5b0      	push	{r4, r5, r7, lr}
 800676a:	b086      	sub	sp, #24
 800676c:	af00      	add	r7, sp, #0
 800676e:	60f8      	str	r0, [r7, #12]
 8006770:	60b9      	str	r1, [r7, #8]
 8006772:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006774:	2300      	movs	r3, #0
 8006776:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	7f1b      	ldrb	r3, [r3, #28]
 800677c:	2b01      	cmp	r3, #1
 800677e:	d101      	bne.n	8006784 <HAL_RTC_SetDate+0x1c>
 8006780:	2302      	movs	r3, #2
 8006782:	e07a      	b.n	800687a <HAL_RTC_SetDate+0x112>
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2201      	movs	r2, #1
 8006788:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2202      	movs	r2, #2
 800678e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d10e      	bne.n	80067b4 <HAL_RTC_SetDate+0x4c>
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	785b      	ldrb	r3, [r3, #1]
 800679a:	001a      	movs	r2, r3
 800679c:	2310      	movs	r3, #16
 800679e:	4013      	ands	r3, r2
 80067a0:	d008      	beq.n	80067b4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	785b      	ldrb	r3, [r3, #1]
 80067a6:	2210      	movs	r2, #16
 80067a8:	4393      	bics	r3, r2
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	330a      	adds	r3, #10
 80067ae:	b2da      	uxtb	r2, r3
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d11c      	bne.n	80067f4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	78db      	ldrb	r3, [r3, #3]
 80067be:	0018      	movs	r0, r3
 80067c0:	f000 f8f6 	bl	80069b0 <RTC_ByteToBcd2>
 80067c4:	0003      	movs	r3, r0
 80067c6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	785b      	ldrb	r3, [r3, #1]
 80067cc:	0018      	movs	r0, r3
 80067ce:	f000 f8ef 	bl	80069b0 <RTC_ByteToBcd2>
 80067d2:	0003      	movs	r3, r0
 80067d4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80067d6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	789b      	ldrb	r3, [r3, #2]
 80067dc:	0018      	movs	r0, r3
 80067de:	f000 f8e7 	bl	80069b0 <RTC_ByteToBcd2>
 80067e2:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80067e4:	0022      	movs	r2, r4
 80067e6:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	781b      	ldrb	r3, [r3, #0]
 80067ec:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80067ee:	4313      	orrs	r3, r2
 80067f0:	617b      	str	r3, [r7, #20]
 80067f2:	e00e      	b.n	8006812 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	78db      	ldrb	r3, [r3, #3]
 80067f8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	785b      	ldrb	r3, [r3, #1]
 80067fe:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006800:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006802:	68ba      	ldr	r2, [r7, #8]
 8006804:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006806:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	781b      	ldrb	r3, [r3, #0]
 800680c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800680e:	4313      	orrs	r3, r2
 8006810:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	22ca      	movs	r2, #202	; 0xca
 8006818:	625a      	str	r2, [r3, #36]	; 0x24
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	2253      	movs	r2, #83	; 0x53
 8006820:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006822:	2513      	movs	r5, #19
 8006824:	197c      	adds	r4, r7, r5
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	0018      	movs	r0, r3
 800682a:	f000 f855 	bl	80068d8 <RTC_EnterInitMode>
 800682e:	0003      	movs	r3, r0
 8006830:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8006832:	0028      	movs	r0, r5
 8006834:	183b      	adds	r3, r7, r0
 8006836:	781b      	ldrb	r3, [r3, #0]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d10c      	bne.n	8006856 <HAL_RTC_SetDate+0xee>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	697a      	ldr	r2, [r7, #20]
 8006842:	4910      	ldr	r1, [pc, #64]	; (8006884 <HAL_RTC_SetDate+0x11c>)
 8006844:	400a      	ands	r2, r1
 8006846:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006848:	183c      	adds	r4, r7, r0
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	0018      	movs	r0, r3
 800684e:	f000 f886 	bl	800695e <RTC_ExitInitMode>
 8006852:	0003      	movs	r3, r0
 8006854:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8006856:	2313      	movs	r3, #19
 8006858:	18fb      	adds	r3, r7, r3
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d102      	bne.n	8006866 <HAL_RTC_SetDate+0xfe>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2201      	movs	r2, #1
 8006864:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	22ff      	movs	r2, #255	; 0xff
 800686c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2200      	movs	r2, #0
 8006872:	771a      	strb	r2, [r3, #28]

  return status;
 8006874:	2313      	movs	r3, #19
 8006876:	18fb      	adds	r3, r7, r3
 8006878:	781b      	ldrb	r3, [r3, #0]
}
 800687a:	0018      	movs	r0, r3
 800687c:	46bd      	mov	sp, r7
 800687e:	b006      	add	sp, #24
 8006880:	bdb0      	pop	{r4, r5, r7, pc}
 8006882:	46c0      	nop			; (mov r8, r8)
 8006884:	00ffff3f 	.word	0x00ffff3f

08006888 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006890:	2300      	movs	r3, #0
 8006892:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a0e      	ldr	r2, [pc, #56]	; (80068d4 <HAL_RTC_WaitForSynchro+0x4c>)
 800689a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800689c:	f7fc fd84 	bl	80033a8 <HAL_GetTick>
 80068a0:	0003      	movs	r3, r0
 80068a2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80068a4:	e00a      	b.n	80068bc <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80068a6:	f7fc fd7f 	bl	80033a8 <HAL_GetTick>
 80068aa:	0002      	movs	r2, r0
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	1ad2      	subs	r2, r2, r3
 80068b0:	23fa      	movs	r3, #250	; 0xfa
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d901      	bls.n	80068bc <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80068b8:	2303      	movs	r3, #3
 80068ba:	e006      	b.n	80068ca <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	2220      	movs	r2, #32
 80068c4:	4013      	ands	r3, r2
 80068c6:	d0ee      	beq.n	80068a6 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80068c8:	2300      	movs	r3, #0
}
 80068ca:	0018      	movs	r0, r3
 80068cc:	46bd      	mov	sp, r7
 80068ce:	b004      	add	sp, #16
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	46c0      	nop			; (mov r8, r8)
 80068d4:	00017959 	.word	0x00017959

080068d8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b084      	sub	sp, #16
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80068e0:	2300      	movs	r3, #0
 80068e2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80068e4:	230f      	movs	r3, #15
 80068e6:	18fb      	adds	r3, r7, r3
 80068e8:	2200      	movs	r2, #0
 80068ea:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68db      	ldr	r3, [r3, #12]
 80068f2:	2240      	movs	r2, #64	; 0x40
 80068f4:	4013      	ands	r3, r2
 80068f6:	d12b      	bne.n	8006950 <RTC_EnterInitMode+0x78>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68da      	ldr	r2, [r3, #12]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2180      	movs	r1, #128	; 0x80
 8006904:	430a      	orrs	r2, r1
 8006906:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006908:	f7fc fd4e 	bl	80033a8 <HAL_GetTick>
 800690c:	0003      	movs	r3, r0
 800690e:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006910:	e013      	b.n	800693a <RTC_EnterInitMode+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006912:	f7fc fd49 	bl	80033a8 <HAL_GetTick>
 8006916:	0002      	movs	r2, r0
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	1ad2      	subs	r2, r2, r3
 800691c:	200f      	movs	r0, #15
 800691e:	183b      	adds	r3, r7, r0
 8006920:	1839      	adds	r1, r7, r0
 8006922:	7809      	ldrb	r1, [r1, #0]
 8006924:	7019      	strb	r1, [r3, #0]
 8006926:	23fa      	movs	r3, #250	; 0xfa
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	429a      	cmp	r2, r3
 800692c:	d905      	bls.n	800693a <RTC_EnterInitMode+0x62>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2204      	movs	r2, #4
 8006932:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006934:	183b      	adds	r3, r7, r0
 8006936:	2201      	movs	r2, #1
 8006938:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	2240      	movs	r2, #64	; 0x40
 8006942:	4013      	ands	r3, r2
 8006944:	d104      	bne.n	8006950 <RTC_EnterInitMode+0x78>
 8006946:	230f      	movs	r3, #15
 8006948:	18fb      	adds	r3, r7, r3
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	2b01      	cmp	r3, #1
 800694e:	d1e0      	bne.n	8006912 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8006950:	230f      	movs	r3, #15
 8006952:	18fb      	adds	r3, r7, r3
 8006954:	781b      	ldrb	r3, [r3, #0]
}
 8006956:	0018      	movs	r0, r3
 8006958:	46bd      	mov	sp, r7
 800695a:	b004      	add	sp, #16
 800695c:	bd80      	pop	{r7, pc}

0800695e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800695e:	b590      	push	{r4, r7, lr}
 8006960:	b085      	sub	sp, #20
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006966:	240f      	movs	r4, #15
 8006968:	193b      	adds	r3, r7, r4
 800696a:	2200      	movs	r2, #0
 800696c:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	68da      	ldr	r2, [r3, #12]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	2180      	movs	r1, #128	; 0x80
 800697a:	438a      	bics	r2, r1
 800697c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	2220      	movs	r2, #32
 8006986:	4013      	ands	r3, r2
 8006988:	d10b      	bne.n	80069a2 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	0018      	movs	r0, r3
 800698e:	f7ff ff7b 	bl	8006888 <HAL_RTC_WaitForSynchro>
 8006992:	1e03      	subs	r3, r0, #0
 8006994:	d005      	beq.n	80069a2 <RTC_ExitInitMode+0x44>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2204      	movs	r2, #4
 800699a:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800699c:	193b      	adds	r3, r7, r4
 800699e:	2201      	movs	r2, #1
 80069a0:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80069a2:	230f      	movs	r3, #15
 80069a4:	18fb      	adds	r3, r7, r3
 80069a6:	781b      	ldrb	r3, [r3, #0]
}
 80069a8:	0018      	movs	r0, r3
 80069aa:	46bd      	mov	sp, r7
 80069ac:	b005      	add	sp, #20
 80069ae:	bd90      	pop	{r4, r7, pc}

080069b0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	0002      	movs	r2, r0
 80069b8:	1dfb      	adds	r3, r7, #7
 80069ba:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80069bc:	2300      	movs	r3, #0
 80069be:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80069c0:	e007      	b.n	80069d2 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	3301      	adds	r3, #1
 80069c6:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80069c8:	1dfb      	adds	r3, r7, #7
 80069ca:	1dfa      	adds	r2, r7, #7
 80069cc:	7812      	ldrb	r2, [r2, #0]
 80069ce:	3a0a      	subs	r2, #10
 80069d0:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 80069d2:	1dfb      	adds	r3, r7, #7
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	2b09      	cmp	r3, #9
 80069d8:	d8f3      	bhi.n	80069c2 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	011b      	lsls	r3, r3, #4
 80069e0:	b2da      	uxtb	r2, r3
 80069e2:	1dfb      	adds	r3, r7, #7
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	b2db      	uxtb	r3, r3
}
 80069ea:	0018      	movs	r0, r3
 80069ec:	46bd      	mov	sp, r7
 80069ee:	b004      	add	sp, #16
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b082      	sub	sp, #8
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d101      	bne.n	8006a04 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	e042      	b.n	8006a8a <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	223d      	movs	r2, #61	; 0x3d
 8006a08:	5c9b      	ldrb	r3, [r3, r2]
 8006a0a:	b2db      	uxtb	r3, r3
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d107      	bne.n	8006a20 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	223c      	movs	r2, #60	; 0x3c
 8006a14:	2100      	movs	r1, #0
 8006a16:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	0018      	movs	r0, r3
 8006a1c:	f7fc faa6 	bl	8002f6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	223d      	movs	r2, #61	; 0x3d
 8006a24:	2102      	movs	r1, #2
 8006a26:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	3304      	adds	r3, #4
 8006a30:	0019      	movs	r1, r3
 8006a32:	0010      	movs	r0, r2
 8006a34:	f000 f96c 	bl	8006d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2246      	movs	r2, #70	; 0x46
 8006a3c:	2101      	movs	r1, #1
 8006a3e:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	223e      	movs	r2, #62	; 0x3e
 8006a44:	2101      	movs	r1, #1
 8006a46:	5499      	strb	r1, [r3, r2]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	223f      	movs	r2, #63	; 0x3f
 8006a4c:	2101      	movs	r1, #1
 8006a4e:	5499      	strb	r1, [r3, r2]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2240      	movs	r2, #64	; 0x40
 8006a54:	2101      	movs	r1, #1
 8006a56:	5499      	strb	r1, [r3, r2]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2241      	movs	r2, #65	; 0x41
 8006a5c:	2101      	movs	r1, #1
 8006a5e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2242      	movs	r2, #66	; 0x42
 8006a64:	2101      	movs	r1, #1
 8006a66:	5499      	strb	r1, [r3, r2]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2243      	movs	r2, #67	; 0x43
 8006a6c:	2101      	movs	r1, #1
 8006a6e:	5499      	strb	r1, [r3, r2]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2244      	movs	r2, #68	; 0x44
 8006a74:	2101      	movs	r1, #1
 8006a76:	5499      	strb	r1, [r3, r2]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2245      	movs	r2, #69	; 0x45
 8006a7c:	2101      	movs	r1, #1
 8006a7e:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	223d      	movs	r2, #61	; 0x3d
 8006a84:	2101      	movs	r1, #1
 8006a86:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006a88:	2300      	movs	r3, #0
}
 8006a8a:	0018      	movs	r0, r3
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	b002      	add	sp, #8
 8006a90:	bd80      	pop	{r7, pc}

08006a92 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a92:	b580      	push	{r7, lr}
 8006a94:	b082      	sub	sp, #8
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	691b      	ldr	r3, [r3, #16]
 8006aa0:	2202      	movs	r2, #2
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	2b02      	cmp	r3, #2
 8006aa6:	d124      	bne.n	8006af2 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68db      	ldr	r3, [r3, #12]
 8006aae:	2202      	movs	r2, #2
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	2b02      	cmp	r3, #2
 8006ab4:	d11d      	bne.n	8006af2 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2203      	movs	r2, #3
 8006abc:	4252      	negs	r2, r2
 8006abe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	699b      	ldr	r3, [r3, #24]
 8006acc:	2203      	movs	r2, #3
 8006ace:	4013      	ands	r3, r2
 8006ad0:	d004      	beq.n	8006adc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	0018      	movs	r0, r3
 8006ad6:	f000 f902 	bl	8006cde <HAL_TIM_IC_CaptureCallback>
 8006ada:	e007      	b.n	8006aec <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	0018      	movs	r0, r3
 8006ae0:	f000 f8f5 	bl	8006cce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	0018      	movs	r0, r3
 8006ae8:	f000 f901 	bl	8006cee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	691b      	ldr	r3, [r3, #16]
 8006af8:	2204      	movs	r2, #4
 8006afa:	4013      	ands	r3, r2
 8006afc:	2b04      	cmp	r3, #4
 8006afe:	d125      	bne.n	8006b4c <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68db      	ldr	r3, [r3, #12]
 8006b06:	2204      	movs	r2, #4
 8006b08:	4013      	ands	r3, r2
 8006b0a:	2b04      	cmp	r3, #4
 8006b0c:	d11e      	bne.n	8006b4c <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2205      	movs	r2, #5
 8006b14:	4252      	negs	r2, r2
 8006b16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2202      	movs	r2, #2
 8006b1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	699a      	ldr	r2, [r3, #24]
 8006b24:	23c0      	movs	r3, #192	; 0xc0
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	4013      	ands	r3, r2
 8006b2a:	d004      	beq.n	8006b36 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	0018      	movs	r0, r3
 8006b30:	f000 f8d5 	bl	8006cde <HAL_TIM_IC_CaptureCallback>
 8006b34:	e007      	b.n	8006b46 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	0018      	movs	r0, r3
 8006b3a:	f000 f8c8 	bl	8006cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	0018      	movs	r0, r3
 8006b42:	f000 f8d4 	bl	8006cee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	2208      	movs	r2, #8
 8006b54:	4013      	ands	r3, r2
 8006b56:	2b08      	cmp	r3, #8
 8006b58:	d124      	bne.n	8006ba4 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	2208      	movs	r2, #8
 8006b62:	4013      	ands	r3, r2
 8006b64:	2b08      	cmp	r3, #8
 8006b66:	d11d      	bne.n	8006ba4 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	2209      	movs	r2, #9
 8006b6e:	4252      	negs	r2, r2
 8006b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2204      	movs	r2, #4
 8006b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	69db      	ldr	r3, [r3, #28]
 8006b7e:	2203      	movs	r2, #3
 8006b80:	4013      	ands	r3, r2
 8006b82:	d004      	beq.n	8006b8e <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	0018      	movs	r0, r3
 8006b88:	f000 f8a9 	bl	8006cde <HAL_TIM_IC_CaptureCallback>
 8006b8c:	e007      	b.n	8006b9e <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	0018      	movs	r0, r3
 8006b92:	f000 f89c 	bl	8006cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	0018      	movs	r0, r3
 8006b9a:	f000 f8a8 	bl	8006cee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	2210      	movs	r2, #16
 8006bac:	4013      	ands	r3, r2
 8006bae:	2b10      	cmp	r3, #16
 8006bb0:	d125      	bne.n	8006bfe <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	2210      	movs	r2, #16
 8006bba:	4013      	ands	r3, r2
 8006bbc:	2b10      	cmp	r3, #16
 8006bbe:	d11e      	bne.n	8006bfe <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2211      	movs	r2, #17
 8006bc6:	4252      	negs	r2, r2
 8006bc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2208      	movs	r2, #8
 8006bce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	69da      	ldr	r2, [r3, #28]
 8006bd6:	23c0      	movs	r3, #192	; 0xc0
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	4013      	ands	r3, r2
 8006bdc:	d004      	beq.n	8006be8 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	0018      	movs	r0, r3
 8006be2:	f000 f87c 	bl	8006cde <HAL_TIM_IC_CaptureCallback>
 8006be6:	e007      	b.n	8006bf8 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	0018      	movs	r0, r3
 8006bec:	f000 f86f 	bl	8006cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	0018      	movs	r0, r3
 8006bf4:	f000 f87b 	bl	8006cee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	691b      	ldr	r3, [r3, #16]
 8006c04:	2201      	movs	r2, #1
 8006c06:	4013      	ands	r3, r2
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d10f      	bne.n	8006c2c <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	2201      	movs	r2, #1
 8006c14:	4013      	ands	r3, r2
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	d108      	bne.n	8006c2c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2202      	movs	r2, #2
 8006c20:	4252      	negs	r2, r2
 8006c22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	0018      	movs	r0, r3
 8006c28:	f000 f849 	bl	8006cbe <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	691b      	ldr	r3, [r3, #16]
 8006c32:	2280      	movs	r2, #128	; 0x80
 8006c34:	4013      	ands	r3, r2
 8006c36:	2b80      	cmp	r3, #128	; 0x80
 8006c38:	d10f      	bne.n	8006c5a <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	2280      	movs	r2, #128	; 0x80
 8006c42:	4013      	ands	r3, r2
 8006c44:	2b80      	cmp	r3, #128	; 0x80
 8006c46:	d108      	bne.n	8006c5a <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2281      	movs	r2, #129	; 0x81
 8006c4e:	4252      	negs	r2, r2
 8006c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	0018      	movs	r0, r3
 8006c56:	f000 f8d9 	bl	8006e0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	691b      	ldr	r3, [r3, #16]
 8006c60:	2240      	movs	r2, #64	; 0x40
 8006c62:	4013      	ands	r3, r2
 8006c64:	2b40      	cmp	r3, #64	; 0x40
 8006c66:	d10f      	bne.n	8006c88 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	68db      	ldr	r3, [r3, #12]
 8006c6e:	2240      	movs	r2, #64	; 0x40
 8006c70:	4013      	ands	r3, r2
 8006c72:	2b40      	cmp	r3, #64	; 0x40
 8006c74:	d108      	bne.n	8006c88 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	2241      	movs	r2, #65	; 0x41
 8006c7c:	4252      	negs	r2, r2
 8006c7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	0018      	movs	r0, r3
 8006c84:	f000 f83b 	bl	8006cfe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	691b      	ldr	r3, [r3, #16]
 8006c8e:	2220      	movs	r2, #32
 8006c90:	4013      	ands	r3, r2
 8006c92:	2b20      	cmp	r3, #32
 8006c94:	d10f      	bne.n	8006cb6 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	68db      	ldr	r3, [r3, #12]
 8006c9c:	2220      	movs	r2, #32
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	2b20      	cmp	r3, #32
 8006ca2:	d108      	bne.n	8006cb6 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2221      	movs	r2, #33	; 0x21
 8006caa:	4252      	negs	r2, r2
 8006cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	0018      	movs	r0, r3
 8006cb2:	f000 f8a3 	bl	8006dfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006cb6:	46c0      	nop			; (mov r8, r8)
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	b002      	add	sp, #8
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006cbe:	b580      	push	{r7, lr}
 8006cc0:	b082      	sub	sp, #8
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006cc6:	46c0      	nop			; (mov r8, r8)
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	b002      	add	sp, #8
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006cce:	b580      	push	{r7, lr}
 8006cd0:	b082      	sub	sp, #8
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006cd6:	46c0      	nop			; (mov r8, r8)
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	b002      	add	sp, #8
 8006cdc:	bd80      	pop	{r7, pc}

08006cde <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006cde:	b580      	push	{r7, lr}
 8006ce0:	b082      	sub	sp, #8
 8006ce2:	af00      	add	r7, sp, #0
 8006ce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ce6:	46c0      	nop			; (mov r8, r8)
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	b002      	add	sp, #8
 8006cec:	bd80      	pop	{r7, pc}

08006cee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006cee:	b580      	push	{r7, lr}
 8006cf0:	b082      	sub	sp, #8
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006cf6:	46c0      	nop			; (mov r8, r8)
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	b002      	add	sp, #8
 8006cfc:	bd80      	pop	{r7, pc}

08006cfe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006cfe:	b580      	push	{r7, lr}
 8006d00:	b082      	sub	sp, #8
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d06:	46c0      	nop			; (mov r8, r8)
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	b002      	add	sp, #8
 8006d0c:	bd80      	pop	{r7, pc}
	...

08006d10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	4a2f      	ldr	r2, [pc, #188]	; (8006de0 <TIM_Base_SetConfig+0xd0>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d003      	beq.n	8006d30 <TIM_Base_SetConfig+0x20>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	4a2e      	ldr	r2, [pc, #184]	; (8006de4 <TIM_Base_SetConfig+0xd4>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d108      	bne.n	8006d42 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2270      	movs	r2, #112	; 0x70
 8006d34:	4393      	bics	r3, r2
 8006d36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	68fa      	ldr	r2, [r7, #12]
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	4a26      	ldr	r2, [pc, #152]	; (8006de0 <TIM_Base_SetConfig+0xd0>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d013      	beq.n	8006d72 <TIM_Base_SetConfig+0x62>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a25      	ldr	r2, [pc, #148]	; (8006de4 <TIM_Base_SetConfig+0xd4>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d00f      	beq.n	8006d72 <TIM_Base_SetConfig+0x62>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a24      	ldr	r2, [pc, #144]	; (8006de8 <TIM_Base_SetConfig+0xd8>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d00b      	beq.n	8006d72 <TIM_Base_SetConfig+0x62>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a23      	ldr	r2, [pc, #140]	; (8006dec <TIM_Base_SetConfig+0xdc>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d007      	beq.n	8006d72 <TIM_Base_SetConfig+0x62>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a22      	ldr	r2, [pc, #136]	; (8006df0 <TIM_Base_SetConfig+0xe0>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d003      	beq.n	8006d72 <TIM_Base_SetConfig+0x62>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a21      	ldr	r2, [pc, #132]	; (8006df4 <TIM_Base_SetConfig+0xe4>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d108      	bne.n	8006d84 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	4a20      	ldr	r2, [pc, #128]	; (8006df8 <TIM_Base_SetConfig+0xe8>)
 8006d76:	4013      	ands	r3, r2
 8006d78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2280      	movs	r2, #128	; 0x80
 8006d88:	4393      	bics	r3, r2
 8006d8a:	001a      	movs	r2, r3
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	695b      	ldr	r3, [r3, #20]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	68fa      	ldr	r2, [r7, #12]
 8006d98:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	689a      	ldr	r2, [r3, #8]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4a0c      	ldr	r2, [pc, #48]	; (8006de0 <TIM_Base_SetConfig+0xd0>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d00b      	beq.n	8006dca <TIM_Base_SetConfig+0xba>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	4a0d      	ldr	r2, [pc, #52]	; (8006dec <TIM_Base_SetConfig+0xdc>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d007      	beq.n	8006dca <TIM_Base_SetConfig+0xba>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4a0c      	ldr	r2, [pc, #48]	; (8006df0 <TIM_Base_SetConfig+0xe0>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d003      	beq.n	8006dca <TIM_Base_SetConfig+0xba>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	4a0b      	ldr	r2, [pc, #44]	; (8006df4 <TIM_Base_SetConfig+0xe4>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d103      	bne.n	8006dd2 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	691a      	ldr	r2, [r3, #16]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	615a      	str	r2, [r3, #20]
}
 8006dd8:	46c0      	nop			; (mov r8, r8)
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	b004      	add	sp, #16
 8006dde:	bd80      	pop	{r7, pc}
 8006de0:	40012c00 	.word	0x40012c00
 8006de4:	40000400 	.word	0x40000400
 8006de8:	40002000 	.word	0x40002000
 8006dec:	40014000 	.word	0x40014000
 8006df0:	40014400 	.word	0x40014400
 8006df4:	40014800 	.word	0x40014800
 8006df8:	fffffcff 	.word	0xfffffcff

08006dfc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b082      	sub	sp, #8
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e04:	46c0      	nop			; (mov r8, r8)
 8006e06:	46bd      	mov	sp, r7
 8006e08:	b002      	add	sp, #8
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b082      	sub	sp, #8
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e14:	46c0      	nop			; (mov r8, r8)
 8006e16:	46bd      	mov	sp, r7
 8006e18:	b002      	add	sp, #8
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d101      	bne.n	8006e2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e044      	b.n	8006eb8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d107      	bne.n	8006e46 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2278      	movs	r2, #120	; 0x78
 8006e3a:	2100      	movs	r1, #0
 8006e3c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	0018      	movs	r0, r3
 8006e42:	f7fc f8b9 	bl	8002fb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2224      	movs	r2, #36	; 0x24
 8006e4a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2101      	movs	r1, #1
 8006e58:	438a      	bics	r2, r1
 8006e5a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	0018      	movs	r0, r3
 8006e60:	f000 fb14 	bl	800748c <UART_SetConfig>
 8006e64:	0003      	movs	r3, r0
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d101      	bne.n	8006e6e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e024      	b.n	8006eb8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d003      	beq.n	8006e7e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	0018      	movs	r0, r3
 8006e7a:	f000 fc47 	bl	800770c <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	685a      	ldr	r2, [r3, #4]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	490d      	ldr	r1, [pc, #52]	; (8006ec0 <HAL_UART_Init+0xa4>)
 8006e8a:	400a      	ands	r2, r1
 8006e8c:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	689a      	ldr	r2, [r3, #8]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2108      	movs	r1, #8
 8006e9a:	438a      	bics	r2, r1
 8006e9c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	2101      	movs	r1, #1
 8006eaa:	430a      	orrs	r2, r1
 8006eac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	0018      	movs	r0, r3
 8006eb2:	f000 fcdf 	bl	8007874 <UART_CheckIdleState>
 8006eb6:	0003      	movs	r3, r0
}
 8006eb8:	0018      	movs	r0, r3
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	b002      	add	sp, #8
 8006ebe:	bd80      	pop	{r7, pc}
 8006ec0:	fffff7ff 	.word	0xfffff7ff

08006ec4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ec4:	b590      	push	{r4, r7, lr}
 8006ec6:	b0ab      	sub	sp, #172	; 0xac
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	69db      	ldr	r3, [r3, #28]
 8006ed2:	22a4      	movs	r2, #164	; 0xa4
 8006ed4:	18b9      	adds	r1, r7, r2
 8006ed6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	20a0      	movs	r0, #160	; 0xa0
 8006ee0:	1839      	adds	r1, r7, r0
 8006ee2:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	219c      	movs	r1, #156	; 0x9c
 8006eec:	1879      	adds	r1, r7, r1
 8006eee:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006ef0:	0011      	movs	r1, r2
 8006ef2:	18bb      	adds	r3, r7, r2
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a99      	ldr	r2, [pc, #612]	; (800715c <HAL_UART_IRQHandler+0x298>)
 8006ef8:	4013      	ands	r3, r2
 8006efa:	2298      	movs	r2, #152	; 0x98
 8006efc:	18bc      	adds	r4, r7, r2
 8006efe:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8006f00:	18bb      	adds	r3, r7, r2
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d114      	bne.n	8006f32 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006f08:	187b      	adds	r3, r7, r1
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2220      	movs	r2, #32
 8006f0e:	4013      	ands	r3, r2
 8006f10:	d00f      	beq.n	8006f32 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006f12:	183b      	adds	r3, r7, r0
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	2220      	movs	r2, #32
 8006f18:	4013      	ands	r3, r2
 8006f1a:	d00a      	beq.n	8006f32 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d100      	bne.n	8006f26 <HAL_UART_IRQHandler+0x62>
 8006f24:	e286      	b.n	8007434 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	0010      	movs	r0, r2
 8006f2e:	4798      	blx	r3
      }
      return;
 8006f30:	e280      	b.n	8007434 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006f32:	2398      	movs	r3, #152	; 0x98
 8006f34:	18fb      	adds	r3, r7, r3
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d100      	bne.n	8006f3e <HAL_UART_IRQHandler+0x7a>
 8006f3c:	e114      	b.n	8007168 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006f3e:	239c      	movs	r3, #156	; 0x9c
 8006f40:	18fb      	adds	r3, r7, r3
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2201      	movs	r2, #1
 8006f46:	4013      	ands	r3, r2
 8006f48:	d106      	bne.n	8006f58 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006f4a:	23a0      	movs	r3, #160	; 0xa0
 8006f4c:	18fb      	adds	r3, r7, r3
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a83      	ldr	r2, [pc, #524]	; (8007160 <HAL_UART_IRQHandler+0x29c>)
 8006f52:	4013      	ands	r3, r2
 8006f54:	d100      	bne.n	8006f58 <HAL_UART_IRQHandler+0x94>
 8006f56:	e107      	b.n	8007168 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006f58:	23a4      	movs	r3, #164	; 0xa4
 8006f5a:	18fb      	adds	r3, r7, r3
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	4013      	ands	r3, r2
 8006f62:	d012      	beq.n	8006f8a <HAL_UART_IRQHandler+0xc6>
 8006f64:	23a0      	movs	r3, #160	; 0xa0
 8006f66:	18fb      	adds	r3, r7, r3
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	2380      	movs	r3, #128	; 0x80
 8006f6c:	005b      	lsls	r3, r3, #1
 8006f6e:	4013      	ands	r3, r2
 8006f70:	d00b      	beq.n	8006f8a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	2201      	movs	r2, #1
 8006f78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2284      	movs	r2, #132	; 0x84
 8006f7e:	589b      	ldr	r3, [r3, r2]
 8006f80:	2201      	movs	r2, #1
 8006f82:	431a      	orrs	r2, r3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2184      	movs	r1, #132	; 0x84
 8006f88:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f8a:	23a4      	movs	r3, #164	; 0xa4
 8006f8c:	18fb      	adds	r3, r7, r3
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	2202      	movs	r2, #2
 8006f92:	4013      	ands	r3, r2
 8006f94:	d011      	beq.n	8006fba <HAL_UART_IRQHandler+0xf6>
 8006f96:	239c      	movs	r3, #156	; 0x9c
 8006f98:	18fb      	adds	r3, r7, r3
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	4013      	ands	r3, r2
 8006fa0:	d00b      	beq.n	8006fba <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	2202      	movs	r2, #2
 8006fa8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2284      	movs	r2, #132	; 0x84
 8006fae:	589b      	ldr	r3, [r3, r2]
 8006fb0:	2204      	movs	r2, #4
 8006fb2:	431a      	orrs	r2, r3
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2184      	movs	r1, #132	; 0x84
 8006fb8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fba:	23a4      	movs	r3, #164	; 0xa4
 8006fbc:	18fb      	adds	r3, r7, r3
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2204      	movs	r2, #4
 8006fc2:	4013      	ands	r3, r2
 8006fc4:	d011      	beq.n	8006fea <HAL_UART_IRQHandler+0x126>
 8006fc6:	239c      	movs	r3, #156	; 0x9c
 8006fc8:	18fb      	adds	r3, r7, r3
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	2201      	movs	r2, #1
 8006fce:	4013      	ands	r3, r2
 8006fd0:	d00b      	beq.n	8006fea <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	2204      	movs	r2, #4
 8006fd8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2284      	movs	r2, #132	; 0x84
 8006fde:	589b      	ldr	r3, [r3, r2]
 8006fe0:	2202      	movs	r2, #2
 8006fe2:	431a      	orrs	r2, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2184      	movs	r1, #132	; 0x84
 8006fe8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006fea:	23a4      	movs	r3, #164	; 0xa4
 8006fec:	18fb      	adds	r3, r7, r3
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2208      	movs	r2, #8
 8006ff2:	4013      	ands	r3, r2
 8006ff4:	d017      	beq.n	8007026 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006ff6:	23a0      	movs	r3, #160	; 0xa0
 8006ff8:	18fb      	adds	r3, r7, r3
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	2220      	movs	r2, #32
 8006ffe:	4013      	ands	r3, r2
 8007000:	d105      	bne.n	800700e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007002:	239c      	movs	r3, #156	; 0x9c
 8007004:	18fb      	adds	r3, r7, r3
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	2201      	movs	r2, #1
 800700a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800700c:	d00b      	beq.n	8007026 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	2208      	movs	r2, #8
 8007014:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2284      	movs	r2, #132	; 0x84
 800701a:	589b      	ldr	r3, [r3, r2]
 800701c:	2208      	movs	r2, #8
 800701e:	431a      	orrs	r2, r3
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2184      	movs	r1, #132	; 0x84
 8007024:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007026:	23a4      	movs	r3, #164	; 0xa4
 8007028:	18fb      	adds	r3, r7, r3
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	2380      	movs	r3, #128	; 0x80
 800702e:	011b      	lsls	r3, r3, #4
 8007030:	4013      	ands	r3, r2
 8007032:	d013      	beq.n	800705c <HAL_UART_IRQHandler+0x198>
 8007034:	23a0      	movs	r3, #160	; 0xa0
 8007036:	18fb      	adds	r3, r7, r3
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	2380      	movs	r3, #128	; 0x80
 800703c:	04db      	lsls	r3, r3, #19
 800703e:	4013      	ands	r3, r2
 8007040:	d00c      	beq.n	800705c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	2280      	movs	r2, #128	; 0x80
 8007048:	0112      	lsls	r2, r2, #4
 800704a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2284      	movs	r2, #132	; 0x84
 8007050:	589b      	ldr	r3, [r3, r2]
 8007052:	2220      	movs	r2, #32
 8007054:	431a      	orrs	r2, r3
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2184      	movs	r1, #132	; 0x84
 800705a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2284      	movs	r2, #132	; 0x84
 8007060:	589b      	ldr	r3, [r3, r2]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d100      	bne.n	8007068 <HAL_UART_IRQHandler+0x1a4>
 8007066:	e1e7      	b.n	8007438 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007068:	23a4      	movs	r3, #164	; 0xa4
 800706a:	18fb      	adds	r3, r7, r3
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	2220      	movs	r2, #32
 8007070:	4013      	ands	r3, r2
 8007072:	d00e      	beq.n	8007092 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007074:	23a0      	movs	r3, #160	; 0xa0
 8007076:	18fb      	adds	r3, r7, r3
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	2220      	movs	r2, #32
 800707c:	4013      	ands	r3, r2
 800707e:	d008      	beq.n	8007092 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007084:	2b00      	cmp	r3, #0
 8007086:	d004      	beq.n	8007092 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800708c:	687a      	ldr	r2, [r7, #4]
 800708e:	0010      	movs	r0, r2
 8007090:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2284      	movs	r2, #132	; 0x84
 8007096:	589b      	ldr	r3, [r3, r2]
 8007098:	2194      	movs	r1, #148	; 0x94
 800709a:	187a      	adds	r2, r7, r1
 800709c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	2240      	movs	r2, #64	; 0x40
 80070a6:	4013      	ands	r3, r2
 80070a8:	2b40      	cmp	r3, #64	; 0x40
 80070aa:	d004      	beq.n	80070b6 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80070ac:	187b      	adds	r3, r7, r1
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2228      	movs	r2, #40	; 0x28
 80070b2:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80070b4:	d047      	beq.n	8007146 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	0018      	movs	r0, r3
 80070ba:	f000 fced 	bl	8007a98 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	2240      	movs	r2, #64	; 0x40
 80070c6:	4013      	ands	r3, r2
 80070c8:	2b40      	cmp	r3, #64	; 0x40
 80070ca:	d137      	bne.n	800713c <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070cc:	f3ef 8310 	mrs	r3, PRIMASK
 80070d0:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80070d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070d4:	2090      	movs	r0, #144	; 0x90
 80070d6:	183a      	adds	r2, r7, r0
 80070d8:	6013      	str	r3, [r2, #0]
 80070da:	2301      	movs	r3, #1
 80070dc:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80070e0:	f383 8810 	msr	PRIMASK, r3
}
 80070e4:	46c0      	nop			; (mov r8, r8)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	689a      	ldr	r2, [r3, #8]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2140      	movs	r1, #64	; 0x40
 80070f2:	438a      	bics	r2, r1
 80070f4:	609a      	str	r2, [r3, #8]
 80070f6:	183b      	adds	r3, r7, r0
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80070fe:	f383 8810 	msr	PRIMASK, r3
}
 8007102:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007108:	2b00      	cmp	r3, #0
 800710a:	d012      	beq.n	8007132 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007110:	4a14      	ldr	r2, [pc, #80]	; (8007164 <HAL_UART_IRQHandler+0x2a0>)
 8007112:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007118:	0018      	movs	r0, r3
 800711a:	f7fc fb37 	bl	800378c <HAL_DMA_Abort_IT>
 800711e:	1e03      	subs	r3, r0, #0
 8007120:	d01a      	beq.n	8007158 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007126:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800712c:	0018      	movs	r0, r3
 800712e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007130:	e012      	b.n	8007158 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	0018      	movs	r0, r3
 8007136:	f000 f995 	bl	8007464 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800713a:	e00d      	b.n	8007158 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	0018      	movs	r0, r3
 8007140:	f000 f990 	bl	8007464 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007144:	e008      	b.n	8007158 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	0018      	movs	r0, r3
 800714a:	f000 f98b 	bl	8007464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2284      	movs	r2, #132	; 0x84
 8007152:	2100      	movs	r1, #0
 8007154:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8007156:	e16f      	b.n	8007438 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007158:	46c0      	nop			; (mov r8, r8)
    return;
 800715a:	e16d      	b.n	8007438 <HAL_UART_IRQHandler+0x574>
 800715c:	0000080f 	.word	0x0000080f
 8007160:	04000120 	.word	0x04000120
 8007164:	08007b61 	.word	0x08007b61

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800716c:	2b01      	cmp	r3, #1
 800716e:	d000      	beq.n	8007172 <HAL_UART_IRQHandler+0x2ae>
 8007170:	e139      	b.n	80073e6 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007172:	23a4      	movs	r3, #164	; 0xa4
 8007174:	18fb      	adds	r3, r7, r3
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	2210      	movs	r2, #16
 800717a:	4013      	ands	r3, r2
 800717c:	d100      	bne.n	8007180 <HAL_UART_IRQHandler+0x2bc>
 800717e:	e132      	b.n	80073e6 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007180:	23a0      	movs	r3, #160	; 0xa0
 8007182:	18fb      	adds	r3, r7, r3
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	2210      	movs	r2, #16
 8007188:	4013      	ands	r3, r2
 800718a:	d100      	bne.n	800718e <HAL_UART_IRQHandler+0x2ca>
 800718c:	e12b      	b.n	80073e6 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2210      	movs	r2, #16
 8007194:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	2240      	movs	r2, #64	; 0x40
 800719e:	4013      	ands	r3, r2
 80071a0:	2b40      	cmp	r3, #64	; 0x40
 80071a2:	d000      	beq.n	80071a6 <HAL_UART_IRQHandler+0x2e2>
 80071a4:	e09f      	b.n	80072e6 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	685a      	ldr	r2, [r3, #4]
 80071ae:	217e      	movs	r1, #126	; 0x7e
 80071b0:	187b      	adds	r3, r7, r1
 80071b2:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80071b4:	187b      	adds	r3, r7, r1
 80071b6:	881b      	ldrh	r3, [r3, #0]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d100      	bne.n	80071be <HAL_UART_IRQHandler+0x2fa>
 80071bc:	e13e      	b.n	800743c <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2258      	movs	r2, #88	; 0x58
 80071c2:	5a9b      	ldrh	r3, [r3, r2]
 80071c4:	187a      	adds	r2, r7, r1
 80071c6:	8812      	ldrh	r2, [r2, #0]
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d300      	bcc.n	80071ce <HAL_UART_IRQHandler+0x30a>
 80071cc:	e136      	b.n	800743c <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	187a      	adds	r2, r7, r1
 80071d2:	215a      	movs	r1, #90	; 0x5a
 80071d4:	8812      	ldrh	r2, [r2, #0]
 80071d6:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071dc:	699b      	ldr	r3, [r3, #24]
 80071de:	2b20      	cmp	r3, #32
 80071e0:	d06f      	beq.n	80072c2 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071e2:	f3ef 8310 	mrs	r3, PRIMASK
 80071e6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80071e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071ea:	67bb      	str	r3, [r7, #120]	; 0x78
 80071ec:	2301      	movs	r3, #1
 80071ee:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071f2:	f383 8810 	msr	PRIMASK, r3
}
 80071f6:	46c0      	nop			; (mov r8, r8)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4992      	ldr	r1, [pc, #584]	; (800744c <HAL_UART_IRQHandler+0x588>)
 8007204:	400a      	ands	r2, r1
 8007206:	601a      	str	r2, [r3, #0]
 8007208:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800720a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800720c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800720e:	f383 8810 	msr	PRIMASK, r3
}
 8007212:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007214:	f3ef 8310 	mrs	r3, PRIMASK
 8007218:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800721a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800721c:	677b      	str	r3, [r7, #116]	; 0x74
 800721e:	2301      	movs	r3, #1
 8007220:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007222:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007224:	f383 8810 	msr	PRIMASK, r3
}
 8007228:	46c0      	nop			; (mov r8, r8)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	689a      	ldr	r2, [r3, #8]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	2101      	movs	r1, #1
 8007236:	438a      	bics	r2, r1
 8007238:	609a      	str	r2, [r3, #8]
 800723a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800723c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800723e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007240:	f383 8810 	msr	PRIMASK, r3
}
 8007244:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007246:	f3ef 8310 	mrs	r3, PRIMASK
 800724a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800724c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800724e:	673b      	str	r3, [r7, #112]	; 0x70
 8007250:	2301      	movs	r3, #1
 8007252:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007254:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007256:	f383 8810 	msr	PRIMASK, r3
}
 800725a:	46c0      	nop			; (mov r8, r8)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	689a      	ldr	r2, [r3, #8]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	2140      	movs	r1, #64	; 0x40
 8007268:	438a      	bics	r2, r1
 800726a:	609a      	str	r2, [r3, #8]
 800726c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800726e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007270:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007272:	f383 8810 	msr	PRIMASK, r3
}
 8007276:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2280      	movs	r2, #128	; 0x80
 800727c:	2120      	movs	r1, #32
 800727e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007286:	f3ef 8310 	mrs	r3, PRIMASK
 800728a:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800728c:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800728e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007290:	2301      	movs	r3, #1
 8007292:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007294:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007296:	f383 8810 	msr	PRIMASK, r3
}
 800729a:	46c0      	nop			; (mov r8, r8)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2110      	movs	r1, #16
 80072a8:	438a      	bics	r2, r1
 80072aa:	601a      	str	r2, [r3, #0]
 80072ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072ae:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072b2:	f383 8810 	msr	PRIMASK, r3
}
 80072b6:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072bc:	0018      	movs	r0, r3
 80072be:	f7fc fa2d 	bl	800371c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2202      	movs	r2, #2
 80072c6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2258      	movs	r2, #88	; 0x58
 80072cc:	5a9a      	ldrh	r2, [r3, r2]
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	215a      	movs	r1, #90	; 0x5a
 80072d2:	5a5b      	ldrh	r3, [r3, r1]
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	1ad3      	subs	r3, r2, r3
 80072d8:	b29a      	uxth	r2, r3
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	0011      	movs	r1, r2
 80072de:	0018      	movs	r0, r3
 80072e0:	f000 f8c8 	bl	8007474 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80072e4:	e0aa      	b.n	800743c <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2258      	movs	r2, #88	; 0x58
 80072ea:	5a99      	ldrh	r1, [r3, r2]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	225a      	movs	r2, #90	; 0x5a
 80072f0:	5a9b      	ldrh	r3, [r3, r2]
 80072f2:	b29a      	uxth	r2, r3
 80072f4:	208e      	movs	r0, #142	; 0x8e
 80072f6:	183b      	adds	r3, r7, r0
 80072f8:	1a8a      	subs	r2, r1, r2
 80072fa:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	225a      	movs	r2, #90	; 0x5a
 8007300:	5a9b      	ldrh	r3, [r3, r2]
 8007302:	b29b      	uxth	r3, r3
 8007304:	2b00      	cmp	r3, #0
 8007306:	d100      	bne.n	800730a <HAL_UART_IRQHandler+0x446>
 8007308:	e09a      	b.n	8007440 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 800730a:	183b      	adds	r3, r7, r0
 800730c:	881b      	ldrh	r3, [r3, #0]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d100      	bne.n	8007314 <HAL_UART_IRQHandler+0x450>
 8007312:	e095      	b.n	8007440 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007314:	f3ef 8310 	mrs	r3, PRIMASK
 8007318:	60fb      	str	r3, [r7, #12]
  return(result);
 800731a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800731c:	2488      	movs	r4, #136	; 0x88
 800731e:	193a      	adds	r2, r7, r4
 8007320:	6013      	str	r3, [r2, #0]
 8007322:	2301      	movs	r3, #1
 8007324:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	f383 8810 	msr	PRIMASK, r3
}
 800732c:	46c0      	nop			; (mov r8, r8)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4945      	ldr	r1, [pc, #276]	; (8007450 <HAL_UART_IRQHandler+0x58c>)
 800733a:	400a      	ands	r2, r1
 800733c:	601a      	str	r2, [r3, #0]
 800733e:	193b      	adds	r3, r7, r4
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	f383 8810 	msr	PRIMASK, r3
}
 800734a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800734c:	f3ef 8310 	mrs	r3, PRIMASK
 8007350:	61bb      	str	r3, [r7, #24]
  return(result);
 8007352:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007354:	2484      	movs	r4, #132	; 0x84
 8007356:	193a      	adds	r2, r7, r4
 8007358:	6013      	str	r3, [r2, #0]
 800735a:	2301      	movs	r3, #1
 800735c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	f383 8810 	msr	PRIMASK, r3
}
 8007364:	46c0      	nop			; (mov r8, r8)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	689a      	ldr	r2, [r3, #8]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	2101      	movs	r1, #1
 8007372:	438a      	bics	r2, r1
 8007374:	609a      	str	r2, [r3, #8]
 8007376:	193b      	adds	r3, r7, r4
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800737c:	6a3b      	ldr	r3, [r7, #32]
 800737e:	f383 8810 	msr	PRIMASK, r3
}
 8007382:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2280      	movs	r2, #128	; 0x80
 8007388:	2120      	movs	r1, #32
 800738a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2200      	movs	r2, #0
 8007390:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2200      	movs	r2, #0
 8007396:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007398:	f3ef 8310 	mrs	r3, PRIMASK
 800739c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800739e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073a0:	2480      	movs	r4, #128	; 0x80
 80073a2:	193a      	adds	r2, r7, r4
 80073a4:	6013      	str	r3, [r2, #0]
 80073a6:	2301      	movs	r3, #1
 80073a8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ac:	f383 8810 	msr	PRIMASK, r3
}
 80073b0:	46c0      	nop			; (mov r8, r8)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	2110      	movs	r1, #16
 80073be:	438a      	bics	r2, r1
 80073c0:	601a      	str	r2, [r3, #0]
 80073c2:	193b      	adds	r3, r7, r4
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073ca:	f383 8810 	msr	PRIMASK, r3
}
 80073ce:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2202      	movs	r2, #2
 80073d4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80073d6:	183b      	adds	r3, r7, r0
 80073d8:	881a      	ldrh	r2, [r3, #0]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	0011      	movs	r1, r2
 80073de:	0018      	movs	r0, r3
 80073e0:	f000 f848 	bl	8007474 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80073e4:	e02c      	b.n	8007440 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80073e6:	23a4      	movs	r3, #164	; 0xa4
 80073e8:	18fb      	adds	r3, r7, r3
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2280      	movs	r2, #128	; 0x80
 80073ee:	4013      	ands	r3, r2
 80073f0:	d00f      	beq.n	8007412 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80073f2:	23a0      	movs	r3, #160	; 0xa0
 80073f4:	18fb      	adds	r3, r7, r3
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2280      	movs	r2, #128	; 0x80
 80073fa:	4013      	ands	r3, r2
 80073fc:	d009      	beq.n	8007412 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007402:	2b00      	cmp	r3, #0
 8007404:	d01e      	beq.n	8007444 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	0010      	movs	r0, r2
 800740e:	4798      	blx	r3
    }
    return;
 8007410:	e018      	b.n	8007444 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007412:	23a4      	movs	r3, #164	; 0xa4
 8007414:	18fb      	adds	r3, r7, r3
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2240      	movs	r2, #64	; 0x40
 800741a:	4013      	ands	r3, r2
 800741c:	d013      	beq.n	8007446 <HAL_UART_IRQHandler+0x582>
 800741e:	23a0      	movs	r3, #160	; 0xa0
 8007420:	18fb      	adds	r3, r7, r3
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2240      	movs	r2, #64	; 0x40
 8007426:	4013      	ands	r3, r2
 8007428:	d00d      	beq.n	8007446 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	0018      	movs	r0, r3
 800742e:	f000 fbae 	bl	8007b8e <UART_EndTransmit_IT>
    return;
 8007432:	e008      	b.n	8007446 <HAL_UART_IRQHandler+0x582>
      return;
 8007434:	46c0      	nop			; (mov r8, r8)
 8007436:	e006      	b.n	8007446 <HAL_UART_IRQHandler+0x582>
    return;
 8007438:	46c0      	nop			; (mov r8, r8)
 800743a:	e004      	b.n	8007446 <HAL_UART_IRQHandler+0x582>
      return;
 800743c:	46c0      	nop			; (mov r8, r8)
 800743e:	e002      	b.n	8007446 <HAL_UART_IRQHandler+0x582>
      return;
 8007440:	46c0      	nop			; (mov r8, r8)
 8007442:	e000      	b.n	8007446 <HAL_UART_IRQHandler+0x582>
    return;
 8007444:	46c0      	nop			; (mov r8, r8)
  }

}
 8007446:	46bd      	mov	sp, r7
 8007448:	b02b      	add	sp, #172	; 0xac
 800744a:	bd90      	pop	{r4, r7, pc}
 800744c:	fffffeff 	.word	0xfffffeff
 8007450:	fffffedf 	.word	0xfffffedf

08007454 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b082      	sub	sp, #8
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800745c:	46c0      	nop			; (mov r8, r8)
 800745e:	46bd      	mov	sp, r7
 8007460:	b002      	add	sp, #8
 8007462:	bd80      	pop	{r7, pc}

08007464 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800746c:	46c0      	nop			; (mov r8, r8)
 800746e:	46bd      	mov	sp, r7
 8007470:	b002      	add	sp, #8
 8007472:	bd80      	pop	{r7, pc}

08007474 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b082      	sub	sp, #8
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
 800747c:	000a      	movs	r2, r1
 800747e:	1cbb      	adds	r3, r7, #2
 8007480:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007482:	46c0      	nop			; (mov r8, r8)
 8007484:	46bd      	mov	sp, r7
 8007486:	b002      	add	sp, #8
 8007488:	bd80      	pop	{r7, pc}
	...

0800748c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b088      	sub	sp, #32
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007494:	231e      	movs	r3, #30
 8007496:	18fb      	adds	r3, r7, r3
 8007498:	2200      	movs	r2, #0
 800749a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	689a      	ldr	r2, [r3, #8]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	691b      	ldr	r3, [r3, #16]
 80074a4:	431a      	orrs	r2, r3
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	695b      	ldr	r3, [r3, #20]
 80074aa:	431a      	orrs	r2, r3
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	69db      	ldr	r3, [r3, #28]
 80074b0:	4313      	orrs	r3, r2
 80074b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a8d      	ldr	r2, [pc, #564]	; (80076f0 <UART_SetConfig+0x264>)
 80074bc:	4013      	ands	r3, r2
 80074be:	0019      	movs	r1, r3
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	697a      	ldr	r2, [r7, #20]
 80074c6:	430a      	orrs	r2, r1
 80074c8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	4a88      	ldr	r2, [pc, #544]	; (80076f4 <UART_SetConfig+0x268>)
 80074d2:	4013      	ands	r3, r2
 80074d4:	0019      	movs	r1, r3
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	68da      	ldr	r2, [r3, #12]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	430a      	orrs	r2, r1
 80074e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	699b      	ldr	r3, [r3, #24]
 80074e6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a1b      	ldr	r3, [r3, #32]
 80074ec:	697a      	ldr	r2, [r7, #20]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	4a7f      	ldr	r2, [pc, #508]	; (80076f8 <UART_SetConfig+0x26c>)
 80074fa:	4013      	ands	r3, r2
 80074fc:	0019      	movs	r1, r3
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	697a      	ldr	r2, [r7, #20]
 8007504:	430a      	orrs	r2, r1
 8007506:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a7b      	ldr	r2, [pc, #492]	; (80076fc <UART_SetConfig+0x270>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d127      	bne.n	8007562 <UART_SetConfig+0xd6>
 8007512:	4b7b      	ldr	r3, [pc, #492]	; (8007700 <UART_SetConfig+0x274>)
 8007514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007516:	2203      	movs	r2, #3
 8007518:	4013      	ands	r3, r2
 800751a:	2b03      	cmp	r3, #3
 800751c:	d00d      	beq.n	800753a <UART_SetConfig+0xae>
 800751e:	d81b      	bhi.n	8007558 <UART_SetConfig+0xcc>
 8007520:	2b02      	cmp	r3, #2
 8007522:	d014      	beq.n	800754e <UART_SetConfig+0xc2>
 8007524:	d818      	bhi.n	8007558 <UART_SetConfig+0xcc>
 8007526:	2b00      	cmp	r3, #0
 8007528:	d002      	beq.n	8007530 <UART_SetConfig+0xa4>
 800752a:	2b01      	cmp	r3, #1
 800752c:	d00a      	beq.n	8007544 <UART_SetConfig+0xb8>
 800752e:	e013      	b.n	8007558 <UART_SetConfig+0xcc>
 8007530:	231f      	movs	r3, #31
 8007532:	18fb      	adds	r3, r7, r3
 8007534:	2200      	movs	r2, #0
 8007536:	701a      	strb	r2, [r3, #0]
 8007538:	e021      	b.n	800757e <UART_SetConfig+0xf2>
 800753a:	231f      	movs	r3, #31
 800753c:	18fb      	adds	r3, r7, r3
 800753e:	2202      	movs	r2, #2
 8007540:	701a      	strb	r2, [r3, #0]
 8007542:	e01c      	b.n	800757e <UART_SetConfig+0xf2>
 8007544:	231f      	movs	r3, #31
 8007546:	18fb      	adds	r3, r7, r3
 8007548:	2204      	movs	r2, #4
 800754a:	701a      	strb	r2, [r3, #0]
 800754c:	e017      	b.n	800757e <UART_SetConfig+0xf2>
 800754e:	231f      	movs	r3, #31
 8007550:	18fb      	adds	r3, r7, r3
 8007552:	2208      	movs	r2, #8
 8007554:	701a      	strb	r2, [r3, #0]
 8007556:	e012      	b.n	800757e <UART_SetConfig+0xf2>
 8007558:	231f      	movs	r3, #31
 800755a:	18fb      	adds	r3, r7, r3
 800755c:	2210      	movs	r2, #16
 800755e:	701a      	strb	r2, [r3, #0]
 8007560:	e00d      	b.n	800757e <UART_SetConfig+0xf2>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a67      	ldr	r2, [pc, #412]	; (8007704 <UART_SetConfig+0x278>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d104      	bne.n	8007576 <UART_SetConfig+0xea>
 800756c:	231f      	movs	r3, #31
 800756e:	18fb      	adds	r3, r7, r3
 8007570:	2200      	movs	r2, #0
 8007572:	701a      	strb	r2, [r3, #0]
 8007574:	e003      	b.n	800757e <UART_SetConfig+0xf2>
 8007576:	231f      	movs	r3, #31
 8007578:	18fb      	adds	r3, r7, r3
 800757a:	2210      	movs	r2, #16
 800757c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	69da      	ldr	r2, [r3, #28]
 8007582:	2380      	movs	r3, #128	; 0x80
 8007584:	021b      	lsls	r3, r3, #8
 8007586:	429a      	cmp	r2, r3
 8007588:	d15c      	bne.n	8007644 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800758a:	231f      	movs	r3, #31
 800758c:	18fb      	adds	r3, r7, r3
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	2b08      	cmp	r3, #8
 8007592:	d015      	beq.n	80075c0 <UART_SetConfig+0x134>
 8007594:	dc18      	bgt.n	80075c8 <UART_SetConfig+0x13c>
 8007596:	2b04      	cmp	r3, #4
 8007598:	d00d      	beq.n	80075b6 <UART_SetConfig+0x12a>
 800759a:	dc15      	bgt.n	80075c8 <UART_SetConfig+0x13c>
 800759c:	2b00      	cmp	r3, #0
 800759e:	d002      	beq.n	80075a6 <UART_SetConfig+0x11a>
 80075a0:	2b02      	cmp	r3, #2
 80075a2:	d005      	beq.n	80075b0 <UART_SetConfig+0x124>
 80075a4:	e010      	b.n	80075c8 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075a6:	f7fe febd 	bl	8006324 <HAL_RCC_GetPCLK1Freq>
 80075aa:	0003      	movs	r3, r0
 80075ac:	61bb      	str	r3, [r7, #24]
        break;
 80075ae:	e012      	b.n	80075d6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075b0:	4b55      	ldr	r3, [pc, #340]	; (8007708 <UART_SetConfig+0x27c>)
 80075b2:	61bb      	str	r3, [r7, #24]
        break;
 80075b4:	e00f      	b.n	80075d6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075b6:	f7fe fe55 	bl	8006264 <HAL_RCC_GetSysClockFreq>
 80075ba:	0003      	movs	r3, r0
 80075bc:	61bb      	str	r3, [r7, #24]
        break;
 80075be:	e00a      	b.n	80075d6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075c0:	2380      	movs	r3, #128	; 0x80
 80075c2:	021b      	lsls	r3, r3, #8
 80075c4:	61bb      	str	r3, [r7, #24]
        break;
 80075c6:	e006      	b.n	80075d6 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80075c8:	2300      	movs	r3, #0
 80075ca:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80075cc:	231e      	movs	r3, #30
 80075ce:	18fb      	adds	r3, r7, r3
 80075d0:	2201      	movs	r2, #1
 80075d2:	701a      	strb	r2, [r3, #0]
        break;
 80075d4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d100      	bne.n	80075de <UART_SetConfig+0x152>
 80075dc:	e07a      	b.n	80076d4 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80075de:	69bb      	ldr	r3, [r7, #24]
 80075e0:	005a      	lsls	r2, r3, #1
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	085b      	lsrs	r3, r3, #1
 80075e8:	18d2      	adds	r2, r2, r3
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	0019      	movs	r1, r3
 80075f0:	0010      	movs	r0, r2
 80075f2:	f7f8 fd91 	bl	8000118 <__udivsi3>
 80075f6:	0003      	movs	r3, r0
 80075f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	2b0f      	cmp	r3, #15
 80075fe:	d91c      	bls.n	800763a <UART_SetConfig+0x1ae>
 8007600:	693a      	ldr	r2, [r7, #16]
 8007602:	2380      	movs	r3, #128	; 0x80
 8007604:	025b      	lsls	r3, r3, #9
 8007606:	429a      	cmp	r2, r3
 8007608:	d217      	bcs.n	800763a <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	b29a      	uxth	r2, r3
 800760e:	200e      	movs	r0, #14
 8007610:	183b      	adds	r3, r7, r0
 8007612:	210f      	movs	r1, #15
 8007614:	438a      	bics	r2, r1
 8007616:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	085b      	lsrs	r3, r3, #1
 800761c:	b29b      	uxth	r3, r3
 800761e:	2207      	movs	r2, #7
 8007620:	4013      	ands	r3, r2
 8007622:	b299      	uxth	r1, r3
 8007624:	183b      	adds	r3, r7, r0
 8007626:	183a      	adds	r2, r7, r0
 8007628:	8812      	ldrh	r2, [r2, #0]
 800762a:	430a      	orrs	r2, r1
 800762c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	183a      	adds	r2, r7, r0
 8007634:	8812      	ldrh	r2, [r2, #0]
 8007636:	60da      	str	r2, [r3, #12]
 8007638:	e04c      	b.n	80076d4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800763a:	231e      	movs	r3, #30
 800763c:	18fb      	adds	r3, r7, r3
 800763e:	2201      	movs	r2, #1
 8007640:	701a      	strb	r2, [r3, #0]
 8007642:	e047      	b.n	80076d4 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007644:	231f      	movs	r3, #31
 8007646:	18fb      	adds	r3, r7, r3
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	2b08      	cmp	r3, #8
 800764c:	d015      	beq.n	800767a <UART_SetConfig+0x1ee>
 800764e:	dc18      	bgt.n	8007682 <UART_SetConfig+0x1f6>
 8007650:	2b04      	cmp	r3, #4
 8007652:	d00d      	beq.n	8007670 <UART_SetConfig+0x1e4>
 8007654:	dc15      	bgt.n	8007682 <UART_SetConfig+0x1f6>
 8007656:	2b00      	cmp	r3, #0
 8007658:	d002      	beq.n	8007660 <UART_SetConfig+0x1d4>
 800765a:	2b02      	cmp	r3, #2
 800765c:	d005      	beq.n	800766a <UART_SetConfig+0x1de>
 800765e:	e010      	b.n	8007682 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007660:	f7fe fe60 	bl	8006324 <HAL_RCC_GetPCLK1Freq>
 8007664:	0003      	movs	r3, r0
 8007666:	61bb      	str	r3, [r7, #24]
        break;
 8007668:	e012      	b.n	8007690 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800766a:	4b27      	ldr	r3, [pc, #156]	; (8007708 <UART_SetConfig+0x27c>)
 800766c:	61bb      	str	r3, [r7, #24]
        break;
 800766e:	e00f      	b.n	8007690 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007670:	f7fe fdf8 	bl	8006264 <HAL_RCC_GetSysClockFreq>
 8007674:	0003      	movs	r3, r0
 8007676:	61bb      	str	r3, [r7, #24]
        break;
 8007678:	e00a      	b.n	8007690 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800767a:	2380      	movs	r3, #128	; 0x80
 800767c:	021b      	lsls	r3, r3, #8
 800767e:	61bb      	str	r3, [r7, #24]
        break;
 8007680:	e006      	b.n	8007690 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8007682:	2300      	movs	r3, #0
 8007684:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007686:	231e      	movs	r3, #30
 8007688:	18fb      	adds	r3, r7, r3
 800768a:	2201      	movs	r2, #1
 800768c:	701a      	strb	r2, [r3, #0]
        break;
 800768e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d01e      	beq.n	80076d4 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	085a      	lsrs	r2, r3, #1
 800769c:	69bb      	ldr	r3, [r7, #24]
 800769e:	18d2      	adds	r2, r2, r3
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	0019      	movs	r1, r3
 80076a6:	0010      	movs	r0, r2
 80076a8:	f7f8 fd36 	bl	8000118 <__udivsi3>
 80076ac:	0003      	movs	r3, r0
 80076ae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	2b0f      	cmp	r3, #15
 80076b4:	d90a      	bls.n	80076cc <UART_SetConfig+0x240>
 80076b6:	693a      	ldr	r2, [r7, #16]
 80076b8:	2380      	movs	r3, #128	; 0x80
 80076ba:	025b      	lsls	r3, r3, #9
 80076bc:	429a      	cmp	r2, r3
 80076be:	d205      	bcs.n	80076cc <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	b29a      	uxth	r2, r3
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	60da      	str	r2, [r3, #12]
 80076ca:	e003      	b.n	80076d4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80076cc:	231e      	movs	r3, #30
 80076ce:	18fb      	adds	r3, r7, r3
 80076d0:	2201      	movs	r2, #1
 80076d2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80076e0:	231e      	movs	r3, #30
 80076e2:	18fb      	adds	r3, r7, r3
 80076e4:	781b      	ldrb	r3, [r3, #0]
}
 80076e6:	0018      	movs	r0, r3
 80076e8:	46bd      	mov	sp, r7
 80076ea:	b008      	add	sp, #32
 80076ec:	bd80      	pop	{r7, pc}
 80076ee:	46c0      	nop			; (mov r8, r8)
 80076f0:	ffff69f3 	.word	0xffff69f3
 80076f4:	ffffcfff 	.word	0xffffcfff
 80076f8:	fffff4ff 	.word	0xfffff4ff
 80076fc:	40013800 	.word	0x40013800
 8007700:	40021000 	.word	0x40021000
 8007704:	40004400 	.word	0x40004400
 8007708:	007a1200 	.word	0x007a1200

0800770c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b082      	sub	sp, #8
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007718:	2201      	movs	r2, #1
 800771a:	4013      	ands	r3, r2
 800771c:	d00b      	beq.n	8007736 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	4a4a      	ldr	r2, [pc, #296]	; (8007850 <UART_AdvFeatureConfig+0x144>)
 8007726:	4013      	ands	r3, r2
 8007728:	0019      	movs	r1, r3
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	430a      	orrs	r2, r1
 8007734:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800773a:	2202      	movs	r2, #2
 800773c:	4013      	ands	r3, r2
 800773e:	d00b      	beq.n	8007758 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	4a43      	ldr	r2, [pc, #268]	; (8007854 <UART_AdvFeatureConfig+0x148>)
 8007748:	4013      	ands	r3, r2
 800774a:	0019      	movs	r1, r3
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	430a      	orrs	r2, r1
 8007756:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800775c:	2204      	movs	r2, #4
 800775e:	4013      	ands	r3, r2
 8007760:	d00b      	beq.n	800777a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	4a3b      	ldr	r2, [pc, #236]	; (8007858 <UART_AdvFeatureConfig+0x14c>)
 800776a:	4013      	ands	r3, r2
 800776c:	0019      	movs	r1, r3
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	430a      	orrs	r2, r1
 8007778:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800777e:	2208      	movs	r2, #8
 8007780:	4013      	ands	r3, r2
 8007782:	d00b      	beq.n	800779c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	4a34      	ldr	r2, [pc, #208]	; (800785c <UART_AdvFeatureConfig+0x150>)
 800778c:	4013      	ands	r3, r2
 800778e:	0019      	movs	r1, r3
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	430a      	orrs	r2, r1
 800779a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a0:	2210      	movs	r2, #16
 80077a2:	4013      	ands	r3, r2
 80077a4:	d00b      	beq.n	80077be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	4a2c      	ldr	r2, [pc, #176]	; (8007860 <UART_AdvFeatureConfig+0x154>)
 80077ae:	4013      	ands	r3, r2
 80077b0:	0019      	movs	r1, r3
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	430a      	orrs	r2, r1
 80077bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077c2:	2220      	movs	r2, #32
 80077c4:	4013      	ands	r3, r2
 80077c6:	d00b      	beq.n	80077e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	4a25      	ldr	r2, [pc, #148]	; (8007864 <UART_AdvFeatureConfig+0x158>)
 80077d0:	4013      	ands	r3, r2
 80077d2:	0019      	movs	r1, r3
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	430a      	orrs	r2, r1
 80077de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e4:	2240      	movs	r2, #64	; 0x40
 80077e6:	4013      	ands	r3, r2
 80077e8:	d01d      	beq.n	8007826 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	4a1d      	ldr	r2, [pc, #116]	; (8007868 <UART_AdvFeatureConfig+0x15c>)
 80077f2:	4013      	ands	r3, r2
 80077f4:	0019      	movs	r1, r3
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	430a      	orrs	r2, r1
 8007800:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007806:	2380      	movs	r3, #128	; 0x80
 8007808:	035b      	lsls	r3, r3, #13
 800780a:	429a      	cmp	r2, r3
 800780c:	d10b      	bne.n	8007826 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	4a15      	ldr	r2, [pc, #84]	; (800786c <UART_AdvFeatureConfig+0x160>)
 8007816:	4013      	ands	r3, r2
 8007818:	0019      	movs	r1, r3
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	430a      	orrs	r2, r1
 8007824:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800782a:	2280      	movs	r2, #128	; 0x80
 800782c:	4013      	ands	r3, r2
 800782e:	d00b      	beq.n	8007848 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	4a0e      	ldr	r2, [pc, #56]	; (8007870 <UART_AdvFeatureConfig+0x164>)
 8007838:	4013      	ands	r3, r2
 800783a:	0019      	movs	r1, r3
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	430a      	orrs	r2, r1
 8007846:	605a      	str	r2, [r3, #4]
  }
}
 8007848:	46c0      	nop			; (mov r8, r8)
 800784a:	46bd      	mov	sp, r7
 800784c:	b002      	add	sp, #8
 800784e:	bd80      	pop	{r7, pc}
 8007850:	fffdffff 	.word	0xfffdffff
 8007854:	fffeffff 	.word	0xfffeffff
 8007858:	fffbffff 	.word	0xfffbffff
 800785c:	ffff7fff 	.word	0xffff7fff
 8007860:	ffffefff 	.word	0xffffefff
 8007864:	ffffdfff 	.word	0xffffdfff
 8007868:	ffefffff 	.word	0xffefffff
 800786c:	ff9fffff 	.word	0xff9fffff
 8007870:	fff7ffff 	.word	0xfff7ffff

08007874 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b092      	sub	sp, #72	; 0x48
 8007878:	af02      	add	r7, sp, #8
 800787a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2284      	movs	r2, #132	; 0x84
 8007880:	2100      	movs	r1, #0
 8007882:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007884:	f7fb fd90 	bl	80033a8 <HAL_GetTick>
 8007888:	0003      	movs	r3, r0
 800788a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	2208      	movs	r2, #8
 8007894:	4013      	ands	r3, r2
 8007896:	2b08      	cmp	r3, #8
 8007898:	d12c      	bne.n	80078f4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800789a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800789c:	2280      	movs	r2, #128	; 0x80
 800789e:	0391      	lsls	r1, r2, #14
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	4a46      	ldr	r2, [pc, #280]	; (80079bc <UART_CheckIdleState+0x148>)
 80078a4:	9200      	str	r2, [sp, #0]
 80078a6:	2200      	movs	r2, #0
 80078a8:	f000 f88c 	bl	80079c4 <UART_WaitOnFlagUntilTimeout>
 80078ac:	1e03      	subs	r3, r0, #0
 80078ae:	d021      	beq.n	80078f4 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078b0:	f3ef 8310 	mrs	r3, PRIMASK
 80078b4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80078b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80078b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80078ba:	2301      	movs	r3, #1
 80078bc:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078c0:	f383 8810 	msr	PRIMASK, r3
}
 80078c4:	46c0      	nop			; (mov r8, r8)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	681a      	ldr	r2, [r3, #0]
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2180      	movs	r1, #128	; 0x80
 80078d2:	438a      	bics	r2, r1
 80078d4:	601a      	str	r2, [r3, #0]
 80078d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078dc:	f383 8810 	msr	PRIMASK, r3
}
 80078e0:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2220      	movs	r2, #32
 80078e6:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2278      	movs	r2, #120	; 0x78
 80078ec:	2100      	movs	r1, #0
 80078ee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078f0:	2303      	movs	r3, #3
 80078f2:	e05f      	b.n	80079b4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	2204      	movs	r2, #4
 80078fc:	4013      	ands	r3, r2
 80078fe:	2b04      	cmp	r3, #4
 8007900:	d146      	bne.n	8007990 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007902:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007904:	2280      	movs	r2, #128	; 0x80
 8007906:	03d1      	lsls	r1, r2, #15
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	4a2c      	ldr	r2, [pc, #176]	; (80079bc <UART_CheckIdleState+0x148>)
 800790c:	9200      	str	r2, [sp, #0]
 800790e:	2200      	movs	r2, #0
 8007910:	f000 f858 	bl	80079c4 <UART_WaitOnFlagUntilTimeout>
 8007914:	1e03      	subs	r3, r0, #0
 8007916:	d03b      	beq.n	8007990 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007918:	f3ef 8310 	mrs	r3, PRIMASK
 800791c:	60fb      	str	r3, [r7, #12]
  return(result);
 800791e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007920:	637b      	str	r3, [r7, #52]	; 0x34
 8007922:	2301      	movs	r3, #1
 8007924:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	f383 8810 	msr	PRIMASK, r3
}
 800792c:	46c0      	nop			; (mov r8, r8)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4921      	ldr	r1, [pc, #132]	; (80079c0 <UART_CheckIdleState+0x14c>)
 800793a:	400a      	ands	r2, r1
 800793c:	601a      	str	r2, [r3, #0]
 800793e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007940:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	f383 8810 	msr	PRIMASK, r3
}
 8007948:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800794a:	f3ef 8310 	mrs	r3, PRIMASK
 800794e:	61bb      	str	r3, [r7, #24]
  return(result);
 8007950:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007952:	633b      	str	r3, [r7, #48]	; 0x30
 8007954:	2301      	movs	r3, #1
 8007956:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007958:	69fb      	ldr	r3, [r7, #28]
 800795a:	f383 8810 	msr	PRIMASK, r3
}
 800795e:	46c0      	nop			; (mov r8, r8)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	689a      	ldr	r2, [r3, #8]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	2101      	movs	r1, #1
 800796c:	438a      	bics	r2, r1
 800796e:	609a      	str	r2, [r3, #8]
 8007970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007972:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007974:	6a3b      	ldr	r3, [r7, #32]
 8007976:	f383 8810 	msr	PRIMASK, r3
}
 800797a:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2280      	movs	r2, #128	; 0x80
 8007980:	2120      	movs	r1, #32
 8007982:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2278      	movs	r2, #120	; 0x78
 8007988:	2100      	movs	r1, #0
 800798a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800798c:	2303      	movs	r3, #3
 800798e:	e011      	b.n	80079b4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2220      	movs	r2, #32
 8007994:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2280      	movs	r2, #128	; 0x80
 800799a:	2120      	movs	r1, #32
 800799c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2278      	movs	r2, #120	; 0x78
 80079ae:	2100      	movs	r1, #0
 80079b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80079b2:	2300      	movs	r3, #0
}
 80079b4:	0018      	movs	r0, r3
 80079b6:	46bd      	mov	sp, r7
 80079b8:	b010      	add	sp, #64	; 0x40
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	01ffffff 	.word	0x01ffffff
 80079c0:	fffffedf 	.word	0xfffffedf

080079c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b084      	sub	sp, #16
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	60f8      	str	r0, [r7, #12]
 80079cc:	60b9      	str	r1, [r7, #8]
 80079ce:	603b      	str	r3, [r7, #0]
 80079d0:	1dfb      	adds	r3, r7, #7
 80079d2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079d4:	e04b      	b.n	8007a6e <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079d6:	69bb      	ldr	r3, [r7, #24]
 80079d8:	3301      	adds	r3, #1
 80079da:	d048      	beq.n	8007a6e <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079dc:	f7fb fce4 	bl	80033a8 <HAL_GetTick>
 80079e0:	0002      	movs	r2, r0
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	1ad3      	subs	r3, r2, r3
 80079e6:	69ba      	ldr	r2, [r7, #24]
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d302      	bcc.n	80079f2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80079ec:	69bb      	ldr	r3, [r7, #24]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d101      	bne.n	80079f6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80079f2:	2303      	movs	r3, #3
 80079f4:	e04b      	b.n	8007a8e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	2204      	movs	r2, #4
 80079fe:	4013      	ands	r3, r2
 8007a00:	d035      	beq.n	8007a6e <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	69db      	ldr	r3, [r3, #28]
 8007a08:	2208      	movs	r2, #8
 8007a0a:	4013      	ands	r3, r2
 8007a0c:	2b08      	cmp	r3, #8
 8007a0e:	d111      	bne.n	8007a34 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	2208      	movs	r2, #8
 8007a16:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	0018      	movs	r0, r3
 8007a1c:	f000 f83c 	bl	8007a98 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2284      	movs	r2, #132	; 0x84
 8007a24:	2108      	movs	r1, #8
 8007a26:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2278      	movs	r2, #120	; 0x78
 8007a2c:	2100      	movs	r1, #0
 8007a2e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8007a30:	2301      	movs	r3, #1
 8007a32:	e02c      	b.n	8007a8e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	69da      	ldr	r2, [r3, #28]
 8007a3a:	2380      	movs	r3, #128	; 0x80
 8007a3c:	011b      	lsls	r3, r3, #4
 8007a3e:	401a      	ands	r2, r3
 8007a40:	2380      	movs	r3, #128	; 0x80
 8007a42:	011b      	lsls	r3, r3, #4
 8007a44:	429a      	cmp	r2, r3
 8007a46:	d112      	bne.n	8007a6e <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	2280      	movs	r2, #128	; 0x80
 8007a4e:	0112      	lsls	r2, r2, #4
 8007a50:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	0018      	movs	r0, r3
 8007a56:	f000 f81f 	bl	8007a98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2284      	movs	r2, #132	; 0x84
 8007a5e:	2120      	movs	r1, #32
 8007a60:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2278      	movs	r2, #120	; 0x78
 8007a66:	2100      	movs	r1, #0
 8007a68:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007a6a:	2303      	movs	r3, #3
 8007a6c:	e00f      	b.n	8007a8e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	69db      	ldr	r3, [r3, #28]
 8007a74:	68ba      	ldr	r2, [r7, #8]
 8007a76:	4013      	ands	r3, r2
 8007a78:	68ba      	ldr	r2, [r7, #8]
 8007a7a:	1ad3      	subs	r3, r2, r3
 8007a7c:	425a      	negs	r2, r3
 8007a7e:	4153      	adcs	r3, r2
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	001a      	movs	r2, r3
 8007a84:	1dfb      	adds	r3, r7, #7
 8007a86:	781b      	ldrb	r3, [r3, #0]
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d0a4      	beq.n	80079d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	0018      	movs	r0, r3
 8007a90:	46bd      	mov	sp, r7
 8007a92:	b004      	add	sp, #16
 8007a94:	bd80      	pop	{r7, pc}
	...

08007a98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b08e      	sub	sp, #56	; 0x38
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007aa0:	f3ef 8310 	mrs	r3, PRIMASK
 8007aa4:	617b      	str	r3, [r7, #20]
  return(result);
 8007aa6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007aa8:	637b      	str	r3, [r7, #52]	; 0x34
 8007aaa:	2301      	movs	r3, #1
 8007aac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007aae:	69bb      	ldr	r3, [r7, #24]
 8007ab0:	f383 8810 	msr	PRIMASK, r3
}
 8007ab4:	46c0      	nop			; (mov r8, r8)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	681a      	ldr	r2, [r3, #0]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4926      	ldr	r1, [pc, #152]	; (8007b5c <UART_EndRxTransfer+0xc4>)
 8007ac2:	400a      	ands	r2, r1
 8007ac4:	601a      	str	r2, [r3, #0]
 8007ac6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ac8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007aca:	69fb      	ldr	r3, [r7, #28]
 8007acc:	f383 8810 	msr	PRIMASK, r3
}
 8007ad0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ad2:	f3ef 8310 	mrs	r3, PRIMASK
 8007ad6:	623b      	str	r3, [r7, #32]
  return(result);
 8007ad8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ada:	633b      	str	r3, [r7, #48]	; 0x30
 8007adc:	2301      	movs	r3, #1
 8007ade:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae2:	f383 8810 	msr	PRIMASK, r3
}
 8007ae6:	46c0      	nop			; (mov r8, r8)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	689a      	ldr	r2, [r3, #8]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	2101      	movs	r1, #1
 8007af4:	438a      	bics	r2, r1
 8007af6:	609a      	str	r2, [r3, #8]
 8007af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007afa:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007afe:	f383 8810 	msr	PRIMASK, r3
}
 8007b02:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d118      	bne.n	8007b3e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b0c:	f3ef 8310 	mrs	r3, PRIMASK
 8007b10:	60bb      	str	r3, [r7, #8]
  return(result);
 8007b12:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b16:	2301      	movs	r3, #1
 8007b18:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f383 8810 	msr	PRIMASK, r3
}
 8007b20:	46c0      	nop			; (mov r8, r8)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	2110      	movs	r1, #16
 8007b2e:	438a      	bics	r2, r1
 8007b30:	601a      	str	r2, [r3, #0]
 8007b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	f383 8810 	msr	PRIMASK, r3
}
 8007b3c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2280      	movs	r2, #128	; 0x80
 8007b42:	2120      	movs	r1, #32
 8007b44:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007b52:	46c0      	nop			; (mov r8, r8)
 8007b54:	46bd      	mov	sp, r7
 8007b56:	b00e      	add	sp, #56	; 0x38
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	46c0      	nop			; (mov r8, r8)
 8007b5c:	fffffedf 	.word	0xfffffedf

08007b60 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b084      	sub	sp, #16
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b6c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	225a      	movs	r2, #90	; 0x5a
 8007b72:	2100      	movs	r1, #0
 8007b74:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2252      	movs	r2, #82	; 0x52
 8007b7a:	2100      	movs	r1, #0
 8007b7c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	0018      	movs	r0, r3
 8007b82:	f7ff fc6f 	bl	8007464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b86:	46c0      	nop			; (mov r8, r8)
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	b004      	add	sp, #16
 8007b8c:	bd80      	pop	{r7, pc}

08007b8e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007b8e:	b580      	push	{r7, lr}
 8007b90:	b086      	sub	sp, #24
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b96:	f3ef 8310 	mrs	r3, PRIMASK
 8007b9a:	60bb      	str	r3, [r7, #8]
  return(result);
 8007b9c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007b9e:	617b      	str	r3, [r7, #20]
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f383 8810 	msr	PRIMASK, r3
}
 8007baa:	46c0      	nop			; (mov r8, r8)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	681a      	ldr	r2, [r3, #0]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2140      	movs	r1, #64	; 0x40
 8007bb8:	438a      	bics	r2, r1
 8007bba:	601a      	str	r2, [r3, #0]
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bc0:	693b      	ldr	r3, [r7, #16]
 8007bc2:	f383 8810 	msr	PRIMASK, r3
}
 8007bc6:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2220      	movs	r2, #32
 8007bcc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	0018      	movs	r0, r3
 8007bd8:	f7ff fc3c 	bl	8007454 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bdc:	46c0      	nop			; (mov r8, r8)
 8007bde:	46bd      	mov	sp, r7
 8007be0:	b006      	add	sp, #24
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <_ZdlPvj>:
 8007be4:	b510      	push	{r4, lr}
 8007be6:	f000 fb4e 	bl	8008286 <_ZdlPv>
 8007bea:	bd10      	pop	{r4, pc}

08007bec <_Znwj>:
 8007bec:	b510      	push	{r4, lr}
 8007bee:	1e04      	subs	r4, r0, #0
 8007bf0:	d100      	bne.n	8007bf4 <_Znwj+0x8>
 8007bf2:	3401      	adds	r4, #1
 8007bf4:	0020      	movs	r0, r4
 8007bf6:	f000 fb59 	bl	80082ac <malloc>
 8007bfa:	2800      	cmp	r0, #0
 8007bfc:	d000      	beq.n	8007c00 <_Znwj+0x14>
 8007bfe:	bd10      	pop	{r4, pc}
 8007c00:	f000 fb46 	bl	8008290 <_ZSt15get_new_handlerv>
 8007c04:	2800      	cmp	r0, #0
 8007c06:	d101      	bne.n	8007c0c <_Znwj+0x20>
 8007c08:	f000 fb48 	bl	800829c <abort>
 8007c0c:	4780      	blx	r0
 8007c0e:	e7f1      	b.n	8007bf4 <_Znwj+0x8>

08007c10 <_ZNSaIcEC1Ev>:
 8007c10:	4770      	bx	lr

08007c12 <_ZNSaIcEC1ERKS_>:
 8007c12:	4770      	bx	lr

08007c14 <_ZNSaIcED1Ev>:
 8007c14:	4770      	bx	lr

08007c16 <_ZSt17__throw_bad_allocv>:
 8007c16:	b510      	push	{r4, lr}
 8007c18:	f000 fb40 	bl	800829c <abort>

08007c1c <_ZSt28__throw_bad_array_new_lengthv>:
 8007c1c:	b510      	push	{r4, lr}
 8007c1e:	f000 fb3d 	bl	800829c <abort>

08007c22 <_ZSt19__throw_logic_errorPKc>:
 8007c22:	b510      	push	{r4, lr}
 8007c24:	f000 fb3a 	bl	800829c <abort>

08007c28 <_ZSt20__throw_length_errorPKc>:
 8007c28:	b510      	push	{r4, lr}
 8007c2a:	f000 fb37 	bl	800829c <abort>
	...

08007c30 <_ZSt24__throw_out_of_range_fmtPKcz>:
 8007c30:	b40f      	push	{r0, r1, r2, r3}
 8007c32:	2318      	movs	r3, #24
 8007c34:	b5b3      	push	{r0, r1, r4, r5, r7, lr}
 8007c36:	af00      	add	r7, sp, #0
 8007c38:	18fc      	adds	r4, r7, r3
 8007c3a:	cc20      	ldmia	r4!, {r5}
 8007c3c:	0028      	movs	r0, r5
 8007c3e:	f7f8 fa63 	bl	8000108 <strlen>
 8007c42:	2380      	movs	r3, #128	; 0x80
 8007c44:	009b      	lsls	r3, r3, #2
 8007c46:	18c1      	adds	r1, r0, r3
 8007c48:	4b07      	ldr	r3, [pc, #28]	; (8007c68 <_ZSt24__throw_out_of_range_fmtPKcz+0x38>)
 8007c4a:	002a      	movs	r2, r5
 8007c4c:	18c0      	adds	r0, r0, r3
 8007c4e:	466b      	mov	r3, sp
 8007c50:	08c0      	lsrs	r0, r0, #3
 8007c52:	00c0      	lsls	r0, r0, #3
 8007c54:	1a1b      	subs	r3, r3, r0
 8007c56:	469d      	mov	sp, r3
 8007c58:	0023      	movs	r3, r4
 8007c5a:	4668      	mov	r0, sp
 8007c5c:	607c      	str	r4, [r7, #4]
 8007c5e:	f000 f861 	bl	8007d24 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>
 8007c62:	f000 fb1b 	bl	800829c <abort>
 8007c66:	46c0      	nop			; (mov r8, r8)
 8007c68:	00000207 	.word	0x00000207

08007c6c <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>:
 8007c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c6e:	0006      	movs	r6, r0
 8007c70:	000c      	movs	r4, r1
 8007c72:	b09d      	sub	sp, #116	; 0x74
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	1ba4      	subs	r4, r4, r6
 8007c78:	2269      	movs	r2, #105	; 0x69
 8007c7a:	490f      	ldr	r1, [pc, #60]	; (8007cb8 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_+0x4c>)
 8007c7c:	1d38      	adds	r0, r7, #4
 8007c7e:	f000 fc8f 	bl	80085a0 <memcpy>
 8007c82:	0023      	movs	r3, r4
 8007c84:	466a      	mov	r2, sp
 8007c86:	3370      	adds	r3, #112	; 0x70
 8007c88:	08db      	lsrs	r3, r3, #3
 8007c8a:	00db      	lsls	r3, r3, #3
 8007c8c:	1ad3      	subs	r3, r2, r3
 8007c8e:	469d      	mov	sp, r3
 8007c90:	466d      	mov	r5, sp
 8007c92:	2268      	movs	r2, #104	; 0x68
 8007c94:	1d39      	adds	r1, r7, #4
 8007c96:	0028      	movs	r0, r5
 8007c98:	f000 fc82 	bl	80085a0 <memcpy>
 8007c9c:	0028      	movs	r0, r5
 8007c9e:	0022      	movs	r2, r4
 8007ca0:	0031      	movs	r1, r6
 8007ca2:	3068      	adds	r0, #104	; 0x68
 8007ca4:	f000 fc7c 	bl	80085a0 <memcpy>
 8007ca8:	2300      	movs	r3, #0
 8007caa:	192c      	adds	r4, r5, r4
 8007cac:	3468      	adds	r4, #104	; 0x68
 8007cae:	0028      	movs	r0, r5
 8007cb0:	7023      	strb	r3, [r4, #0]
 8007cb2:	f7ff ffb6 	bl	8007c22 <_ZSt19__throw_logic_errorPKc>
 8007cb6:	46c0      	nop			; (mov r8, r8)
 8007cb8:	08008938 	.word	0x08008938

08007cbc <_ZN9__gnu_cxx15__concat_size_tEPcjj>:
 8007cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cbe:	b087      	sub	sp, #28
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	b084      	sub	sp, #16
 8007cc4:	466e      	mov	r6, sp
 8007cc6:	0033      	movs	r3, r6
 8007cc8:	0014      	movs	r4, r2
 8007cca:	330c      	adds	r3, #12
 8007ccc:	001d      	movs	r5, r3
 8007cce:	617b      	str	r3, [r7, #20]
 8007cd0:	4b13      	ldr	r3, [pc, #76]	; (8007d20 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x64>)
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	607b      	str	r3, [r7, #4]
 8007cd8:	0020      	movs	r0, r4
 8007cda:	210a      	movs	r1, #10
 8007cdc:	f7f8 faa2 	bl	8000224 <__aeabi_uidivmod>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	3d01      	subs	r5, #1
 8007ce4:	5c5b      	ldrb	r3, [r3, r1]
 8007ce6:	0020      	movs	r0, r4
 8007ce8:	702b      	strb	r3, [r5, #0]
 8007cea:	210a      	movs	r1, #10
 8007cec:	613c      	str	r4, [r7, #16]
 8007cee:	f7f8 fa13 	bl	8000118 <__udivsi3>
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	0004      	movs	r4, r0
 8007cf6:	2b09      	cmp	r3, #9
 8007cf8:	d8ee      	bhi.n	8007cd8 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x1c>
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	1b5d      	subs	r5, r3, r5
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	429d      	cmp	r5, r3
 8007d02:	d809      	bhi.n	8007d18 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x5c>
 8007d04:	1b71      	subs	r1, r6, r5
 8007d06:	002a      	movs	r2, r5
 8007d08:	68f8      	ldr	r0, [r7, #12]
 8007d0a:	310c      	adds	r1, #12
 8007d0c:	f000 fc48 	bl	80085a0 <memcpy>
 8007d10:	0028      	movs	r0, r5
 8007d12:	46bd      	mov	sp, r7
 8007d14:	b007      	add	sp, #28
 8007d16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d18:	2501      	movs	r5, #1
 8007d1a:	426d      	negs	r5, r5
 8007d1c:	e7f8      	b.n	8007d10 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x54>
 8007d1e:	46c0      	nop			; (mov r8, r8)
 8007d20:	080089a1 	.word	0x080089a1

08007d24 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>:
 8007d24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d26:	0006      	movs	r6, r0
 8007d28:	0004      	movs	r4, r0
 8007d2a:	3901      	subs	r1, #1
 8007d2c:	0015      	movs	r5, r2
 8007d2e:	1842      	adds	r2, r0, r1
 8007d30:	9201      	str	r2, [sp, #4]
 8007d32:	782a      	ldrb	r2, [r5, #0]
 8007d34:	2a00      	cmp	r2, #0
 8007d36:	d037      	beq.n	8007da8 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x84>
 8007d38:	9901      	ldr	r1, [sp, #4]
 8007d3a:	428c      	cmp	r4, r1
 8007d3c:	d301      	bcc.n	8007d42 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x1e>
 8007d3e:	0021      	movs	r1, r4
 8007d40:	e019      	b.n	8007d76 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x52>
 8007d42:	2a25      	cmp	r2, #37	; 0x25
 8007d44:	d108      	bne.n	8007d58 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x34>
 8007d46:	786a      	ldrb	r2, [r5, #1]
 8007d48:	2a73      	cmp	r2, #115	; 0x73
 8007d4a:	d00a      	beq.n	8007d62 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x3e>
 8007d4c:	2a7a      	cmp	r2, #122	; 0x7a
 8007d4e:	d019      	beq.n	8007d84 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x60>
 8007d50:	3a25      	subs	r2, #37	; 0x25
 8007d52:	4251      	negs	r1, r2
 8007d54:	414a      	adcs	r2, r1
 8007d56:	18ad      	adds	r5, r5, r2
 8007d58:	782a      	ldrb	r2, [r5, #0]
 8007d5a:	3501      	adds	r5, #1
 8007d5c:	7022      	strb	r2, [r4, #0]
 8007d5e:	3401      	adds	r4, #1
 8007d60:	e7e7      	b.n	8007d32 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 8007d62:	0022      	movs	r2, r4
 8007d64:	cb02      	ldmia	r3!, {r1}
 8007d66:	7808      	ldrb	r0, [r1, #0]
 8007d68:	0014      	movs	r4, r2
 8007d6a:	2800      	cmp	r0, #0
 8007d6c:	d01a      	beq.n	8007da4 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x80>
 8007d6e:	9c01      	ldr	r4, [sp, #4]
 8007d70:	4294      	cmp	r4, r2
 8007d72:	d103      	bne.n	8007d7c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x58>
 8007d74:	9901      	ldr	r1, [sp, #4]
 8007d76:	0030      	movs	r0, r6
 8007d78:	f7ff ff78 	bl	8007c6c <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>
 8007d7c:	7010      	strb	r0, [r2, #0]
 8007d7e:	3101      	adds	r1, #1
 8007d80:	3201      	adds	r2, #1
 8007d82:	e7f0      	b.n	8007d66 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x42>
 8007d84:	78aa      	ldrb	r2, [r5, #2]
 8007d86:	2a75      	cmp	r2, #117	; 0x75
 8007d88:	d1e6      	bne.n	8007d58 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x34>
 8007d8a:	001f      	movs	r7, r3
 8007d8c:	9b01      	ldr	r3, [sp, #4]
 8007d8e:	0020      	movs	r0, r4
 8007d90:	cf04      	ldmia	r7!, {r2}
 8007d92:	1b19      	subs	r1, r3, r4
 8007d94:	f7ff ff92 	bl	8007cbc <_ZN9__gnu_cxx15__concat_size_tEPcjj>
 8007d98:	2800      	cmp	r0, #0
 8007d9a:	ddd0      	ble.n	8007d3e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x1a>
 8007d9c:	003b      	movs	r3, r7
 8007d9e:	1824      	adds	r4, r4, r0
 8007da0:	3503      	adds	r5, #3
 8007da2:	e7c6      	b.n	8007d32 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 8007da4:	3502      	adds	r5, #2
 8007da6:	e7c4      	b.n	8007d32 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 8007da8:	1ba0      	subs	r0, r4, r6
 8007daa:	7022      	strb	r2, [r4, #0]
 8007dac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08007dae <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 8007dae:	b510      	push	{r4, lr}
 8007db0:	2a00      	cmp	r2, #0
 8007db2:	d001      	beq.n	8007db8 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0xa>
 8007db4:	f000 fbf4 	bl	80085a0 <memcpy>
 8007db8:	bd10      	pop	{r4, pc}
	...

08007dbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 8007dbc:	2080      	movs	r0, #128	; 0x80
 8007dbe:	680b      	ldr	r3, [r1, #0]
 8007dc0:	b510      	push	{r4, lr}
 8007dc2:	05c0      	lsls	r0, r0, #23
 8007dc4:	4283      	cmp	r3, r0
 8007dc6:	d302      	bcc.n	8007dce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x12>
 8007dc8:	480a      	ldr	r0, [pc, #40]	; (8007df4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x38>)
 8007dca:	f7ff ff2d 	bl	8007c28 <_ZSt20__throw_length_errorPKc>
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d905      	bls.n	8007dde <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x22>
 8007dd2:	0052      	lsls	r2, r2, #1
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d202      	bcs.n	8007dde <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x22>
 8007dd8:	4282      	cmp	r2, r0
 8007dda:	d205      	bcs.n	8007de8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 8007ddc:	600a      	str	r2, [r1, #0]
 8007dde:	6808      	ldr	r0, [r1, #0]
 8007de0:	3001      	adds	r0, #1
 8007de2:	d504      	bpl.n	8007dee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x32>
 8007de4:	f7ff ff17 	bl	8007c16 <_ZSt17__throw_bad_allocv>
 8007de8:	4b03      	ldr	r3, [pc, #12]	; (8007df8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x3c>)
 8007dea:	600b      	str	r3, [r1, #0]
 8007dec:	e7f7      	b.n	8007dde <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x22>
 8007dee:	f7ff fefd 	bl	8007bec <_Znwj>
 8007df2:	bd10      	pop	{r4, pc}
 8007df4:	080089ac 	.word	0x080089ac
 8007df8:	3fffffff 	.word	0x3fffffff

08007dfc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8007dfc:	0003      	movs	r3, r0
 8007dfe:	6800      	ldr	r0, [r0, #0]
 8007e00:	3308      	adds	r3, #8
 8007e02:	b510      	push	{r4, lr}
 8007e04:	4298      	cmp	r0, r3
 8007e06:	d001      	beq.n	8007e0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x10>
 8007e08:	f000 fa3d 	bl	8008286 <_ZdlPv>
 8007e0c:	bd10      	pop	{r4, pc}
	...

08007e10 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>:
 8007e10:	6843      	ldr	r3, [r0, #4]
 8007e12:	b510      	push	{r4, lr}
 8007e14:	000c      	movs	r4, r1
 8007e16:	0011      	movs	r1, r2
 8007e18:	429c      	cmp	r4, r3
 8007e1a:	d903      	bls.n	8007e24 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x14>
 8007e1c:	0022      	movs	r2, r4
 8007e1e:	4802      	ldr	r0, [pc, #8]	; (8007e28 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x18>)
 8007e20:	f7ff ff06 	bl	8007c30 <_ZSt24__throw_out_of_range_fmtPKcz>
 8007e24:	0020      	movs	r0, r4
 8007e26:	bd10      	pop	{r4, pc}
 8007e28:	080089c4 	.word	0x080089c4

08007e2c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
 8007e2c:	b510      	push	{r4, lr}
 8007e2e:	4c05      	ldr	r4, [pc, #20]	; (8007e44 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x18>)
 8007e30:	6840      	ldr	r0, [r0, #4]
 8007e32:	1909      	adds	r1, r1, r4
 8007e34:	1a09      	subs	r1, r1, r0
 8007e36:	4291      	cmp	r1, r2
 8007e38:	d202      	bcs.n	8007e40 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x14>
 8007e3a:	0018      	movs	r0, r3
 8007e3c:	f7ff fef4 	bl	8007c28 <_ZSt20__throw_length_errorPKc>
 8007e40:	bd10      	pop	{r4, pc}
 8007e42:	46c0      	nop			; (mov r8, r8)
 8007e44:	3fffffff 	.word	0x3fffffff

08007e48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 8007e48:	b510      	push	{r4, lr}
 8007e4a:	2a01      	cmp	r2, #1
 8007e4c:	d102      	bne.n	8007e54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xc>
 8007e4e:	780b      	ldrb	r3, [r1, #0]
 8007e50:	7003      	strb	r3, [r0, #0]
 8007e52:	bd10      	pop	{r4, pc}
 8007e54:	f7ff ffab 	bl	8007dae <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>
 8007e58:	e7fb      	b.n	8007e52 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xa>

08007e5a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
 8007e5a:	b510      	push	{r4, lr}
 8007e5c:	2a01      	cmp	r2, #1
 8007e5e:	d102      	bne.n	8007e66 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xc>
 8007e60:	780b      	ldrb	r3, [r1, #0]
 8007e62:	7003      	strb	r3, [r0, #0]
 8007e64:	bd10      	pop	{r4, pc}
 8007e66:	2a00      	cmp	r2, #0
 8007e68:	d0fc      	beq.n	8007e64 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xa>
 8007e6a:	f000 fae7 	bl	800843c <memmove>
 8007e6e:	e7f9      	b.n	8007e64 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xa>

08007e70 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
 8007e70:	000b      	movs	r3, r1
 8007e72:	b510      	push	{r4, lr}
 8007e74:	0011      	movs	r1, r2
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d101      	bne.n	8007e7e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0xe>
 8007e7a:	7002      	strb	r2, [r0, #0]
 8007e7c:	bd10      	pop	{r4, pc}
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d0fc      	beq.n	8007e7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0xc>
 8007e82:	001a      	movs	r2, r3
 8007e84:	f000 faed 	bl	8008462 <memset>
 8007e88:	e7f8      	b.n	8007e7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0xc>

08007e8a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>:
 8007e8a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e8c:	0004      	movs	r4, r0
 8007e8e:	0015      	movs	r5, r2
 8007e90:	9101      	str	r1, [sp, #4]
 8007e92:	290f      	cmp	r1, #15
 8007e94:	d906      	bls.n	8007ea4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x1a>
 8007e96:	2200      	movs	r2, #0
 8007e98:	a901      	add	r1, sp, #4
 8007e9a:	f7ff ff8f 	bl	8007dbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007e9e:	9b01      	ldr	r3, [sp, #4]
 8007ea0:	6020      	str	r0, [r4, #0]
 8007ea2:	60a3      	str	r3, [r4, #8]
 8007ea4:	9901      	ldr	r1, [sp, #4]
 8007ea6:	2900      	cmp	r1, #0
 8007ea8:	d003      	beq.n	8007eb2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x28>
 8007eaa:	002a      	movs	r2, r5
 8007eac:	6820      	ldr	r0, [r4, #0]
 8007eae:	f7ff ffdf 	bl	8007e70 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>
 8007eb2:	2100      	movs	r1, #0
 8007eb4:	9b01      	ldr	r3, [sp, #4]
 8007eb6:	6822      	ldr	r2, [r4, #0]
 8007eb8:	6063      	str	r3, [r4, #4]
 8007eba:	54d1      	strb	r1, [r2, r3]
 8007ebc:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08007ebe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 8007ebe:	b510      	push	{r4, lr}
 8007ec0:	1a52      	subs	r2, r2, r1
 8007ec2:	f7ff ffc1 	bl	8007e48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007ec6:	bd10      	pop	{r4, pc}

08007ec8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 8007ec8:	b510      	push	{r4, lr}
 8007eca:	1a52      	subs	r2, r2, r1
 8007ecc:	f7ff ffbc 	bl	8007e48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007ed0:	bd10      	pop	{r4, pc}

08007ed2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>:
 8007ed2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ed4:	0004      	movs	r4, r0
 8007ed6:	000e      	movs	r6, r1
 8007ed8:	4288      	cmp	r0, r1
 8007eda:	d020      	beq.n	8007f1e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x4c>
 8007edc:	0003      	movs	r3, r0
 8007ede:	684d      	ldr	r5, [r1, #4]
 8007ee0:	6801      	ldr	r1, [r0, #0]
 8007ee2:	3308      	adds	r3, #8
 8007ee4:	220f      	movs	r2, #15
 8007ee6:	4299      	cmp	r1, r3
 8007ee8:	d000      	beq.n	8007eec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x1a>
 8007eea:	6882      	ldr	r2, [r0, #8]
 8007eec:	42aa      	cmp	r2, r5
 8007eee:	d20b      	bcs.n	8007f08 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x36>
 8007ef0:	a901      	add	r1, sp, #4
 8007ef2:	0020      	movs	r0, r4
 8007ef4:	9501      	str	r5, [sp, #4]
 8007ef6:	f7ff ff61 	bl	8007dbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007efa:	0007      	movs	r7, r0
 8007efc:	0020      	movs	r0, r4
 8007efe:	f7ff ff7d 	bl	8007dfc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8007f02:	9b01      	ldr	r3, [sp, #4]
 8007f04:	6027      	str	r7, [r4, #0]
 8007f06:	60a3      	str	r3, [r4, #8]
 8007f08:	2d00      	cmp	r5, #0
 8007f0a:	d004      	beq.n	8007f16 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x44>
 8007f0c:	002a      	movs	r2, r5
 8007f0e:	6831      	ldr	r1, [r6, #0]
 8007f10:	6820      	ldr	r0, [r4, #0]
 8007f12:	f7ff ff99 	bl	8007e48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007f16:	2200      	movs	r2, #0
 8007f18:	6823      	ldr	r3, [r4, #0]
 8007f1a:	6065      	str	r5, [r4, #4]
 8007f1c:	555a      	strb	r2, [r3, r5]
 8007f1e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08007f20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 8007f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f22:	001f      	movs	r7, r3
 8007f24:	6843      	ldr	r3, [r0, #4]
 8007f26:	b085      	sub	sp, #20
 8007f28:	000d      	movs	r5, r1
 8007f2a:	1889      	adds	r1, r1, r2
 8007f2c:	9101      	str	r1, [sp, #4]
 8007f2e:	1a59      	subs	r1, r3, r1
 8007f30:	9100      	str	r1, [sp, #0]
 8007f32:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007f34:	0004      	movs	r4, r0
 8007f36:	1a8a      	subs	r2, r1, r2
 8007f38:	18d2      	adds	r2, r2, r3
 8007f3a:	0003      	movs	r3, r0
 8007f3c:	6801      	ldr	r1, [r0, #0]
 8007f3e:	3308      	adds	r3, #8
 8007f40:	9203      	str	r2, [sp, #12]
 8007f42:	220f      	movs	r2, #15
 8007f44:	4299      	cmp	r1, r3
 8007f46:	d000      	beq.n	8007f4a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x2a>
 8007f48:	6882      	ldr	r2, [r0, #8]
 8007f4a:	0020      	movs	r0, r4
 8007f4c:	a903      	add	r1, sp, #12
 8007f4e:	f7ff ff35 	bl	8007dbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007f52:	0006      	movs	r6, r0
 8007f54:	2d00      	cmp	r5, #0
 8007f56:	d003      	beq.n	8007f60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x40>
 8007f58:	002a      	movs	r2, r5
 8007f5a:	6821      	ldr	r1, [r4, #0]
 8007f5c:	f7ff ff74 	bl	8007e48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007f60:	2f00      	cmp	r7, #0
 8007f62:	d007      	beq.n	8007f74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x54>
 8007f64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d004      	beq.n	8007f74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x54>
 8007f6a:	001a      	movs	r2, r3
 8007f6c:	0039      	movs	r1, r7
 8007f6e:	1970      	adds	r0, r6, r5
 8007f70:	f7ff ff6a 	bl	8007e48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007f74:	9b00      	ldr	r3, [sp, #0]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d008      	beq.n	8007f8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x6c>
 8007f7a:	9b01      	ldr	r3, [sp, #4]
 8007f7c:	6821      	ldr	r1, [r4, #0]
 8007f7e:	9a00      	ldr	r2, [sp, #0]
 8007f80:	18c9      	adds	r1, r1, r3
 8007f82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f84:	18e8      	adds	r0, r5, r3
 8007f86:	1830      	adds	r0, r6, r0
 8007f88:	f7ff ff5e 	bl	8007e48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007f8c:	0020      	movs	r0, r4
 8007f8e:	f7ff ff35 	bl	8007dfc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8007f92:	9b03      	ldr	r3, [sp, #12]
 8007f94:	6026      	str	r6, [r4, #0]
 8007f96:	60a3      	str	r3, [r4, #8]
 8007f98:	b005      	add	sp, #20
 8007f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007f9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj>:
 8007f9c:	b570      	push	{r4, r5, r6, lr}
 8007f9e:	0004      	movs	r4, r0
 8007fa0:	6840      	ldr	r0, [r0, #4]
 8007fa2:	000b      	movs	r3, r1
 8007fa4:	1889      	adds	r1, r1, r2
 8007fa6:	0015      	movs	r5, r2
 8007fa8:	1a42      	subs	r2, r0, r1
 8007faa:	4288      	cmp	r0, r1
 8007fac:	d006      	beq.n	8007fbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj+0x20>
 8007fae:	2d00      	cmp	r5, #0
 8007fb0:	d004      	beq.n	8007fbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj+0x20>
 8007fb2:	6820      	ldr	r0, [r4, #0]
 8007fb4:	1841      	adds	r1, r0, r1
 8007fb6:	18c0      	adds	r0, r0, r3
 8007fb8:	f7ff ff4f 	bl	8007e5a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8007fbc:	2100      	movs	r1, #0
 8007fbe:	6863      	ldr	r3, [r4, #4]
 8007fc0:	6822      	ldr	r2, [r4, #0]
 8007fc2:	1b5b      	subs	r3, r3, r5
 8007fc4:	6063      	str	r3, [r4, #4]
 8007fc6:	54d1      	strb	r1, [r2, r3]
 8007fc8:	bd70      	pop	{r4, r5, r6, pc}

08007fca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS3_>:
 8007fca:	0003      	movs	r3, r0
 8007fcc:	3308      	adds	r3, #8
 8007fce:	6003      	str	r3, [r0, #0]
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	6043      	str	r3, [r0, #4]
 8007fd4:	7203      	strb	r3, [r0, #8]
 8007fd6:	4770      	bx	lr

08007fd8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EjcRKS3_>:
 8007fd8:	0003      	movs	r3, r0
 8007fda:	b510      	push	{r4, lr}
 8007fdc:	0004      	movs	r4, r0
 8007fde:	3308      	adds	r3, #8
 8007fe0:	6003      	str	r3, [r0, #0]
 8007fe2:	f7ff ff52 	bl	8007e8a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>
 8007fe6:	0020      	movs	r0, r4
 8007fe8:	bd10      	pop	{r4, pc}

08007fea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
 8007fea:	b570      	push	{r4, r5, r6, lr}
 8007fec:	0005      	movs	r5, r0
 8007fee:	000e      	movs	r6, r1
 8007ff0:	3008      	adds	r0, #8
 8007ff2:	6028      	str	r0, [r5, #0]
 8007ff4:	680b      	ldr	r3, [r1, #0]
 8007ff6:	3608      	adds	r6, #8
 8007ff8:	000c      	movs	r4, r1
 8007ffa:	429e      	cmp	r6, r3
 8007ffc:	d10b      	bne.n	8008016 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x2c>
 8007ffe:	2210      	movs	r2, #16
 8008000:	0031      	movs	r1, r6
 8008002:	f7ff fed4 	bl	8007dae <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>
 8008006:	6863      	ldr	r3, [r4, #4]
 8008008:	0028      	movs	r0, r5
 800800a:	606b      	str	r3, [r5, #4]
 800800c:	2300      	movs	r3, #0
 800800e:	6026      	str	r6, [r4, #0]
 8008010:	6063      	str	r3, [r4, #4]
 8008012:	7223      	strb	r3, [r4, #8]
 8008014:	bd70      	pop	{r4, r5, r6, pc}
 8008016:	602b      	str	r3, [r5, #0]
 8008018:	688b      	ldr	r3, [r1, #8]
 800801a:	60ab      	str	r3, [r5, #8]
 800801c:	e7f3      	b.n	8008006 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x1c>

0800801e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800801e:	b510      	push	{r4, lr}
 8008020:	0004      	movs	r4, r0
 8008022:	f7ff feeb 	bl	8007dfc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8008026:	0020      	movs	r0, r4
 8008028:	bd10      	pop	{r4, pc}

0800802a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>:
 800802a:	b510      	push	{r4, lr}
 800802c:	0004      	movs	r4, r0
 800802e:	f7ff ff50 	bl	8007ed2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 8008032:	0020      	movs	r0, r4
 8008034:	bd10      	pop	{r4, pc}

08008036 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>:
 8008036:	680b      	ldr	r3, [r1, #0]
 8008038:	b570      	push	{r4, r5, r6, lr}
 800803a:	000c      	movs	r4, r1
 800803c:	3108      	adds	r1, #8
 800803e:	0005      	movs	r5, r0
 8008040:	6800      	ldr	r0, [r0, #0]
 8008042:	4299      	cmp	r1, r3
 8008044:	d111      	bne.n	800806a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x34>
 8008046:	42a5      	cmp	r5, r4
 8008048:	d009      	beq.n	800805e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x28>
 800804a:	6862      	ldr	r2, [r4, #4]
 800804c:	2a00      	cmp	r2, #0
 800804e:	d001      	beq.n	8008054 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x1e>
 8008050:	f7ff fefa 	bl	8007e48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8008054:	2100      	movs	r1, #0
 8008056:	6863      	ldr	r3, [r4, #4]
 8008058:	682a      	ldr	r2, [r5, #0]
 800805a:	606b      	str	r3, [r5, #4]
 800805c:	54d1      	strb	r1, [r2, r3]
 800805e:	2300      	movs	r3, #0
 8008060:	6822      	ldr	r2, [r4, #0]
 8008062:	0028      	movs	r0, r5
 8008064:	6063      	str	r3, [r4, #4]
 8008066:	7013      	strb	r3, [r2, #0]
 8008068:	bd70      	pop	{r4, r5, r6, pc}
 800806a:	002e      	movs	r6, r5
 800806c:	3608      	adds	r6, #8
 800806e:	42b0      	cmp	r0, r6
 8008070:	d00a      	beq.n	8008088 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x52>
 8008072:	68aa      	ldr	r2, [r5, #8]
 8008074:	602b      	str	r3, [r5, #0]
 8008076:	6863      	ldr	r3, [r4, #4]
 8008078:	606b      	str	r3, [r5, #4]
 800807a:	68a3      	ldr	r3, [r4, #8]
 800807c:	60ab      	str	r3, [r5, #8]
 800807e:	2800      	cmp	r0, #0
 8008080:	d004      	beq.n	800808c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x56>
 8008082:	6020      	str	r0, [r4, #0]
 8008084:	60a2      	str	r2, [r4, #8]
 8008086:	e7ea      	b.n	800805e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x28>
 8008088:	2000      	movs	r0, #0
 800808a:	e7f3      	b.n	8008074 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x3e>
 800808c:	6021      	str	r1, [r4, #0]
 800808e:	e7e6      	b.n	800805e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x28>

08008090 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
 8008090:	6840      	ldr	r0, [r0, #4]
 8008092:	4770      	bx	lr

08008094 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
 8008094:	6840      	ldr	r0, [r0, #4]
 8008096:	4770      	bx	lr

08008098 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj>:
 8008098:	0003      	movs	r3, r0
 800809a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800809c:	9101      	str	r1, [sp, #4]
 800809e:	6801      	ldr	r1, [r0, #0]
 80080a0:	3308      	adds	r3, #8
 80080a2:	0004      	movs	r4, r0
 80080a4:	220f      	movs	r2, #15
 80080a6:	4299      	cmp	r1, r3
 80080a8:	d000      	beq.n	80080ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj+0x14>
 80080aa:	6882      	ldr	r2, [r0, #8]
 80080ac:	9b01      	ldr	r3, [sp, #4]
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d90f      	bls.n	80080d2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEj+0x3a>
 80080b2:	a901      	add	r1, sp, #4
 80080b4:	0020      	movs	r0, r4
 80080b6:	f7ff fe81 	bl	8007dbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80080ba:	0005      	movs	r5, r0
 80080bc:	6862      	ldr	r2, [r4, #4]
 80080be:	6821      	ldr	r1, [r4, #0]
 80080c0:	3201      	adds	r2, #1
 80080c2:	f7ff fec1 	bl	8007e48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80080c6:	0020      	movs	r0, r4
 80080c8:	f7ff fe98 	bl	8007dfc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80080cc:	9b01      	ldr	r3, [sp, #4]
 80080ce:	6025      	str	r5, [r4, #0]
 80080d0:	60a3      	str	r3, [r4, #8]
 80080d2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080080d4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
 80080d4:	6800      	ldr	r0, [r0, #0]
 80080d6:	1840      	adds	r0, r0, r1
 80080d8:	4770      	bx	lr
	...

080080dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj>:
 80080dc:	b570      	push	{r4, r5, r6, lr}
 80080de:	0016      	movs	r6, r2
 80080e0:	4a0c      	ldr	r2, [pc, #48]	; (8008114 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x38>)
 80080e2:	0004      	movs	r4, r0
 80080e4:	000d      	movs	r5, r1
 80080e6:	f7ff fe93 	bl	8007e10 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 80080ea:	1c73      	adds	r3, r6, #1
 80080ec:	d105      	bne.n	80080fa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x1e>
 80080ee:	2200      	movs	r2, #0
 80080f0:	6823      	ldr	r3, [r4, #0]
 80080f2:	6065      	str	r5, [r4, #4]
 80080f4:	555a      	strb	r2, [r3, r5]
 80080f6:	0020      	movs	r0, r4
 80080f8:	bd70      	pop	{r4, r5, r6, pc}
 80080fa:	2e00      	cmp	r6, #0
 80080fc:	d0fb      	beq.n	80080f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x1a>
 80080fe:	6862      	ldr	r2, [r4, #4]
 8008100:	1b52      	subs	r2, r2, r5
 8008102:	42b2      	cmp	r2, r6
 8008104:	d900      	bls.n	8008108 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x2c>
 8008106:	0032      	movs	r2, r6
 8008108:	0029      	movs	r1, r5
 800810a:	0020      	movs	r0, r4
 800810c:	f7ff ff46 	bl	8007f9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj>
 8008110:	e7f1      	b.n	80080f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5eraseEjj+0x1a>
 8008112:	46c0      	nop			; (mov r8, r8)
 8008114:	080089fb 	.word	0x080089fb

08008118 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
 8008118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800811a:	0004      	movs	r4, r0
 800811c:	0027      	movs	r7, r4
 800811e:	000b      	movs	r3, r1
 8008120:	6841      	ldr	r1, [r0, #4]
 8008122:	6800      	ldr	r0, [r0, #0]
 8008124:	3708      	adds	r7, #8
 8008126:	260f      	movs	r6, #15
 8008128:	188d      	adds	r5, r1, r2
 800812a:	42b8      	cmp	r0, r7
 800812c:	d000      	beq.n	8008130 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x18>
 800812e:	68a6      	ldr	r6, [r4, #8]
 8008130:	42b5      	cmp	r5, r6
 8008132:	d80b      	bhi.n	800814c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x34>
 8008134:	2a00      	cmp	r2, #0
 8008136:	d003      	beq.n	8008140 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x28>
 8008138:	1840      	adds	r0, r0, r1
 800813a:	0019      	movs	r1, r3
 800813c:	f7ff fe84 	bl	8007e48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8008140:	2200      	movs	r2, #0
 8008142:	6823      	ldr	r3, [r4, #0]
 8008144:	6065      	str	r5, [r4, #4]
 8008146:	0020      	movs	r0, r4
 8008148:	555a      	strb	r2, [r3, r5]
 800814a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800814c:	9200      	str	r2, [sp, #0]
 800814e:	0020      	movs	r0, r4
 8008150:	2200      	movs	r2, #0
 8008152:	f7ff fee5 	bl	8007f20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 8008156:	e7f3      	b.n	8008140 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x28>

08008158 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>:
 8008158:	b510      	push	{r4, lr}
 800815a:	c906      	ldmia	r1, {r1, r2}
 800815c:	f7ff ffdc 	bl	8008118 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 8008160:	bd10      	pop	{r4, pc}
	...

08008164 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>:
 8008164:	b570      	push	{r4, r5, r6, lr}
 8008166:	000e      	movs	r6, r1
 8008168:	0015      	movs	r5, r2
 800816a:	0004      	movs	r4, r0
 800816c:	4b04      	ldr	r3, [pc, #16]	; (8008180 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj+0x1c>)
 800816e:	2100      	movs	r1, #0
 8008170:	f7ff fe5c 	bl	8007e2c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 8008174:	002a      	movs	r2, r5
 8008176:	0031      	movs	r1, r6
 8008178:	0020      	movs	r0, r4
 800817a:	f7ff ffcd 	bl	8008118 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 800817e:	bd70      	pop	{r4, r5, r6, pc}
 8008180:	08008a0f 	.word	0x08008a0f

08008184 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>:
 8008184:	b570      	push	{r4, r5, r6, lr}
 8008186:	0004      	movs	r4, r0
 8008188:	0008      	movs	r0, r1
 800818a:	000d      	movs	r5, r1
 800818c:	f7f7 ffbc 	bl	8000108 <strlen>
 8008190:	0006      	movs	r6, r0
 8008192:	0002      	movs	r2, r0
 8008194:	4b05      	ldr	r3, [pc, #20]	; (80081ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc+0x28>)
 8008196:	0020      	movs	r0, r4
 8008198:	2100      	movs	r1, #0
 800819a:	f7ff fe47 	bl	8007e2c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 800819e:	0032      	movs	r2, r6
 80081a0:	0029      	movs	r1, r5
 80081a2:	0020      	movs	r0, r4
 80081a4:	f7ff ffb8 	bl	8008118 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 80081a8:	bd70      	pop	{r4, r5, r6, pc}
 80081aa:	46c0      	nop			; (mov r8, r8)
 80081ac:	08008a0f 	.word	0x08008a0f

080081b0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13get_allocatorEv>:
 80081b0:	4770      	bx	lr
	...

080081b4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
 80081b4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081b6:	0004      	movs	r4, r0
 80081b8:	000d      	movs	r5, r1
 80081ba:	0016      	movs	r6, r2
 80081bc:	2900      	cmp	r1, #0
 80081be:	d104      	bne.n	80081ca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x16>
 80081c0:	2a00      	cmp	r2, #0
 80081c2:	d002      	beq.n	80081ca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x16>
 80081c4:	480c      	ldr	r0, [pc, #48]	; (80081f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>)
 80081c6:	f7ff fd2c 	bl	8007c22 <_ZSt19__throw_logic_errorPKc>
 80081ca:	1b73      	subs	r3, r6, r5
 80081cc:	9301      	str	r3, [sp, #4]
 80081ce:	2b0f      	cmp	r3, #15
 80081d0:	d907      	bls.n	80081e2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x2e>
 80081d2:	2200      	movs	r2, #0
 80081d4:	0020      	movs	r0, r4
 80081d6:	a901      	add	r1, sp, #4
 80081d8:	f7ff fdf0 	bl	8007dbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80081dc:	9b01      	ldr	r3, [sp, #4]
 80081de:	6020      	str	r0, [r4, #0]
 80081e0:	60a3      	str	r3, [r4, #8]
 80081e2:	0032      	movs	r2, r6
 80081e4:	0029      	movs	r1, r5
 80081e6:	6820      	ldr	r0, [r4, #0]
 80081e8:	f7ff fe69 	bl	8007ebe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
 80081ec:	2100      	movs	r1, #0
 80081ee:	9b01      	ldr	r3, [sp, #4]
 80081f0:	6822      	ldr	r2, [r4, #0]
 80081f2:	6063      	str	r3, [r4, #4]
 80081f4:	54d1      	strb	r1, [r2, r3]
 80081f6:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 80081f8:	08008a24 	.word	0x08008a24

080081fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>:
 80081fc:	0002      	movs	r2, r0
 80081fe:	000b      	movs	r3, r1
 8008200:	b510      	push	{r4, lr}
 8008202:	0004      	movs	r4, r0
 8008204:	3208      	adds	r2, #8
 8008206:	6002      	str	r2, [r0, #0]
 8008208:	cb06      	ldmia	r3!, {r1, r2}
 800820a:	2300      	movs	r3, #0
 800820c:	188a      	adds	r2, r1, r2
 800820e:	f7ff ffd1 	bl	80081b4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
 8008212:	0020      	movs	r0, r4
 8008214:	bd10      	pop	{r4, pc}
	...

08008218 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 8008218:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800821a:	0004      	movs	r4, r0
 800821c:	000d      	movs	r5, r1
 800821e:	0016      	movs	r6, r2
 8008220:	2900      	cmp	r1, #0
 8008222:	d104      	bne.n	800822e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x16>
 8008224:	2a00      	cmp	r2, #0
 8008226:	d002      	beq.n	800822e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x16>
 8008228:	480c      	ldr	r0, [pc, #48]	; (800825c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 800822a:	f7ff fcfa 	bl	8007c22 <_ZSt19__throw_logic_errorPKc>
 800822e:	1b73      	subs	r3, r6, r5
 8008230:	9301      	str	r3, [sp, #4]
 8008232:	2b0f      	cmp	r3, #15
 8008234:	d907      	bls.n	8008246 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2e>
 8008236:	2200      	movs	r2, #0
 8008238:	0020      	movs	r0, r4
 800823a:	a901      	add	r1, sp, #4
 800823c:	f7ff fdbe 	bl	8007dbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8008240:	9b01      	ldr	r3, [sp, #4]
 8008242:	6020      	str	r0, [r4, #0]
 8008244:	60a3      	str	r3, [r4, #8]
 8008246:	0032      	movs	r2, r6
 8008248:	0029      	movs	r1, r5
 800824a:	6820      	ldr	r0, [r4, #0]
 800824c:	f7ff fe3c 	bl	8007ec8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 8008250:	2100      	movs	r1, #0
 8008252:	9b01      	ldr	r3, [sp, #4]
 8008254:	6822      	ldr	r2, [r4, #0]
 8008256:	6063      	str	r3, [r4, #4]
 8008258:	54d1      	strb	r1, [r2, r3]
 800825a:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 800825c:	08008a24 	.word	0x08008a24

08008260 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 8008260:	0003      	movs	r3, r0
 8008262:	3308      	adds	r3, #8
 8008264:	b570      	push	{r4, r5, r6, lr}
 8008266:	2201      	movs	r2, #1
 8008268:	0004      	movs	r4, r0
 800826a:	1e0d      	subs	r5, r1, #0
 800826c:	6003      	str	r3, [r0, #0]
 800826e:	d003      	beq.n	8008278 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x18>
 8008270:	0008      	movs	r0, r1
 8008272:	f7f7 ff49 	bl	8000108 <strlen>
 8008276:	182a      	adds	r2, r5, r0
 8008278:	0029      	movs	r1, r5
 800827a:	0020      	movs	r0, r4
 800827c:	2300      	movs	r3, #0
 800827e:	f7ff ffcb 	bl	8008218 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 8008282:	0020      	movs	r0, r4
 8008284:	bd70      	pop	{r4, r5, r6, pc}

08008286 <_ZdlPv>:
 8008286:	b510      	push	{r4, lr}
 8008288:	f000 f81a 	bl	80082c0 <free>
 800828c:	bd10      	pop	{r4, pc}
	...

08008290 <_ZSt15get_new_handlerv>:
 8008290:	4b01      	ldr	r3, [pc, #4]	; (8008298 <_ZSt15get_new_handlerv+0x8>)
 8008292:	6818      	ldr	r0, [r3, #0]
 8008294:	4770      	bx	lr
 8008296:	46c0      	nop			; (mov r8, r8)
 8008298:	200002d4 	.word	0x200002d4

0800829c <abort>:
 800829c:	2006      	movs	r0, #6
 800829e:	b510      	push	{r4, lr}
 80082a0:	f000 f920 	bl	80084e4 <raise>
 80082a4:	2001      	movs	r0, #1
 80082a6:	f7fa ffb3 	bl	8003210 <_exit>
	...

080082ac <malloc>:
 80082ac:	b510      	push	{r4, lr}
 80082ae:	4b03      	ldr	r3, [pc, #12]	; (80082bc <malloc+0x10>)
 80082b0:	0001      	movs	r1, r0
 80082b2:	6818      	ldr	r0, [r3, #0]
 80082b4:	f000 f830 	bl	8008318 <_malloc_r>
 80082b8:	bd10      	pop	{r4, pc}
 80082ba:	46c0      	nop			; (mov r8, r8)
 80082bc:	20000058 	.word	0x20000058

080082c0 <free>:
 80082c0:	b510      	push	{r4, lr}
 80082c2:	4b03      	ldr	r3, [pc, #12]	; (80082d0 <free+0x10>)
 80082c4:	0001      	movs	r1, r0
 80082c6:	6818      	ldr	r0, [r3, #0]
 80082c8:	f000 f974 	bl	80085b4 <_free_r>
 80082cc:	bd10      	pop	{r4, pc}
 80082ce:	46c0      	nop			; (mov r8, r8)
 80082d0:	20000058 	.word	0x20000058

080082d4 <sbrk_aligned>:
 80082d4:	b570      	push	{r4, r5, r6, lr}
 80082d6:	4e0f      	ldr	r6, [pc, #60]	; (8008314 <sbrk_aligned+0x40>)
 80082d8:	000d      	movs	r5, r1
 80082da:	6831      	ldr	r1, [r6, #0]
 80082dc:	0004      	movs	r4, r0
 80082de:	2900      	cmp	r1, #0
 80082e0:	d102      	bne.n	80082e8 <sbrk_aligned+0x14>
 80082e2:	f000 f91f 	bl	8008524 <_sbrk_r>
 80082e6:	6030      	str	r0, [r6, #0]
 80082e8:	0029      	movs	r1, r5
 80082ea:	0020      	movs	r0, r4
 80082ec:	f000 f91a 	bl	8008524 <_sbrk_r>
 80082f0:	1c43      	adds	r3, r0, #1
 80082f2:	d00a      	beq.n	800830a <sbrk_aligned+0x36>
 80082f4:	2303      	movs	r3, #3
 80082f6:	1cc5      	adds	r5, r0, #3
 80082f8:	439d      	bics	r5, r3
 80082fa:	42a8      	cmp	r0, r5
 80082fc:	d007      	beq.n	800830e <sbrk_aligned+0x3a>
 80082fe:	1a29      	subs	r1, r5, r0
 8008300:	0020      	movs	r0, r4
 8008302:	f000 f90f 	bl	8008524 <_sbrk_r>
 8008306:	3001      	adds	r0, #1
 8008308:	d101      	bne.n	800830e <sbrk_aligned+0x3a>
 800830a:	2501      	movs	r5, #1
 800830c:	426d      	negs	r5, r5
 800830e:	0028      	movs	r0, r5
 8008310:	bd70      	pop	{r4, r5, r6, pc}
 8008312:	46c0      	nop			; (mov r8, r8)
 8008314:	200002dc 	.word	0x200002dc

08008318 <_malloc_r>:
 8008318:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800831a:	2203      	movs	r2, #3
 800831c:	1ccb      	adds	r3, r1, #3
 800831e:	4393      	bics	r3, r2
 8008320:	3308      	adds	r3, #8
 8008322:	0006      	movs	r6, r0
 8008324:	001f      	movs	r7, r3
 8008326:	2b0c      	cmp	r3, #12
 8008328:	d238      	bcs.n	800839c <_malloc_r+0x84>
 800832a:	270c      	movs	r7, #12
 800832c:	42b9      	cmp	r1, r7
 800832e:	d837      	bhi.n	80083a0 <_malloc_r+0x88>
 8008330:	0030      	movs	r0, r6
 8008332:	f000 f873 	bl	800841c <__malloc_lock>
 8008336:	4b38      	ldr	r3, [pc, #224]	; (8008418 <_malloc_r+0x100>)
 8008338:	9300      	str	r3, [sp, #0]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	001c      	movs	r4, r3
 800833e:	2c00      	cmp	r4, #0
 8008340:	d133      	bne.n	80083aa <_malloc_r+0x92>
 8008342:	0039      	movs	r1, r7
 8008344:	0030      	movs	r0, r6
 8008346:	f7ff ffc5 	bl	80082d4 <sbrk_aligned>
 800834a:	0004      	movs	r4, r0
 800834c:	1c43      	adds	r3, r0, #1
 800834e:	d15e      	bne.n	800840e <_malloc_r+0xf6>
 8008350:	9b00      	ldr	r3, [sp, #0]
 8008352:	681c      	ldr	r4, [r3, #0]
 8008354:	0025      	movs	r5, r4
 8008356:	2d00      	cmp	r5, #0
 8008358:	d14e      	bne.n	80083f8 <_malloc_r+0xe0>
 800835a:	2c00      	cmp	r4, #0
 800835c:	d051      	beq.n	8008402 <_malloc_r+0xea>
 800835e:	6823      	ldr	r3, [r4, #0]
 8008360:	0029      	movs	r1, r5
 8008362:	18e3      	adds	r3, r4, r3
 8008364:	0030      	movs	r0, r6
 8008366:	9301      	str	r3, [sp, #4]
 8008368:	f000 f8dc 	bl	8008524 <_sbrk_r>
 800836c:	9b01      	ldr	r3, [sp, #4]
 800836e:	4283      	cmp	r3, r0
 8008370:	d147      	bne.n	8008402 <_malloc_r+0xea>
 8008372:	6823      	ldr	r3, [r4, #0]
 8008374:	0030      	movs	r0, r6
 8008376:	1aff      	subs	r7, r7, r3
 8008378:	0039      	movs	r1, r7
 800837a:	f7ff ffab 	bl	80082d4 <sbrk_aligned>
 800837e:	3001      	adds	r0, #1
 8008380:	d03f      	beq.n	8008402 <_malloc_r+0xea>
 8008382:	6823      	ldr	r3, [r4, #0]
 8008384:	19db      	adds	r3, r3, r7
 8008386:	6023      	str	r3, [r4, #0]
 8008388:	9b00      	ldr	r3, [sp, #0]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d040      	beq.n	8008412 <_malloc_r+0xfa>
 8008390:	685a      	ldr	r2, [r3, #4]
 8008392:	42a2      	cmp	r2, r4
 8008394:	d133      	bne.n	80083fe <_malloc_r+0xe6>
 8008396:	2200      	movs	r2, #0
 8008398:	605a      	str	r2, [r3, #4]
 800839a:	e014      	b.n	80083c6 <_malloc_r+0xae>
 800839c:	2b00      	cmp	r3, #0
 800839e:	dac5      	bge.n	800832c <_malloc_r+0x14>
 80083a0:	230c      	movs	r3, #12
 80083a2:	2500      	movs	r5, #0
 80083a4:	6033      	str	r3, [r6, #0]
 80083a6:	0028      	movs	r0, r5
 80083a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80083aa:	6821      	ldr	r1, [r4, #0]
 80083ac:	1bc9      	subs	r1, r1, r7
 80083ae:	d420      	bmi.n	80083f2 <_malloc_r+0xda>
 80083b0:	290b      	cmp	r1, #11
 80083b2:	d918      	bls.n	80083e6 <_malloc_r+0xce>
 80083b4:	19e2      	adds	r2, r4, r7
 80083b6:	6027      	str	r7, [r4, #0]
 80083b8:	42a3      	cmp	r3, r4
 80083ba:	d112      	bne.n	80083e2 <_malloc_r+0xca>
 80083bc:	9b00      	ldr	r3, [sp, #0]
 80083be:	601a      	str	r2, [r3, #0]
 80083c0:	6863      	ldr	r3, [r4, #4]
 80083c2:	6011      	str	r1, [r2, #0]
 80083c4:	6053      	str	r3, [r2, #4]
 80083c6:	0030      	movs	r0, r6
 80083c8:	0025      	movs	r5, r4
 80083ca:	f000 f82f 	bl	800842c <__malloc_unlock>
 80083ce:	2207      	movs	r2, #7
 80083d0:	350b      	adds	r5, #11
 80083d2:	1d23      	adds	r3, r4, #4
 80083d4:	4395      	bics	r5, r2
 80083d6:	1aea      	subs	r2, r5, r3
 80083d8:	429d      	cmp	r5, r3
 80083da:	d0e4      	beq.n	80083a6 <_malloc_r+0x8e>
 80083dc:	1b5b      	subs	r3, r3, r5
 80083de:	50a3      	str	r3, [r4, r2]
 80083e0:	e7e1      	b.n	80083a6 <_malloc_r+0x8e>
 80083e2:	605a      	str	r2, [r3, #4]
 80083e4:	e7ec      	b.n	80083c0 <_malloc_r+0xa8>
 80083e6:	6862      	ldr	r2, [r4, #4]
 80083e8:	42a3      	cmp	r3, r4
 80083ea:	d1d5      	bne.n	8008398 <_malloc_r+0x80>
 80083ec:	9b00      	ldr	r3, [sp, #0]
 80083ee:	601a      	str	r2, [r3, #0]
 80083f0:	e7e9      	b.n	80083c6 <_malloc_r+0xae>
 80083f2:	0023      	movs	r3, r4
 80083f4:	6864      	ldr	r4, [r4, #4]
 80083f6:	e7a2      	b.n	800833e <_malloc_r+0x26>
 80083f8:	002c      	movs	r4, r5
 80083fa:	686d      	ldr	r5, [r5, #4]
 80083fc:	e7ab      	b.n	8008356 <_malloc_r+0x3e>
 80083fe:	0013      	movs	r3, r2
 8008400:	e7c4      	b.n	800838c <_malloc_r+0x74>
 8008402:	230c      	movs	r3, #12
 8008404:	0030      	movs	r0, r6
 8008406:	6033      	str	r3, [r6, #0]
 8008408:	f000 f810 	bl	800842c <__malloc_unlock>
 800840c:	e7cb      	b.n	80083a6 <_malloc_r+0x8e>
 800840e:	6027      	str	r7, [r4, #0]
 8008410:	e7d9      	b.n	80083c6 <_malloc_r+0xae>
 8008412:	605b      	str	r3, [r3, #4]
 8008414:	deff      	udf	#255	; 0xff
 8008416:	46c0      	nop			; (mov r8, r8)
 8008418:	200002d8 	.word	0x200002d8

0800841c <__malloc_lock>:
 800841c:	b510      	push	{r4, lr}
 800841e:	4802      	ldr	r0, [pc, #8]	; (8008428 <__malloc_lock+0xc>)
 8008420:	f000 f8bc 	bl	800859c <__retarget_lock_acquire_recursive>
 8008424:	bd10      	pop	{r4, pc}
 8008426:	46c0      	nop			; (mov r8, r8)
 8008428:	2000041c 	.word	0x2000041c

0800842c <__malloc_unlock>:
 800842c:	b510      	push	{r4, lr}
 800842e:	4802      	ldr	r0, [pc, #8]	; (8008438 <__malloc_unlock+0xc>)
 8008430:	f000 f8b5 	bl	800859e <__retarget_lock_release_recursive>
 8008434:	bd10      	pop	{r4, pc}
 8008436:	46c0      	nop			; (mov r8, r8)
 8008438:	2000041c 	.word	0x2000041c

0800843c <memmove>:
 800843c:	b510      	push	{r4, lr}
 800843e:	4288      	cmp	r0, r1
 8008440:	d902      	bls.n	8008448 <memmove+0xc>
 8008442:	188b      	adds	r3, r1, r2
 8008444:	4298      	cmp	r0, r3
 8008446:	d303      	bcc.n	8008450 <memmove+0x14>
 8008448:	2300      	movs	r3, #0
 800844a:	e007      	b.n	800845c <memmove+0x20>
 800844c:	5c8b      	ldrb	r3, [r1, r2]
 800844e:	5483      	strb	r3, [r0, r2]
 8008450:	3a01      	subs	r2, #1
 8008452:	d2fb      	bcs.n	800844c <memmove+0x10>
 8008454:	bd10      	pop	{r4, pc}
 8008456:	5ccc      	ldrb	r4, [r1, r3]
 8008458:	54c4      	strb	r4, [r0, r3]
 800845a:	3301      	adds	r3, #1
 800845c:	429a      	cmp	r2, r3
 800845e:	d1fa      	bne.n	8008456 <memmove+0x1a>
 8008460:	e7f8      	b.n	8008454 <memmove+0x18>

08008462 <memset>:
 8008462:	0003      	movs	r3, r0
 8008464:	1882      	adds	r2, r0, r2
 8008466:	4293      	cmp	r3, r2
 8008468:	d100      	bne.n	800846c <memset+0xa>
 800846a:	4770      	bx	lr
 800846c:	7019      	strb	r1, [r3, #0]
 800846e:	3301      	adds	r3, #1
 8008470:	e7f9      	b.n	8008466 <memset+0x4>

08008472 <strchr>:
 8008472:	b2c9      	uxtb	r1, r1
 8008474:	7803      	ldrb	r3, [r0, #0]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d004      	beq.n	8008484 <strchr+0x12>
 800847a:	428b      	cmp	r3, r1
 800847c:	d100      	bne.n	8008480 <strchr+0xe>
 800847e:	4770      	bx	lr
 8008480:	3001      	adds	r0, #1
 8008482:	e7f7      	b.n	8008474 <strchr+0x2>
 8008484:	424b      	negs	r3, r1
 8008486:	4159      	adcs	r1, r3
 8008488:	4249      	negs	r1, r1
 800848a:	4008      	ands	r0, r1
 800848c:	e7f7      	b.n	800847e <strchr+0xc>

0800848e <_raise_r>:
 800848e:	b570      	push	{r4, r5, r6, lr}
 8008490:	0004      	movs	r4, r0
 8008492:	000d      	movs	r5, r1
 8008494:	291f      	cmp	r1, #31
 8008496:	d904      	bls.n	80084a2 <_raise_r+0x14>
 8008498:	2316      	movs	r3, #22
 800849a:	6003      	str	r3, [r0, #0]
 800849c:	2001      	movs	r0, #1
 800849e:	4240      	negs	r0, r0
 80084a0:	bd70      	pop	{r4, r5, r6, pc}
 80084a2:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d004      	beq.n	80084b2 <_raise_r+0x24>
 80084a8:	008a      	lsls	r2, r1, #2
 80084aa:	189b      	adds	r3, r3, r2
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	2a00      	cmp	r2, #0
 80084b0:	d108      	bne.n	80084c4 <_raise_r+0x36>
 80084b2:	0020      	movs	r0, r4
 80084b4:	f000 f832 	bl	800851c <_getpid_r>
 80084b8:	002a      	movs	r2, r5
 80084ba:	0001      	movs	r1, r0
 80084bc:	0020      	movs	r0, r4
 80084be:	f000 f81b 	bl	80084f8 <_kill_r>
 80084c2:	e7ed      	b.n	80084a0 <_raise_r+0x12>
 80084c4:	2000      	movs	r0, #0
 80084c6:	2a01      	cmp	r2, #1
 80084c8:	d0ea      	beq.n	80084a0 <_raise_r+0x12>
 80084ca:	1c51      	adds	r1, r2, #1
 80084cc:	d103      	bne.n	80084d6 <_raise_r+0x48>
 80084ce:	2316      	movs	r3, #22
 80084d0:	3001      	adds	r0, #1
 80084d2:	6023      	str	r3, [r4, #0]
 80084d4:	e7e4      	b.n	80084a0 <_raise_r+0x12>
 80084d6:	2400      	movs	r4, #0
 80084d8:	0028      	movs	r0, r5
 80084da:	601c      	str	r4, [r3, #0]
 80084dc:	4790      	blx	r2
 80084de:	0020      	movs	r0, r4
 80084e0:	e7de      	b.n	80084a0 <_raise_r+0x12>
	...

080084e4 <raise>:
 80084e4:	b510      	push	{r4, lr}
 80084e6:	4b03      	ldr	r3, [pc, #12]	; (80084f4 <raise+0x10>)
 80084e8:	0001      	movs	r1, r0
 80084ea:	6818      	ldr	r0, [r3, #0]
 80084ec:	f7ff ffcf 	bl	800848e <_raise_r>
 80084f0:	bd10      	pop	{r4, pc}
 80084f2:	46c0      	nop			; (mov r8, r8)
 80084f4:	20000058 	.word	0x20000058

080084f8 <_kill_r>:
 80084f8:	2300      	movs	r3, #0
 80084fa:	b570      	push	{r4, r5, r6, lr}
 80084fc:	4d06      	ldr	r5, [pc, #24]	; (8008518 <_kill_r+0x20>)
 80084fe:	0004      	movs	r4, r0
 8008500:	0008      	movs	r0, r1
 8008502:	0011      	movs	r1, r2
 8008504:	602b      	str	r3, [r5, #0]
 8008506:	f7fa fe73 	bl	80031f0 <_kill>
 800850a:	1c43      	adds	r3, r0, #1
 800850c:	d103      	bne.n	8008516 <_kill_r+0x1e>
 800850e:	682b      	ldr	r3, [r5, #0]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d000      	beq.n	8008516 <_kill_r+0x1e>
 8008514:	6023      	str	r3, [r4, #0]
 8008516:	bd70      	pop	{r4, r5, r6, pc}
 8008518:	20000418 	.word	0x20000418

0800851c <_getpid_r>:
 800851c:	b510      	push	{r4, lr}
 800851e:	f7fa fe61 	bl	80031e4 <_getpid>
 8008522:	bd10      	pop	{r4, pc}

08008524 <_sbrk_r>:
 8008524:	2300      	movs	r3, #0
 8008526:	b570      	push	{r4, r5, r6, lr}
 8008528:	4d06      	ldr	r5, [pc, #24]	; (8008544 <_sbrk_r+0x20>)
 800852a:	0004      	movs	r4, r0
 800852c:	0008      	movs	r0, r1
 800852e:	602b      	str	r3, [r5, #0]
 8008530:	f7fa fe7a 	bl	8003228 <_sbrk>
 8008534:	1c43      	adds	r3, r0, #1
 8008536:	d103      	bne.n	8008540 <_sbrk_r+0x1c>
 8008538:	682b      	ldr	r3, [r5, #0]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d000      	beq.n	8008540 <_sbrk_r+0x1c>
 800853e:	6023      	str	r3, [r4, #0]
 8008540:	bd70      	pop	{r4, r5, r6, pc}
 8008542:	46c0      	nop			; (mov r8, r8)
 8008544:	20000418 	.word	0x20000418

08008548 <__errno>:
 8008548:	4b01      	ldr	r3, [pc, #4]	; (8008550 <__errno+0x8>)
 800854a:	6818      	ldr	r0, [r3, #0]
 800854c:	4770      	bx	lr
 800854e:	46c0      	nop			; (mov r8, r8)
 8008550:	20000058 	.word	0x20000058

08008554 <__libc_init_array>:
 8008554:	b570      	push	{r4, r5, r6, lr}
 8008556:	2600      	movs	r6, #0
 8008558:	4c0c      	ldr	r4, [pc, #48]	; (800858c <__libc_init_array+0x38>)
 800855a:	4d0d      	ldr	r5, [pc, #52]	; (8008590 <__libc_init_array+0x3c>)
 800855c:	1b64      	subs	r4, r4, r5
 800855e:	10a4      	asrs	r4, r4, #2
 8008560:	42a6      	cmp	r6, r4
 8008562:	d109      	bne.n	8008578 <__libc_init_array+0x24>
 8008564:	2600      	movs	r6, #0
 8008566:	f000 f86f 	bl	8008648 <_init>
 800856a:	4c0a      	ldr	r4, [pc, #40]	; (8008594 <__libc_init_array+0x40>)
 800856c:	4d0a      	ldr	r5, [pc, #40]	; (8008598 <__libc_init_array+0x44>)
 800856e:	1b64      	subs	r4, r4, r5
 8008570:	10a4      	asrs	r4, r4, #2
 8008572:	42a6      	cmp	r6, r4
 8008574:	d105      	bne.n	8008582 <__libc_init_array+0x2e>
 8008576:	bd70      	pop	{r4, r5, r6, pc}
 8008578:	00b3      	lsls	r3, r6, #2
 800857a:	58eb      	ldr	r3, [r5, r3]
 800857c:	4798      	blx	r3
 800857e:	3601      	adds	r6, #1
 8008580:	e7ee      	b.n	8008560 <__libc_init_array+0xc>
 8008582:	00b3      	lsls	r3, r6, #2
 8008584:	58eb      	ldr	r3, [r5, r3]
 8008586:	4798      	blx	r3
 8008588:	3601      	adds	r6, #1
 800858a:	e7f2      	b.n	8008572 <__libc_init_array+0x1e>
 800858c:	08008a50 	.word	0x08008a50
 8008590:	08008a50 	.word	0x08008a50
 8008594:	08008a54 	.word	0x08008a54
 8008598:	08008a50 	.word	0x08008a50

0800859c <__retarget_lock_acquire_recursive>:
 800859c:	4770      	bx	lr

0800859e <__retarget_lock_release_recursive>:
 800859e:	4770      	bx	lr

080085a0 <memcpy>:
 80085a0:	2300      	movs	r3, #0
 80085a2:	b510      	push	{r4, lr}
 80085a4:	429a      	cmp	r2, r3
 80085a6:	d100      	bne.n	80085aa <memcpy+0xa>
 80085a8:	bd10      	pop	{r4, pc}
 80085aa:	5ccc      	ldrb	r4, [r1, r3]
 80085ac:	54c4      	strb	r4, [r0, r3]
 80085ae:	3301      	adds	r3, #1
 80085b0:	e7f8      	b.n	80085a4 <memcpy+0x4>
	...

080085b4 <_free_r>:
 80085b4:	b570      	push	{r4, r5, r6, lr}
 80085b6:	0005      	movs	r5, r0
 80085b8:	2900      	cmp	r1, #0
 80085ba:	d010      	beq.n	80085de <_free_r+0x2a>
 80085bc:	1f0c      	subs	r4, r1, #4
 80085be:	6823      	ldr	r3, [r4, #0]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	da00      	bge.n	80085c6 <_free_r+0x12>
 80085c4:	18e4      	adds	r4, r4, r3
 80085c6:	0028      	movs	r0, r5
 80085c8:	f7ff ff28 	bl	800841c <__malloc_lock>
 80085cc:	4a1d      	ldr	r2, [pc, #116]	; (8008644 <_free_r+0x90>)
 80085ce:	6813      	ldr	r3, [r2, #0]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d105      	bne.n	80085e0 <_free_r+0x2c>
 80085d4:	6063      	str	r3, [r4, #4]
 80085d6:	6014      	str	r4, [r2, #0]
 80085d8:	0028      	movs	r0, r5
 80085da:	f7ff ff27 	bl	800842c <__malloc_unlock>
 80085de:	bd70      	pop	{r4, r5, r6, pc}
 80085e0:	42a3      	cmp	r3, r4
 80085e2:	d908      	bls.n	80085f6 <_free_r+0x42>
 80085e4:	6820      	ldr	r0, [r4, #0]
 80085e6:	1821      	adds	r1, r4, r0
 80085e8:	428b      	cmp	r3, r1
 80085ea:	d1f3      	bne.n	80085d4 <_free_r+0x20>
 80085ec:	6819      	ldr	r1, [r3, #0]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	1809      	adds	r1, r1, r0
 80085f2:	6021      	str	r1, [r4, #0]
 80085f4:	e7ee      	b.n	80085d4 <_free_r+0x20>
 80085f6:	001a      	movs	r2, r3
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d001      	beq.n	8008602 <_free_r+0x4e>
 80085fe:	42a3      	cmp	r3, r4
 8008600:	d9f9      	bls.n	80085f6 <_free_r+0x42>
 8008602:	6811      	ldr	r1, [r2, #0]
 8008604:	1850      	adds	r0, r2, r1
 8008606:	42a0      	cmp	r0, r4
 8008608:	d10b      	bne.n	8008622 <_free_r+0x6e>
 800860a:	6820      	ldr	r0, [r4, #0]
 800860c:	1809      	adds	r1, r1, r0
 800860e:	1850      	adds	r0, r2, r1
 8008610:	6011      	str	r1, [r2, #0]
 8008612:	4283      	cmp	r3, r0
 8008614:	d1e0      	bne.n	80085d8 <_free_r+0x24>
 8008616:	6818      	ldr	r0, [r3, #0]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	1841      	adds	r1, r0, r1
 800861c:	6011      	str	r1, [r2, #0]
 800861e:	6053      	str	r3, [r2, #4]
 8008620:	e7da      	b.n	80085d8 <_free_r+0x24>
 8008622:	42a0      	cmp	r0, r4
 8008624:	d902      	bls.n	800862c <_free_r+0x78>
 8008626:	230c      	movs	r3, #12
 8008628:	602b      	str	r3, [r5, #0]
 800862a:	e7d5      	b.n	80085d8 <_free_r+0x24>
 800862c:	6820      	ldr	r0, [r4, #0]
 800862e:	1821      	adds	r1, r4, r0
 8008630:	428b      	cmp	r3, r1
 8008632:	d103      	bne.n	800863c <_free_r+0x88>
 8008634:	6819      	ldr	r1, [r3, #0]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	1809      	adds	r1, r1, r0
 800863a:	6021      	str	r1, [r4, #0]
 800863c:	6063      	str	r3, [r4, #4]
 800863e:	6054      	str	r4, [r2, #4]
 8008640:	e7ca      	b.n	80085d8 <_free_r+0x24>
 8008642:	46c0      	nop			; (mov r8, r8)
 8008644:	200002d8 	.word	0x200002d8

08008648 <_init>:
 8008648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800864a:	46c0      	nop			; (mov r8, r8)
 800864c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800864e:	bc08      	pop	{r3}
 8008650:	469e      	mov	lr, r3
 8008652:	4770      	bx	lr

08008654 <_fini>:
 8008654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008656:	46c0      	nop			; (mov r8, r8)
 8008658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800865a:	bc08      	pop	{r3}
 800865c:	469e      	mov	lr, r3
 800865e:	4770      	bx	lr
