[03/31 14:39:19     0s] 
[03/31 14:39:19     0s] Cadence Innovus(TM) Implementation System.
[03/31 14:39:19     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/31 14:39:19     0s] 
[03/31 14:39:19     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[03/31 14:39:19     0s] Options:	-common_ui 
[03/31 14:39:19     0s] Date:		Fri Mar 31 14:39:19 2023
[03/31 14:39:19     0s] Host:		pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[03/31 14:39:19     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/31 14:39:19     0s] 
[03/31 14:39:19     0s] License:
[03/31 14:39:19     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/31 14:39:19     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/31 14:39:39    12s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/31 14:39:39    12s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[03/31 14:39:39    12s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[03/31 14:39:39    12s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[03/31 14:39:39    12s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[03/31 14:39:39    12s] @(#)CDS: CPE v15.20-p002
[03/31 14:39:39    12s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[03/31 14:39:39    12s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[03/31 14:39:39    12s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/31 14:39:39    12s] @(#)CDS: RCDB 11.6
[03/31 14:39:39    12s] --- Running on pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[03/31 14:39:39    12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg.

[03/31 14:39:39    12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg.
[03/31 14:39:39    12s] 
[03/31 14:39:41    13s] 
[03/31 14:39:41    13s] **INFO:  MMMC transition support version v31-84 
[03/31 14:39:41    13s] 
[03/31 14:39:43    14s] Loading fill procedures ...
[03/31 14:40:10    16s] [DEV]innovus 1> source physical/1_init.tcl 
Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/31 14:40:15    17s] 
[03/31 14:40:15    17s] Threads Configured:8
[03/31 14:40:16    23s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
[03/31 14:40:16    23s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[03/31 14:40:16    23s] Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
[03/31 14:40:16    23s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
[03/31 14:40:16    23s] Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
[03/31 14:40:16    23s] Library reading multithread flow ended.
[03/31 14:40:16    23s] 
[03/31 14:40:16    23s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[03/31 14:40:16    23s] 
[03/31 14:40:16    23s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[03/31 14:40:16    23s] Set DBUPerIGU to M2 pitch 630.
[03/31 14:40:17    24s] 
[03/31 14:40:17    24s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-200' for more detail.
[03/31 14:40:18    24s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/31 14:40:18    24s] To increase the message display limit, refer to the product command reference manual.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 14:40:18    24s] Type 'man IMPLF-201' for more detail.
[03/31 14:40:18    24s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/31 14:40:18    24s] To increase the message display limit, refer to the product command reference manual.
[03/31 14:40:18    24s] 
[03/31 14:40:18    24s] viaInitial starts at Fri Mar 31 14:40:18 2023
[03/31 14:40:18    24s] viaInitial ends at Fri Mar 31 14:40:18 2023
[03/31 14:40:18    24s] *** Begin netlist parsing (mem=615.1M) ***
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/31 14:40:18    24s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/31 14:40:18    24s] To increase the message display limit, refer to the product command reference manual.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/31 14:40:18    24s] Created 1225 new cells from 2 timing libraries.
[03/31 14:40:18    24s] Reading netlist ...
[03/31 14:40:18    24s] Backslashed names will retain backslash and a trailing blank character.
[03/31 14:40:18    24s] Reading verilog netlist 'minimips.v'
[03/31 14:40:18    25s] 
[03/31 14:40:18    25s] *** Memory Usage v#1 (Current mem = 615.145M, initial mem = 170.848M) ***
[03/31 14:40:18    25s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=615.1M) ***
[03/31 14:40:18    25s] Top level cell is miniMIPS_chip.
[03/31 14:40:18    25s] ** Removed 1 unused lib cells.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/31 14:40:18    25s] Type 'man IMPTS-282' for more detail.
[03/31 14:40:18    25s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[03/31 14:40:18    25s] To increase the message display limit, refer to the product command reference manual.
[03/31 14:40:18    25s] Hooked 1224 DB cells to tlib cells.
[03/31 14:40:18    25s] Starting recursive module instantiation check.
[03/31 14:40:18    25s] No recursion found.
[03/31 14:40:18    25s] Building hierarchical netlist for Cell miniMIPS_chip ...
[03/31 14:40:18    25s] *** Netlist is unique.
[03/31 14:40:18    25s] ** info: there are 1286 modules.
[03/31 14:40:18    25s] ** info: there are 10512 stdCell insts.
[03/31 14:40:18    25s] ** info: there are 80 Pad insts.
[03/31 14:40:19    25s] 
[03/31 14:40:19    25s] *** Memory Usage v#1 (Current mem = 639.645M, initial mem = 170.848M) ***
[03/31 14:40:19    25s] Set Default Net Delay as 1000 ps.
[03/31 14:40:19    25s] Set Default Net Load as 0.5 pF. 
[03/31 14:40:19    25s] Set Default Input Pin Transition as 0.1 ps.
[03/31 14:40:19    25s] Initializing I/O assignment ...
[03/31 14:40:19    25s] Adjusting Core to Left to: 0.0400. Core to Bottom to: 0.4200.
[03/31 14:40:19    25s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/31 14:40:19    25s] Type 'man IMPFP-3961' for more detail.
[03/31 14:40:19    26s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/31 14:40:19    26s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[03/31 14:40:19    26s] Cap table was created using Encounter 07.10-s219_1.
[03/31 14:40:19    26s] Process name: xc018m6_typ.
[03/31 14:40:19    26s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/31 14:40:19    26s] Type 'man IMPEXT-2773' for more detail.
[03/31 14:40:19    26s] Importing multi-corner RC tables ... 
[03/31 14:40:19    26s] Summary of Active RC-Corners : 
[03/31 14:40:19    26s]  
[03/31 14:40:19    26s]  Analysis View: default_emulate_view
[03/31 14:40:19    26s]     RC-Corner Name        : default_emulate_rc_corner
[03/31 14:40:19    26s]     RC-Corner Index       : 0
[03/31 14:40:19    26s]     RC-Corner Temperature : 25 Celsius
[03/31 14:40:19    26s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[03/31 14:40:19    26s]     RC-Corner PreRoute Res Factor         : 1
[03/31 14:40:19    26s]     RC-Corner PreRoute Cap Factor         : 1
[03/31 14:40:19    26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/31 14:40:19    26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/31 14:40:19    26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/31 14:40:19    26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/31 14:40:19    26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/31 14:40:19    26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[03/31 14:40:19    26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[03/31 14:40:19    26s] *Info: initialize multi-corner CTS.
[03/31 14:40:19    26s] Reading timing constraints file 'innovus//minimips.default_emulate_constraint_mode.sdc' ...
[03/31 14:40:19    26s] Current (total cpu=0:00:25.7, real=0:01:00.0, peak res=329.3M, current mem=750.9M)
[03/31 14:40:19    26s] **WARN: (TCLCMD-1041):	current_design should use the top cell as a argument (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 13).
[03/31 14:40:19    26s] 
[03/31 14:40:19    26s] miniMIPS_chip
[03/31 14:40:19    26s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7263).
[03/31 14:40:19    26s] 
[03/31 14:40:19    26s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7264).
[03/31 14:40:19    26s] 
[03/31 14:40:19    26s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7265).
[03/31 14:40:19    26s] 
[03/31 14:40:19    26s] Number of path exceptions in the constraint file = 1
[03/31 14:40:19    26s] Number of paths exceptions after getting compressed = 1
[03/31 14:40:19    26s] INFO (CTE): Reading of timing constraints file innovus//minimips.default_emulate_constraint_mode.sdc completed, with 4 WARNING
[03/31 14:40:19    26s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=347.6M, current mem=769.2M)
[03/31 14:40:19    26s] Current (total cpu=0:00:25.9, real=0:01:00.0, peak res=347.6M, current mem=769.2M)
[03/31 14:40:19    26s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[03/31 14:40:19    26s] Summary for sequential cells idenfication: 
[03/31 14:40:19    26s] Identified SBFF number: 128
[03/31 14:40:19    26s] Identified MBFF number: 0
[03/31 14:40:19    26s] Not identified SBFF number: 0
[03/31 14:40:19    26s] Not identified MBFF number: 0
[03/31 14:40:19    26s] Number of sequential cells which are not FFs: 106
[03/31 14:40:19    26s] 
[03/31 14:40:19    26s] Total number of combinational cells: 511
[03/31 14:40:19    26s] Total number of sequential cells: 234
[03/31 14:40:19    26s] Total number of tristate cells: 64
[03/31 14:40:19    26s] Total number of level shifter cells: 0
[03/31 14:40:19    26s] Total number of power gating cells: 0
[03/31 14:40:19    26s] Total number of isolation cells: 0
[03/31 14:40:19    26s] Total number of power switch cells: 0
[03/31 14:40:19    26s] Total number of pulse generator cells: 0
[03/31 14:40:19    26s] Total number of always on buffers: 0
[03/31 14:40:19    26s] Total number of retention cells: 0
[03/31 14:40:19    26s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[03/31 14:40:19    26s] Total number of usable buffers: 10
[03/31 14:40:19    26s] List of unusable buffers:
[03/31 14:40:19    26s] Total number of unusable buffers: 0
[03/31 14:40:19    26s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[03/31 14:40:19    26s] Total number of usable inverters: 13
[03/31 14:40:19    26s] List of unusable inverters:
[03/31 14:40:19    26s] Total number of unusable inverters: 0
[03/31 14:40:19    26s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[03/31 14:40:19    26s] Total number of identified usable delay cells: 14
[03/31 14:40:19    26s] List of identified unusable delay cells:
[03/31 14:40:19    26s] Total number of identified unusable delay cells: 0
[03/31 14:40:20    26s] Reading IO assignment file "iopads.io" ...
[03/31 14:40:20    26s] **WARN: (IMPFP-710):	File version 0 is too old.
[03/31 14:40:20    26s] IO file version '0' is too old, will try to place io cell any way.
[03/31 14:40:20    26s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :20.16
[03/31 14:40:20    26s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :20.13
[03/31 14:40:20    26s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :20.16
[03/31 14:40:20    26s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :20.13
[03/31 14:40:20    26s] Adjusting core size to PlacementGrid : width :681.03 height : 673.44
[03/31 14:40:20    26s] Adjusting Core to Left to: 20.2000. Core to Bottom to: 20.5500.
[03/31 14:40:20    26s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/31 14:40:20    26s] [DEV]innovus 2> source physical/2_power_plan.tcl 

[03/31 14:40:29    27s] The power planner created 8 wires.
[03/31 14:40:29    27s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 957.8M) ***
[03/31 14:40:29    27s] *** Begin SPECIAL ROUTE on Fri Mar 31 14:40:29 2023 ***
[03/31 14:40:29    27s] SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS_PADS/synthesis
[03/31 14:40:29    27s] SPECIAL ROUTE ran on machine: pgmicro02 (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 1.28Ghz)
[03/31 14:40:29    27s] 
[03/31 14:40:29    27s] Begin option processing ...
[03/31 14:40:29    27s] srouteConnectPowerBump set to false
[03/31 14:40:29    27s] routeSelectNet set to "GND VDD"
[03/31 14:40:29    27s] routeSpecial set to true
[03/31 14:40:29    27s] srouteBlockPin set to "useLef"
[03/31 14:40:29    27s] srouteBottomLayerLimit set to 1
[03/31 14:40:29    27s] srouteBottomTargetLayerLimit set to 1
[03/31 14:40:29    27s] srouteConnectConverterPin set to false
[03/31 14:40:29    27s] srouteCrossoverViaBottomLayer set to 1
[03/31 14:40:29    27s] srouteCrossoverViaTopLayer set to 6
[03/31 14:40:29    27s] srouteFollowCorePinEnd set to 3
[03/31 14:40:29    27s] srouteJogControl set to "preferWithChanges differentLayer"
[03/31 14:40:29    27s] sroutePadPinAllPorts set to true
[03/31 14:40:29    27s] sroutePreserveExistingRoutes set to true
[03/31 14:40:29    27s] srouteRoutePowerBarPortOnBothDir set to true
[03/31 14:40:29    27s] srouteStopBlockPin set to "nearestTarget"
[03/31 14:40:29    27s] srouteTopLayerLimit set to 6
[03/31 14:40:29    27s] srouteTopTargetLayerLimit set to 6
[03/31 14:40:29    27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1575.00 megs.
[03/31 14:40:29    27s] 
[03/31 14:40:29    27s] Reading DB technology information...
[03/31 14:40:29    28s] Finished reading DB technology information.
[03/31 14:40:29    28s] Reading floorplan and netlist information...
[03/31 14:40:29    28s] Finished reading floorplan and netlist information.
[03/31 14:40:30    28s] Read in 12 layers, 6 routing layers, 1 overlap layer
[03/31 14:40:30    28s] Read in 831 macros, 153 used
[03/31 14:40:30    28s] Read in 219 components
[03/31 14:40:30    28s]   139 core components: 139 unplaced, 0 placed, 0 fixed
[03/31 14:40:30    28s]   80 pad components: 0 unplaced, 0 placed, 80 fixed
[03/31 14:40:30    28s] Read in 70 logical pins
[03/31 14:40:30    28s] Read in 70 nets
[03/31 14:40:30    28s] Read in 7 special nets, 2 routed
[03/31 14:40:30    28s] Read in 278 terminals
[03/31 14:40:30    28s] 2 nets selected.
[03/31 14:40:30    28s] 
[03/31 14:40:30    28s] Begin power routing ...
[03/31 14:40:30    28s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/31 14:40:30    28s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/31 14:40:30    28s] Type 'man IMPSR-1256' for more detail.
[03/31 14:40:30    28s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/31 14:40:30    28s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
[03/31 14:40:30    28s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net GND. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/31 14:40:30    28s] Type 'man IMPSR-1256' for more detail.
[03/31 14:40:30    28s] Cannot find any AREAIO class pad pin of net GND. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/31 14:40:30    28s] CPU time for FollowPin 0 seconds
[03/31 14:40:30    28s] CPU time for FollowPin 0 seconds
[03/31 14:40:30    28s]   Number of IO ports routed: 0
[03/31 14:40:30    28s]   Number of Block ports routed: 0
[03/31 14:40:30    28s]   Number of Stripe ports routed: 0
[03/31 14:40:30    28s]   Number of Core ports routed: 452
[03/31 14:40:30    28s]   Number of Pad ports routed: 0
[03/31 14:40:30    28s]   Number of Power Bump ports routed: 0
[03/31 14:40:30    28s]   Number of Followpin connections: 226
[03/31 14:40:30    28s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1590.00 megs.
[03/31 14:40:30    28s] 
[03/31 14:40:30    28s] 
[03/31 14:40:30    28s] 
[03/31 14:40:30    28s]  Begin updating DB with routing results ...
[03/31 14:40:30    28s]  Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
[03/31 14:40:30    28s] Pin and blockage extraction finished
[03/31 14:40:30    28s] 
[03/31 14:40:30    28s] 
[03/31 14:40:30    28s] sroute post-processing starts at Fri Mar 31 14:40:30 2023
[03/31 14:40:30    28s] The viaGen is rebuilding shadow vias for net GND.
[03/31 14:40:30    28s] sroute post-processing ends at Fri Mar 31 14:40:30 2023
[03/31 14:40:30    28s] 
[03/31 14:40:30    28s] sroute post-processing starts at Fri Mar 31 14:40:30 2023
[03/31 14:40:30    28s] The viaGen is rebuilding shadow vias for net VDD.
[03/31 14:40:30    28s] sroute post-processing ends at Fri Mar 31 14:40:30 2023
[03/31 14:40:30    28s] sroute: Total CPU time used = 0:0:0
[03/31 14:40:30    28s] sroute: Total Real time used = 0:0:1
[03/31 14:40:30    28s] sroute: Total Memory used = 48.31 megs
[03/31 14:40:30    28s] sroute: Total Peak Memory used = 1006.15 megs
[03/31 14:40:30    28s] #spOpts: VtWidth no_cmu 
[03/31 14:40:30    28s] Core basic site is core
[03/31 14:40:30    28s] Estimated cell power/ground rail width = 0.915 um
[03/31 14:40:30    28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:40:30    28s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.690 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/31 14:40:30    28s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/31 14:40:30    28s] For 6300 new insts, *** Applied 5 GNC rules (cpu = 0:00:00.0)
[03/31 14:40:30    28s] Inserted 6300 well-taps <FEED1> cells (prefix WELLTAP).
[03/31 14:40:30    28s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/31 14:40:30    28s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/31 14:40:30    28s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[03/31 14:40:30    28s] 
[03/31 14:40:30    29s] Starting stripe generation ...
[03/31 14:40:30    29s] Non-Default setAddStripeOption Settings :
[03/31 14:40:30    29s]   NONE
[03/31 14:40:30    29s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[03/31 14:40:30    29s] Stripe generation is complete; vias are now being generated.
[03/31 14:40:30    29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (274.42, 277.33) (277.20, 277.77)
[03/31 14:40:30    29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (1376.55, 277.33) (1379.33, 277.77)
[03/31 14:40:30    29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (278.10, 277.55) (1375.65, 277.95)
[03/31 14:40:30    29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (274.42, 677.55) (277.20, 677.99)
[03/31 14:40:30    29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (277.20, 677.55) (1376.55, 677.99)
[03/31 14:40:30    29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (1376.55, 677.55) (1379.33, 677.99)
[03/31 14:40:30    29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (274.42, 1077.55) (277.20, 1077.99)
[03/31 14:40:30    29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (277.20, 1077.55) (1376.55, 1077.99)
[03/31 14:40:30    29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET1 at (1376.55, 1077.55) (1379.33, 1077.99)
[03/31 14:40:30    29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET4 at (275.20, 877.39) (275.70, 878.89)
[03/31 14:40:30    29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET4 at (275.20, 1277.55) (275.70, 1278.89)
[03/31 14:40:30    29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET4 at (1378.05, 877.39) (1378.55, 878.89)
[03/31 14:40:30    29s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: MET3 & MET4 at (1378.05, 1277.55) (1378.55, 1278.89)
[03/31 14:40:30    29s] The power planner created 42 wires.
[03/31 14:40:30    29s] *** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1008.2M) ***
[03/31 14:40:30    29s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/31 14:40:30    29s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/31 14:40:30    29s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[03/31 14:40:30    29s] 
[03/31 14:40:30    29s] Starting stripe generation ...
[03/31 14:40:30    29s] Non-Default setAddStripeOption Settings :
[03/31 14:40:30    29s]   NONE
[03/31 14:40:30    29s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[03/31 14:40:30    29s] Stripe generation is complete; vias are now being generated.
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (378.10, 477.23) (378.54, 477.27)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (378.10, 1278.27) (378.54, 1278.35)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (478.10, 477.23) (478.54, 477.27)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (478.10, 1278.27) (478.54, 1278.35)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (578.10, 477.23) (578.54, 477.27)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (578.10, 1278.27) (578.54, 1278.35)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (678.10, 477.23) (678.54, 477.27)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (678.10, 1278.27) (678.54, 1278.35)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (778.10, 477.23) (778.54, 477.27)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (778.10, 1278.27) (778.54, 1278.35)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (878.10, 477.23) (878.54, 477.27)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (878.10, 1278.27) (878.54, 1278.35)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (978.10, 477.23) (978.54, 477.27)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (978.10, 1278.27) (978.54, 1278.35)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1078.10, 477.23) (1078.54, 477.27)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (1078.10, 1278.27) (1078.54, 1278.35)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1178.10, 477.23) (1178.54, 477.27)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (1178.10, 1278.27) (1178.54, 1278.35)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1278.10, 477.23) (1278.54, 477.27)
[03/31 14:40:31    29s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (1278.10, 1278.27) (1278.54, 1278.35)
[03/31 14:40:31    29s] The power planner created 22 wires.
[03/31 14:40:31    29s] *** Ending Stripe Generation (totcpu: 0:00:00.5,real: 0:00:01.0, mem: 1008.2M) ***
[03/31 14:40:31    29s] [DEV]innovus 3> source physical/3_pin_clock.tcl 
[03/31 14:40:41    30s] *scInfo: scPctBadScanCell = 100.00%
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/31 14:40:41    30s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/31 14:40:41    30s] *** Starting place_design default flow ***
[03/31 14:40:41    30s] **INFO: Enable pre-place timing setting for timing analysis
[03/31 14:40:41    30s] Set Using Default Delay Limit as 101.
[03/31 14:40:41    30s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/31 14:40:41    30s] Set Default Net Delay as 0 ps.
[03/31 14:40:41    30s] Set Default Net Load as 0 pF. 
[03/31 14:40:41    30s] **INFO: Analyzing IO path groups for slack adjustment
[03/31 14:40:41    30s] Multithreaded Timing Analysis is initialized with 8 threads
[03/31 14:40:41    30s] 
[03/31 14:40:42    31s] Effort level <high> specified for reg2reg_tmp.2732 path_group
[03/31 14:40:42    31s] #################################################################################
[03/31 14:40:42    31s] # Design Stage: PreRoute
[03/31 14:40:42    31s] # Design Name: miniMIPS_chip
[03/31 14:40:42    31s] # Design Mode: 90nm
[03/31 14:40:42    31s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:40:42    31s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:40:42    31s] # Signoff Settings: SI Off 
[03/31 14:40:42    31s] #################################################################################
[03/31 14:40:42    31s] Calculate delays in Single mode...
[03/31 14:40:42    31s] Topological Sorting (CPU = 0:00:00.0, MEM = 1119.1M, InitMEM = 1117.5M)
[03/31 14:40:42    32s] siFlow : Timing analysis mode is single, using late cdB files
[03/31 14:40:44    36s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:40:44    36s] End delay calculation. (MEM=1721.93 CPU=0:00:03.7 REAL=0:00:01.0)
[03/31 14:40:44    36s] *** CDM Built up (cpu=0:00:05.0  real=0:00:02.0  mem= 1721.9M) ***
[03/31 14:40:44    37s] *** Start delete_buffer_trees ***
[03/31 14:40:44    37s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:40:44    37s] Info: Detect buffers to remove automatically.
[03/31 14:40:44    37s] Analyzing netlist ...
[03/31 14:40:44    37s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/31 14:40:45    38s] Updating netlist
[03/31 14:40:45    38s] 
[03/31 14:40:45    38s] *summary: 77 instances (buffers/inverters) removed
[03/31 14:40:45    38s] *** Finish delete_buffer_trees (0:00:00.7) ***
[03/31 14:40:45    38s] **INFO: Disable pre-place timing setting for timing analysis
[03/31 14:40:45    38s] Set Using Default Delay Limit as 1000.
[03/31 14:40:45    38s] Set Default Net Delay as 1000 ps.
[03/31 14:40:45    38s] Set Default Net Load as 0.5 pF. 
[03/31 14:40:45    38s] Deleted 0 physical inst  (cell - / prefix -).
[03/31 14:40:45    38s] Did not delete 6300 physical insts as they were marked preplaced.
[03/31 14:40:45    38s] *** Starting "NanoPlace(TM) placement v#2 (mem=1713.9M)" ...
[03/31 14:40:45    38s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/31 14:40:45    38s] Type 'man IMPTS-403' for more detail.
[03/31 14:40:51    43s] *** Build Buffered Sizing Timing Model
[03/31 14:40:51    43s] (cpu=0:00:05.4 mem=1714.0M) ***
[03/31 14:40:52    44s] *** Build Virtual Sizing Timing Model
[03/31 14:40:52    44s] (cpu=0:00:06.5 mem=1714.1M) ***
[03/31 14:40:52    44s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/31 14:40:52    44s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/31 14:40:52    44s] Define the scan chains before using this option.
[03/31 14:40:52    44s] Type 'man IMPSP-9042' for more detail.
[03/31 14:40:52    44s] #std cell=16745 (6300 fixed + 10445 movable) #block=0 (0 floating + 0 preplaced)
[03/31 14:40:52    44s] #ioInst=80 #net=11629 #term=41289 #term/net=3.55, #fixedIo=80, #floatIo=0, #fixedPin=70, #floatPin=0
[03/31 14:40:52    44s] stdCell: 16745 single + 0 double + 0 multi
[03/31 14:40:52    44s] Total standard cell length = 60.1335 (mm), area = 0.2935 (mm^2)
[03/31 14:40:52    44s] Core basic site is core
[03/31 14:40:52    44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:40:52    45s] Apply auto density screen in pre-place stage.
[03/31 14:40:52    45s] Auto density screen increases utilization from 0.233 to 0.233
[03/31 14:40:52    45s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1714.1M
[03/31 14:40:52    45s] Average module density = 0.233.
[03/31 14:40:52    45s] Density for the design = 0.233.
[03/31 14:40:52    45s]        = stdcell_area 89150 sites (274083 um^2) / alloc_area 382766 sites (1176775 um^2).
[03/31 14:40:52    45s] Pin Density = 0.1052.
[03/31 14:40:52    45s]             = total # of pins 41289 / total area 392625.
[03/31 14:40:52    45s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[03/31 14:40:52    45s] === lastAutoLevel = 9 
[03/31 14:40:52    45s] Found multi-fanin net ram_data_IO[31]
[03/31 14:40:52    45s] Found multi-fanin net ram_data_IO[30]
[03/31 14:40:52    45s] Found multi-fanin net ram_data_IO[29]
[03/31 14:40:52    45s] Found multi-fanin net ram_data_IO[28]
[03/31 14:40:52    45s] Found multi-fanin net ram_data_IO[27]
[03/31 14:40:52    45s] Found multi-fanin net ram_data_IO[26]
[03/31 14:40:52    45s] Found multi-fanin net ram_data_IO[25]
[03/31 14:40:52    45s] Found multi-fanin net ram_data_IO[24]
[03/31 14:40:52    45s] Found multi-fanin net ram_data_IO[23]
[03/31 14:40:52    45s] Found multi-fanin net ram_data_IO[22]
[03/31 14:40:52    45s] ......
[03/31 14:40:52    45s] Found 32 (out of 11661) multi-fanin nets.
[03/31 14:40:55    49s] Clock gating cells determined by native netlist tracing.
[03/31 14:40:55    49s] Effort level <high> specified for reg2reg path_group
[03/31 14:40:55    49s] Effort level <high> specified for reg2cgate path_group
[03/31 14:40:57    51s] Iteration  1: Total net bbox = 1.190e+05 (5.33e+04 6.57e+04)
[03/31 14:40:57    51s]               Est.  stn bbox = 1.319e+05 (5.92e+04 7.27e+04)
[03/31 14:40:57    51s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1778.3M
[03/31 14:40:57    51s] Iteration  2: Total net bbox = 1.190e+05 (5.33e+04 6.57e+04)
[03/31 14:40:57    51s]               Est.  stn bbox = 1.319e+05 (5.92e+04 7.27e+04)
[03/31 14:40:57    51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1778.3M
[03/31 14:40:58    55s] Iteration  3: Total net bbox = 1.639e+05 (7.21e+04 9.18e+04)
[03/31 14:40:58    55s]               Est.  stn bbox = 2.039e+05 (9.05e+04 1.13e+05)
[03/31 14:40:58    55s]               cpu = 0:00:04.0 real = 0:00:01.0 mem = 1778.3M
[03/31 14:40:58    55s] Total number of setup views is 1.
[03/31 14:40:58    55s] Total number of active setup views is 1.
[03/31 14:40:59    61s] Iteration  4: Total net bbox = 2.764e+05 (1.83e+05 9.39e+04)
[03/31 14:40:59    61s]               Est.  stn bbox = 3.535e+05 (2.37e+05 1.17e+05)
[03/31 14:40:59    61s]               cpu = 0:00:05.7 real = 0:00:01.0 mem = 1778.3M
[03/31 14:41:01    71s] Iteration  5: Total net bbox = 4.792e+05 (2.17e+05 2.62e+05)
[03/31 14:41:01    71s]               Est.  stn bbox = 6.621e+05 (2.94e+05 3.68e+05)
[03/31 14:41:01    71s]               cpu = 0:00:10.2 real = 0:00:02.0 mem = 1778.3M
[03/31 14:41:04    83s] Iteration  6: Total net bbox = 5.686e+05 (2.66e+05 3.02e+05)
[03/31 14:41:04    83s]               Est.  stn bbox = 7.876e+05 (3.55e+05 4.33e+05)
[03/31 14:41:04    83s]               cpu = 0:00:11.6 real = 0:00:02.0 mem = 1810.3M
[03/31 14:41:04    83s] 
[03/31 14:41:04    83s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/31 14:41:04    83s] enableMT= 3 (onDemand)
[03/31 14:41:04    83s] useHNameCompare= 3 (lazy mode)
[03/31 14:41:04    83s] doMTMainInit= 1
[03/31 14:41:04    83s] doMTFlushLazyWireDelete= 1
[03/31 14:41:04    83s] useFastLRoute= 0
[03/31 14:41:04    83s] useFastCRoute= 1
[03/31 14:41:04    83s] doMTNetInitAdjWires= 1
[03/31 14:41:04    83s] wireMPoolNoThreadCheck= 1
[03/31 14:41:04    83s] allMPoolNoThreadCheck= 1
[03/31 14:41:04    83s] doNotUseMPoolInCRoute= 1
[03/31 14:41:04    83s] doMTSprFixZeroViaCodes= 1
[03/31 14:41:04    83s] doMTDtrRoute1CleanupA= 1
[03/31 14:41:04    83s] doMTDtrRoute1CleanupB= 1
[03/31 14:41:04    83s] doMTWireLenCalc= 0
[03/31 14:41:04    83s] doSkipQALenRecalc= 1
[03/31 14:41:04    83s] doMTMainCleanup= 1
[03/31 14:41:04    83s] doMTMoveCellTermsToMSLayer= 1
[03/31 14:41:04    83s] doMTConvertWiresToNewViaCode= 1
[03/31 14:41:04    83s] doMTRemoveAntenna= 1
[03/31 14:41:04    83s] doMTCheckConnectivity= 1
[03/31 14:41:04    83s] enableRuntimeLog= 0
[03/31 14:41:04    83s] Congestion driven padding in post-place stage.
[03/31 14:41:04    83s] Congestion driven padding increases utilization from 0.385 to 0.385
[03/31 14:41:04    83s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1810.3M
[03/31 14:41:05    85s] Iteration  7: Total net bbox = 5.845e+05 (2.79e+05 3.06e+05)
[03/31 14:41:05    85s]               Est.  stn bbox = 8.057e+05 (3.68e+05 4.38e+05)
[03/31 14:41:05    85s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1810.4M
[03/31 14:41:08    89s] nrCritNet: 0.00% ( 0 / 11629 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/31 14:41:11    94s] nrCritNet: 0.00% ( 0 / 11629 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/31 14:41:11    94s] Iteration  8: Total net bbox = 5.845e+05 (2.79e+05 3.06e+05)
[03/31 14:41:11    94s]               Est.  stn bbox = 8.057e+05 (3.68e+05 4.38e+05)
[03/31 14:41:11    94s]               cpu = 0:00:09.2 real = 0:00:06.0 mem = 1810.3M
[03/31 14:41:14   107s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/31 14:41:14   107s] Congestion driven padding in post-place stage.
[03/31 14:41:14   107s] Congestion driven padding increases utilization from 0.385 to 0.385
[03/31 14:41:14   107s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1810.3M
[03/31 14:41:15   108s] Iteration  9: Total net bbox = 6.137e+05 (3.00e+05 3.14e+05)
[03/31 14:41:15   108s]               Est.  stn bbox = 8.390e+05 (3.95e+05 4.44e+05)
[03/31 14:41:15   108s]               cpu = 0:00:14.6 real = 0:00:04.0 mem = 1810.4M
[03/31 14:41:18   113s] nrCritNet: 0.00% ( 0 / 11629 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/31 14:41:21   117s] nrCritNet: 0.00% ( 0 / 11629 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/31 14:41:21   117s] Iteration 10: Total net bbox = 6.137e+05 (3.00e+05 3.14e+05)
[03/31 14:41:21   117s]               Est.  stn bbox = 8.390e+05 (3.95e+05 4.44e+05)
[03/31 14:41:21   117s]               cpu = 0:00:09.1 real = 0:00:06.0 mem = 1810.3M
[03/31 14:41:23   125s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/31 14:41:23   125s] Congestion driven padding in post-place stage.
[03/31 14:41:23   125s] Congestion driven padding increases utilization from 0.385 to 0.385
[03/31 14:41:23   125s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1810.3M
[03/31 14:41:23   126s] Iteration 11: Total net bbox = 6.249e+05 (3.06e+05 3.19e+05)
[03/31 14:41:23   126s]               Est.  stn bbox = 8.515e+05 (4.03e+05 4.49e+05)
[03/31 14:41:23   126s]               cpu = 0:00:08.3 real = 0:00:02.0 mem = 1810.4M
[03/31 14:41:27   131s] nrCritNet: 0.00% ( 0 / 11629 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/31 14:41:30   135s] nrCritNet: 0.00% ( 0 / 11629 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/31 14:41:30   135s] Iteration 12: Total net bbox = 6.249e+05 (3.06e+05 3.19e+05)
[03/31 14:41:30   135s]               Est.  stn bbox = 8.515e+05 (4.03e+05 4.49e+05)
[03/31 14:41:30   135s]               cpu = 0:00:09.3 real = 0:00:07.0 mem = 1810.3M
[03/31 14:41:35   156s] Iteration 13: Total net bbox = 6.367e+05 (3.13e+05 3.24e+05)
[03/31 14:41:35   156s]               Est.  stn bbox = 8.569e+05 (4.07e+05 4.49e+05)
[03/31 14:41:35   156s]               cpu = 0:00:20.7 real = 0:00:05.0 mem = 1810.4M
[03/31 14:41:35   156s] Iteration 14: Total net bbox = 6.367e+05 (3.13e+05 3.24e+05)
[03/31 14:41:35   156s]               Est.  stn bbox = 8.569e+05 (4.07e+05 4.49e+05)
[03/31 14:41:35   156s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1810.4M
[03/31 14:41:35   156s] Iteration 15: Total net bbox = 6.367e+05 (3.13e+05 3.24e+05)
[03/31 14:41:35   156s]               Est.  stn bbox = 8.569e+05 (4.07e+05 4.49e+05)
[03/31 14:41:35   156s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1810.4M
[03/31 14:41:35   156s] *** cost = 6.367e+05 (3.13e+05 3.24e+05) (cpu for global=0:01:47) real=0:00:40.0***
[03/31 14:41:35   156s] Placement multithread real runtime: 0:00:40.0 with 8 threads.
[03/31 14:41:35   156s] Info: 93 clock gating cells identified, 41 (on average) moved
[03/31 14:41:36   157s] miniMIPS_chip
[03/31 14:41:36   157s] Core Placement runtime cpu: 0:01:16 real: 0:00:20.0
[03/31 14:41:36   157s] #spOpts: mergeVia=F 
[03/31 14:41:36   157s] Core basic site is core
[03/31 14:41:36   157s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:41:36   157s] *** Starting refinePlace (0:02:37 mem=1427.4M) ***
[03/31 14:41:36   157s] Total net length = 6.298e+05 (3.104e+05 3.194e+05) (ext = 0.000e+00)
[03/31 14:41:36   157s] # spcSbClkGt: 41
[03/31 14:41:36   157s] Starting refinePlace ...
[03/31 14:41:36   157s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:41:36   157s] default core: bins with density >  0.75 =    0 % ( 0 / 529 )
[03/31 14:41:36   157s] Density distribution unevenness ratio = 51.770%
[03/31 14:41:37   158s]   Spread Effort: high, pre-route mode, useDDP on.
[03/31 14:41:37   158s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1453.4MB) @(0:02:37 - 0:02:38).
[03/31 14:41:37   158s] Move report: preRPlace moves 10445 insts, mean move: 1.63 um, max move: 12.62 um
[03/31 14:41:37   158s] 	Max move on inst (minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53914): (632.65, 1080.09) --> (642.60, 1082.75)
[03/31 14:41:37   158s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: FAX1
[03/31 14:41:37   158s] 	Violation at original loc: Placement Blockage Violation
[03/31 14:41:37   158s] wireLenOptFixPriorityInst 0 inst fixed
[03/31 14:41:37   158s] tweakage running in 8 threads.
[03/31 14:41:37   158s] Placement tweakage begins.
[03/31 14:41:37   158s] wire length = 7.857e+05
[03/31 14:41:38   160s] wire length = 7.595e+05
[03/31 14:41:38   160s] Placement tweakage ends.
[03/31 14:41:38   160s] Move report: tweak moves 1859 insts, mean move: 9.85 um, max move: 44.24 um
[03/31 14:41:38   160s] 	Max move on inst (minimips_core_instance/U4_ex_U1_alu_g21237): (670.32, 706.99) --> (660.24, 741.15)
[03/31 14:41:38   160s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:01.0, mem=1453.4MB) @(0:02:38 - 0:02:40).
[03/31 14:41:38   161s] Move report: legalization moves 1 insts, mean move: 4.88 um, max move: 4.88 um
[03/31 14:41:38   161s] 	Max move on inst (minimips_core_instance/U7_banc_g32330): (1181.25, 833.87) --> (1181.25, 838.75)
[03/31 14:41:38   161s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1453.4MB) @(0:02:40 - 0:02:40).
[03/31 14:41:38   161s] Move report: Detail placement moves 10445 insts, mean move: 3.15 um, max move: 43.96 um
[03/31 14:41:38   161s] 	Max move on inst (minimips_core_instance/U4_ex_U1_alu_g21237): (670.55, 707.50) --> (660.24, 741.15)
[03/31 14:41:38   161s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 1453.4MB
[03/31 14:41:38   161s] Statistics of distance of Instance movement in refine placement:
[03/31 14:41:38   161s]   maximum (X+Y) =        43.96 um
[03/31 14:41:38   161s]   inst (minimips_core_instance/U4_ex_U1_alu_g21237) with max move: (670.553, 707.5) -> (660.24, 741.15)
[03/31 14:41:38   161s]   mean    (X+Y) =         3.15 um
[03/31 14:41:38   161s] Total instances flipped for WireLenOpt: 425
[03/31 14:41:38   161s] Total instances moved : 10445
[03/31 14:41:38   161s] Summary Report:
[03/31 14:41:38   161s] Instances move: 10445 (out of 10445 movable)
[03/31 14:41:38   161s] Mean displacement: 3.15 um
[03/31 14:41:38   161s] Max displacement: 43.96 um (Instance: minimips_core_instance/U4_ex_U1_alu_g21237) (670.553, 707.5) -> (660.24, 741.15)
[03/31 14:41:38   161s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INX1
[03/31 14:41:38   161s] Total net length = 6.076e+05 (2.883e+05 3.194e+05) (ext = 0.000e+00)
[03/31 14:41:38   161s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:02.0, mem=1453.4MB) @(0:02:37 - 0:02:40).
[03/31 14:41:38   161s] Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 1453.4MB
[03/31 14:41:38   161s] *** Finished refinePlace (0:02:40 mem=1453.4M) ***
[03/31 14:41:38   161s] Total net length = 6.079e+05 (2.877e+05 3.202e+05) (ext = 0.000e+00)
[03/31 14:41:38   161s] *** End of Placement (cpu=0:02:03, real=0:00:53.0, mem=1453.4M) ***
[03/31 14:41:38   161s] #spOpts: mergeVia=F 
[03/31 14:41:38   161s] Core basic site is core
[03/31 14:41:39   161s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:41:39   161s] default core: bins with density >  0.75 = 0.189 % ( 1 / 529 )
[03/31 14:41:39   161s] Density distribution unevenness ratio = 48.362%
[03/31 14:41:39   161s] *** Free Virtual Timing Model ...(mem=1453.4M)
[03/31 14:41:39   161s] Starting IO pin assignment...
[03/31 14:41:39   161s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:41:39   161s] UM:                                                                   final
[03/31 14:41:39   161s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:41:39   161s] UM:                                                                   global_place
[03/31 14:41:39   161s] congRepair running 8 threads
[03/31 14:41:39   161s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/31 14:41:39   161s] Starting congestion repair ...
[03/31 14:41:39   161s] (I)       Reading DB...
[03/31 14:41:39   161s] (I)       congestionReportName   : 
[03/31 14:41:39   161s] [NR-eagl] buildTerm2TermWires    : 1
[03/31 14:41:39   161s] [NR-eagl] doTrackAssignment      : 1
[03/31 14:41:39   161s] (I)       dumpBookshelfFiles     : 0
[03/31 14:41:39   161s] [NR-eagl] numThreads             : 1
[03/31 14:41:39   161s] [NR-eagl] honorMsvRouteConstraint: false
[03/31 14:41:39   161s] (I)       honorPin               : false
[03/31 14:41:39   161s] (I)       honorPinGuide          : true
[03/31 14:41:39   161s] (I)       honorPartition         : false
[03/31 14:41:39   161s] (I)       allowPartitionCrossover: false
[03/31 14:41:39   161s] (I)       honorSingleEntry       : true
[03/31 14:41:39   161s] (I)       honorSingleEntryStrong : true
[03/31 14:41:39   161s] (I)       handleViaSpacingRule   : false
[03/31 14:41:39   161s] (I)       PDConstraint           : none
[03/31 14:41:39   161s] [NR-eagl] honorClockSpecNDR      : 0
[03/31 14:41:39   161s] (I)       routingEffortLevel     : 3
[03/31 14:41:39   161s] [NR-eagl] minRouteLayer          : 2
[03/31 14:41:39   161s] [NR-eagl] maxRouteLayer          : 2147483647
[03/31 14:41:39   161s] (I)       numRowsPerGCell        : 1
[03/31 14:41:39   161s] (I)       speedUpLargeDesign     : 0
[03/31 14:41:39   161s] (I)       speedUpBlkViolationClean: 0
[03/31 14:41:39   161s] (I)       autoGCellMerging       : 1
[03/31 14:41:39   161s] (I)       multiThreadingTA       : 0
[03/31 14:41:39   161s] (I)       punchThroughDistance   : -1
[03/31 14:41:39   161s] (I)       blockedPinEscape       : 0
[03/31 14:41:39   161s] (I)       blkAwareLayerSwitching : 0
[03/31 14:41:39   161s] (I)       betterClockWireModeling: 0
[03/31 14:41:39   161s] (I)       scenicBound            : 1.15
[03/31 14:41:39   161s] (I)       maxScenicToAvoidBlk    : 100.00
[03/31 14:41:39   161s] (I)       source-to-sink ratio   : 0.00
[03/31 14:41:39   161s] (I)       targetCongestionRatio  : 1.00
[03/31 14:41:39   161s] (I)       layerCongestionRatio   : 0.70
[03/31 14:41:39   161s] (I)       m1CongestionRatio      : 0.10
[03/31 14:41:39   161s] (I)       m2m3CongestionRatio    : 0.70
[03/31 14:41:39   161s] (I)       pinAccessEffort        : 0.10
[03/31 14:41:39   161s] (I)       localRouteEffort       : 1.00
[03/31 14:41:39   161s] (I)       numSitesBlockedByOneVia: 8.00
[03/31 14:41:39   161s] (I)       supplyScaleFactorH     : 1.00
[03/31 14:41:39   161s] (I)       supplyScaleFactorV     : 1.00
[03/31 14:41:39   161s] (I)       highlight3DOverflowFactor: 0.00
[03/31 14:41:39   161s] (I)       skipTrackCommand             : 
[03/31 14:41:39   161s] (I)       readTROption           : true
[03/31 14:41:39   161s] (I)       extraSpacingBothSide   : false
[03/31 14:41:39   161s] [NR-eagl] numTracksPerClockWire  : 0
[03/31 14:41:39   161s] (I)       routeSelectedNetsOnly  : false
[03/31 14:41:39   161s] (I)       before initializing RouteDB syMemory usage = 1453.4 MB
[03/31 14:41:39   161s] (I)       starting read tracks
[03/31 14:41:39   161s] (I)       build grid graph
[03/31 14:41:39   161s] (I)       build grid graph start
[03/31 14:41:39   161s] (I)       build grid graph end
[03/31 14:41:39   161s] [NR-eagl] Layer1 has no routable track
[03/31 14:41:39   161s] [NR-eagl] Layer2 has single uniform track structure
[03/31 14:41:39   161s] [NR-eagl] Layer3 has single uniform track structure
[03/31 14:41:39   161s] [NR-eagl] Layer4 has single uniform track structure
[03/31 14:41:39   161s] [NR-eagl] Layer5 has single uniform track structure
[03/31 14:41:39   161s] [NR-eagl] Layer6 has single uniform track structure
[03/31 14:41:39   161s] (I)       Layer1   numNetMinLayer=11629
[03/31 14:41:39   161s] (I)       Layer2   numNetMinLayer=0
[03/31 14:41:39   161s] (I)       Layer3   numNetMinLayer=0
[03/31 14:41:39   161s] (I)       Layer4   numNetMinLayer=0
[03/31 14:41:39   161s] (I)       Layer5   numNetMinLayer=0
[03/31 14:41:39   161s] (I)       Layer6   numNetMinLayer=0
[03/31 14:41:39   161s] [NR-eagl] numViaLayers=5
[03/31 14:41:39   161s] (I)       end build via table
[03/31 14:41:39   161s] [NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[03/31 14:41:39   161s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/31 14:41:39   161s] (I)       num ignored nets =35
[03/31 14:41:39   161s] (I)       readDataFromPlaceDB
[03/31 14:41:39   161s] (I)       Read net information..
[03/31 14:41:39   161s] [NR-eagl] Read numTotalNets=11629  numIgnoredNets=0
[03/31 14:41:39   161s] (I)       Read testcase time = 0.000 seconds
[03/31 14:41:39   161s] 
[03/31 14:41:39   161s] (I)       totalGlobalPin=40894, totalPins=41149
[03/31 14:41:39   161s] (I)       Model blockage into capacity
[03/31 14:41:39   161s] (I)       Read numBlocks=21399  numPreroutedWires=0  numCapScreens=0
[03/31 14:41:39   161s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/31 14:41:39   161s] (I)       blocked area on Layer2 : 1702463906600  (62.23%)
[03/31 14:41:39   161s] (I)       blocked area on Layer3 : 1793532841300  (65.56%)
[03/31 14:41:39   161s] (I)       blocked area on Layer4 : 1767477181300  (64.61%)
[03/31 14:41:39   161s] (I)       blocked area on Layer5 : 1724974102900  (63.05%)
[03/31 14:41:39   161s] (I)       blocked area on Layer6 : 1774531194900  (64.87%)
[03/31 14:41:39   161s] (I)       Modeling time = 0.060 seconds
[03/31 14:41:39   161s] 
[03/31 14:41:39   161s] [NR-eagl] There are 93 clock nets ( 0 with NDR ).
[03/31 14:41:39   161s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1453.4 MB
[03/31 14:41:39   161s] (I)       Layer1  viaCost=200.00
[03/31 14:41:39   161s] (I)       Layer2  viaCost=100.00
[03/31 14:41:39   161s] (I)       Layer3  viaCost=100.00
[03/31 14:41:39   161s] (I)       Layer4  viaCost=100.00
[03/31 14:41:39   161s] (I)       Layer5  viaCost=200.00
[03/31 14:41:39   161s] (I)       ---------------------Grid Graph Info--------------------
[03/31 14:41:39   161s] (I)       routing area        :  (0, 0) - (1654000, 1654000)
[03/31 14:41:39   161s] (I)       core area           :  (277200, 277550) - (1376840, 1375550)
[03/31 14:41:39   161s] (I)       Site Width          :   630  (dbu)
[03/31 14:41:39   161s] (I)       Row Height          :  4880  (dbu)
[03/31 14:41:39   161s] (I)       GCell Width         :  4880  (dbu)
[03/31 14:41:39   161s] (I)       GCell Height        :  4880  (dbu)
[03/31 14:41:39   161s] (I)       grid                :   339   339     6
[03/31 14:41:39   161s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/31 14:41:39   161s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/31 14:41:39   161s] (I)       Default wire width  :   230   280   280   280   280   440
[03/31 14:41:39   161s] (I)       Default wire space  :   230   280   280   280   280   460
[03/31 14:41:39   161s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/31 14:41:39   161s] (I)       First Track Coord   :     0   315   610   315   610  1575
[03/31 14:41:39   161s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/31 14:41:39   161s] (I)       Total num of tracks :     0  2625  2711  2625  2711  1312
[03/31 14:41:39   161s] (I)       Num of masks        :     1     1     1     1     1     1
[03/31 14:41:39   161s] (I)       --------------------------------------------------------
[03/31 14:41:39   161s] 
[03/31 14:41:39   161s] (I)       After initializing earlyGlobalRoute syMemory usage = 1453.4 MB
[03/31 14:41:39   161s] (I)       Loading and dumping file time : 0.22 seconds
[03/31 14:41:39   161s] (I)       ============= Initialization =============
[03/31 14:41:39   161s] [NR-eagl] EstWL : 152025
[03/31 14:41:39   161s] 
[03/31 14:41:39   161s] (I)       total 2D Cap : 1887960 = (851902 H, 1036058 V)
[03/31 14:41:39   161s] (I)       botLay=Layer1  topLay=Layer6  numSeg=29394
[03/31 14:41:39   161s] (I)       ============  Phase 1a Route ============
[03/31 14:41:39   161s] (I)       Phase 1a runs 0.04 seconds
[03/31 14:41:39   161s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/31 14:41:39   161s] [NR-eagl] Usage: 152025 = (74758 H, 77267 V) = (8.78% H, 9.07% V) = (3.648e+05um H, 3.771e+05um V)
[03/31 14:41:39   161s] [NR-eagl] 
[03/31 14:41:39   161s] (I)       ============  Phase 1b Route ============
[03/31 14:41:39   161s] (I)       Phase 1b runs 0.01 seconds
[03/31 14:41:39   161s] [NR-eagl] Usage: 152025 = (74758 H, 77267 V) = (8.78% H, 9.07% V) = (3.648e+05um H, 3.771e+05um V)
[03/31 14:41:39   161s] [NR-eagl] 
[03/31 14:41:39   161s] (I)       ============  Phase 1c Route ============
[03/31 14:41:39   161s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/31 14:41:39   161s] 
[03/31 14:41:39   161s] (I)       Level2 Grid: 68 x 68
[03/31 14:41:39   161s] (I)       Phase 1c runs 0.01 seconds
[03/31 14:41:39   161s] [NR-eagl] Usage: 152025 = (74758 H, 77267 V) = (8.78% H, 9.07% V) = (3.648e+05um H, 3.771e+05um V)
[03/31 14:41:39   161s] [NR-eagl] 
[03/31 14:41:39   161s] (I)       ============  Phase 1d Route ============
[03/31 14:41:39   161s] (I)       Phase 1d runs 0.01 seconds
[03/31 14:41:39   161s] [NR-eagl] Usage: 152025 = (74758 H, 77267 V) = (8.78% H, 9.07% V) = (3.648e+05um H, 3.771e+05um V)
[03/31 14:41:39   161s] [NR-eagl] 
[03/31 14:41:39   161s] (I)       ============  Phase 1e Route ============
[03/31 14:41:39   161s] (I)       Phase 1e runs 0.00 seconds
[03/31 14:41:39   161s] [NR-eagl] Usage: 152025 = (74758 H, 77267 V) = (8.78% H, 9.07% V) = (3.648e+05um H, 3.771e+05um V)
[03/31 14:41:39   161s] [NR-eagl] 
[03/31 14:41:39   161s] (I)       ============  Phase 1l Route ============
[03/31 14:41:39   161s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/31 14:41:39   161s] 
[03/31 14:41:39   162s] (I)       dpBasedLA: time=0.05  totalOF=657426  totalVia=85856  totalWL=152023  total(Via+WL)=237879 
[03/31 14:41:39   162s] (I)       Total Global Routing Runtime: 0.23 seconds
[03/31 14:41:39   162s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/31 14:41:39   162s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/31 14:41:39   162s] 
[03/31 14:41:39   162s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/31 14:41:39   162s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/31 14:41:39   162s] 
[03/31 14:41:39   162s] ** np local hotspot detection info verbose **
[03/31 14:41:39   162s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/31 14:41:39   162s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/31 14:41:39   162s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/31 14:41:39   162s] 
[03/31 14:41:39   162s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/31 14:41:39   162s] Skipped repairing congestion.
[03/31 14:41:39   162s] (I)       ============= track Assignment ============
[03/31 14:41:39   162s] (I)       extract Global 3D Wires
[03/31 14:41:39   162s] (I)       Extract Global WL : time=0.01
[03/31 14:41:39   162s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/31 14:41:39   162s] (I)       track assignment initialization runtime=24554 millisecond
[03/31 14:41:39   162s] (I)       #threads=1 for track assignment
[03/31 14:41:40   162s] (I)       track assignment kernel runtime=230741 millisecond
[03/31 14:41:40   162s] (I)       End Greedy Track Assignment
[03/31 14:41:40   162s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 41149
[03/31 14:41:40   162s] [NR-eagl] Layer2(MET2)(V) length: 2.431027e+05um, number of vias: 56862
[03/31 14:41:40   162s] [NR-eagl] Layer3(MET3)(H) length: 2.891641e+05um, number of vias: 7086
[03/31 14:41:40   162s] [NR-eagl] Layer4(MET4)(V) length: 1.381524e+05um, number of vias: 2231
[03/31 14:41:40   162s] [NR-eagl] Layer5(MET5)(H) length: 8.134532e+04um, number of vias: 159
[03/31 14:41:40   162s] [NR-eagl] Layer6(METTP)(V) length: 6.891777e+03um, number of vias: 0
[03/31 14:41:40   162s] [NR-eagl] Total length: 7.586563e+05um, number of vias: 107487
[03/31 14:41:40   162s] End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
[03/31 14:41:40   162s] *** Finishing place_design default flow ***
[03/31 14:41:40   162s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/31 14:41:40   162s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/31 14:41:40   162s] ***** Total cpu  0:2:12
[03/31 14:41:40   162s] ***** Total real time  0:0:59
[03/31 14:41:40   162s] **place_design ... cpu = 0: 2:12, real = 0: 0:59, mem = 1407.2M **
[03/31 14:41:40   162s] 
[03/31 14:41:40   162s] *** Summary of all messages that are not suppressed in this session:
[03/31 14:41:40   162s] Severity  ID               Count  Summary                                  
[03/31 14:41:40   162s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/31 14:41:40   162s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/31 14:41:40   162s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/31 14:41:40   162s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/31 14:41:40   162s] *** Message Summary: 3 warning(s), 2 error(s)
[03/31 14:41:40   162s] 
[03/31 14:41:40   162s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:41:40   162s] UM:                                                                   final
[03/31 14:41:40   162s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/31 14:41:40   162s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:41:40   162s] UM:        136.01             80                                      place_design
[03/31 14:41:40   162s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/31 14:41:40   162s] #spOpts: mergeVia=F 
[03/31 14:41:40   163s] Core basic site is core
[03/31 14:41:40   163s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:41:41   163s] #spOpts: mergeVia=F 
[03/31 14:41:41   163s] Info: 8 threads available for lower-level modules during optimization.
[03/31 14:41:41   163s] GigaOpt running with 8 threads.
[03/31 14:41:41   163s] Updating RC grid for preRoute extraction ...
[03/31 14:41:41   163s] Initializing multi-corner capacitance tables ... 
[03/31 14:41:41   163s] Initializing multi-corner resistance tables ...
[03/31 14:41:44   166s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1411.2M, totSessionCpu=0:02:46 **
[03/31 14:41:44   166s] Added -handlePreroute to trialRouteMode
[03/31 14:41:44   166s] *** opt_design -pre_cts ***
[03/31 14:41:44   166s] DRC Margin: user margin 0.0; extra margin 0.2
[03/31 14:41:44   166s] Setup Target Slack: user slack 0; extra slack 0.1
[03/31 14:41:44   166s] Hold Target Slack: user slack 0
[03/31 14:41:44   166s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[03/31 14:41:44   166s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/31 14:41:44   166s] 'set_default_switching_activity' finished successfully.
[03/31 14:41:44   166s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/31 14:41:44   166s] Type 'man IMPOPT-3195' for more detail.
[03/31 14:41:45   167s] Multi-VT timing optimization disabled based on library information.
[03/31 14:41:45   167s] Summary for sequential cells idenfication: 
[03/31 14:41:45   167s] Identified SBFF number: 128
[03/31 14:41:45   167s] Identified MBFF number: 0
[03/31 14:41:45   167s] Not identified SBFF number: 0
[03/31 14:41:45   167s] Not identified MBFF number: 0
[03/31 14:41:45   167s] Number of sequential cells which are not FFs: 106
[03/31 14:41:45   167s] 
[03/31 14:41:45   167s] Start to check current routing status for nets...
[03/31 14:41:45   167s] Using hname+ instead name for net compare
[03/31 14:41:45   167s] Activating lazyNetListOrdering
[03/31 14:41:45   167s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/31 14:41:45   167s] All nets are already routed correctly.
[03/31 14:41:45   167s] End to check current routing status for nets (mem=1411.2M)
[03/31 14:41:45   167s] Extraction called for design 'miniMIPS_chip' of instances=16825 and nets=12072 using extraction engine 'preRoute' .
[03/31 14:41:45   167s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:41:45   167s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:41:45   167s] PreRoute RC Extraction called for design miniMIPS_chip.
[03/31 14:41:45   167s] RC Extraction called in multi-corner(1) mode.
[03/31 14:41:45   167s] RCMode: PreRoute
[03/31 14:41:45   167s]       RC Corner Indexes            0   
[03/31 14:41:45   167s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:41:45   167s] Resistance Scaling Factor    : 1.00000 
[03/31 14:41:45   167s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:41:45   167s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:41:45   167s] Shrink Factor                : 1.00000
[03/31 14:41:45   167s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:41:45   167s] Using capacitance table file ...
[03/31 14:41:45   167s] Updating RC grid for preRoute extraction ...
[03/31 14:41:45   167s] Initializing multi-corner capacitance tables ... 
[03/31 14:41:45   167s] Initializing multi-corner resistance tables ...
[03/31 14:41:45   167s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1405.160M)
[03/31 14:41:45   167s] #################################################################################
[03/31 14:41:45   167s] # Design Stage: PreRoute
[03/31 14:41:45   167s] # Design Name: miniMIPS_chip
[03/31 14:41:45   167s] # Design Mode: 90nm
[03/31 14:41:45   167s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:41:45   167s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:41:45   167s] # Signoff Settings: SI Off 
[03/31 14:41:45   167s] #################################################################################
[03/31 14:41:46   168s] Calculate delays in Single mode...
[03/31 14:41:46   168s] Topological Sorting (CPU = 0:00:00.0, MEM = 1532.4M, InitMEM = 1532.4M)
[03/31 14:41:47   173s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:41:47   173s] End delay calculation. (MEM=1990.25 CPU=0:00:04.7 REAL=0:00:01.0)
[03/31 14:41:47   173s] *** CDM Built up (cpu=0:00:06.0  real=0:00:02.0  mem= 1990.2M) ***
[03/31 14:41:47   174s] *** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:02.0 totSessionCpu=0:02:54 mem=1990.2M)
[03/31 14:41:47   174s] 
[03/31 14:41:47   174s] ------------------------------------------------------------
[03/31 14:41:47   174s]              Initial Summary                             
[03/31 14:41:47   174s] ------------------------------------------------------------
[03/31 14:41:47   174s] 
[03/31 14:41:47   174s] Setup views included:
[03/31 14:41:47   174s]  default_emulate_view 
[03/31 14:41:47   174s] 
[03/31 14:41:47   174s] +--------------------+---------+
[03/31 14:41:47   174s] |     Setup mode     |   all   |
[03/31 14:41:47   174s] +--------------------+---------+
[03/31 14:41:47   174s] |           WNS (ns):| -2.813  |
[03/31 14:41:47   174s] |           TNS (ns):| -57.027 |
[03/31 14:41:47   174s] |    Violating Paths:|   42    |
[03/31 14:41:47   174s] |          All Paths:|  1765   |
[03/31 14:41:47   174s] +--------------------+---------+
[03/31 14:41:47   174s] 
[03/31 14:41:47   174s] +----------------+-------------------------------+------------------+
[03/31 14:41:47   174s] |                |              Real             |       Total      |
[03/31 14:41:47   174s] |    DRVs        +------------------+------------+------------------|
[03/31 14:41:47   174s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:41:47   174s] +----------------+------------------+------------+------------------+
[03/31 14:41:47   174s] |   max_cap      |     26 (26)      |   -0.903   |     26 (26)      |
[03/31 14:41:47   174s] |   max_tran     |    25 (1632)     |   -3.753   |    25 (1632)     |
[03/31 14:41:47   174s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:41:47   174s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:41:47   174s] +----------------+------------------+------------+------------------+
[03/31 14:41:47   174s] 
[03/31 14:41:47   174s] Density: 23.076%
[03/31 14:41:47   174s] ------------------------------------------------------------
[03/31 14:41:47   174s] **opt_design ... cpu = 0:00:08, real = 0:00:03, mem = 1562.4M, totSessionCpu=0:02:54 **
[03/31 14:41:47   174s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/31 14:41:47   174s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:41:47   174s] #spOpts: mergeVia=F 
[03/31 14:41:48   175s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:41:48   175s] #spOpts: mergeVia=F 
[03/31 14:41:48   175s] *** Starting optimizing excluded clock nets MEM= 1562.4M) ***
[03/31 14:41:48   175s] *info: No excluded clock nets to be optimized.
[03/31 14:41:48   175s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1562.4M) ***
[03/31 14:41:48   175s] Summary for sequential cells idenfication: 
[03/31 14:41:48   175s] Identified SBFF number: 128
[03/31 14:41:48   175s] Identified MBFF number: 0
[03/31 14:41:48   175s] Not identified SBFF number: 0
[03/31 14:41:48   175s] Not identified MBFF number: 0
[03/31 14:41:48   175s] Number of sequential cells which are not FFs: 106
[03/31 14:41:48   175s] 
[03/31 14:41:48   175s] The useful skew maximum allowed delay is: 0.3
[03/31 14:41:48   176s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:41:48   176s] optDesignOneStep: Leakage Power Flow
[03/31 14:41:48   176s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:41:48   176s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:48   176s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:41:48   176s] Info: 70 io nets excluded
[03/31 14:41:48   176s] Info: 94 clock nets excluded from IPO operation.
[03/31 14:41:51   179s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:41:51   179s] *info: There are 10 candidate Buffer cells
[03/31 14:41:51   179s] *info: There are 10 candidate Inverter cells
[03/31 14:41:55   183s] 
[03/31 14:41:55   183s] Netlist preparation processing... 
[03/31 14:41:55   183s] Removed 0 instance
[03/31 14:41:55   183s] *info: Marking 0 isolation instances dont touch
[03/31 14:41:55   183s] *info: Marking 0 level shifter instances dont touch
[03/31 14:41:55   183s] **opt_design ... cpu = 0:00:17, real = 0:00:11, mem = 1640.8M, totSessionCpu=0:03:03 **
[03/31 14:41:56   183s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:41:56   183s] optDesignOneStep: Leakage Power Flow
[03/31 14:41:56   183s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:41:56   183s] Begin: GigaOpt high fanout net optimization
[03/31 14:41:56   183s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:41:56   183s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:41:56   183s] Info: 70 io nets excluded
[03/31 14:41:56   183s] Info: 94 clock nets excluded from IPO operation.
[03/31 14:41:56   183s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:41:56   183s] #spOpts: mergeVia=F 
[03/31 14:42:01   189s] DEBUG: @coeDRVCandCache::init.
[03/31 14:42:01   189s] +----------+---------+--------+--------+------------+--------+
[03/31 14:42:01   189s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/31 14:42:01   189s] +----------+---------+--------+--------+------------+--------+
[03/31 14:42:01   189s] |    23.08%|        -|  -2.813| -57.028|   0:00:00.0| 2359.6M|
[03/31 14:42:01   189s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/31 14:42:01   189s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/31 14:42:01   189s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/31 14:42:01   189s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/31 14:42:01   189s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/31 14:42:01   189s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/31 14:42:01   189s] |    23.08%|        -|  -2.813| -57.028|   0:00:00.0| 2375.6M|
[03/31 14:42:01   189s] +----------+---------+--------+--------+------------+--------+
[03/31 14:42:01   189s] 
[03/31 14:42:01   189s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2375.6M) ***
[03/31 14:42:01   189s] DEBUG: @coeDRVCandCache::cleanup.
[03/31 14:42:01   189s] End: GigaOpt high fanout net optimization
[03/31 14:42:01   189s] Begin: GigaOpt DRV Optimization
[03/31 14:42:01   189s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/31 14:42:01   189s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/31 14:42:01   189s] Begin: Processing multi-driver nets
[03/31 14:42:01   189s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:01   189s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:42:01   189s] Info: 70 io nets excluded
[03/31 14:42:01   189s] Info: 94 clock nets excluded from IPO operation.
[03/31 14:42:01   189s] PhyDesignGrid: maxLocalDensity 3.00
[03/31 14:42:01   189s] #spOpts: mergeVia=F 
[03/31 14:42:03   191s] *** Starting multi-driver net buffering ***
[03/31 14:42:03   191s] #spOpts: mergeVia=F 
[03/31 14:42:03   191s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *summary: 32 non-ignored multi-driver nets.
[03/31 14:42:03   191s] *       : 32 unbuffered.
[03/31 14:42:03   191s] *       : 32 bufferable.
[03/31 14:42:03   191s] *       : 0 targeted for timing fix; 0 buffered.
[03/31 14:42:03   191s] *       : 0 targeted for DRV fix; 0 buffered.
[03/31 14:42:03   191s] *** Finished buffering multi-driver nets (CPU=0:00:00.3, MEM=2374.9M) ***
[03/31 14:42:03   191s] End: Processing multi-driver nets
[03/31 14:42:03   191s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:03   191s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:42:03   191s] Info: 70 io nets excluded
[03/31 14:42:03   191s] Info: 94 clock nets excluded from IPO operation.
[03/31 14:42:03   191s] PhyDesignGrid: maxLocalDensity 3.00
[03/31 14:42:03   191s] #spOpts: mergeVia=F 
[03/31 14:42:05   193s] DEBUG: @coeDRVCandCache::init.
[03/31 14:42:05   193s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/31 14:42:05   193s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/31 14:42:05   193s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/31 14:42:05   193s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/31 14:42:05   193s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/31 14:42:05   193s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/31 14:42:05   193s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/31 14:42:05   193s] Info: violation cost 1980.118896 (cap = 20.610662, tran = 1952.508057, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[03/31 14:42:05   193s] |    27   |  1917   |    27   |     27  |     0   |     0   |     0   |     0   | -2.81 |          0|          0|          0|  23.08  |            |           |
[03/31 14:42:09   201s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/31 14:42:09   201s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/31 14:42:09   201s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/31 14:42:09   201s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.73 |         34|          0|          3|  23.12  |   0:00:04.0|    2398.7M|
[03/31 14:42:09   201s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/31 14:42:09   201s] 
[03/31 14:42:09   201s] *** Finish DRV Fixing (cpu=0:00:08.5 real=0:00:04.0 mem=2398.7M) ***
[03/31 14:42:09   201s] 
[03/31 14:42:09   201s] DEBUG: @coeDRVCandCache::cleanup.
[03/31 14:42:09   201s] End: GigaOpt DRV Optimization
[03/31 14:42:09   201s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/31 14:42:09   201s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/31 14:42:09   201s] **opt_design ... cpu = 0:00:35, real = 0:00:25, mem = 1675.6M, totSessionCpu=0:03:21 **
[03/31 14:42:09   201s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:42:09   201s] optDesignOneStep: Leakage Power Flow
[03/31 14:42:09   201s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:42:09   201s] Begin: GigaOpt Global Optimization
[03/31 14:42:09   201s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:09   201s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:42:09   201s] Info: 70 io nets excluded
[03/31 14:42:09   201s] Info: 94 clock nets excluded from IPO operation.
[03/31 14:42:09   201s] PhyDesignGrid: maxLocalDensity 1.20
[03/31 14:42:09   201s] #spOpts: mergeVia=F 
[03/31 14:42:15   207s] *info: 70 io nets excluded
[03/31 14:42:15   207s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:42:15   207s] *info: 94 clock nets excluded
[03/31 14:42:15   207s] *info: 7 special nets excluded.
[03/31 14:42:15   207s] *info: 34 external nets with a tri-state driver excluded.
[03/31 14:42:15   207s] *info: 32 multi-driver nets excluded.
[03/31 14:42:15   207s] *info: 131 no-driver nets excluded.
[03/31 14:42:20   212s] ** GigaOpt Global Opt WNS Slack -0.727  TNS Slack -5.840 
[03/31 14:42:20   212s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/31 14:42:20   212s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[03/31 14:42:20   212s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/31 14:42:20   212s] |  -0.727|  -5.840|    23.12%|   0:00:00.0| 2453.7M|default_emulate_view|  default| minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/D |
[03/31 14:42:21   217s] |   0.000|   0.000|    23.15%|   0:00:01.0| 2587.8M|                  NA|       NA| NA                                                 |
[03/31 14:42:21   217s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/31 14:42:21   217s] 
[03/31 14:42:21   217s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:05.4 real=0:00:01.0 mem=2587.8M) ***
[03/31 14:42:21   217s] 
[03/31 14:42:21   217s] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.4 real=0:00:01.0 mem=2587.8M) ***
[03/31 14:42:21   217s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[03/31 14:42:21   218s] End: GigaOpt Global Optimization
[03/31 14:42:22   218s] **opt_design ... cpu = 0:00:52, real = 0:00:38, mem = 1746.1M, totSessionCpu=0:03:37 **
[03/31 14:42:22   218s] 
[03/31 14:42:22   218s] Active setup views:
[03/31 14:42:22   218s]  default_emulate_view
[03/31 14:42:22   218s]   Dominating endpoints: 0
[03/31 14:42:22   218s]   Dominating TNS: -0.000
[03/31 14:42:22   218s] 
[03/31 14:42:22   218s] *** Timing NOT met, worst failing slack is 0.000
[03/31 14:42:22   218s] *** Check timing (0:00:00.0)
[03/31 14:42:22   218s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:42:22   218s] optDesignOneStep: Leakage Power Flow
[03/31 14:42:22   218s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:42:22   218s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:22   218s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:42:22   218s] Info: 70 io nets excluded
[03/31 14:42:22   218s] Info: 94 clock nets excluded from IPO operation.
[03/31 14:42:22   218s] **opt_design ... cpu = 0:00:52, real = 0:00:38, mem = 1744.1M, totSessionCpu=0:03:38 **
[03/31 14:42:22   218s] **INFO: Flow update: Design is easy to close.
[03/31 14:42:22   218s] setup target slack: 0.1
[03/31 14:42:22   218s] extra slack: 0.1
[03/31 14:42:22   218s] std delay: 0.0364
[03/31 14:42:22   218s] real setup target slack: 0.0364
[03/31 14:42:22   218s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:42:23   219s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/31 14:42:23   219s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/31 14:42:23   219s] [NR-eagl] Started earlyGlobalRoute kernel
[03/31 14:42:23   219s] [NR-eagl] Initial Peak syMemory usage = 1744.1 MB
[03/31 14:42:23   219s] (I)       Reading DB...
[03/31 14:42:23   219s] (I)       congestionReportName   : 
[03/31 14:42:23   219s] [NR-eagl] buildTerm2TermWires    : 0
[03/31 14:42:23   219s] [NR-eagl] doTrackAssignment      : 1
[03/31 14:42:23   219s] (I)       dumpBookshelfFiles     : 0
[03/31 14:42:23   219s] [NR-eagl] numThreads             : 1
[03/31 14:42:23   219s] [NR-eagl] honorMsvRouteConstraint: false
[03/31 14:42:23   219s] (I)       honorPin               : false
[03/31 14:42:23   219s] (I)       honorPinGuide          : true
[03/31 14:42:23   219s] (I)       honorPartition         : false
[03/31 14:42:23   219s] (I)       allowPartitionCrossover: false
[03/31 14:42:23   219s] (I)       honorSingleEntry       : true
[03/31 14:42:23   219s] (I)       honorSingleEntryStrong : true
[03/31 14:42:23   219s] (I)       handleViaSpacingRule   : false
[03/31 14:42:23   219s] (I)       PDConstraint           : none
[03/31 14:42:23   219s] [NR-eagl] honorClockSpecNDR      : 0
[03/31 14:42:23   219s] (I)       routingEffortLevel     : 3
[03/31 14:42:23   219s] [NR-eagl] minRouteLayer          : 2
[03/31 14:42:23   219s] [NR-eagl] maxRouteLayer          : 2147483647
[03/31 14:42:23   219s] (I)       numRowsPerGCell        : 1
[03/31 14:42:23   219s] (I)       speedUpLargeDesign     : 0
[03/31 14:42:23   219s] (I)       speedUpBlkViolationClean: 0
[03/31 14:42:23   219s] (I)       autoGCellMerging       : 1
[03/31 14:42:23   219s] (I)       multiThreadingTA       : 0
[03/31 14:42:23   219s] (I)       punchThroughDistance   : -1
[03/31 14:42:23   219s] (I)       blockedPinEscape       : 0
[03/31 14:42:23   219s] (I)       blkAwareLayerSwitching : 0
[03/31 14:42:23   219s] (I)       betterClockWireModeling: 0
[03/31 14:42:23   219s] (I)       scenicBound            : 1.15
[03/31 14:42:23   219s] (I)       maxScenicToAvoidBlk    : 100.00
[03/31 14:42:23   219s] (I)       source-to-sink ratio   : 0.00
[03/31 14:42:23   219s] (I)       targetCongestionRatio  : 1.00
[03/31 14:42:23   219s] (I)       layerCongestionRatio   : 0.70
[03/31 14:42:23   219s] (I)       m1CongestionRatio      : 0.10
[03/31 14:42:23   219s] (I)       m2m3CongestionRatio    : 0.70
[03/31 14:42:23   219s] (I)       pinAccessEffort        : 0.10
[03/31 14:42:23   219s] (I)       localRouteEffort       : 1.00
[03/31 14:42:23   219s] (I)       numSitesBlockedByOneVia: 8.00
[03/31 14:42:23   219s] (I)       supplyScaleFactorH     : 1.00
[03/31 14:42:23   219s] (I)       supplyScaleFactorV     : 1.00
[03/31 14:42:23   219s] (I)       highlight3DOverflowFactor: 0.00
[03/31 14:42:23   219s] (I)       skipTrackCommand             : 
[03/31 14:42:23   219s] (I)       readTROption           : true
[03/31 14:42:23   219s] (I)       extraSpacingBothSide   : false
[03/31 14:42:23   219s] [NR-eagl] numTracksPerClockWire  : 0
[03/31 14:42:23   219s] (I)       routeSelectedNetsOnly  : false
[03/31 14:42:23   219s] (I)       before initializing RouteDB syMemory usage = 1752.3 MB
[03/31 14:42:23   219s] (I)       starting read tracks
[03/31 14:42:23   219s] (I)       build grid graph
[03/31 14:42:23   219s] (I)       build grid graph start
[03/31 14:42:23   219s] (I)       build grid graph end
[03/31 14:42:23   219s] [NR-eagl] Layer1 has no routable track
[03/31 14:42:23   219s] [NR-eagl] Layer2 has single uniform track structure
[03/31 14:42:23   219s] [NR-eagl] Layer3 has single uniform track structure
[03/31 14:42:23   219s] [NR-eagl] Layer4 has single uniform track structure
[03/31 14:42:23   219s] [NR-eagl] Layer5 has single uniform track structure
[03/31 14:42:23   219s] [NR-eagl] Layer6 has single uniform track structure
[03/31 14:42:23   219s] (I)       Layer1   numNetMinLayer=11681
[03/31 14:42:23   219s] (I)       Layer2   numNetMinLayer=0
[03/31 14:42:23   219s] (I)       Layer3   numNetMinLayer=0
[03/31 14:42:23   219s] (I)       Layer4   numNetMinLayer=0
[03/31 14:42:23   219s] (I)       Layer5   numNetMinLayer=0
[03/31 14:42:23   219s] (I)       Layer6   numNetMinLayer=0
[03/31 14:42:23   219s] [NR-eagl] numViaLayers=5
[03/31 14:42:23   219s] (I)       end build via table
[03/31 14:42:23   219s] [NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[03/31 14:42:23   219s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/31 14:42:23   219s] (I)       num ignored nets =71
[03/31 14:42:23   219s] (I)       readDataFromPlaceDB
[03/31 14:42:23   219s] (I)       Read net information..
[03/31 14:42:23   219s] [NR-eagl] Read numTotalNets=11681  numIgnoredNets=0
[03/31 14:42:23   219s] (I)       Read testcase time = 0.010 seconds
[03/31 14:42:23   219s] 
[03/31 14:42:23   219s] (I)       totalGlobalPin=40927, totalPins=41251
[03/31 14:42:23   219s] (I)       Model blockage into capacity
[03/31 14:42:23   219s] (I)       Read numBlocks=21399  numPreroutedWires=0  numCapScreens=0
[03/31 14:42:23   219s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/31 14:42:23   219s] (I)       blocked area on Layer2 : 1702463906600  (62.23%)
[03/31 14:42:23   219s] (I)       blocked area on Layer3 : 1793532841300  (65.56%)
[03/31 14:42:23   219s] (I)       blocked area on Layer4 : 1767477181300  (64.61%)
[03/31 14:42:23   219s] (I)       blocked area on Layer5 : 1724974102900  (63.05%)
[03/31 14:42:23   219s] (I)       blocked area on Layer6 : 1774531194900  (64.87%)
[03/31 14:42:23   219s] (I)       Modeling time = 0.060 seconds
[03/31 14:42:23   219s] 
[03/31 14:42:23   219s] [NR-eagl] There are 93 clock nets ( 0 with NDR ).
[03/31 14:42:23   219s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1752.3 MB
[03/31 14:42:23   219s] (I)       Layer1  viaCost=200.00
[03/31 14:42:23   219s] (I)       Layer2  viaCost=100.00
[03/31 14:42:23   219s] (I)       Layer3  viaCost=100.00
[03/31 14:42:23   219s] (I)       Layer4  viaCost=100.00
[03/31 14:42:23   219s] (I)       Layer5  viaCost=200.00
[03/31 14:42:23   219s] (I)       ---------------------Grid Graph Info--------------------
[03/31 14:42:23   219s] (I)       routing area        :  (0, 0) - (1654000, 1654000)
[03/31 14:42:23   219s] (I)       core area           :  (277200, 277550) - (1376840, 1375550)
[03/31 14:42:23   219s] (I)       Site Width          :   630  (dbu)
[03/31 14:42:23   219s] (I)       Row Height          :  4880  (dbu)
[03/31 14:42:23   219s] (I)       GCell Width         :  4880  (dbu)
[03/31 14:42:23   219s] (I)       GCell Height        :  4880  (dbu)
[03/31 14:42:23   219s] (I)       grid                :   339   339     6
[03/31 14:42:23   219s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/31 14:42:23   219s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/31 14:42:23   219s] (I)       Default wire width  :   230   280   280   280   280   440
[03/31 14:42:23   219s] (I)       Default wire space  :   230   280   280   280   280   460
[03/31 14:42:23   219s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/31 14:42:23   219s] (I)       First Track Coord   :     0   315   610   315   610  1575
[03/31 14:42:23   219s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/31 14:42:23   219s] (I)       Total num of tracks :     0  2625  2711  2625  2711  1312
[03/31 14:42:23   219s] (I)       Num of masks        :     1     1     1     1     1     1
[03/31 14:42:23   219s] (I)       --------------------------------------------------------
[03/31 14:42:23   219s] 
[03/31 14:42:23   219s] (I)       After initializing earlyGlobalRoute syMemory usage = 1756.9 MB
[03/31 14:42:23   219s] (I)       Loading and dumping file time : 0.24 seconds
[03/31 14:42:23   219s] (I)       ============= Initialization =============
[03/31 14:42:23   219s] [NR-eagl] EstWL : 152025
[03/31 14:42:23   219s] 
[03/31 14:42:23   219s] (I)       total 2D Cap : 1887960 = (851902 H, 1036058 V)
[03/31 14:42:23   219s] (I)       botLay=Layer1  topLay=Layer6  numSeg=29401
[03/31 14:42:23   219s] (I)       ============  Phase 1a Route ============
[03/31 14:42:23   219s] (I)       Phase 1a runs 0.04 seconds
[03/31 14:42:23   219s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/31 14:42:23   219s] [NR-eagl] Usage: 152025 = (74748 H, 77277 V) = (8.77% H, 9.07% V) = (3.648e+05um H, 3.771e+05um V)
[03/31 14:42:23   219s] [NR-eagl] 
[03/31 14:42:23   219s] (I)       ============  Phase 1b Route ============
[03/31 14:42:23   219s] (I)       Phase 1b runs 0.01 seconds
[03/31 14:42:23   219s] [NR-eagl] Usage: 152025 = (74748 H, 77277 V) = (8.77% H, 9.07% V) = (3.648e+05um H, 3.771e+05um V)
[03/31 14:42:23   219s] [NR-eagl] 
[03/31 14:42:23   219s] (I)       ============  Phase 1c Route ============
[03/31 14:42:23   219s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/31 14:42:23   219s] 
[03/31 14:42:23   219s] (I)       Level2 Grid: 68 x 68
[03/31 14:42:23   219s] (I)       Phase 1c runs 0.01 seconds
[03/31 14:42:23   219s] [NR-eagl] Usage: 152025 = (74748 H, 77277 V) = (8.77% H, 9.07% V) = (3.648e+05um H, 3.771e+05um V)
[03/31 14:42:23   219s] [NR-eagl] 
[03/31 14:42:23   219s] (I)       ============  Phase 1d Route ============
[03/31 14:42:23   219s] (I)       Phase 1d runs 0.01 seconds
[03/31 14:42:23   219s] [NR-eagl] Usage: 152025 = (74748 H, 77277 V) = (8.77% H, 9.07% V) = (3.648e+05um H, 3.771e+05um V)
[03/31 14:42:23   219s] [NR-eagl] 
[03/31 14:42:23   219s] (I)       ============  Phase 1e Route ============
[03/31 14:42:23   219s] (I)       Phase 1e runs 0.00 seconds
[03/31 14:42:23   219s] [NR-eagl] Usage: 152025 = (74748 H, 77277 V) = (8.77% H, 9.07% V) = (3.648e+05um H, 3.771e+05um V)
[03/31 14:42:23   219s] [NR-eagl] 
[03/31 14:42:23   219s] (I)       [03/31 14:42:23   219s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/31 14:42:23   219s] 
============  Phase 1l Route ============
[03/31 14:42:23   219s] (I)       dpBasedLA: time=0.05  totalOF=663935  totalVia=85895  totalWL=152023  total(Via+WL)=237918 
[03/31 14:42:23   219s] (I)       Total Global Routing Runtime: 0.24 seconds
[03/31 14:42:23   219s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/31 14:42:23   219s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/31 14:42:23   219s] 
[03/31 14:42:23   219s] [NR-eagl] End Peak syMemory usage = 1756.9 MB
[03/31 14:42:23   219s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.50 seconds
[03/31 14:42:23   219s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/31 14:42:23   219s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/31 14:42:23   219s] 
[03/31 14:42:23   219s] ** np local hotspot detection info verbose **
[03/31 14:42:23   219s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/31 14:42:23   219s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/31 14:42:23   219s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/31 14:42:23   219s] 
[03/31 14:42:23   220s] Apply auto density screen in post-place stage.
[03/31 14:42:23   220s] Auto density screen increases utilization from 0.231 to 0.231
[03/31 14:42:23   220s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1756.9M
[03/31 14:42:23   220s] *** Starting refinePlace (0:03:39 mem=1756.9M) ***
[03/31 14:42:23   220s] Total net length = 6.248e+05 (2.944e+05 3.304e+05) (ext = 0.000e+00)
[03/31 14:42:23   220s] default core: bins with density >  0.75 = 0.189 % ( 1 / 529 )
[03/31 14:42:23   220s] Density distribution unevenness ratio = 49.416%
[03/31 14:42:23   220s] RPlace IncrNP: Rollback Lev = -5
[03/31 14:42:23   220s] RPlace: Density =0.767105, incremental np is triggered.
[03/31 14:42:23   220s] nrCritNet: 0.00% ( 0 / 11993 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/31 14:42:23   220s] incrNP running in 8 threads.
[03/31 14:42:24   220s] Congestion driven padding in post-place stage.
[03/31 14:42:24   220s] Congestion driven padding increases utilization from 0.380 to 0.380
[03/31 14:42:24   220s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1756.9M
[03/31 14:42:30   245s] default core: bins with density >  0.75 = 0.189 % ( 1 / 529 )
[03/31 14:42:30   245s] RPlace postIncrNP: Density = 0.767105 -> 0.782895.
[03/31 14:42:30   245s] RPlace postIncrNP Info: Density distribution changes:
[03/31 14:42:30   245s] Density distribution unevenness ratio = 50.198%
[03/31 14:42:30   245s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/31 14:42:30   245s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/31 14:42:30   245s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/31 14:42:30   245s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/31 14:42:30   245s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[03/31 14:42:30   245s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[03/31 14:42:30   245s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[03/31 14:42:30   245s] [CPU] RefinePlace/IncrNP (cpu=0:00:25.2, real=0:00:07.0, mem=1756.9MB) @(0:03:39 - 0:04:05).
[03/31 14:42:30   245s] Move report: incrNP moves 10367 insts, mean move: 14.39 um, max move: 621.49 um
[03/31 14:42:30   245s] 	Max move on inst (minimips_core_instance/U9_bus_ctrl_g43): (500.85, 1370.67) --> (805.14, 1053.47)
[03/31 14:42:30   245s] Move report: Timing Driven Placement moves 10367 insts, mean move: 14.39 um, max move: 621.49 um
[03/31 14:42:30   245s] 	Max move on inst (minimips_core_instance/U9_bus_ctrl_g43): (500.85, 1370.67) --> (805.14, 1053.47)
[03/31 14:42:30   245s] Starting refinePlace ...
[03/31 14:42:30   245s] 	Runtime: CPU: 0:00:25.2 REAL: 0:00:07.0 MEM: 1756.9MB
[03/31 14:42:30   245s] default core: bins with density >  0.75 = 0.189 % ( 1 / 529 )
[03/31 14:42:30   245s] Density distribution unevenness ratio = 50.198%
[03/31 14:42:30   245s]   Spread Effort: high, pre-route mode, useDDP on.
[03/31 14:42:30   245s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1756.9MB) @(0:04:05 - 0:04:05).
[03/31 14:42:30   245s] Move report: preRPlace moves 2197 insts, mean move: 2.22 um, max move: 12.60 um
[03/31 14:42:30   245s] 	Max move on inst (minimips_core_instance/U7_banc_registres_reg[10][19]): (1159.83, 809.47) --> (1147.23, 809.47)
[03/31 14:42:30   245s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[03/31 14:42:30   245s] wireLenOptFixPriorityInst 0 inst fixed
[03/31 14:42:30   245s] tweakage running in 8 threads.
[03/31 14:42:30   245s] Placement tweakage begins.
[03/31 14:42:30   245s] wire length = 7.615e+05
[03/31 14:42:31   247s] wire length = 7.357e+05
[03/31 14:42:31   247s] Placement tweakage ends.
[03/31 14:42:31   247s] Move report: tweak moves 691 insts, mean move: 7.26 um, max move: 30.24 um
[03/31 14:42:31   247s] 	Max move on inst (minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37624): (442.26, 755.79) --> (412.02, 755.79)
[03/31 14:42:31   247s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.6, real=0:00:01.0, mem=1756.9MB) @(0:04:05 - 0:04:07).
[03/31 14:42:31   247s] Move report: legalization moves 3 insts, mean move: 2.52 um, max move: 4.41 um
[03/31 14:42:31   247s] 	Max move on inst (minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_14): (1052.73, 663.07) --> (1057.14, 663.07)
[03/31 14:42:31   247s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1756.9MB) @(0:04:07 - 0:04:07).
[03/31 14:42:31   247s] Move report: Detail placement moves 2659 insts, mean move: 3.53 um, max move: 30.87 um
[03/31 14:42:31   247s] 	Max move on inst (minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37624): (442.89, 755.79) --> (412.02, 755.79)
[03/31 14:42:31   247s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:01.0 MEM: 1756.9MB
[03/31 14:42:31   247s] Statistics of distance of Instance movement in refine placement:
[03/31 14:42:31   247s]   maximum (X+Y) =       621.49 um
[03/31 14:42:31   247s]   inst (minimips_core_instance/U9_bus_ctrl_g43) with max move: (500.85, 1370.67) -> (805.14, 1053.47)
[03/31 14:42:31   247s]   mean    (X+Y) =        14.56 um
[03/31 14:42:31   247s] Total instances flipped for WireLenOpt: 430
[03/31 14:42:31   247s] Total instances flipped, including legalization: 34
[03/31 14:42:31   247s] Total instances moved : 10285
[03/31 14:42:31   247s] Summary Report:
[03/31 14:42:31   247s] Instances move: 10285 (out of 10497 movable)
[03/31 14:42:31   247s] Mean displacement: 14.56 um
[03/31 14:42:31   247s] Max displacement: 621.49 um (Instance: minimips_core_instance/U9_bus_ctrl_g43) (500.85, 1370.67) -> (805.14, 1053.47)
[03/31 14:42:31   247s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ITHX0
[03/31 14:42:31   247s] Total net length = 5.822e+05 (2.777e+05 3.045e+05) (ext = 0.000e+00)
[03/31 14:42:31   247s] Runtime: CPU: 0:00:27.6 REAL: 0:00:08.0 MEM: 1756.9MB
[03/31 14:42:31   247s] [CPU] RefinePlace/total (cpu=0:00:27.6, real=0:00:08.0, mem=1756.9MB) @(0:03:39 - 0:04:07).
[03/31 14:42:31   247s] *** Finished refinePlace (0:04:07 mem=1756.9M) ***
[03/31 14:42:31   247s] Total net length = 5.822e+05 (2.770e+05 3.052e+05) (ext = 0.000e+00)
[03/31 14:42:31   247s] default core: bins with density >  0.75 = 0.378 % ( 2 / 529 )
[03/31 14:42:31   247s] Density distribution unevenness ratio = 49.017%
[03/31 14:42:31   248s] Trial Route Overflow 0(H) 0(V)
[03/31 14:42:31   248s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/31 14:42:31   248s] Starting congestion repair ...
[03/31 14:42:31   248s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/31 14:42:31   248s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/31 14:42:31   248s] (I)       Reading DB...
[03/31 14:42:31   248s] (I)       congestionReportName   : 
[03/31 14:42:31   248s] [NR-eagl] buildTerm2TermWires    : 1
[03/31 14:42:31   248s] [NR-eagl] doTrackAssignment      : 1
[03/31 14:42:31   248s] (I)       dumpBookshelfFiles     : 0
[03/31 14:42:31   248s] [NR-eagl] numThreads             : 1
[03/31 14:42:31   248s] [NR-eagl] honorMsvRouteConstraint: false
[03/31 14:42:31   248s] (I)       honorPin               : false
[03/31 14:42:31   248s] (I)       honorPinGuide          : true
[03/31 14:42:31   248s] (I)       honorPartition         : false
[03/31 14:42:31   248s] (I)       allowPartitionCrossover: false
[03/31 14:42:31   248s] (I)       honorSingleEntry       : true
[03/31 14:42:31   248s] (I)       honorSingleEntryStrong : true
[03/31 14:42:31   248s] (I)       handleViaSpacingRule   : false
[03/31 14:42:31   248s] (I)       PDConstraint           : none
[03/31 14:42:31   248s] [NR-eagl] honorClockSpecNDR      : 0
[03/31 14:42:31   248s] (I)       routingEffortLevel     : 3
[03/31 14:42:31   248s] [NR-eagl] minRouteLayer          : 2
[03/31 14:42:31   248s] [NR-eagl] maxRouteLayer          : 2147483647
[03/31 14:42:31   248s] (I)       numRowsPerGCell        : 1
[03/31 14:42:31   248s] (I)       speedUpLargeDesign     : 0
[03/31 14:42:31   248s] (I)       speedUpBlkViolationClean: 0
[03/31 14:42:31   248s] (I)       autoGCellMerging       : 1
[03/31 14:42:31   248s] (I)       multiThreadingTA       : 0
[03/31 14:42:31   248s] (I)       punchThroughDistance   : -1
[03/31 14:42:31   248s] (I)       blockedPinEscape       : 0
[03/31 14:42:31   248s] (I)       blkAwareLayerSwitching : 0
[03/31 14:42:31   248s] (I)       betterClockWireModeling: 0
[03/31 14:42:31   248s] (I)       scenicBound            : 1.15
[03/31 14:42:31   248s] (I)       maxScenicToAvoidBlk    : 100.00
[03/31 14:42:31   248s] (I)       source-to-sink ratio   : 0.00
[03/31 14:42:31   248s] (I)       targetCongestionRatio  : 1.00
[03/31 14:42:31   248s] (I)       layerCongestionRatio   : 0.70
[03/31 14:42:31   248s] (I)       m1CongestionRatio      : 0.10
[03/31 14:42:31   248s] (I)       m2m3CongestionRatio    : 0.70
[03/31 14:42:31   248s] (I)       pinAccessEffort        : 0.10
[03/31 14:42:31   248s] (I)       localRouteEffort       : 1.00
[03/31 14:42:31   248s] (I)       numSitesBlockedByOneVia: 8.00
[03/31 14:42:31   248s] (I)       supplyScaleFactorH     : 1.00
[03/31 14:42:31   248s] (I)       supplyScaleFactorV     : 1.00
[03/31 14:42:31   248s] (I)       highlight3DOverflowFactor: 0.00
[03/31 14:42:31   248s] (I)       skipTrackCommand             : 
[03/31 14:42:31   248s] (I)       readTROption           : true
[03/31 14:42:31   248s] (I)       extraSpacingBothSide   : false
[03/31 14:42:31   248s] [NR-eagl] numTracksPerClockWire  : 0
[03/31 14:42:31   248s] (I)       routeSelectedNetsOnly  : false
[03/31 14:42:31   248s] (I)       before initializing RouteDB syMemory usage = 1756.9 MB
[03/31 14:42:31   248s] (I)       starting read tracks
[03/31 14:42:31   248s] (I)       build grid graph
[03/31 14:42:31   248s] (I)       build grid graph start
[03/31 14:42:31   248s] (I)       build grid graph end
[03/31 14:42:31   248s] [NR-eagl] Layer1 has no routable track
[03/31 14:42:31   248s] [NR-eagl] Layer2 has single uniform track structure
[03/31 14:42:31   248s] [NR-eagl] Layer3 has single uniform track structure
[03/31 14:42:31   248s] [NR-eagl] Layer4 has single uniform track structure
[03/31 14:42:31   248s] [NR-eagl] Layer5 has single uniform track structure
[03/31 14:42:31   248s] [NR-eagl] Layer6 has single uniform track structure
[03/31 14:42:31   248s] (I)       Layer1   numNetMinLayer=11681
[03/31 14:42:31   248s] (I)       Layer2   numNetMinLayer=0
[03/31 14:42:31   248s] (I)       Layer3   numNetMinLayer=0
[03/31 14:42:31   248s] (I)       Layer4   numNetMinLayer=0
[03/31 14:42:31   248s] (I)       Layer5   numNetMinLayer=0
[03/31 14:42:31   248s] (I)       Layer6   numNetMinLayer=0
[03/31 14:42:31   248s] [NR-eagl] numViaLayers=5
[03/31 14:42:31   248s] (I)       end build via table
[03/31 14:42:31   248s] [NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[03/31 14:42:31   248s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/31 14:42:31   248s] (I)       num ignored nets =70
[03/31 14:42:31   248s] (I)       readDataFromPlaceDB
[03/31 14:42:31   248s] (I)       Read net information..
[03/31 14:42:31   248s] [NR-eagl] Read numTotalNets=11681  numIgnoredNets=0
[03/31 14:42:31   248s] (I)       Read testcase time = 0.000 seconds
[03/31 14:42:31   248s] 
[03/31 14:42:31   248s] (I)       totalGlobalPin=40845, totalPins=41253
[03/31 14:42:31   248s] (I)       Model blockage into capacity
[03/31 14:42:31   248s] (I)       Read numBlocks=21399  numPreroutedWires=0  numCapScreens=0
[03/31 14:42:31   248s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/31 14:42:31   248s] (I)       blocked area on Layer2 : 1702463906600  (62.23%)
[03/31 14:42:31   248s] (I)       blocked area on Layer3 : 1793532841300  (65.56%)
[03/31 14:42:31   248s] (I)       blocked area on Layer4 : 1767477181300  (64.61%)
[03/31 14:42:31   248s] (I)       blocked area on Layer5 : 1724974102900  (63.05%)
[03/31 14:42:31   248s] (I)       blocked area on Layer6 : 1774531194900  (64.87%)
[03/31 14:42:31   248s] (I)       Modeling time = 0.060 seconds
[03/31 14:42:31   248s] 
[03/31 14:42:31   248s] [NR-eagl] There are 93 clock nets ( 0 with NDR ).
[03/31 14:42:31   248s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1756.9 MB
[03/31 14:42:31   248s] (I)       Layer1  viaCost=200.00
[03/31 14:42:31   248s] (I)       Layer2  viaCost=100.00
[03/31 14:42:31   248s] (I)       Layer3  viaCost=100.00
[03/31 14:42:31   248s] (I)       Layer4  viaCost=100.00
[03/31 14:42:31   248s] (I)       Layer5  viaCost=200.00
[03/31 14:42:31   248s] (I)       ---------------------Grid Graph Info--------------------
[03/31 14:42:31   248s] (I)       routing area        :  (0, 0) - (1654000, 1654000)
[03/31 14:42:31   248s] (I)       core area           :  (277200, 277550) - (1376840, 1375550)
[03/31 14:42:31   248s] (I)       Site Width          :   630  (dbu)
[03/31 14:42:31   248s] (I)       Row Height          :  4880  (dbu)
[03/31 14:42:31   248s] (I)       GCell Width         :  4880  (dbu)
[03/31 14:42:31   248s] (I)       GCell Height        :  4880  (dbu)
[03/31 14:42:31   248s] (I)       grid                :   339   339     6
[03/31 14:42:31   248s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/31 14:42:31   248s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/31 14:42:31   248s] (I)       Default wire width  :   230   280   280   280   280   440
[03/31 14:42:31   248s] (I)       Default wire space  :   230   280   280   280   280   460
[03/31 14:42:31   248s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/31 14:42:31   248s] (I)       First Track Coord   :     0   315   610   315   610  1575
[03/31 14:42:31   248s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/31 14:42:31   248s] (I)       Total num of tracks :     0  2625  2711  2625  2711  1312
[03/31 14:42:31   248s] (I)       Num of masks        :     1     1     1     1     1     1
[03/31 14:42:31   248s] (I)       --------------------------------------------------------
[03/31 14:42:31   248s] 
[03/31 14:42:31   248s] (I)       After initializing earlyGlobalRoute syMemory usage = 1756.9 MB
[03/31 14:42:31   248s] (I)       Loading and dumping file time : 0.19 seconds
[03/31 14:42:31   248s] (I)       ============= Initialization =============
[03/31 14:42:31   248s] [NR-eagl] EstWL : 146637
[03/31 14:42:31   248s] 
[03/31 14:42:31   248s] (I)       total 2D Cap : 1887960 = (851902 H, 1036058 V)
[03/31 14:42:31   248s] (I)       botLay=Layer1  topLay=Layer6  numSeg=29332
[03/31 14:42:31   248s] (I)       ============  Phase 1a Route ============
[03/31 14:42:32   248s] (I)       Phase 1a runs 0.04 seconds
[03/31 14:42:32   248s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/31 14:42:32   248s] [NR-eagl] Usage: 146638 = (72597 H, 74041 V) = (8.52% H, 8.69% V) = (3.543e+05um H, 3.613e+05um V)
[03/31 14:42:32   248s] [NR-eagl] 
[03/31 14:42:32   248s] (I)       ============  Phase 1b Route ============
[03/31 14:42:32   248s] (I)       Phase 1b runs 0.02 seconds
[03/31 14:42:32   248s] [NR-eagl] Usage: 146643 = (72597 H, 74046 V) = (8.52% H, 8.69% V) = (3.543e+05um H, 3.613e+05um V)
[03/31 14:42:32   248s] [NR-eagl] 
[03/31 14:42:32   248s] (I)       ============  Phase 1c Route ============
[03/31 14:42:32   248s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/31 14:42:32   248s] 
[03/31 14:42:32   248s] (I)       Level2 Grid: 68 x 68
[03/31 14:42:32   248s] (I)       Phase 1c runs 0.01 seconds
[03/31 14:42:32   248s] [NR-eagl] Usage: 146643 = (72597 H, 74046 V) = (8.52% H, 8.69% V) = (3.543e+05um H, 3.613e+05um V)
[03/31 14:42:32   248s] [NR-eagl] 
[03/31 14:42:32   248s] (I)       ============  Phase 1d Route ============
[03/31 14:42:32   248s] (I)       Phase 1d runs 0.01 seconds
[03/31 14:42:32   248s] [NR-eagl] Usage: 146643 = (72597 H, 74046 V) = (8.52% H, 8.69% V) = (3.543e+05um H, 3.613e+05um V)
[03/31 14:42:32   248s] [NR-eagl] 
[03/31 14:42:32   248s] (I)       ============  Phase 1e Route ============
[03/31 14:42:32   248s] (I)       Phase 1e runs 0.00 seconds
[03/31 14:42:32   248s] [NR-eagl] Usage: 146643 = (72597 H, 74046 V) = (8.52% H, 8.69% V) = (3.543e+05um H, 3.613e+05um V)
[03/31 14:42:32   248s] [NR-eagl] 
[03/31 14:42:32   248s] (I)       ============  Phase 1l Route ============
[03/31 14:42:32   248s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/31 14:42:32   248s] 
[03/31 14:42:32   248s] (I)       dpBasedLA: time=0.04  totalOF=606988  totalVia=85282  totalWL=146642  total(Via+WL)=231924 
[03/31 14:42:32   248s] (I)       Total Global Routing Runtime: 0.22 seconds
[03/31 14:42:32   248s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/31 14:42:32   248s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/31 14:42:32   248s] 
[03/31 14:42:32   248s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/31 14:42:32   248s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/31 14:42:32   248s] 
[03/31 14:42:32   248s] ** np local hotspot detection info verbose **
[03/31 14:42:32   248s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/31 14:42:32   248s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/31 14:42:32   248s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/31 14:42:32   248s] 
[03/31 14:42:32   248s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/31 14:42:32   248s] Skipped repairing congestion.
[03/31 14:42:32   248s] (I)       ============= track Assignment ============
[03/31 14:42:32   248s] (I)       extract Global 3D Wires
[03/31 14:42:32   248s] (I)       Extract Global WL : time=0.01
[03/31 14:42:32   248s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/31 14:42:32   248s] (I)       track assignment initialization runtime=24994 millisecond
[03/31 14:42:32   248s] (I)       #threads=1 for track assignment
[03/31 14:42:32   248s] (I)       track assignment kernel runtime=229309 millisecond
[03/31 14:42:32   248s] (I)       End Greedy Track Assignment
[03/31 14:42:32   248s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 41253
[03/31 14:42:32   248s] [NR-eagl] Layer2(MET2)(V) length: 2.343963e+05um, number of vias: 56640
[03/31 14:42:32   248s] [NR-eagl] Layer3(MET3)(H) length: 2.800392e+05um, number of vias: 6870
[03/31 14:42:32   248s] [NR-eagl] Layer4(MET4)(V) length: 1.334443e+05um, number of vias: 2389
[03/31 14:42:32   248s] [NR-eagl] Layer5(MET5)(H) length: 7.998967e+04um, number of vias: 123
[03/31 14:42:32   248s] [NR-eagl] Layer6(METTP)(V) length: 4.671379e+03um, number of vias: 0
[03/31 14:42:32   248s] [NR-eagl] Total length: 7.325409e+05um, number of vias: 107275
[03/31 14:42:32   249s] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[03/31 14:42:32   249s] Start to check current routing status for nets...
[03/31 14:42:32   249s] Using hname+ instead name for net compare
[03/31 14:42:32   249s] Activating lazyNetListOrdering
[03/31 14:42:32   249s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/31 14:42:32   249s] All nets are already routed correctly.
[03/31 14:42:32   249s] End to check current routing status for nets (mem=1661.0M)
[03/31 14:42:32   249s] Extraction called for design 'miniMIPS_chip' of instances=16877 and nets=12124 using extraction engine 'preRoute' .
[03/31 14:42:32   249s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:42:32   249s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:42:32   249s] PreRoute RC Extraction called for design miniMIPS_chip.
[03/31 14:42:32   249s] RC Extraction called in multi-corner(1) mode.
[03/31 14:42:32   249s] RCMode: PreRoute
[03/31 14:42:32   249s]       RC Corner Indexes            0   
[03/31 14:42:32   249s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:42:32   249s] Resistance Scaling Factor    : 1.00000 
[03/31 14:42:32   249s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:42:32   249s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:42:32   249s] Shrink Factor                : 1.00000
[03/31 14:42:32   249s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:42:32   249s] Using capacitance table file ...
[03/31 14:42:32   249s] Updating RC grid for preRoute extraction ...
[03/31 14:42:32   249s] Initializing multi-corner capacitance tables ... 
[03/31 14:42:32   249s] Initializing multi-corner resistance tables ...
[03/31 14:42:32   249s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1661.027M)
[03/31 14:42:33   249s] Compute RC Scale Done ...
[03/31 14:42:33   249s] **INFO : Setting latch borrow mode to budget during optimization
[03/31 14:42:33   250s] #################################################################################
[03/31 14:42:33   250s] # Design Stage: PreRoute
[03/31 14:42:33   250s] # Design Name: miniMIPS_chip
[03/31 14:42:33   250s] # Design Mode: 90nm
[03/31 14:42:33   250s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:42:33   250s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:42:33   250s] # Signoff Settings: SI Off 
[03/31 14:42:33   250s] #################################################################################
[03/31 14:42:34   251s] Calculate delays in Single mode...
[03/31 14:42:34   251s] Topological Sorting (CPU = 0:00:00.1, MEM = 1731.0M, InitMEM = 1729.4M)
[03/31 14:42:35   255s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:42:35   255s] End delay calculation. (MEM=2190.85 CPU=0:00:04.4 REAL=0:00:01.0)
[03/31 14:42:35   255s] *** CDM Built up (cpu=0:00:05.7  real=0:00:02.0  mem= 2190.9M) ***
[03/31 14:42:35   257s] *** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:02.0 totSessionCpu=0:04:17 mem=2190.9M)
[03/31 14:42:35   257s] 
[03/31 14:42:35   257s] ------------------------------------------------------------
[03/31 14:42:35   257s]      Summary (cpu=0.51min real=0.18min mem=1661.0M)                             
[03/31 14:42:35   257s] ------------------------------------------------------------
[03/31 14:42:35   257s] 
[03/31 14:42:35   257s] Setup views included:
[03/31 14:42:35   257s]  default_emulate_view 
[03/31 14:42:35   257s] 
[03/31 14:42:35   257s] +--------------------+---------+
[03/31 14:42:35   257s] |     Setup mode     |   all   |
[03/31 14:42:35   257s] +--------------------+---------+
[03/31 14:42:35   257s] |           WNS (ns):| -0.017  |
[03/31 14:42:35   257s] |           TNS (ns):| -0.019  |
[03/31 14:42:35   257s] |    Violating Paths:|    2    |
[03/31 14:42:35   257s] |          All Paths:|  1765   |
[03/31 14:42:35   257s] +--------------------+---------+
[03/31 14:42:35   257s] 
[03/31 14:42:35   257s] +----------------+-------------------------------+------------------+
[03/31 14:42:35   257s] |                |              Real             |       Total      |
[03/31 14:42:35   257s] |    DRVs        +------------------+------------+------------------|
[03/31 14:42:35   257s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:42:35   257s] +----------------+------------------+------------+------------------+
[03/31 14:42:35   257s] |   max_cap      |      0 (0)       |   0.000    |      5 (5)       |
[03/31 14:42:35   257s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:42:35   257s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:42:35   257s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:42:35   257s] +----------------+------------------+------------+------------------+
[03/31 14:42:35   257s] 
[03/31 14:42:35   257s] Density: 23.149%
[03/31 14:42:35   257s] ------------------------------------------------------------
[03/31 14:42:35   257s] **opt_design ... cpu = 0:01:31, real = 0:00:51, mem = 1733.0M, totSessionCpu=0:04:17 **
[03/31 14:42:36   258s] *** Timing NOT met, worst failing slack is -0.017
[03/31 14:42:36   258s] *** Check timing (0:00:00.0)
[03/31 14:42:36   258s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:42:36   258s] optDesignOneStep: Leakage Power Flow
[03/31 14:42:36   258s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:42:36   258s] Begin: GigaOpt Optimization in WNS mode
[03/31 14:42:36   258s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:36   258s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:42:36   258s] Info: 70 io nets excluded
[03/31 14:42:36   258s] Info: 94 clock nets excluded from IPO operation.
[03/31 14:42:36   258s] PhyDesignGrid: maxLocalDensity 1.00
[03/31 14:42:42   264s] *info: 70 io nets excluded
[03/31 14:42:42   264s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:42:42   264s] *info: 94 clock nets excluded
[03/31 14:42:42   264s] *info: 7 special nets excluded.
[03/31 14:42:42   264s] *info: 34 external nets with a tri-state driver excluded.
[03/31 14:42:42   264s] *info: 32 multi-driver nets excluded.
[03/31 14:42:42   264s] *info: 131 no-driver nets excluded.
[03/31 14:42:43   265s] Effort level <high> specified for reg2reg path_group
[03/31 14:42:43   265s] Effort level <high> specified for reg2cgate path_group
[03/31 14:42:44   268s] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.019 Density 23.15
[03/31 14:42:44   268s] Optimizer WNS Pass 0
[03/31 14:42:44   268s] Active Path Group: reg2cgate reg2reg  
[03/31 14:42:44   268s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/31 14:42:44   268s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[03/31 14:42:44   268s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/31 14:42:44   268s] |  -0.017|   -0.017|  -0.019|   -0.019|    23.15%|   0:00:00.0| 2467.6M|default_emulate_view|  reg2reg| minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D |
[03/31 14:42:45   269s] |   0.009|    0.009|   0.000|    0.000|    23.15%|   0:00:01.0| 2526.5M|default_emulate_view|  reg2reg| minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D |
[03/31 14:42:45   270s] |   0.031|    0.031|   0.000|    0.000|    23.15%|   0:00:00.0| 2526.5M|default_emulate_view|  reg2reg| minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/D |
[03/31 14:42:45   272s] |   0.041|    0.041|   0.000|    0.000|    23.16%|   0:00:00.0| 2604.8M|default_emulate_view|  reg2reg| minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/D |
[03/31 14:42:45   272s] |   0.041|    0.041|   0.000|    0.000|    23.16%|   0:00:00.0| 2604.8M|default_emulate_view|  reg2reg| minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/D |
[03/31 14:42:45   272s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/31 14:42:45   272s] 
[03/31 14:42:45   272s] *** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:01.0 mem=2604.8M) ***
[03/31 14:42:45   272s] 
[03/31 14:42:45   272s] *** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:01.0 mem=2604.8M) ***
[03/31 14:42:45   272s] ** GigaOpt Optimizer WNS Slack 0.041 TNS Slack 0.000 Density 23.16
[03/31 14:42:46   272s] *** Starting refinePlace (0:04:32 mem=2636.8M) ***
[03/31 14:42:46   272s] Total net length = 5.946e+05 (2.814e+05 3.131e+05) (ext = 0.000e+00)
[03/31 14:42:46   272s] default core: bins with density >  0.75 = 0.189 % ( 1 / 529 )
[03/31 14:42:46   272s] Density distribution unevenness ratio = 52.467%
[03/31 14:42:46   272s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2636.8MB) @(0:04:32 - 0:04:32).
[03/31 14:42:46   272s] Starting refinePlace ...
[03/31 14:42:46   272s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:42:46   272s] default core: bins with density >  0.75 = 0.189 % ( 1 / 529 )
[03/31 14:42:46   272s] Density distribution unevenness ratio = 52.467%
[03/31 14:42:46   272s]   Spread Effort: high, pre-route mode, useDDP on.
[03/31 14:42:46   272s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2636.8MB) @(0:04:32 - 0:04:32).
[03/31 14:42:46   272s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:42:46   272s] wireLenOptFixPriorityInst 0 inst fixed
[03/31 14:42:46   272s] Move report: legalization moves 10 insts, mean move: 3.29 um, max move: 5.04 um
[03/31 14:42:46   272s] 	Max move on inst (minimips_core_instance/U4_ex_U1_alu_mul_139_47/FE_RC_1_0): (597.87, 990.03) --> (602.91, 990.03)
[03/31 14:42:46   272s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2636.8MB) @(0:04:32 - 0:04:32).
[03/31 14:42:46   272s] Move report: Detail placement moves 10 insts, mean move: 3.29 um, max move: 5.04 um
[03/31 14:42:46   272s] 	Max move on inst (minimips_core_instance/U4_ex_U1_alu_mul_139_47/FE_RC_1_0): (597.87, 990.03) --> (602.91, 990.03)
[03/31 14:42:46   272s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2636.8MB
[03/31 14:42:46   272s] Statistics of distance of Instance movement in refine placement:
[03/31 14:42:46   272s]   maximum (X+Y) =         5.04 um
[03/31 14:42:46   272s]   inst (minimips_core_instance/U4_ex_U1_alu_mul_139_47/FE_RC_1_0) with max move: (597.87, 990.03) -> (602.91, 990.03)
[03/31 14:42:46   272s]   mean    (X+Y) =         3.29 um
[03/31 14:42:46   272s] Summary Report:
[03/31 14:42:46   272s] Instances move: 10 (out of 10499 movable)
[03/31 14:42:46   272s] Mean displacement: 3.29 um
[03/31 14:42:46   272s] Max displacement: 5.04 um (Instance: minimips_core_instance/U4_ex_U1_alu_mul_139_47/FE_RC_1_0) ([03/31 14:42:46   272s] Total instances moved : 10
597.87, 990.03) -> (602.91, 990.03)
[03/31 14:42:46   272s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: INX12
[03/31 14:42:46   272s] 	Violation at original loc: Placement Blockage Violation
[03/31 14:42:46   272s] Total net length = 5.946e+05 (2.814e+05 [03/31 14:42:46   272s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2636.8MB) @(0:04:32 - 0:04:32).
3.131e+05) (ext = 0.000e+00)
[03/31 14:42:46   272s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2636.8MB
[03/31 14:42:46   272s] *** Finished refinePlace (0:04:32 mem=2636.8M) ***
[03/31 14:42:46   272s] *** maximum move = 5.04 um ***
[03/31 14:42:46   272s] *** Finished re-routing un-routed nets (2636.8M) ***
[03/31 14:42:46   273s] 
[03/31 14:42:46   273s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2636.8M) ***
[03/31 14:42:46   273s] ** GigaOpt Optimizer WNS Slack 0.041 TNS Slack 0.000 Density 23.16
[03/31 14:42:46   273s] 
[03/31 14:42:46   273s] *** Finish pre-CTS Setup Fixing (cpu=0:00:08.0 real=0:00:03.0 mem=2636.8M) ***
[03/31 14:42:46   273s] 
[03/31 14:42:46   273s] End: GigaOpt Optimization in WNS mode
[03/31 14:42:47   274s] 
[03/31 14:42:47   274s] ------------------------------------------------------------
[03/31 14:42:47   274s]      Summary (cpu=0.25min real=0.17min mem=1810.3M)                             
[03/31 14:42:47   274s] ------------------------------------------------------------
[03/31 14:42:47   274s] 
[03/31 14:42:47   274s] Setup views included:
[03/31 14:42:47   274s]  default_emulate_view 
[03/31 14:42:47   274s] 
[03/31 14:42:47   274s] +--------------------+---------+---------+---------+---------+
[03/31 14:42:47   274s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:42:47   274s] +--------------------+---------+---------+---------+---------+
[03/31 14:42:47   274s] |           WNS (ns):|  0.041  |  0.041  |  1.188  |  4.846  |
[03/31 14:42:47   274s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:42:47   274s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:42:47   274s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:42:47   274s] +--------------------+---------+---------+---------+---------+
[03/31 14:42:47   274s] 
[03/31 14:42:47   274s] +----------------+-------------------------------+------------------+
[03/31 14:42:47   274s] |                |              Real             |       Total      |
[03/31 14:42:47   274s] |    DRVs        +------------------+------------+------------------|
[03/31 14:42:47   274s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:42:47   274s] +----------------+------------------+------------+------------------+
[03/31 14:42:47   274s] |   max_cap      |      0 (0)       |   0.000    |      5 (5)       |
[03/31 14:42:47   274s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:42:47   274s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:42:47   274s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:42:47   274s] +----------------+------------------+------------+------------------+
[03/31 14:42:47   274s] 
[03/31 14:42:47   274s] Density: 23.161%
[03/31 14:42:47   274s] Routing Overflow: 0.00% H and 0.00% V
[03/31 14:42:47   274s] ------------------------------------------------------------
[03/31 14:42:47   274s] **opt_design ... cpu = 0:01:48, real = 0:01:03, mem = 1808.3M, totSessionCpu=0:04:34 **
[03/31 14:42:47   274s] *** Timing NOT met, worst failing slack is 0.041
[03/31 14:42:47   274s] *** Check timing (0:00:00.0)
[03/31 14:42:47   274s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:42:47   274s] optDesignOneStep: Leakage Power Flow
[03/31 14:42:47   274s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:42:47   274s] **INFO: Flow update: Design timing is met.
[03/31 14:42:48   275s] 
[03/31 14:42:48   275s] ------------------------------------------------------------
[03/31 14:42:48   275s]      Summary (cpu=0.00min real=0.00min mem=1806.3M)                             
[03/31 14:42:48   275s] ------------------------------------------------------------
[03/31 14:42:48   275s] 
[03/31 14:42:48   275s] Setup views included:
[03/31 14:42:48   275s]  default_emulate_view 
[03/31 14:42:48   275s] 
[03/31 14:42:48   275s] +--------------------+---------+---------+---------+---------+
[03/31 14:42:48   275s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:42:48   275s] +--------------------+---------+---------+---------+---------+
[03/31 14:42:48   275s] |           WNS (ns):|  0.041  |  0.041  |  1.188  |  4.846  |
[03/31 14:42:48   275s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:42:48   275s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:42:48   275s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:42:48   275s] +--------------------+---------+---------+---------+---------+
[03/31 14:42:48   275s] 
[03/31 14:42:48   275s] +----------------+-------------------------------+------------------+
[03/31 14:42:48   275s] |                |              Real             |       Total      |
[03/31 14:42:48   275s] |    DRVs        +------------------+------------+------------------|
[03/31 14:42:48   275s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:42:48   275s] +----------------+------------------+------------+------------------+
[03/31 14:42:48   275s] |   max_cap      |      0 (0)       |   0.000    |      5 (5)       |
[03/31 14:42:48   275s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:42:48   275s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:42:48   275s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:42:48   275s] +----------------+------------------+------------+------------------+
[03/31 14:42:48   275s] 
[03/31 14:42:48   275s] Density: 23.161%
[03/31 14:42:48   275s] Routing Overflow: 0.00% H and 0.00% V
[03/31 14:42:48   275s] ------------------------------------------------------------
[03/31 14:42:48   275s] **opt_design ... cpu = 0:01:49, real = 0:01:04, mem = 1806.3M, totSessionCpu=0:04:34 **
[03/31 14:42:48   275s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:42:48   275s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:42:48   275s] Info: 70 io nets excluded
[03/31 14:42:48   275s] Info: 94 clock nets excluded from IPO operation.
[03/31 14:42:48   275s] Begin: Area Reclaim Optimization
[03/31 14:42:51   278s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:42:51   278s] #spOpts: mergeVia=F 
[03/31 14:42:51   278s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 23.16
[03/31 14:42:51   278s] +----------+---------+--------+--------+------------+--------+
[03/31 14:42:51   278s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/31 14:42:51   278s] +----------+---------+--------+--------+------------+--------+
[03/31 14:42:51   278s] |    23.16%|        -|   0.000|   0.000|   0:00:00.0| 2551.7M|
[03/31 14:42:52   279s] |    23.16%|        2|   0.000|   0.000|   0:00:01.0| 2551.7M|
[03/31 14:42:54   285s] |    23.13%|       60|   0.000|   0.000|   0:00:02.0| 2553.7M|
[03/31 14:42:54   285s] |    23.13%|        1|   0.000|   0.000|   0:00:00.0| 2553.7M|
[03/31 14:42:54   286s] |    23.13%|        0|   0.000|   0.000|   0:00:00.0| 2553.7M|
[03/31 14:42:54   286s] +----------+---------+--------+--------+------------+--------+
[03/31 14:42:54   286s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 23.13
[03/31 14:42:54   286s] 
[03/31 14:42:54   286s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 60 **
[03/31 14:42:54   286s] --------------------------------------------------------------
[03/31 14:42:54   286s] |                                   | Total     | Sequential |
[03/31 14:42:54   286s] --------------------------------------------------------------
[03/31 14:42:54   286s] | Num insts resized                 |      60  |       3    |
[03/31 14:42:54   286s] | Num insts undone                  |       1  |       0    |
[03/31 14:42:54   286s] | Num insts Downsized               |      60  |       3    |
[03/31 14:42:54   286s] | Num insts Samesized               |       0  |       0    |
[03/31 14:42:54   286s] | Num insts Upsized                 |       0  |       0    |
[03/31 14:42:54   286s] | Num multiple commits+uncommits    |       0  |       -    |
[03/31 14:42:54   286s] --------------------------------------------------------------
[03/31 14:42:54   286s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:10.8) (real = 0:00:06.0) **
[03/31 14:42:54   286s] *** Starting refinePlace (0:04:46 mem=2553.7M) ***
[03/31 14:42:54   286s] Total net length = 5.947e+05 (2.815e+05 3.132e+05) (ext = 0.000e+00)
[03/31 14:42:54   286s] Starting refinePlace ...
[03/31 14:42:54   286s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:42:54   286s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:42:54   286s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2553.7MB) @(0:04:46 - 0:04:46).
[03/31 14:42:54   286s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:42:54   286s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2553.7MB
[03/31 14:42:54   286s] Statistics of distance of Instance movement in refine placement:
[03/31 14:42:54   286s]   maximum (X+Y) =         0.00 um
[03/31 14:42:54   286s]   mean    (X+Y) =         0.00 um
[03/31 14:42:54   286s] Total instances moved : 0
[03/31 14:42:54   286s] Summary Report:
[03/31 14:42:54   286s] Instances move: 0 (out of 10497 movable)
[03/31 14:42:54   286s] Mean displacement: 0.00 um
[03/31 14:42:54   286s] Max displacement: 0.00 um 
[03/31 14:42:54   286s] Total net length = 5.947e+05 (2.815e+05 3.132e+05) (ext = 0.000e+00)
[03/31 14:42:54   286s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2553.7MB
[03/31 14:42:54   286s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2553.7MB) @(0:04:46 - 0:04:46).
[03/31 14:42:54   286s] *** Finished refinePlace (0:04:46 mem=2553.7M) ***
[03/31 14:42:55   286s] *** maximum move = 0.00 um ***
[03/31 14:42:55   286s] *** Finished re-routing un-routed nets (2553.7M) ***
[03/31 14:42:55   287s] 
[03/31 14:42:55   287s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2553.7M) ***
[03/31 14:42:55   287s] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:07, mem=1830.59M, totSessionCpu=0:04:46).
[03/31 14:42:55   287s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/31 14:42:55   287s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/31 14:42:55   287s] [PSP] Started earlyGlobalRoute kernel
[03/31 14:42:55   287s] [PSP] Initial Peak syMemory usage = 1830.6 MB
[03/31 14:42:55   287s] (I)       Reading DB...
[03/31 14:42:55   287s] (I)       congestionReportName   : 
[03/31 14:42:55   287s] [NR-eagl] buildTerm2TermWires    : 1
[03/31 14:42:55   287s] [NR-eagl] doTrackAssignment      : 1
[03/31 14:42:55   287s] (I)       dumpBookshelfFiles     : 0
[03/31 14:42:55   287s] [NR-eagl] numThreads             : 1
[03/31 14:42:55   287s] [NR-eagl] honorMsvRouteConstraint: false
[03/31 14:42:55   287s] (I)       honorPin               : false
[03/31 14:42:55   287s] (I)       honorPinGuide          : true
[03/31 14:42:55   287s] (I)       honorPartition         : false
[03/31 14:42:55   287s] (I)       allowPartitionCrossover: false
[03/31 14:42:55   287s] (I)       honorSingleEntry       : true
[03/31 14:42:55   287s] (I)       honorSingleEntryStrong : true
[03/31 14:42:55   287s] (I)       handleViaSpacingRule   : false
[03/31 14:42:55   287s] (I)       PDConstraint           : none
[03/31 14:42:55   287s] [NR-eagl] honorClockSpecNDR      : 0
[03/31 14:42:55   287s] (I)       routingEffortLevel     : 3
[03/31 14:42:55   287s] [NR-eagl] minRouteLayer          : 2
[03/31 14:42:55   287s] [NR-eagl] maxRouteLayer          : 2147483647
[03/31 14:42:55   287s] (I)       numRowsPerGCell        : 1
[03/31 14:42:55   287s] (I)       speedUpLargeDesign     : 0
[03/31 14:42:55   287s] (I)       speedUpBlkViolationClean: 0
[03/31 14:42:55   287s] (I)       autoGCellMerging       : 1
[03/31 14:42:55   287s] (I)       multiThreadingTA       : 0
[03/31 14:42:55   287s] (I)       punchThroughDistance   : -1
[03/31 14:42:55   287s] (I)       blockedPinEscape       : 0
[03/31 14:42:55   287s] (I)       blkAwareLayerSwitching : 0
[03/31 14:42:55   287s] (I)       betterClockWireModeling: 0
[03/31 14:42:55   287s] (I)       scenicBound            : 1.15
[03/31 14:42:55   287s] (I)       maxScenicToAvoidBlk    : 100.00
[03/31 14:42:55   287s] (I)       source-to-sink ratio   : 0.00
[03/31 14:42:55   287s] (I)       targetCongestionRatio  : 1.00
[03/31 14:42:55   287s] (I)       layerCongestionRatio   : 0.70
[03/31 14:42:55   287s] (I)       m1CongestionRatio      : 0.10
[03/31 14:42:55   287s] (I)       m2m3CongestionRatio    : 0.70
[03/31 14:42:55   287s] (I)       pinAccessEffort        : 0.10
[03/31 14:42:55   287s] (I)       localRouteEffort       : 1.00
[03/31 14:42:55   287s] (I)       numSitesBlockedByOneVia: 8.00
[03/31 14:42:55   287s] (I)       supplyScaleFactorH     : 1.00
[03/31 14:42:55   287s] (I)       supplyScaleFactorV     : 1.00
[03/31 14:42:55   287s] (I)       highlight3DOverflowFactor: 0.00
[03/31 14:42:55   287s] (I)       skipTrackCommand             : 
[03/31 14:42:55   287s] (I)       readTROption           : true
[03/31 14:42:55   287s] (I)       extraSpacingBothSide   : false
[03/31 14:42:55   287s] [NR-eagl] numTracksPerClockWire  : 0
[03/31 14:42:55   287s] (I)       routeSelectedNetsOnly  : false
[03/31 14:42:55   287s] (I)       before initializing RouteDB syMemory usage = 1840.7 MB
[03/31 14:42:55   287s] (I)       starting read tracks
[03/31 14:42:55   287s] (I)       build grid graph
[03/31 14:42:55   287s] (I)       build grid graph start
[03/31 14:42:55   287s] (I)       build grid graph end
[03/31 14:42:55   287s] [NR-eagl] Layer1 has no routable track
[03/31 14:42:55   287s] [NR-eagl] Layer2 has single uniform track structure
[03/31 14:42:55   287s] [NR-eagl] Layer3 has single uniform track structure
[03/31 14:42:55   287s] [NR-eagl] Layer4 has single uniform track structure
[03/31 14:42:55   287s] [NR-eagl] Layer5 has single uniform track structure
[03/31 14:42:55   287s] [NR-eagl] Layer6 has single uniform track structure
[03/31 14:42:55   287s] (I)       Layer1   numNetMinLayer=11681
[03/31 14:42:55   287s] (I)       Layer2   numNetMinLayer=0
[03/31 14:42:55   287s] (I)       Layer3   numNetMinLayer=0
[03/31 14:42:55   287s] (I)       Layer4   numNetMinLayer=0
[03/31 14:42:55   287s] (I)       Layer5   numNetMinLayer=0
[03/31 14:42:55   287s] (I)       Layer6   numNetMinLayer=0
[03/31 14:42:55   287s] [NR-eagl] numViaLayers=5
[03/31 14:42:55   287s] (I)       end build via table
[03/31 14:42:55   287s] [NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[03/31 14:42:55   287s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/31 14:42:55   287s] (I)       num ignored nets =70
[03/31 14:42:55   287s] (I)       readDataFromPlaceDB
[03/31 14:42:55   287s] (I)       Read net information..
[03/31 14:42:55   287s] [NR-eagl] Read numTotalNets=11681  numIgnoredNets=0
[03/31 14:42:55   287s] (I)       Read testcase time = 0.000 seconds
[03/31 14:42:55   287s] 
[03/31 14:42:55   287s] (I)       totalGlobalPin=40843, totalPins=41253
[03/31 14:42:55   287s] (I)       Model blockage into capacity
[03/31 14:42:55   287s] (I)       Read numBlocks=21399  numPreroutedWires=0  numCapScreens=0
[03/31 14:42:55   287s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/31 14:42:55   287s] (I)       blocked area on Layer2 : 1702463906600  (62.23%)
[03/31 14:42:55   287s] (I)       blocked area on Layer3 : 1793532841300  (65.56%)
[03/31 14:42:55   287s] (I)       blocked area on Layer4 : 1767477181300  (64.61%)
[03/31 14:42:55   287s] (I)       blocked area on Layer5 : 1724974102900  (63.05%)
[03/31 14:42:55   287s] (I)       blocked area on Layer6 : 1774531194900  (64.87%)
[03/31 14:42:55   287s] (I)       Modeling time = 0.050 seconds
[03/31 14:42:55   287s] 
[03/31 14:42:55   287s] [NR-eagl] There are 93 clock nets ( 0 with NDR ).
[03/31 14:42:55   287s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1840.7 MB
[03/31 14:42:55   287s] (I)       Layer1  viaCost=200.00
[03/31 14:42:55   287s] (I)       Layer2  viaCost=100.00
[03/31 14:42:55   287s] (I)       Layer3  viaCost=100.00
[03/31 14:42:55   287s] (I)       Layer4  viaCost=100.00
[03/31 14:42:55   287s] (I)       Layer5  viaCost=200.00
[03/31 14:42:55   287s] (I)       ---------------------Grid Graph Info--------------------
[03/31 14:42:55   287s] (I)       routing area        :  (0, 0) - (1654000, 1654000)
[03/31 14:42:55   287s] (I)       core area           :  (277200, 277550) - (1376840, 1375550)
[03/31 14:42:55   287s] (I)       Site Width          :   630  (dbu)
[03/31 14:42:55   287s] (I)       Row Height          :  4880  (dbu)
[03/31 14:42:55   287s] (I)       GCell Width         :  4880  (dbu)
[03/31 14:42:55   287s] (I)       GCell Height        :  4880  (dbu)
[03/31 14:42:55   287s] (I)       grid                :   339   339     6
[03/31 14:42:55   287s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/31 14:42:55   287s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/31 14:42:55   287s] (I)       Default wire width  :   230   280   280   280   280   440
[03/31 14:42:55   287s] (I)       Default wire space  :   230   280   280   280   280   460
[03/31 14:42:55   287s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/31 14:42:55   287s] (I)       First Track Coord   :     0   315   610   315   610  1575
[03/31 14:42:55   287s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/31 14:42:55   287s] (I)       Total num of tracks :     0  2625  2711  2625  2711  1312
[03/31 14:42:55   287s] (I)       Num of masks        :     1     1     1     1     1     1
[03/31 14:42:55   287s] (I)       --------------------------------------------------------
[03/31 14:42:55   287s] 
[03/31 14:42:55   287s] (I)       After initializing earlyGlobalRoute syMemory usage = 1845.3 MB
[03/31 14:42:55   287s] (I)       Loading and dumping file time : 0.22 seconds
[03/31 14:42:55   287s] (I)       ============= Initialization =============
[03/31 14:42:55   287s] [NR-eagl] EstWL : 146652
[03/31 14:42:55   287s] 
[03/31 14:42:55   287s] (I)       total 2D Cap : 1887960 = (851902 H, 1036058 V)
[03/31 14:42:55   287s] (I)       botLay=Layer1  topLay=Layer6  numSeg=29331
[03/31 14:42:55   287s] (I)       ============  Phase 1a Route ============
[03/31 14:42:55   287s] (I)       Phase 1a runs 0.04 seconds
[03/31 14:42:55   287s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/31 14:42:55   287s] [NR-eagl] Usage: 146653 = (72615 H, 74038 V) = (8.52% H, 8.69% V) = (3.544e+05um H, 3.613e+05um V)
[03/31 14:42:55   287s] [NR-eagl] 
[03/31 14:42:55   287s] (I)       ============  Phase 1b Route ============
[03/31 14:42:55   287s] (I)       Phase 1b runs 0.01 seconds
[03/31 14:42:55   287s] [NR-eagl] Usage: 146658 = (72615 H, 74043 V) = (8.52% H, 8.69% V) = (3.544e+05um H, 3.613e+05um V)
[03/31 14:42:55   287s] [NR-eagl] 
[03/31 14:42:55   287s] (I)       ============  Phase 1c Route ============
[03/31 14:42:55   287s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/31 14:42:55   287s] 
[03/31 14:42:55   287s] (I)       Level2 Grid: 68 x 68
[03/31 14:42:56   287s] (I)       Phase 1c runs 0.01 seconds
[03/31 14:42:56   287s] [NR-eagl] Usage: 146658 = (72615 H, 74043 V) = (8.52% H, 8.69% V) = (3.544e+05um H, 3.613e+05um V)
[03/31 14:42:56   287s] [NR-eagl] 
[03/31 14:42:56   287s] (I)       ============  Phase 1d Route ============
[03/31 14:42:56   287s] (I)       Phase 1d runs 0.01 seconds
[03/31 14:42:56   287s] [NR-eagl] Usage: 146658 = (72615 H, 74043 V) = (8.52% H, 8.69% V) = (3.544e+05um H, 3.613e+05um V)
[03/31 14:42:56   287s] [NR-eagl] 
[03/31 14:42:56   287s] (I)       ============  Phase 1e Route ============
[03/31 14:42:56   287s] (I)       Phase 1e runs 0.00 seconds
[03/31 14:42:56   287s] [NR-eagl] Usage: 146658 = (72615 H, 74043 V) = (8.52% H, 8.69% V) = (3.544e+05um H, 3.613e+05um V)
[03/31 14:42:56   287s] [NR-eagl] 
[03/31 14:42:56   287s] (I)       ============  Phase 1l Route ============
[03/31 14:42:56   287s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/31 14:42:56   287s] 
[03/31 14:42:56   287s] (I)       dpBasedLA: time=0.05  totalOF=612439  totalVia=85328  totalWL=146657  total(Via+WL)=231985 
[03/31 14:42:56   287s] (I)       Total Global Routing Runtime: 0.24 seconds
[03/31 14:42:56   287s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/31 14:42:56   287s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/31 14:42:56   287s] 
[03/31 14:42:56   287s] (I)       ============= track Assignment ============
[03/31 14:42:56   287s] (I)       extract Global 3D Wires
[03/31 14:42:56   287s] (I)       Extract Global WL : time=0.01
[03/31 14:42:56   287s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/31 14:42:56   287s] (I)       track assignment initialization runtime=24879 millisecond
[03/31 14:42:56   287s] (I)       #threads=1 for track assignment
[03/31 14:42:56   288s] (I)       track assignment kernel runtime=229078 millisecond
[03/31 14:42:56   288s] (I)       End Greedy Track Assignment
[03/31 14:42:56   288s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 41253
[03/31 14:42:56   288s] [NR-eagl] Layer2(MET2)(V) length: 2.339732e+05um, number of vias: 56592
[03/31 14:42:56   288s] [NR-eagl] Layer3(MET3)(H) length: 2.797567e+05um, number of vias: 6881
[03/31 14:42:56   288s] [NR-eagl] Layer4(MET4)(V) length: 1.336045e+05um, number of vias: 2410
[03/31 14:42:56   288s] [NR-eagl] Layer5(MET5)(H) length: 8.035124e+04um, number of vias: 123
[03/31 14:42:56   288s] [NR-eagl] Layer6(METTP)(V) length: 4.928189e+03um, number of vias: 0
[03/31 14:42:56   288s] [NR-eagl] Total length: 7.326139e+05um, number of vias: 107259
[03/31 14:42:56   288s] [NR-eagl] End Peak syMemory usage = 1758.6 MB
[03/31 14:42:56   288s] [NR-eagl] Early Global Router Kernel+IO runtime : 1.02 seconds
[03/31 14:42:56   288s] Extraction called for design 'miniMIPS_chip' of instances=16877 and nets=12124 using extraction engine 'preRoute' .
[03/31 14:42:56   288s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:42:56   288s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:42:56   288s] PreRoute RC Extraction called for design miniMIPS_chip.
[03/31 14:42:56   288s] RC Extraction called in multi-corner(1) mode.
[03/31 14:42:56   288s] RCMode: PreRoute
[03/31 14:42:56   288s]       RC Corner Indexes            0   
[03/31 14:42:56   288s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:42:56   288s] Resistance Scaling Factor    : 1.00000 
[03/31 14:42:56   288s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:42:56   288s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:42:56   288s] Shrink Factor                : 1.00000
[03/31 14:42:56   288s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:42:56   288s] Using capacitance table file ...
[03/31 14:42:56   288s] Updating RC grid for preRoute extraction ...
[03/31 14:42:56   288s] Initializing multi-corner capacitance tables ... 
[03/31 14:42:56   288s] Initializing multi-corner resistance tables ...
[03/31 14:42:56   288s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1758.613M)
[03/31 14:42:57   289s] Compute RC Scale Done ...
[03/31 14:42:57   289s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/31 14:42:57   289s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/31 14:42:57   289s] 
[03/31 14:42:57   289s] ** np local hotspot detection info verbose **
[03/31 14:42:57   289s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/31 14:42:57   289s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/31 14:42:57   289s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/31 14:42:57   289s] 
[03/31 14:42:57   289s] Adjusting target slack by 0.1 ns for power optimization
[03/31 14:42:57   289s] #################################################################################
[03/31 14:42:57   289s] # Design Stage: PreRoute
[03/31 14:42:57   289s] # Design Name: miniMIPS_chip
[03/31 14:42:57   289s] # Design Mode: 90nm
[03/31 14:42:57   289s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:42:57   289s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:42:57   289s] # Signoff Settings: SI Off 
[03/31 14:42:57   289s] #################################################################################
[03/31 14:42:57   290s] Calculate delays in Single mode...
[03/31 14:42:58   290s] Topological Sorting (CPU = 0:00:00.0, MEM = 1823.9M, InitMEM = 1823.9M)
[03/31 14:42:58   295s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:42:58   295s] End delay calculation. (MEM=2281.76 CPU=0:00:04.3 REAL=0:00:00.0)
[03/31 14:42:58   295s] *** CDM Built up (cpu=0:00:05.8  real=0:00:01.0  mem= 2281.8M) ***
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] ------------------------------------------------------------
[03/31 14:43:00   297s]         Before Power Reclaim                             
[03/31 14:43:00   297s] ------------------------------------------------------------
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] Setup views included:
[03/31 14:43:00   297s]  default_emulate_view 
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] +--------------------+---------+---------+---------+---------+
[03/31 14:43:00   297s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:43:00   297s] +--------------------+---------+---------+---------+---------+
[03/31 14:43:00   297s] |           WNS (ns):| -0.011  | -0.011  |  1.190  |  4.834  |
[03/31 14:43:00   297s] |           TNS (ns):| -0.011  | -0.011  |  0.000  |  0.000  |
[03/31 14:43:00   297s] |    Violating Paths:|    1    |    1    |    0    |    0    |
[03/31 14:43:00   297s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:43:00   297s] +--------------------+---------+---------+---------+---------+
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] +----------------+-------------------------------+------------------+
[03/31 14:43:00   297s] |                |              Real             |       Total      |
[03/31 14:43:00   297s] |    DRVs        +------------------+------------+------------------|
[03/31 14:43:00   297s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:43:00   297s] +----------------+------------------+------------+------------------+
[03/31 14:43:00   297s] |   max_cap      |      0 (0)       |   0.000    |      5 (5)       |
[03/31 14:43:00   297s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:43:00   297s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:43:00   297s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:43:00   297s] +----------------+------------------+------------+------------------+
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] Density: 23.128%
[03/31 14:43:00   297s] ------------------------------------------------------------
[03/31 14:43:00   297s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:00   297s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:43:00   297s] Info: 70 io nets excluded
[03/31 14:43:00   297s] Info: 94 clock nets excluded from IPO operation.
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] Power Net Detected:
[03/31 14:43:00   297s]     Voltage	    Name
[03/31 14:43:00   297s]     0.00V	    gnd!
[03/31 14:43:00   297s]     0.00V	    gnd
[03/31 14:43:00   297s]     0.00V	    GND
[03/31 14:43:00   297s]     0.00V	    VSS
[03/31 14:43:00   297s]     0.00V	    vdd!
[03/31 14:43:00   297s]     0.00V	    vdd
[03/31 14:43:00   297s]     1.80V	    VDD
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] Begin Power Analysis
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s]     0.00V	    gnd!
[03/31 14:43:00   297s]     0.00V	    gnd
[03/31 14:43:00   297s]     0.00V	    GND
[03/31 14:43:00   297s]     0.00V	    VSS
[03/31 14:43:00   297s]     0.00V	    vdd!
[03/31 14:43:00   297s]     0.00V	    vdd
[03/31 14:43:00   297s]     1.80V	    VDD
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] Begin Processing Timing Library for Power Calculation
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] Begin Processing Timing Library for Power Calculation
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] Begin Processing Power Net/Grid for Power Calculation
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1247.91MB/1247.91MB)
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] Begin Processing Timing Window Data for Power Calculation
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] clock(100MHz) CK: assigning clock clock to net clock
[03/31 14:43:00   297s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1248.00MB/1248.00MB)
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] Begin Processing User Attributes
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1248.04MB/1248.04MB)
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] Begin Processing Signal Activity
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] 
[03/31 14:43:00   297s] Starting Levelizing
[03/31 14:43:00   297s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT)
[03/31 14:43:00   297s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT): 10%
[03/31 14:43:00   297s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT): 20%
[03/31 14:43:00   297s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT): 30%
[03/31 14:43:00   297s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT): 40%
[03/31 14:43:00   297s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT): 50%
[03/31 14:43:00   297s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT): 60%
[03/31 14:43:00   297s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT): 70%
[03/31 14:43:00   297s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT): 80%
[03/31 14:43:00   297s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT): 90%
[03/31 14:43:00   298s] 
[03/31 14:43:00   298s] Finished Levelizing
[03/31 14:43:00   298s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT)
[03/31 14:43:00   298s] 
[03/31 14:43:00   298s] Starting Activity Propagation
[03/31 14:43:00   298s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT)
[03/31 14:43:00   298s] ** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
[03/31 14:43:00   298s] Use 'set_default_switching_activity -input_activity' command to change the default activity value.
[03/31 14:43:00   298s] 
[03/31 14:43:00   298s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT): 10%
[03/31 14:43:00   298s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT): 20%
[03/31 14:43:00   298s] 
[03/31 14:43:00   298s] Finished Activity Propagation
[03/31 14:43:00   298s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT)
[03/31 14:43:00   298s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1248.60MB/1248.60MB)
[03/31 14:43:00   298s] 
[03/31 14:43:00   298s] Begin Power Computation
[03/31 14:43:00   298s] 
[03/31 14:43:00   298s]       ----------------------------------------------------------
[03/31 14:43:00   298s]       # of cell(s) missing both power/leakage table: 0
[03/31 14:43:00   298s]       # of cell(s) missing power table: 4
[03/31 14:43:00   298s]       # of cell(s) missing leakage table: 0
[03/31 14:43:00   298s]       # of MSMV cell(s) missing power_level: 0
[03/31 14:43:00   298s]       ----------------------------------------------------------
[03/31 14:43:00   298s] CellName                                  Missing Table(s)
[03/31 14:43:00   298s] CORNERP                                   internal power, 
[03/31 14:43:00   298s] GNDORPADP                                 internal power, 
[03/31 14:43:00   298s] VDDORPADP                                 internal power, 
[03/31 14:43:00   298s] VDDPADP                                   internal power, 
[03/31 14:43:00   298s] 
[03/31 14:43:00   298s] 
[03/31 14:43:00   298s] 
[03/31 14:43:00   298s] Starting Calculating power
[03/31 14:43:00   298s] 2023-Mar-31 14:43:00 (2023-Mar-31 17:43:00 GMT)
[03/31 14:43:01   298s] ** WARN:  (VOLTUS_POWR-2047): The following cell(s) power_level cannot be mapped. Check if the connections of the power/ground pin to the external rails have been specified. The power will be distributed to the default rail.
[03/31 14:43:01   298s] 
[03/31 14:43:01   298s] POWER LEVEL         CELL                              INSTANCE
[03/31 14:43:01   298s] RAIL_VDDO           ICP                               IOPADS_INST/PAD_clock_I
[03/31 14:43:01   298s] RAIL_VDDO           BD8P                              IOPADS_INST/PAD_ram_req_O
[03/31 14:43:01   298s] RAIL_VDDR           VDDPADP                           IOPADS_INST/PAD_vdd_core_N
[03/31 14:43:01   298s] RAIL_VDDR           GNDORPADP                         IOPADS_INST/PAD_vss_core_N
[03/31 14:43:01   298s] RAIL_VDDO           VDDORPADP                         IOPADS_INST/PAD_vdd_E
[03/31 14:43:01   298s] RAIL_VDDR           CORNERP                           IOPADS_INST/PAD_corner_ll
[03/31 14:43:01   298s] 2023-Mar-31 14:43:01 (2023-Mar-31 17:43:01 GMT): 10%
[03/31 14:43:01   298s] 2023-Mar-31 14:43:01 (2023-Mar-31 17:43:01 GMT): 20%
[03/31 14:43:01   298s] 2023-Mar-31 14:43:01 (2023-Mar-31 17:43:01 GMT): 30%
[03/31 14:43:01   298s] 2023-Mar-31 14:43:01 (2023-Mar-31 17:43:01 GMT): 40%
[03/31 14:43:01   298s] 2023-Mar-31 14:43:01 (2023-Mar-31 17:43:01 GMT): 50%
[03/31 14:43:01   298s] 2023-Mar-31 14:43:01 (2023-Mar-31 17:43:01 GMT): 60%
[03/31 14:43:01   298s] 2023-Mar-31 14:43:01 (2023-Mar-31 17:43:01 GMT): 70%
[03/31 14:43:01   298s] 2023-Mar-31 14:43:01 (2023-Mar-31 17:43:01 GMT): 80%
[03/31 14:43:01   298s] 2023-Mar-31 14:43:01 (2023-Mar-31 17:43:01 GMT): 90%
[03/31 14:43:01   298s] 
[03/31 14:43:01   298s] Finished Calculating power
[03/31 14:43:01   298s] 2023-Mar-31 14:43:01 (2023-Mar-31 17:43:01 GMT)
[03/31 14:43:01   298s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1265.36MB/1265.36MB)
[03/31 14:43:01   298s] 
[03/31 14:43:01   298s] Begin Processing User Attributes
[03/31 14:43:01   298s] 
[03/31 14:43:01   298s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1265.36MB/1265.36MB)
[03/31 14:43:01   298s] 
[03/31 14:43:01   298s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1265.39MB/1265.39MB)
[03/31 14:43:01   298s] 
[03/31 14:43:01   298s] Begin Static Power Report Generation
[03/31 14:43:01   298s] *----------------------------------------------------------------------------------------
[03/31 14:43:01   298s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/31 14:43:01   298s] *	
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] * 	Date & Time:	2023-Mar-31 14:43:01 (2023-Mar-31 17:43:01 GMT)
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *----------------------------------------------------------------------------------------
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *	Design: miniMIPS_chip
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *	Liberty Libraries used:
[03/31 14:43:01   298s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/31 14:43:01   298s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *	Power Domain used:
[03/31 14:43:01   298s] *		Rail:        VDD 	Voltage:        1.8
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *       Power View : default_emulate_view
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *       User-Defined Activity : N.A.
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *       Activity File: N.A.
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *       Hierarchical Global Activity: N.A.
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *       Global Activity: N.A.
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *       Sequential Element Activity: 0.200000
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *       Primary Input Activity: 0.200000
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *       Default icg ratio: N.A.
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *       Global Comb ClockGate Ratio: N.A.
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *	Power Units = 1mW
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *	Time Units = 1e-09 secs
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] *       report_power -leakage
[03/31 14:43:01   298s] *
[03/31 14:43:01   298s] -----------------------------------------------------------------------------------------
[03/31 14:43:01   299s] 
[03/31 14:43:01   299s] 
[03/31 14:43:01   299s] Total Power
[03/31 14:43:01   299s] -----------------------------------------------------------------------------------------
[03/31 14:43:01   299s] Total Leakage Power:         0.00061988
[03/31 14:43:01   299s] -----------------------------------------------------------------------------------------
[03/31 14:43:01   299s] 
[03/31 14:43:01   299s] 
[03/31 14:43:01   299s] Group                           Leakage       Percentage 
[03/31 14:43:01   299s]                                 Power         (%)        
[03/31 14:43:01   299s] -----------------------------------------------------------------------------------------
[03/31 14:43:01   299s] Sequential                     0.0002544       40.11
[03/31 14:43:01   299s] Macro                          8.504e-07      0.1341
[03/31 14:43:01   299s] IO                             3.658e-06      0.5767
[03/31 14:43:01   299s] Combinational                  0.0003465       54.63
[03/31 14:43:01   299s] Clock (Combinational)          1.444e-05       2.276
[03/31 14:43:01   299s] Clock (Sequential)                     0           0
[03/31 14:43:01   299s] -----------------------------------------------------------------------------------------
[03/31 14:43:01   299s] Total                          0.0006199         100
[03/31 14:43:01   299s] -----------------------------------------------------------------------------------------
[03/31 14:43:01   299s] 
[03/31 14:43:01   299s] 
[03/31 14:43:01   299s] Rail                  Voltage   Leakage       Percentage 
[03/31 14:43:01   299s]                                 Power         (%)        
[03/31 14:43:01   299s] -----------------------------------------------------------------------------------------
[03/31 14:43:01   299s] VDD                       1.8  0.0006154       99.28
[03/31 14:43:01   299s] Default                   1.8   4.49e-06      0.7243
[03/31 14:43:01   299s] 
[03/31 14:43:01   299s] 
[03/31 14:43:01   299s] Clock                           Leakage       Percentage 
[03/31 14:43:01   299s]                                 Power         (%)        
[03/31 14:43:01   299s] -----------------------------------------------------------------------------------------
[03/31 14:43:01   299s] clock                          1.453e-05       2.344
[03/31 14:43:01   299s] -----------------------------------------------------------------------------------------
[03/31 14:43:01   299s] Total                          1.453e-05       2.344
[03/31 14:43:01   299s] -----------------------------------------------------------------------------------------
[03/31 14:43:01   299s]  
[03/31 14:43:01   299s]  
[03/31 14:43:01   299s] -----------------------------------------------------------------------------------------
[03/31 14:43:01   299s] *	Power Distribution Summary: 
[03/31 14:43:01   299s] * 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
[03/31 14:43:01   299s] * 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
[03/31 14:43:01   299s] * 		Total Cap: 	2.37143e-10 F
[03/31 14:43:01   299s] * 		Total instances in design: 16877
[03/31 14:43:01   299s] * 		Total instances in design with no power:     0
[03/31 14:43:01   299s] *                Total instances in design with no activty:     0
[03/31 14:43:01   299s] 
[03/31 14:43:01   299s] * 		Total Fillers and Decap:  6300
[03/31 14:43:01   299s] -----------------------------------------------------------------------------------------
[03/31 14:43:01   299s]  
[03/31 14:43:01   299s] Total leakage power = 0.00061988 mW
[03/31 14:43:01   299s] Cell usage statistics:  
[03/31 14:43:01   299s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474018%) , 4.48992e-06 mW ( 0.724321% ) 
[03/31 14:43:01   299s] Library D_CELLS_MOSST_typ_1_80V_25C , 16797 cells ( 99.525982%) , 0.00061539 mW ( 99.275679% ) 
[03/31 14:43:01   299s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/31 14:43:01   299s] mem(process/total)=1266.77MB/1266.77MB)
[03/31 14:43:01   299s] 
[03/31 14:43:01   299s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:43:01   299s] UM:                                         -0.011            -0.011  report_power
[03/31 14:43:01   299s] Begin: Leakage Power Optimization
[03/31 14:43:01   299s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:43:01   299s] #spOpts: mergeVia=F 
[03/31 14:43:02   300s] Reclaim Optimization WNS Slack -0.011  TNS Slack -0.011 Density 23.13
[03/31 14:43:02   300s] +----------+---------+--------+--------+------------+--------+
[03/31 14:43:02   300s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/31 14:43:02   300s] +----------+---------+--------+--------+------------+--------+
[03/31 14:43:02   300s] |    23.13%|        -|  -0.011|  -0.011|   0:00:00.0| 2550.1M|
[03/31 14:43:22   320s] |    23.13%|        0|  -0.011|  -0.011|   0:00:20.0| 2550.1M|
[03/31 14:43:22   320s] |    23.13%|        0|  -0.011|  -0.011|   0:00:00.0| 2550.1M|
[03/31 14:43:22   320s] +----------+---------+--------+--------+------------+--------+
[03/31 14:43:22   320s] Reclaim Optimization End WNS Slack -0.011  TNS Slack -0.011 Density 23.13
[03/31 14:43:22   320s] 
[03/31 14:43:22   320s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/31 14:43:22   320s] --------------------------------------------------------------
[03/31 14:43:22   320s] |                                   | Total     | Sequential |
[03/31 14:43:22   320s] --------------------------------------------------------------
[03/31 14:43:22   320s] | Num insts resized                 |       0  |       0    |
[03/31 14:43:22   320s] | Num insts undone                  |       0  |       0    |
[03/31 14:43:22   320s] | Num insts Downsized               |       0  |       0    |
[03/31 14:43:22   320s] | Num insts Samesized               |       0  |       0    |
[03/31 14:43:22   320s] | Num insts Upsized                 |       0  |       0    |
[03/31 14:43:22   320s] | Num multiple commits+uncommits    |       0  |       -    |
[03/31 14:43:22   320s] --------------------------------------------------------------
[03/31 14:43:22   320s] ** Finished Core Leakage Power Optimization (cpu = 0:00:21.3) (real = 0:00:21.0) **
[03/31 14:43:22   320s] *** Finished Leakage Power Optimization (cpu=0:00:21, real=0:00:21, mem=1842.97M, totSessionCpu=0:05:20).
[03/31 14:43:22   320s] Begin: GigaOpt postEco DRV Optimization
[03/31 14:43:22   320s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:22   320s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:43:22   320s] Info: 70 io nets excluded
[03/31 14:43:22   320s] Info: 94 clock nets excluded from IPO operation.
[03/31 14:43:22   320s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:43:22   320s] #spOpts: mergeVia=F 
[03/31 14:43:24   322s] DEBUG: @coeDRVCandCache::init.
[03/31 14:43:24   322s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/31 14:43:24   322s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/31 14:43:24   322s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/31 14:43:24   322s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/31 14:43:24   322s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/31 14:43:24   322s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/31 14:43:24   323s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/31 14:43:24   323s] Info: violation cost 21.193134 (cap = 2.977718, tran = 18.215416, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/31 14:43:24   323s] |    24   |    48   |    10   |     10  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  23.13  |            |           |
[03/31 14:43:25   323s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/31 14:43:25   323s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/31 14:43:25   323s] Info: violation cost 21.174950 (cap = 2.959533, tran = 18.215416, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/31 14:43:25   323s] |    24   |    48   |     8   |      8  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          2|  23.13  |   0:00:01.0|    2585.1M|
[03/31 14:43:25   323s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/31 14:43:25   323s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/31 14:43:25   323s] Info: violation cost 21.174950 (cap = 2.959533, tran = 18.215416, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/31 14:43:25   323s] |    24   |    48   |     8   |      8  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  23.13  |   0:00:00.0|    2585.1M|
[03/31 14:43:25   323s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/31 14:43:25   323s] 
[03/31 14:43:25   323s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=2585.1M) ***
[03/31 14:43:25   323s] 
[03/31 14:43:25   324s] *** Starting refinePlace (0:05:23 mem=2585.1M) ***
[03/31 14:43:25   324s] Total net length = 5.946e+05 (2.815e+05 3.132e+05) (ext = 0.000e+00)
[03/31 14:43:25   324s] Starting refinePlace ...
[03/31 14:43:25   324s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:43:25   324s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:43:25   324s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2585.1MB) @(0:05:23 - 0:05:23).
[03/31 14:43:25   324s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:43:25   324s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2585.1MB
[03/31 14:43:25   324s] Statistics of distance of Instance movement in refine placement:
[03/31 14:43:25   324s]   maximum (X+Y) =         0.00 um
[03/31 14:43:25   324s]   mean    (X+Y) =         0.00 um
[03/31 14:43:25   324s] Total instances moved : 0
[03/31 14:43:25   324s] Summary Report:
[03/31 14:43:25   324s] Instances move: 0 (out of 10497 movable)
[03/31 14:43:25   324s] Mean displacement: 0.00 um
[03/31 14:43:25   324s] Max displacement: 0.00 um 
[03/31 14:43:25   324s] Total net length = 5.946e+05 (2.815e+05 3.132e+05) (ext = 0.000e+00)
[03/31 14:43:25   324s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2585.1MB
[03/31 14:43:25   324s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2585.1MB) @(0:05:23 - 0:05:23).
[03/31 14:43:25   324s] *** Finished refinePlace (0:05:23 mem=2585.1M) ***
[03/31 14:43:25   324s] *** maximum move = 0.00 um ***
[03/31 14:43:25   324s] *** Finished re-routing un-routed nets (2585.1M) ***
[03/31 14:43:25   324s] 
[03/31 14:43:25   324s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=2585.1M) ***
[03/31 14:43:25   324s] DEBUG: @coeDRVCandCache::cleanup.
[03/31 14:43:25   324s] End: GigaOpt postEco DRV Optimization
[03/31 14:43:26   324s] GigaOpt: WNS changes after routing: 0.003 -> -0.011 (bump = 0.014)
[03/31 14:43:26   324s] Begin: GigaOpt postEco optimization
[03/31 14:43:26   324s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:26   324s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:43:26   324s] Info: 70 io nets excluded
[03/31 14:43:26   324s] Info: 94 clock nets excluded from IPO operation.
[03/31 14:43:26   324s] PhyDesignGrid: maxLocalDensity 1.00
[03/31 14:43:29   328s] *info: 70 io nets excluded
[03/31 14:43:29   328s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:43:29   328s] *info: 94 clock nets excluded
[03/31 14:43:29   328s] *info: 7 special nets excluded.
[03/31 14:43:29   328s] *info: 34 external nets with a tri-state driver excluded.
[03/31 14:43:29   328s] *info: 32 multi-driver nets excluded.
[03/31 14:43:29   328s] *info: 131 no-driver nets excluded.
[03/31 14:43:30   329s] ** GigaOpt Optimizer WNS Slack -0.011 TNS Slack -0.011 Density 23.13
[03/31 14:43:30   329s] Optimizer WNS Pass 0
[03/31 14:43:30   329s] Active Path Group: reg2cgate reg2reg  
[03/31 14:43:30   329s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/31 14:43:30   329s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[03/31 14:43:30   329s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/31 14:43:30   329s] |  -0.011|   -0.011|  -0.011|   -0.011|    23.13%|   0:00:00.0| 2585.1M|default_emulate_view|  reg2reg| minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D |
[03/31 14:43:30   329s] |   0.000|    0.005|   0.000|    0.000|    23.13%|   0:00:00.0| 2601.4M|default_emulate_view|       NA| NA                                                 |
[03/31 14:43:30   329s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/31 14:43:30   329s] 
[03/31 14:43:30   329s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2601.4M) ***
[03/31 14:43:30   329s] 
[03/31 14:43:30   329s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=2601.4M) ***
[03/31 14:43:30   329s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 23.13
[03/31 14:43:31   330s] *** Starting refinePlace (0:05:29 mem=2601.4M) ***
[03/31 14:43:31   330s] Total net length = 5.946e+05 (2.815e+05 3.132e+05) (ext = 0.000e+00)
[03/31 14:43:31   330s] Starting refinePlace ...
[03/31 14:43:31   330s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:43:31   330s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:43:31   330s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2601.4MB) @(0:05:29 - 0:05:30).
[03/31 14:43:31   330s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:43:31   330s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2601.4MB
[03/31 14:43:31   330s] Statistics of distance of Instance movement in refine placement:
[03/31 14:43:31   330s]   maximum (X+Y) =         0.00 um
[03/31 14:43:31   330s]   mean    (X+Y) =         0.00 um
[03/31 14:43:31   330s] Total instances moved : 0
[03/31 14:43:31   330s] Summary Report:
[03/31 14:43:31   330s] Instances move: 0 (out of 10496 movable)
[03/31 14:43:31   330s] Mean displacement: 0.00 um
[03/31 14:43:31   330s] Max displacement: 0.00 um 
[03/31 14:43:31   330s] Total net length = 5.946e+05 (2.815e+05 3.132e+05) (ext = 0.000e+00)
[03/31 14:43:31   330s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2601.4MB
[03/31 14:43:31   330s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2601.4MB) @(0:05:29 - 0:05:30).
[03/31 14:43:31   330s] *** Finished refinePlace (0:05:30 mem=2601.4M) ***
[03/31 14:43:31   330s] *** maximum move = 0.00 um ***
[03/31 14:43:31   330s] *** Finished re-routing un-routed nets (2601.4M) ***
[03/31 14:43:31   330s] 
[03/31 14:43:31   330s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2601.4M) ***
[03/31 14:43:31   330s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 23.13
[03/31 14:43:31   330s] 
[03/31 14:43:31   330s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=2601.4M) ***
[03/31 14:43:31   330s] 
[03/31 14:43:31   330s] End: GigaOpt postEco optimization
[03/31 14:43:31   330s] **INFO: Flow update: Design timing is met.
[03/31 14:43:31   330s] **INFO: Flow update: Design timing is met.
[03/31 14:43:31   330s] *** Steiner Routed Nets: 0.608%; Threshold: 100; Threshold for Hold: 100
[03/31 14:43:31   330s] Start to check current routing status for nets...
[03/31 14:43:31   330s] Using hname+ instead name for net compare
[03/31 14:43:31   330s] Activating lazyNetListOrdering
[03/31 14:43:31   331s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/31 14:43:31   331s] All nets are already routed correctly.
[03/31 14:43:31   331s] End to check current routing status for nets (mem=2393.4M)
[03/31 14:43:31   331s] **INFO: Flow update: Design timing is met.
[03/31 14:43:31   331s] **INFO : Latch borrow mode reset to max_borrow
[03/31 14:43:31   331s] Multi-CPU acceleration using 8 CPU(s).
[03/31 14:43:32   331s] 
[03/31 14:43:32   331s] Begin Power Analysis
[03/31 14:43:32   331s] 
[03/31 14:43:32   331s]     0.00V	    gnd!
[03/31 14:43:32   331s]     0.00V	    gnd
[03/31 14:43:32   331s]     0.00V	    GND
[03/31 14:43:32   331s]     0.00V	    VSS
[03/31 14:43:32   331s]     0.00V	    vdd!
[03/31 14:43:32   331s]     0.00V	    vdd
[03/31 14:43:32   331s]     1.80V	    VDD
[03/31 14:43:32   331s] 
[03/31 14:43:32   331s] Begin Processing Timing Library for Power Calculation
[03/31 14:43:32   331s] 
[03/31 14:43:32   331s] Begin Processing Timing Library for Power Calculation
[03/31 14:43:32   331s] 
[03/31 14:43:32   331s] 
[03/31 14:43:32   331s] 
[03/31 14:43:32   331s] Begin Processing Power Net/Grid for Power Calculation
[03/31 14:43:32   331s] 
[03/31 14:43:32   331s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1273.21MB/1273.21MB)
[03/31 14:43:32   331s] 
[03/31 14:43:32   331s] Begin Processing Timing Window Data for Power Calculation
[03/31 14:43:32   331s] 
[03/31 14:43:32   331s] CK: assigning clock clock to net clock
[03/31 14:43:33   331s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1273.46MB/1273.46MB)
[03/31 14:43:33   331s] 
[03/31 14:43:33   331s] Begin Processing User Attributes
[03/31 14:43:33   331s] 
[03/31 14:43:33   331s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1273.52MB/1273.52MB)
[03/31 14:43:33   331s] 
[03/31 14:43:33   331s] Begin Processing Signal Activity
[03/31 14:43:33   331s] 
[03/31 14:43:33   331s] 
[03/31 14:43:33   331s] Starting Levelizing
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT)
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT): 10%
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT): 20%
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT): 30%
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT): 40%
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT): 50%
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT): 60%
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT): 70%
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT): 80%
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT): 90%
[03/31 14:43:33   331s] 
[03/31 14:43:33   331s] Finished Levelizing
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT)
[03/31 14:43:33   331s] 
[03/31 14:43:33   331s] Starting Activity Propagation
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT)
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT): 10%
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT): 20%
[03/31 14:43:33   331s] 
[03/31 14:43:33   331s] Finished Activity Propagation
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT)
[03/31 14:43:33   331s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1273.90MB/1273.90MB)
[03/31 14:43:33   331s] 
[03/31 14:43:33   331s] Begin Power Computation
[03/31 14:43:33   331s] 
[03/31 14:43:33   331s]       ----------------------------------------------------------
[03/31 14:43:33   331s]       # of cell(s) missing both power/leakage table: 0
[03/31 14:43:33   331s]       # of cell(s) missing power table: 4
[03/31 14:43:33   331s]       # of cell(s) missing leakage table: 0
[03/31 14:43:33   331s]       # of MSMV cell(s) missing power_level: 0
[03/31 14:43:33   331s]       ----------------------------------------------------------
[03/31 14:43:33   331s] CellName                                  Missing Table(s)
[03/31 14:43:33   331s] CORNERP                                   internal power, 
[03/31 14:43:33   331s] GNDORPADP                                 internal power, 
[03/31 14:43:33   331s] VDDORPADP                                 internal power, 
[03/31 14:43:33   331s] VDDPADP                                   internal power, 
[03/31 14:43:33   331s] 
[03/31 14:43:33   331s] 
[03/31 14:43:33   331s] 
[03/31 14:43:33   331s] Starting Calculating power
[03/31 14:43:33   331s] 2023-Mar-31 14:43:33 (2023-Mar-31 17:43:33 GMT)
[03/31 14:43:33   331s] RAIL_VDDO           ICP                               IOPADS_INST/PAD_clock_I
[03/31 14:43:33   331s] RAIL_VDDO           BD8P                              IOPADS_INST/PAD_ram_req_O
[03/31 14:43:34   331s] RAIL_VDDR           VDDPADP                           IOPADS_INST/PAD_vdd_core_N
[03/31 14:43:34   331s] RAIL_VDDR           GNDORPADP                         IOPADS_INST/PAD_vss_core_N
[03/31 14:43:34   331s] 2023-Mar-31 14:43:34 (2023-Mar-31 17:43:34 GMT): 10%
[03/31 14:43:34   331s] 2023-Mar-31 14:43:34 (2023-Mar-31 17:43:34 GMT): 20%
[03/31 14:43:34   331s] 2023-Mar-31 14:43:34 (2023-Mar-31 17:43:34 GMT): 30%
[03/31 14:43:34   331s] 2023-Mar-31 14:43:34 (2023-Mar-31 17:43:34 GMT): 40%
[03/31 14:43:34   331s] 2023-Mar-31 14:43:34 (2023-Mar-31 17:43:34 GMT): 50%
[03/31 14:43:34   331s] 2023-Mar-31 14:43:34 (2023-Mar-31 17:43:34 GMT): 60%
[03/31 14:43:34   331s] 2023-Mar-31 14:43:34 (2023-Mar-31 17:43:34 GMT): 70%
[03/31 14:43:34   331s] 2023-Mar-31 14:43:34 (2023-Mar-31 17:43:34 GMT): 80%
[03/31 14:43:34   331s] 2023-Mar-31 14:43:34 (2023-Mar-31 17:43:34 GMT): 90%
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] Finished Calculating power
[03/31 14:43:34   331s] 2023-Mar-31 14:43:34 (2023-Mar-31 17:43:34 GMT)
[03/31 14:43:34   331s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1273.19MB/1273.19MB)
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] Begin Processing User Attributes
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1273.19MB/1273.19MB)
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1273.21MB/1273.21MB)
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] Begin Static Power Report Generation
[03/31 14:43:34   331s] *----------------------------------------------------------------------------------------
[03/31 14:43:34   331s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/31 14:43:34   331s] *	
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] * 	Date & Time:	2023-Mar-31 14:43:34 (2023-Mar-31 17:43:34 GMT)
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *----------------------------------------------------------------------------------------
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *	Design: miniMIPS_chip
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *	Liberty Libraries used:
[03/31 14:43:34   331s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/31 14:43:34   331s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *	Power Domain used:
[03/31 14:43:34   331s] *		Rail:        VDD 	Voltage:        1.8
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *       Power View : default_emulate_view
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *       User-Defined Activity : N.A.
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *       Activity File: N.A.
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *       Hierarchical Global Activity: N.A.
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *       Global Activity: N.A.
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *       Sequential Element Activity: 0.200000
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *       Primary Input Activity: 0.200000
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *       Default icg ratio: N.A.
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *       Global Comb ClockGate Ratio: N.A.
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *	Power Units = 1mW
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *	Time Units = 1e-09 secs
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] *       report_power -leakage
[03/31 14:43:34   331s] *
[03/31 14:43:34   331s] -----------------------------------------------------------------------------------------
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] Total Power
[03/31 14:43:34   331s] -----------------------------------------------------------------------------------------
[03/31 14:43:34   331s] Total Leakage Power:         0.00061989
[03/31 14:43:34   331s] -----------------------------------------------------------------------------------------
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] Group                           Leakage       Percentage 
[03/31 14:43:34   331s]                                 Power         (%)        
[03/31 14:43:34   331s] -----------------------------------------------------------------------------------------
[03/31 14:43:34   331s] Sequential                     0.0002544       40.11
[03/31 14:43:34   331s] Macro                          8.504e-07      0.1341
[03/31 14:43:34   331s] IO                             3.658e-06      0.5767
[03/31 14:43:34   331s] Combinational                  0.0003465       54.63
[03/31 14:43:34   331s] Clock (Combinational)          1.444e-05       2.276
[03/31 14:43:34   331s] Clock (Sequential)                     0           0
[03/31 14:43:34   331s] -----------------------------------------------------------------------------------------
[03/31 14:43:34   331s] Total                          0.0006199         100
[03/31 14:43:34   331s] -----------------------------------------------------------------------------------------
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] Rail                  Voltage   Leakage       Percentage 
[03/31 14:43:34   331s]                                 Power         (%)        
[03/31 14:43:34   331s] -----------------------------------------------------------------------------------------
[03/31 14:43:34   331s] VDD                       1.8  0.0006154       99.28
[03/31 14:43:34   331s] Default                   1.8   4.49e-06      0.7243
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] Clock                           Leakage       Percentage 
[03/31 14:43:34   331s]                                 Power         (%)        
[03/31 14:43:34   331s] -----------------------------------------------------------------------------------------
[03/31 14:43:34   331s] clock                          1.453e-05       2.344
[03/31 14:43:34   331s] -----------------------------------------------------------------------------------------
[03/31 14:43:34   331s] Total                          1.453e-05       2.344
[03/31 14:43:34   331s] -----------------------------------------------------------------------------------------
[03/31 14:43:34   331s]  
[03/31 14:43:34   331s]  
[03/31 14:43:34   331s] -----------------------------------------------------------------------------------------
[03/31 14:43:34   331s] *	Power Distribution Summary: 
[03/31 14:43:34   331s] * 		Highest Average Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
[03/31 14:43:34   331s] * 		Highest Leakage Power: minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2 (BUX20): 	 6.309e-07
[03/31 14:43:34   331s] * 		Total Cap: 	2.37148e-10 F
[03/31 14:43:34   331s] * 		Total instances in design: 16876
[03/31 14:43:34   331s] * 		Total instances in design with no power:     0
[03/31 14:43:34   331s] *                Total instances in design with no activty:     0
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s] * 		Total Fillers and Decap:  6300
[03/31 14:43:34   331s] -----------------------------------------------------------------------------------------
[03/31 14:43:34   331s]  
[03/31 14:43:34   331s] Total leakage power = 0.000619893 mW
[03/31 14:43:34   331s] Cell usage statistics:  
[03/31 14:43:34   331s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474046%) , 4.48992e-06 mW ( 0.724306% ) 
[03/31 14:43:34   331s] Library D_CELLS_MOSST_typ_1_80V_25C , 16796 cells ( 99.525954%) , 0.000615403 mW ( 99.275694% ) 
[03/31 14:43:34   331s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/31 14:43:34   331s] mem(process/total)=1273.72MB/1273.72MB)
[03/31 14:43:34   331s] 
[03/31 14:43:34   331s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:43:34   331s] UM:                                                                   report_power
[03/31 14:43:34   334s] doiPBLastSyncSlave
[03/31 14:43:34   334s] <optDesign CMD> Restore Using all VT Cells
[03/31 14:43:35   335s] Reported timing to dir ./timingReports
[03/31 14:43:35   335s] **opt_design ... cpu = 0:02:48, real = 0:01:51, mem = 1870.3M, totSessionCpu=0:05:33 **
[03/31 14:43:36   336s] 
[03/31 14:43:36   336s] ------------------------------------------------------------
[03/31 14:43:36   336s]      opt_design Final Summary                             
[03/31 14:43:36   336s] ------------------------------------------------------------
[03/31 14:43:36   336s] 
[03/31 14:43:36   336s] Setup views included:
[03/31 14:43:36   337s]  default_emulate_view 
[03/31 14:43:36   337s] 
[03/31 14:43:36   337s] +--------------------+---------+---------+---------+---------+
[03/31 14:43:36   337s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:43:36   337s] +--------------------+---------+---------+---------+---------+
[03/31 14:43:36   337s] |           WNS (ns):|  0.000  |  0.000  |  2.380  |  3.474  |
[03/31 14:43:36   337s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:43:36   337s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:43:36   337s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:43:36   337s] +--------------------+---------+---------+---------+---------+
[03/31 14:43:36   337s] 
[03/31 14:43:36   337s] +----------------+-------------------------------+------------------+
[03/31 14:43:36   337s] |                |              Real             |       Total      |
[03/31 14:43:36   337s] |    DRVs        +------------------+------------+------------------|
[03/31 14:43:36   337s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:43:36   337s] +----------------+------------------+------------+------------------+
[03/31 14:43:36   337s] |   max_cap      |      0 (0)       |   0.000    |      5 (5)       |
[03/31 14:43:36   337s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:43:36   337s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:43:36   337s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:43:36   337s] +----------------+------------------+------------+------------------+
[03/31 14:43:36   337s] 
[03/31 14:43:36   337s] Density: 23.128%
[03/31 14:43:36   337s] Routing Overflow: 0.00% H and 0.00% V
[03/31 14:43:36   337s] ------------------------------------------------------------
[03/31 14:43:36   337s] **opt_design ... cpu = 0:02:50, real = 0:01:52, mem = 1870.3M, totSessionCpu=0:05:35 **
[03/31 14:43:36   337s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/31 14:43:36   337s] Type 'man IMPOPT-3195' for more detail.
[03/31 14:43:36   337s] *** Finished opt_design ***
[03/31 14:43:36   337s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:43:36   337s] UM:                                          0.000             0.000  final
[03/31 14:43:36   337s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/31 14:43:37   337s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:43:37   337s] UM:        173.41            117             0.000             0.000  opt_design_prects
[03/31 14:43:37   337s] 
[03/31 14:43:37   337s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:03 real=  0:02:00)
[03/31 14:43:37   337s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:07.2 real=0:00:07.2)
[03/31 14:43:37   337s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:16.4 real=0:00:12.7)
[03/31 14:43:37   337s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:23.1 real=0:00:13.8)
[03/31 14:43:37   337s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:38.9 real=0:00:13.0)
[03/31 14:43:37   337s] 	OPT_RUNTIME:                wns (count =  2): (cpu=0:00:25.1 real=0:00:19.0)
[03/31 14:43:37   337s] 	OPT_RUNTIME:             wnsOpt (count =  2): (cpu=0:00:04.8 real=0:00:02.0)
[03/31 14:43:37   337s] 	OPT_RUNTIME:          phyUpdate (count =  4): (cpu=0:00:03.1 real=0:00:02.8)
[03/31 14:43:37   337s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:13.4 real=0:00:11.6)
[03/31 14:43:37   337s] Info: pop threads available for lower-level modules during optimization.
[03/31 14:43:37   337s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/31 14:43:37   337s] Type 'man IMPEXT-3493' for more detail.
[03/31 14:43:37   337s] Start to check current routing status for nets...
[03/31 14:43:37   337s] Using hname+ instead name for net compare
[03/31 14:43:37   337s] Activating lazyNetListOrdering
[03/31 14:43:37   337s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/31 14:43:37   337s] All nets are already routed correctly.
[03/31 14:43:37   337s] End to check current routing status for nets (mem=1814.7M)
[03/31 14:43:37   337s] Extraction called for design 'miniMIPS_chip' of instances=16876 and nets=12123 using extraction engine 'preRoute' .
[03/31 14:43:37   337s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:43:37   337s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:43:37   337s] PreRoute RC Extraction called for design miniMIPS_chip.
[03/31 14:43:37   337s] RC Extraction called in multi-corner(1) mode.
[03/31 14:43:37   337s] RCMode: PreRoute
[03/31 14:43:37   337s]       RC Corner Indexes            0   
[03/31 14:43:37   337s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:43:37   337s] Resistance Scaling Factor    : 1.00000 
[03/31 14:43:37   337s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:43:37   337s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:43:37   337s] Shrink Factor                : 1.00000
[03/31 14:43:37   337s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:43:37   337s] Using capacitance table file ...
[03/31 14:43:37   338s] Initializing multi-corner capacitance tables ... 
[03/31 14:43:37   338s] Initializing multi-corner resistance tables ...
[03/31 14:43:37   338s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1814.699M)
[03/31 14:43:37   338s] Effort level <high> specified for reg2reg path_group
[03/31 14:43:38   338s] Effort level <high> specified for reg2cgate path_group
[03/31 14:43:38   339s] #################################################################################
[03/31 14:43:38   339s] # Design Stage: PreRoute
[03/31 14:43:38   339s] # Design Name: miniMIPS_chip
[03/31 14:43:38   339s] # Design Mode: 90nm
[03/31 14:43:38   339s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:43:38   339s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:43:38   339s] # Signoff Settings: SI Off 
[03/31 14:43:38   339s] #################################################################################
[03/31 14:43:39   339s] Calculate delays in Single mode...
[03/31 14:43:39   339s] Topological Sorting (CPU = 0:00:00.0, MEM = 1758.2M, InitMEM = 1758.2M)
[03/31 14:43:40   344s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:43:40   344s] End delay calculation. (MEM=2216.06 CPU=0:00:04.3 REAL=0:00:01.0)
[03/31 14:43:40   344s] *** CDM Built up (cpu=0:00:04.8  real=0:00:02.0  mem= 2216.1M) ***
[03/31 14:43:40   344s] *** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:02.0 totSessionCpu=0:05:43 mem=2216.1M)
[03/31 14:43:41   346s] 
[03/31 14:43:41   346s] ------------------------------------------------------------
[03/31 14:43:41   346s]          time_design Summary                             
[03/31 14:43:41   346s] ------------------------------------------------------------
[03/31 14:43:41   346s] 
[03/31 14:43:41   346s] Setup views included:
[03/31 14:43:41   346s]  default_emulate_view 
[03/31 14:43:41   346s] 
[03/31 14:43:41   346s] +--------------------+---------+---------+---------+---------+
[03/31 14:43:41   346s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:43:41   346s] +--------------------+---------+---------+---------+---------+
[03/31 14:43:41   346s] |           WNS (ns):|  0.000  |  0.000  |  2.380  |  3.474  |
[03/31 14:43:41   346s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:43:41   346s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:43:41   346s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:43:41   346s] +--------------------+---------+---------+---------+---------+
[03/31 14:43:41   346s] 
[03/31 14:43:41   346s] +----------------+-------------------------------+------------------+
[03/31 14:43:41   346s] |                |              Real             |       Total      |
[03/31 14:43:41   346s] |    DRVs        +------------------+------------+------------------|
[03/31 14:43:41   346s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:43:41   346s] +----------------+------------------+------------+------------------+
[03/31 14:43:41   346s] |   max_cap      |      0 (0)       |   0.000    |      5 (5)       |
[03/31 14:43:41   346s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:43:41   346s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:43:41   346s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:43:41   346s] +----------------+------------------+------------+------------------+
[03/31 14:43:41   346s] 
[03/31 14:43:41   346s] Density: 23.128%
[03/31 14:43:41   346s] Routing Overflow: 0.00% H and 0.00% V
[03/31 14:43:41   346s] ------------------------------------------------------------
[03/31 14:43:41   346s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/31 14:43:42   346s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:43:42   346s] UM:          9.12              5             0.000             0.000  time_design
[03/31 14:43:42   346s] Reported timing to dir ./timingReports
[03/31 14:43:42   346s] Total CPU time: 9.01 sec
[03/31 14:43:42   346s] Total Real time: 5.0 sec
[03/31 14:43:42   346s] Total Memory Usage: 1756.183594 Mbytes
[03/31 14:43:42   346s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/31 14:43:42   346s] (ccopt_design): create_ccopt_clock_tree_spec
[03/31 14:43:42   346s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[03/31 14:43:42   346s] cts_extract_clock_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/31 14:43:42   346s] Summary for sequential cells idenfication: 
[03/31 14:43:42   346s] Identified SBFF number: 128
[03/31 14:43:42   346s] Identified MBFF number: 0
[03/31 14:43:42   346s] Not identified SBFF number: 0
[03/31 14:43:42   346s] Not identified MBFF number: 0
[03/31 14:43:42   346s] Number of sequential cells which are not FFs: 106
[03/31 14:43:42   346s] 
[03/31 14:43:43   347s] Analyzing clock structure... [03/31 14:43:43   348s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!

[03/31 14:43:43   348s] Analyzing clock structure done.
[03/31 14:43:43   348s] Extracting original clock gating for clock... 
[03/31 14:43:43   348s]   clock_tree clock contains 1 sinks and 0 clock gates.
[03/31 14:43:43   348s]   Extraction for clock complete.
[03/31 14:43:43   348s] Extracting original clock gating for clock done.
[03/31 14:43:43   348s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] Extracting original clock gating for clock<1>... 
[03/31 14:43:43   348s]   clock_tree clock<1> contains 1723 sinks and 0 clock gates.
[03/31 14:43:43   348s]   Extraction for clock<1> complete.
[03/31 14:43:43   348s] Extracting original clock gating for clock<1> done.
[03/31 14:43:43   348s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:43   348s] Found 1 generator input for clock tree clock<1>.
[03/31 14:43:43   348s] Checking clock tree convergence... 
[03/31 14:43:43   348s] Checking clock tree convergence done.
[03/31 14:43:43   348s] Preferred extra space for top nets is 0
[03/31 14:43:43   348s] Preferred extra space for trunk nets is 1
[03/31 14:43:43   348s] Preferred extra space for leaf nets is 1
[03/31 14:43:43   348s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property cts_change_fences_to_guides has been set to false.
[03/31 14:43:43   348s] Set place::cacheFPlanSiteMark to 1
[03/31 14:43:43   348s] #spOpts: no_cmu 
[03/31 14:43:43   348s] Core basic site is core
[03/31 14:43:43   348s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:43:43   348s] Begin checking placement ... (start mem=1750.1M, init mem=1750.1M)
[03/31 14:43:44   348s] *info: Placed = 16796          (Fixed = 6300)
[03/31 14:43:44   348s] *info: Unplaced = 0           
[03/31 14:43:44   348s] Placement Density:23.13%(274695/1187718)
[03/31 14:43:44   348s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1750.1M)
[03/31 14:43:44   348s] Validating CTS configuration... 
[03/31 14:43:44   348s]   Non-default CCOpt properties:
[03/31 14:43:44   348s]   preferred_extra_space is set for at least one key
[03/31 14:43:44   348s]   route_type is set for at least one key
[03/31 14:43:44   348s]   source_output_max_trans is set for at least one key
[03/31 14:43:44   348s] setPlaceMode -reorderScan false
[03/31 14:43:44   348s] Core basic site is core
[03/31 14:43:44   348s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:43:44   349s]   Route type trimming info:
[03/31 14:43:44   349s]     No route type modifications were made.
[03/31 14:43:44   349s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:44   349s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[03/31 14:43:47   352s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[03/31 14:43:47   352s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
[03/31 14:43:47   352s] Type 'man IMPCCOPT-1041' for more detail.
[03/31 14:43:47   352s]   Clock tree balancer configuration for clock_trees clock<1> clock:
[03/31 14:43:47   352s]   Non-default CCOpt properties for clock tree clock<1>:
[03/31 14:43:47   352s]     route_type (leaf): default_route_type_leaf (default: default)
[03/31 14:43:47   352s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/31 14:43:47   352s]     route_type (top): default_route_type_nonleaf (default: default)
[03/31 14:43:47   352s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[03/31 14:43:47   352s]   For power_domain auto-default and effective power_domain auto-default:
[03/31 14:43:47   352s]     Buffers:     BUX20 BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[03/31 14:43:47   352s]     Inverters:   INX20 INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[03/31 14:43:47   352s]     Clock gates: 
[03/31 14:43:47   352s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 1247212.905um^2
[03/31 14:43:47   352s]   Top Routing info:
[03/31 14:43:47   352s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/31 14:43:47   352s]     Unshielded; Mask Constraint: 0.
[03/31 14:43:47   352s]   Trunk Routing info:
[03/31 14:43:47   352s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/31 14:43:47   352s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/31 14:43:47   352s]   Leaf Routing info:
[03/31 14:43:47   352s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/31 14:43:47   352s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/31 14:43:47   352s]   For timing_corner default_emulate_delay_corner:setup, late:
[03/31 14:43:47   352s]     Slew time target (leaf):    0.369ns
[03/31 14:43:47   352s]     Slew time target (trunk):   0.369ns
[03/31 14:43:47   352s]     Slew time target (top):     0.369ns
[03/31 14:43:47   352s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.103ns
[03/31 14:43:47   352s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2390.104um
[03/31 14:43:47   352s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/31 14:43:47   352s]     Buffer    : {lib_cell:BUX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2334.012um, maxSlew=0.318ns, speed=8244.479um per ns, cellArea=42.151um^2 per 1000um}
[03/31 14:43:47   352s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1545.399um, maxSlew=0.250ns, speed=8226.771um per ns, cellArea=19.894um^2 per 1000um}
[03/31 14:43:47   352s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
[03/31 14:43:47   352s] Type 'man IMPCCOPT-1041' for more detail.
[03/31 14:43:47   352s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
[03/31 14:43:47   352s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
[03/31 14:43:47   352s]   Clock tree clock has 1 max_capacitance violation.
[03/31 14:43:47   352s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[03/31 14:43:47   352s]     Sources:                     pin clock
[03/31 14:43:47   352s]     Total number of sinks:       1723
[03/31 14:43:47   352s]     Delay constrained sinks:     1723
[03/31 14:43:47   352s]     Non-leaf sinks:              0
[03/31 14:43:47   352s]     Ignore pins:                 0
[03/31 14:43:47   352s]    Timing corner default_emulate_delay_corner:setup.late:
[03/31 14:43:47   352s]     Skew target:                 0.103ns
[03/31 14:43:47   352s]   
[03/31 14:43:47   352s]   Clock Tree Violations Report
[03/31 14:43:47   352s]   ============================
[03/31 14:43:47   352s]   
[03/31 14:43:47   352s]   The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[03/31 14:43:47   352s]   A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[03/31 14:43:47   352s]   Consider reviewing your design and relaunching CCOpt.
[03/31 14:43:47   352s]   
[03/31 14:43:47   352s]   
[03/31 14:43:47   352s]   Max Capacitance Violations
[03/31 14:43:47   352s]   --------------------------
[03/31 14:43:47   352s]   
[03/31 14:43:47   352s]   Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clock at (1187.000,35.000), in power domain auto-default, which drives user don't touch net clock. Achieved capacitance of 2.751pF.
[03/31 14:43:47   352s]   
[03/31 14:43:47   352s]   
[03/31 14:43:47   352s]   
[03/31 14:43:47   352s]   Via Selection for Estimated Routes (rule default):
[03/31 14:43:47   352s]   
[03/31 14:43:47   352s]   --------------------------------------------------------------
[03/31 14:43:47   352s]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/31 14:43:47   352s]   Range                  (Ohm)    (fF)     (fs)     Only
[03/31 14:43:47   352s]   --------------------------------------------------------------
[03/31 14:43:47   352s]   M1-M2    VIA1_Y        5.962    0.046    0.272    false
[03/31 14:43:47   352s]   M2-M3    VIA2_small    5.962    0.038    0.228    false
[03/31 14:43:47   352s]   M2-M3    VIA2_south    5.962    0.069    0.410    true
[03/31 14:43:47   352s]   M3-M4    VIA3_small    5.962    0.038    0.228    false
[03/31 14:43:47   352s]   M3-M4    VIA3_west     5.962    0.069    0.410    true
[03/31 14:43:47   352s]   M4-M5    VIA4_small    5.962    0.038    0.226    false
[03/31 14:43:47   352s]   M4-M5    VIA4_south    5.962    0.068    0.407    true
[03/31 14:43:47   352s]   M5-M6    VIATP_X       1.987    0.069    0.137    false
[03/31 14:43:47   352s]   --------------------------------------------------------------
[03/31 14:43:47   352s]   
[03/31 14:43:47   352s] Validating CTS configuration done.
[03/31 14:43:47   352s] Innovus will update I/O latencies
[03/31 14:43:47   352s] All good
[03/31 14:43:48   352s] Executing ccopt post-processing.
[03/31 14:43:48   352s] Synthesizing clock trees with CCOpt...
[03/31 14:43:48   352s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/31 14:43:48   352s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:43:48   352s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/31 14:43:48   352s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/31 14:43:48   352s] [PSP] Started earlyGlobalRoute kernel
[03/31 14:43:48   352s] [PSP] Initial Peak syMemory usage = 1821.4 MB
[03/31 14:43:48   352s] (I)       Reading DB...
[03/31 14:43:48   352s] (I)       congestionReportName   : 
[03/31 14:43:48   352s] [NR-eagl] buildTerm2TermWires    : 1
[03/31 14:43:48   352s] [NR-eagl] doTrackAssignment      : 1
[03/31 14:43:48   352s] (I)       dumpBookshelfFiles     : 0
[03/31 14:43:48   352s] [NR-eagl] numThreads             : 1
[03/31 14:43:48   352s] [NR-eagl] honorMsvRouteConstraint: false
[03/31 14:43:48   352s] (I)       honorPin               : false
[03/31 14:43:48   352s] (I)       honorPinGuide          : true
[03/31 14:43:48   352s] (I)       honorPartition         : false
[03/31 14:43:48   352s] (I)       allowPartitionCrossover: false
[03/31 14:43:48   352s] (I)       honorSingleEntry       : true
[03/31 14:43:48   352s] (I)       honorSingleEntryStrong : true
[03/31 14:43:48   352s] (I)       handleViaSpacingRule   : false
[03/31 14:43:48   352s] (I)       PDConstraint           : none
[03/31 14:43:48   352s] [NR-eagl] honorClockSpecNDR      : 0
[03/31 14:43:48   352s] (I)       routingEffortLevel     : 3
[03/31 14:43:48   352s] [NR-eagl] minRouteLayer          : 2
[03/31 14:43:48   352s] [NR-eagl] maxRouteLayer          : 2147483647
[03/31 14:43:48   352s] (I)       numRowsPerGCell        : 1
[03/31 14:43:48   352s] (I)       speedUpLargeDesign     : 0
[03/31 14:43:48   352s] (I)       speedUpBlkViolationClean: 0
[03/31 14:43:48   352s] (I)       autoGCellMerging       : 1
[03/31 14:43:48   352s] (I)       multiThreadingTA       : 0
[03/31 14:43:48   352s] (I)       punchThroughDistance   : -1
[03/31 14:43:48   352s] (I)       blockedPinEscape       : 0
[03/31 14:43:48   352s] (I)       blkAwareLayerSwitching : 0
[03/31 14:43:48   352s] (I)       betterClockWireModeling: 0
[03/31 14:43:48   352s] (I)       scenicBound            : 1.15
[03/31 14:43:48   352s] (I)       maxScenicToAvoidBlk    : 100.00
[03/31 14:43:48   352s] (I)       source-to-sink ratio   : 0.00
[03/31 14:43:48   352s] (I)       targetCongestionRatio  : 1.00
[03/31 14:43:48   352s] (I)       layerCongestionRatio   : 0.70
[03/31 14:43:48   352s] (I)       m1CongestionRatio      : 0.10
[03/31 14:43:48   352s] (I)       m2m3CongestionRatio    : 0.70
[03/31 14:43:48   352s] (I)       pinAccessEffort        : 0.10
[03/31 14:43:48   352s] (I)       localRouteEffort       : 1.00
[03/31 14:43:48   352s] (I)       numSitesBlockedByOneVia: 8.00
[03/31 14:43:48   352s] (I)       supplyScaleFactorH     : 1.00
[03/31 14:43:48   352s] (I)       supplyScaleFactorV     : 1.00
[03/31 14:43:48   352s] (I)       highlight3DOverflowFactor: 0.00
[03/31 14:43:48   352s] (I)       skipTrackCommand             : 
[03/31 14:43:48   352s] (I)       readTROption           : true
[03/31 14:43:48   352s] (I)       extraSpacingBothSide   : false
[03/31 14:43:48   352s] [NR-eagl] numTracksPerClockWire  : 0
[03/31 14:43:48   352s] (I)       routeSelectedNetsOnly  : false
[03/31 14:43:48   352s] (I)       before initializing RouteDB syMemory usage = 1821.4 MB
[03/31 14:43:48   352s] (I)       starting read tracks
[03/31 14:43:48   352s] (I)       build grid graph
[03/31 14:43:48   352s] (I)       build grid graph start
[03/31 14:43:48   352s] (I)       build grid graph end
[03/31 14:43:48   352s] [NR-eagl] Layer1 has no routable track
[03/31 14:43:48   352s] [NR-eagl] Layer2 has single uniform track structure
[03/31 14:43:48   352s] [NR-eagl] Layer3 has single uniform track structure
[03/31 14:43:48   352s] [NR-eagl] Layer4 has single uniform track structure
[03/31 14:43:48   352s] [NR-eagl] Layer5 has single uniform track structure
[03/31 14:43:48   352s] [NR-eagl] Layer6 has single uniform track structure
[03/31 14:43:48   352s] (I)       Layer1   numNetMinLayer=11680
[03/31 14:43:48   352s] (I)       Layer2   numNetMinLayer=0
[03/31 14:43:48   352s] (I)       Layer3   numNetMinLayer=0
[03/31 14:43:48   352s] (I)       Layer4   numNetMinLayer=0
[03/31 14:43:48   352s] (I)       Layer5   numNetMinLayer=0
[03/31 14:43:48   352s] (I)       Layer6   numNetMinLayer=0
[03/31 14:43:48   352s] [NR-eagl] numViaLayers=5
[03/31 14:43:48   352s] (I)       end build via table
[03/31 14:43:48   352s] [NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[03/31 14:43:48   352s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/31 14:43:48   352s] (I)       num ignored nets =70
[03/31 14:43:48   352s] (I)       readDataFromPlaceDB
[03/31 14:43:48   352s] (I)       Read net information..
[03/31 14:43:48   352s] [NR-eagl] Read numTotalNets=11680  numIgnoredNets=0
[03/31 14:43:48   352s] (I)       Read testcase time = 0.010 seconds
[03/31 14:43:48   352s] 
[03/31 14:43:48   352s] (I)       totalGlobalPin=40841, totalPins=41251
[03/31 14:43:48   352s] (I)       Model blockage into capacity
[03/31 14:43:48   352s] (I)       Read numBlocks=21399  numPreroutedWires=0  numCapScreens=0
[03/31 14:43:48   352s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/31 14:43:48   352s] (I)       blocked area on Layer2 : 1702463906600  (62.23%)
[03/31 14:43:48   352s] (I)       blocked area on Layer3 : 1793532841300  (65.56%)
[03/31 14:43:48   352s] (I)       blocked area on Layer4 : 1767477181300  (64.61%)
[03/31 14:43:48   352s] (I)       blocked area on Layer5 : 1724974102900  (63.05%)
[03/31 14:43:48   352s] (I)       blocked area on Layer6 : 1774531194900  (64.87%)
[03/31 14:43:48   352s] (I)       Modeling time = 0.060 seconds
[03/31 14:43:48   352s] 
[03/31 14:43:48   353s] [NR-eagl] There are 93 clock nets ( 0 with NDR ).
[03/31 14:43:48   353s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1821.4 MB
[03/31 14:43:48   353s] (I)       Layer1  viaCost=200.00
[03/31 14:43:48   353s] (I)       Layer2  viaCost=100.00
[03/31 14:43:48   353s] (I)       Layer3  viaCost=100.00
[03/31 14:43:48   353s] (I)       Layer4  viaCost=100.00
[03/31 14:43:48   353s] (I)       Layer5  viaCost=200.00
[03/31 14:43:48   353s] (I)       ---------------------Grid Graph Info--------------------
[03/31 14:43:48   353s] (I)       routing area        :  (0, 0) - (1654000, 1654000)
[03/31 14:43:48   353s] (I)       core area           :  (277200, 277550) - (1376840, 1375550)
[03/31 14:43:48   353s] (I)       Site Width          :   630  (dbu)
[03/31 14:43:48   353s] (I)       Row Height          :  4880  (dbu)
[03/31 14:43:48   353s] (I)       GCell Width         :  4880  (dbu)
[03/31 14:43:48   353s] (I)       GCell Height        :  4880  (dbu)
[03/31 14:43:48   353s] (I)       grid                :   339   339     6
[03/31 14:43:48   353s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/31 14:43:48   353s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/31 14:43:48   353s] (I)       Default wire width  :   230   280   280   280   280   440
[03/31 14:43:48   353s] (I)       Default wire space  :   230   280   280   280   280   460
[03/31 14:43:48   353s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/31 14:43:48   353s] (I)       First Track Coord   :     0   315   610   315   610  1575
[03/31 14:43:48   353s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/31 14:43:48   353s] (I)       Total num of tracks :     0  2625  2711  2625  2711  1312
[03/31 14:43:48   353s] (I)       Num of masks        :     1     1     1     1     1     1
[03/31 14:43:48   353s] (I)       --------------------------------------------------------
[03/31 14:43:48   353s] 
[03/31 14:43:48   353s] (I)       After initializing earlyGlobalRoute syMemory usage = 1821.4 MB
[03/31 14:43:48   353s] (I)       Loading and dumping file time : 0.22 seconds
[03/31 14:43:48   353s] (I)       ============= Initialization =============
[03/31 14:43:48   353s] [NR-eagl] EstWL : 146653
[03/31 14:43:48   353s] 
[03/31 14:43:48   353s] (I)       total 2D Cap : 1887960 = (851902 H, 1036058 V)
[03/31 14:43:48   353s] (I)       botLay=Layer1  topLay=Layer6  numSeg=29330
[03/31 14:43:48   353s] (I)       ============  Phase 1a Route ============
[03/31 14:43:48   353s] (I)       Phase 1a runs 0.03 seconds
[03/31 14:43:48   353s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/31 14:43:48   353s] [NR-eagl] Usage: 146654 = (72612 H, 74042 V) = (8.52% H, 8.69% V) = (3.543e+05um H, 3.613e+05um V)
[03/31 14:43:48   353s] [NR-eagl] 
[03/31 14:43:48   353s] (I)       ============  Phase 1b Route ============
[03/31 14:43:48   353s] (I)       Phase 1b runs 0.02 seconds
[03/31 14:43:48   353s] [NR-eagl] Usage: 146659 = (72612 H, 74047 V) = (8.52% H, 8.69% V) = (3.543e+05um H, 3.613e+05um V)
[03/31 14:43:48   353s] [NR-eagl] 
[03/31 14:43:48   353s] (I)       ============  Phase 1c Route ============
[03/31 14:43:48   353s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/31 14:43:48   353s] 
[03/31 14:43:48   353s] (I)       Level2 Grid: 68 x 68
[03/31 14:43:48   353s] (I)       Phase 1c runs 0.01 seconds
[03/31 14:43:48   353s] [NR-eagl] Usage: 146659 = (72612 H, 74047 V) = (8.52% H, 8.69% V) = (3.543e+05um H, 3.613e+05um V)
[03/31 14:43:48   353s] [NR-eagl] 
[03/31 14:43:48   353s] (I)       ============  Phase 1d Route ============
[03/31 14:43:48   353s] (I)       Phase 1d runs 0.00 seconds
[03/31 14:43:48   353s] [NR-eagl] Usage: 146659 = (72612 H, 74047 V) = (8.52% H, 8.69% V) = (3.543e+05um H, 3.613e+05um V)
[03/31 14:43:48   353s] [NR-eagl] 
[03/31 14:43:48   353s] (I)       ============  Phase 1e Route ============
[03/31 14:43:48   353s] (I)       Phase 1e runs 0.00 seconds
[03/31 14:43:48   353s] [NR-eagl] Usage: 146659 = (72612 H, 74047 V) = (8.52% H, 8.69% V) = (3.543e+05um H, 3.613e+05um V)
[03/31 14:43:48   353s] [NR-eagl] 
[03/31 14:43:48   353s] (I)       ============  Phase 1l Route ============
[03/31 14:43:48   353s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/31 14:43:48   353s] 
[03/31 14:43:48   353s] (I)       dpBasedLA: time=0.04  totalOF=607320  totalVia=85343  totalWL=146658  total(Via+WL)=232001 
[03/31 14:43:48   353s] (I)       Total Global Routing Runtime: 0.23 seconds
[03/31 14:43:48   353s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/31 14:43:48   353s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/31 14:43:48   353s] 
[03/31 14:43:48   353s] (I)       ============= track Assignment ============
[03/31 14:43:48   353s] (I)       extract Global 3D Wires
[03/31 14:43:48   353s] (I)       Extract Global WL : time=0.01
[03/31 14:43:48   353s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/31 14:43:48   353s] (I)       track assignment initialization runtime=25431 millisecond
[03/31 14:43:48   353s] (I)       #threads=1 for track assignment
[03/31 14:43:48   353s] (I)       track assignment kernel runtime=230226 millisecond
[03/31 14:43:48   353s] (I)       End Greedy Track Assignment
[03/31 14:43:48   353s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 41251
[03/31 14:43:48   353s] [NR-eagl] Layer2(MET2)(V) length: 2.334471e+05um, number of vias: 56562
[03/31 14:43:48   353s] [NR-eagl] Layer3(MET3)(H) length: 2.800375e+05um, number of vias: 6887
[03/31 14:43:48   353s] [NR-eagl] Layer4(MET4)(V) length: 1.339952e+05um, number of vias: 2396
[03/31 14:43:48   353s] [NR-eagl] Layer5(MET5)(H) length: 8.001255e+04um, number of vias: 137
[03/31 14:43:48   353s] [NR-eagl] Layer6(METTP)(V) length: 5.141078e+03um, number of vias: 0
[03/31 14:43:48   353s] [NR-eagl] Total length: 7.326334e+05um, number of vias: 107233
[03/31 14:43:48   353s] [NR-eagl] End Peak syMemory usage = 1758.9 MB
[03/31 14:43:48   353s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.87 seconds
[03/31 14:43:48   353s] setPlaceMode -reorderScan false
[03/31 14:43:49   353s] Core basic site is core
[03/31 14:43:49   353s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:43:49   353s] Validating CTS configuration... 
[03/31 14:43:49   353s]   Non-default CCOpt properties:
[03/31 14:43:49   353s]   cts_merge_clock_gates is set for at least one key
[03/31 14:43:49   353s]   cts_merge_clock_logic is set for at least one key
[03/31 14:43:49   353s]   preferred_extra_space is set for at least one key
[03/31 14:43:49   353s]   route_type is set for at least one key
[03/31 14:43:49   353s]   source_output_max_trans is set for at least one key
[03/31 14:43:49   353s]   Route type trimming info:
[03/31 14:43:49   353s]     No route type modifications were made.
[03/31 14:43:49   353s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[03/31 14:43:49   354s] Updating RC grid for preRoute extraction ...
[03/31 14:43:49   354s] Initializing multi-corner capacitance tables ... 
[03/31 14:43:49   354s] Initializing multi-corner resistance tables ...
[03/31 14:43:51   356s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[03/31 14:43:52   356s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
[03/31 14:43:52   356s] Type 'man IMPCCOPT-1041' for more detail.
[03/31 14:43:52   356s]   Clock tree balancer configuration for clock_trees clock<1> clock:
[03/31 14:43:52   356s]   Non-default CCOpt properties for clock tree clock<1>:
[03/31 14:43:52   356s]     cts_merge_clock_gates: true (default: false)
[03/31 14:43:52   356s]     cts_merge_clock_logic: true (default: false)
[03/31 14:43:52   356s]     route_type (leaf): default_route_type_leaf (default: default)
[03/31 14:43:52   356s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/31 14:43:52   356s]     route_type (top): default_route_type_nonleaf (default: default)
[03/31 14:43:52   356s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[03/31 14:43:52   356s]   For power_domain auto-default and effective power_domain auto-default:
[03/31 14:43:52   356s]     Buffers:     BUX20 BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[03/31 14:43:52   356s]     Inverters:   INX20 INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[03/31 14:43:52   356s]     Clock gates: 
[03/31 14:43:52   356s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 1249579.533um^2
[03/31 14:43:52   356s]   Top Routing info:
[03/31 14:43:52   356s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/31 14:43:52   356s]     Unshielded; Mask Constraint: 0.
[03/31 14:43:52   356s]   Trunk Routing info:
[03/31 14:43:52   356s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/31 14:43:52   356s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/31 14:43:52   356s]   Leaf Routing info:
[03/31 14:43:52   356s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/31 14:43:52   356s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/31 14:43:52   356s]   For timing_corner default_emulate_delay_corner:setup, late:
[03/31 14:43:52   356s]     Slew time target (leaf):    0.369ns
[03/31 14:43:52   356s]     Slew time target (trunk):   0.369ns
[03/31 14:43:52   356s]     Slew time target (top):     0.369ns
[03/31 14:43:52   356s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.103ns
[03/31 14:43:52   356s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2390.104um
[03/31 14:43:52   356s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/31 14:43:52   356s]     Buffer    : {lib_cell:BUX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2334.012um, maxSlew=0.318ns, speed=8244.479um per ns, cellArea=42.151um^2 per 1000um}
[03/31 14:43:52   356s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1545.399um, maxSlew=0.250ns, speed=8226.771um per ns, cellArea=19.894um^2 per 1000um}
[03/31 14:43:52   356s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
[03/31 14:43:52   356s] Type 'man IMPCCOPT-1041' for more detail.
[03/31 14:43:52   356s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
[03/31 14:43:52   356s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
[03/31 14:43:52   356s]   Clock tree clock has 1 max_capacitance violation.
[03/31 14:43:52   356s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[03/31 14:43:52   356s]     Sources:                     pin clock
[03/31 14:43:52   356s]     Total number of sinks:       1723
[03/31 14:43:52   356s]     Delay constrained sinks:     1723
[03/31 14:43:52   356s]     Non-leaf sinks:              0
[03/31 14:43:52   356s]     Ignore pins:                 0
[03/31 14:43:52   356s]    Timing corner default_emulate_delay_corner:setup.late:
[03/31 14:43:52   356s]     Skew target:                 0.103ns
[03/31 14:43:52   356s]   
[03/31 14:43:52   356s]   Clock Tree Violations Report
[03/31 14:43:52   356s]   ============================
[03/31 14:43:52   356s]   
[03/31 14:43:52   356s]   The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[03/31 14:43:52   356s]   A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[03/31 14:43:52   356s]   Consider reviewing your design and relaunching CCOpt.
[03/31 14:43:52   356s]   
[03/31 14:43:52   356s]   
[03/31 14:43:52   356s]   Max Capacitance Violations
[03/31 14:43:52   356s]   --------------------------
[03/31 14:43:52   356s]   
[03/31 14:43:52   356s]   Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clock at (1187.000,35.000), in power domain auto-default, which drives user don't touch net clock. Achieved capacitance of 2.751pF.
[03/31 14:43:52   356s]   
[03/31 14:43:52   356s]   
[03/31 14:43:52   356s]   
[03/31 14:43:52   356s]   Via Selection for Estimated Routes (rule default):
[03/31 14:43:52   356s]   
[03/31 14:43:52   356s]   --------------------------------------------------------------
[03/31 14:43:52   356s]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/31 14:43:52   356s]   Range                  (Ohm)    (fF)     (fs)     Only
[03/31 14:43:52   356s]   --------------------------------------------------------------
[03/31 14:43:52   356s]   M1-M2    VIA1_Y        5.962    0.046    0.272    false
[03/31 14:43:52   356s]   M2-M3    VIA2_small    5.962    0.038    0.228    false
[03/31 14:43:52   356s]   M2-M3    VIA2_south    5.962    0.069    0.410    true
[03/31 14:43:52   356s]   M3-M4    VIA3_small    5.962    0.038    0.228    false
[03/31 14:43:52   356s]   M3-M4    VIA3_west     5.962    0.069    0.410    true
[03/31 14:43:52   356s]   M4-M5    VIA4_small    5.962    0.038    0.226    false
[03/31 14:43:52   356s]   M4-M5    VIA4_south    5.962    0.068    0.407    true
[03/31 14:43:52   356s]   M5-M6    VIATP_X       1.987    0.069    0.137    false
[03/31 14:43:52   356s]   --------------------------------------------------------------
[03/31 14:43:52   356s]   
[03/31 14:43:52   356s] Validating CTS configuration done.
[03/31 14:43:52   356s] Adding driver cell for primary IO roots...
[03/31 14:43:52   356s] Maximizing clock DAG abstraction... 
[03/31 14:43:52   357s] Maximizing clock DAG abstraction done.
[03/31 14:43:52   357s] Synthesizing clock trees... 
[03/31 14:43:52   357s]   Merging duplicate siblings in DAG... 
[03/31 14:43:52   357s]     Resynthesising clock tree into netlist... 
[03/31 14:43:52   357s]     Resynthesising clock tree into netlist done.
[03/31 14:43:52   357s]     Summary of the merge of duplicate siblings
[03/31 14:43:52   357s]     
[03/31 14:43:52   357s]     ----------------------------------------------------------
[03/31 14:43:52   357s]     Description                          Number of occurrences
[03/31 14:43:52   357s]     ----------------------------------------------------------
[03/31 14:43:52   357s]     Total clock gates                              0
[03/31 14:43:52   357s]     Globally unique enables                        0
[03/31 14:43:52   357s]     Potentially mergeable clock gates              0
[03/31 14:43:52   357s]     Actually merged                                0
[03/31 14:43:52   357s]     ----------------------------------------------------------
[03/31 14:43:52   357s]     
[03/31 14:43:52   357s]     
[03/31 14:43:52   357s]     Disconnecting clock tree from netlist... 
[03/31 14:43:52   357s]     Disconnecting clock tree from netlist done.
[03/31 14:43:52   357s]   Merging duplicate siblings in DAG done.
[03/31 14:43:52   357s]   Clustering... 
[03/31 14:43:52   357s]     Clock DAG stats before clustering:
[03/31 14:43:52   357s]       cell counts    : b=0, i=0, cg=0, l=41, total=41
[03/31 14:43:52   357s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=1134.454um^2
[03/31 14:43:52   357s]     Clustering clock_tree clock... 
[03/31 14:43:52   357s]       Clustering clock_tree clock<1>... 
[03/31 14:43:55   360s]       Clustering clock_tree clock<1> done.
[03/31 14:43:55   360s]     Clustering clock_tree clock done.
[03/31 14:43:55   360s]     Clock DAG stats after bottom-up phase:
[03/31 14:43:55   360s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:43:55   360s]       cell areas     : b=4525.517um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5659.970um^2
[03/31 14:43:55   360s]     Legalizing clock trees... 
[03/31 14:43:55   360s]       Resynthesising clock tree into netlist... 
[03/31 14:43:55   360s]       Resynthesising clock tree into netlist done.
[03/31 14:43:55   360s] *** Starting refinePlace (0:05:59 mem=1824.2M) ***
[03/31 14:43:55   360s] Total net length = 6.084e+05 (2.901e+05 3.183e+05) (ext = 0.000e+00)
[03/31 14:43:55   360s] Starting refinePlace ...
[03/31 14:43:55   360s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:43:55   360s] default core: bins with density >  0.75 = 1.13 % ( 6 / 529 )
[03/31 14:43:55   360s] Density distribution unevenness ratio = 51.792%
[03/31 14:43:56   361s]   Spread Effort: high, pre-route mode, useDDP on.
[03/31 14:43:56   361s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1824.2MB) @(0:05:59 - 0:05:59).
[03/31 14:43:56   361s] Move report: preRPlace moves 378 insts, mean move: 11.60 um, max move: 64.24 um
[03/31 14:43:56   361s] 	Max move on inst (minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13): (979.02, 789.95) --> (953.82, 750.91)
[03/31 14:43:56   361s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: AND2X4
[03/31 14:43:56   361s] wireLenOptFixPriorityInst 1723 inst fixed
[03/31 14:43:56   361s] Move report: legalization moves 3 insts, mean move: 8.40 um, max move: 10.55 um
[03/31 14:43:56   361s] 	Max move on inst (minimips_core_instance/U7_banc_g5972): (994.14, 789.95) --> (999.81, 785.07)
[03/31 14:43:56   361s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1824.2MB) @(0:05:59 - 0:05:59).
[03/31 14:43:56   361s] Move report: Detail placement moves 379 insts, mean move: 11.61 um, max move: 64.24 um
[03/31 14:43:56   361s] 	Max move on inst (minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13): (979.02, 789.95) --> (953.82, 750.91)
[03/31 14:43:56   361s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1824.2MB
[03/31 14:43:56   361s] Statistics of distance of Instance movement in refine placement:
[03/31 14:43:56   361s]   maximum (X+Y) =        64.24 um
[03/31 14:43:56   361s]   inst (minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13) with max move: (979.02, 789.95) -> (953.82, 750.91)
[03/31 14:43:56   361s]   mean    (X+Y) =        11.61 um
[03/31 14:43:56   361s] Total instances moved : 379
[03/31 14:43:56   361s] Summary Report:
[03/31 14:43:56   361s] Instances move: 379 (out of 10491 movable)
[03/31 14:43:56   361s] Mean displacement: 11.61 um
[03/31 14:43:56   361s] Max displacement: 64.24 um (Instance: minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13) (979.02, 789.95) -> (953.82, 750.91)
[03/31 14:43:56   361s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: AND2X4
[03/31 14:43:56   361s] Total net length = 6.084e+05 (2.901e+05 3.183e+05) (ext = 0.000e+00)
[03/31 14:43:56   361s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: [03/31 14:43:56   361s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1824.2MB) @(0:05:59 - 0:05:59).
1824.2MB
[03/31 14:43:56   361s] *** Finished refinePlace (0:05:59 mem=1824.2M) ***
[03/31 14:43:56   361s]       Disconnecting clock tree from netlist... 
[03/31 14:43:56   361s]       Disconnecting clock tree from netlist done.
[03/31 14:43:56   361s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
[03/31 14:43:56   361s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
[03/31 14:43:57   362s]       
[03/31 14:43:57   362s]       Clock tree legalization - Histogram:
[03/31 14:43:57   362s]       ====================================
[03/31 14:43:57   362s]       
[03/31 14:43:57   362s]       ----------------------------------
[03/31 14:43:57   362s]       Movement (um)      Number of cells
[03/31 14:43:57   362s]       ----------------------------------
[03/31 14:43:57   362s]       [0,6.424)                88
[03/31 14:43:57   362s]       [6.424,12.848)           12
[03/31 14:43:57   362s]       [12.848,19.272)           2
[03/31 14:43:57   362s]       [19.272,25.696)          13
[03/31 14:43:57   362s]       [25.696,32.12)           10
[03/31 14:43:57   362s]       [32.12,38.544)            6
[03/31 14:43:57   362s]       [38.544,44.968)           7
[03/31 14:43:57   362s]       [44.968,51.392)           6
[03/31 14:43:57   362s]       [51.392,57.816)          10
[03/31 14:43:57   362s]       [57.816,64.24)           12
[03/31 14:43:57   362s]       ----------------------------------
[03/31 14:43:57   362s]       
[03/31 14:43:57   362s]       
[03/31 14:43:57   362s]       Clock tree legalization - Top 10 Movements:
[03/31 14:43:57   362s]       ===========================================
[03/31 14:43:57   362s]       
[03/31 14:43:57   362s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/31 14:43:57   362s]       Movement (um)    Desired              Achieved              Node
[03/31 14:43:57   362s]                        location             location              
[03/31 14:43:57   362s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/31 14:43:57   362s]           64.24        (983.190,791.525)    (957.990,752.485)     cell minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13 (a lib_cell AND2X4) at (953.820,750.910), in power domain auto-default
[03/31 14:43:57   362s]           63.92        (983.190,791.525)    (968.070,840.325)     cell minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12 (a lib_cell AND2X4) at (963.900,838.750), in power domain auto-default
[03/31 14:43:57   362s]           62.05        (983.190,791.525)    (1035.480,801.285)    cell minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13 (a lib_cell AND2X4) at (1031.310,799.710), in power domain auto-default
[03/31 14:43:57   362s]           62.05        (983.190,791.525)    (930.900,801.285)     cell minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12 (a lib_cell AND2X4) at (926.730,799.710), in power domain auto-default
[03/31 14:43:57   362s]           62.04        (983.190,791.525)    (950.430,762.245)     cell minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13 (a lib_cell AND2X4) at (946.260,760.670), in power domain auto-default
[03/31 14:43:57   362s]           62.04        (983.190,791.525)    (950.430,820.805)     cell minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13 (a lib_cell AND2X4) at (946.260,819.230), in power domain auto-default
[03/31 14:43:57   362s]           60.79        (983.190,791.525)    (1034.220,781.765)    cell minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13 (a lib_cell AND2X4) at (1030.050,780.190), in power domain auto-default
[03/31 14:43:57   362s]           59.84        (983.190,791.525)    (942.870,772.005)     cell minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13 (a lib_cell AND2X4) at (938.700,770.430), in power domain auto-default
[03/31 14:43:57   362s]           59.84        (983.190,791.525)    (942.870,811.045)     cell minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13 (a lib_cell AND2X4) at (938.700,809.470), in power domain auto-default
[03/31 14:43:57   362s]           59.83        (983.190,791.525)    (1003.980,752.485)    cell minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13 (a lib_cell AND2X4) at (999.810,750.910), in power domain auto-default
[03/31 14:43:57   362s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/31 14:43:57   362s]       
[03/31 14:43:57   362s]     Legalizing clock trees done.
[03/31 14:43:57   362s]     Clock DAG stats after 'Clustering':
[03/31 14:43:57   362s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:43:57   362s]       cell areas     : b=4525.517um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5659.970um^2
[03/31 14:43:57   362s]       wire lengths   : top=0.000um, trunk=6893.195um, leaf=40157.551um, total=47050.746um
[03/31 14:43:57   362s]       capacitance    : wire=6.859pF, gate=12.312pF, total=19.172pF
[03/31 14:43:57   362s]       net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={89,0.366ns} average 0.239ns std.dev 0.043ns
[03/31 14:43:57   362s]     Clock tree state after 'Clustering':
[03/31 14:43:57   362s]       clock_tree clock: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:57   362s]       clock_tree clock<1>: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:57   362s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.827, max=1.038, avg=0.985, sd=0.038], skew [0.211 vs 0.103*, 91.3% {0.938, 0.990, 1.038}] (wid=0.131 ws=0.088) (gid=0.961 gs=0.191)
[03/31 14:43:57   362s]     Clock network insertion delays are now [0.827ns, 1.038ns] average 0.985ns std.dev 0.038ns
[03/31 14:43:57   362s]   Clustering done.
[03/31 14:43:57   362s]   Resynthesising clock tree into netlist... 
[03/31 14:43:57   362s]   Resynthesising clock tree into netlist done.
[03/31 14:43:57   362s]   Updating congestion map to accurately time the clock tree... 
[03/31 14:43:57   362s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'miniMIPS_chip' of instances=16871 and nets=12118 using extraction engine 'preRoute' .
[03/31 14:43:57   362s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:43:57   362s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:43:57   362s] PreRoute RC Extraction called for design miniMIPS_chip.
[03/31 14:43:57   362s] RC Extraction called in multi-corner(1) mode.
[03/31 14:43:57   362s] RCMode: PreRoute
[03/31 14:43:57   362s]       RC Corner Indexes            0   
[03/31 14:43:57   362s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:43:57   362s] Resistance Scaling Factor    : 1.00000 
[03/31 14:43:57   362s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:43:57   362s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:43:57   362s] Shrink Factor                : 1.00000
[03/31 14:43:57   362s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:43:57   362s] Using capacitance table file ...
[03/31 14:43:57   362s] Updating RC grid for preRoute extraction ...
[03/31 14:43:57   362s] Initializing multi-corner capacitance tables ... 
[03/31 14:43:57   362s] Initializing multi-corner resistance tables ...
[03/31 14:43:57   362s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1758.941M)
[03/31 14:43:57   362s] 
[03/31 14:43:57   362s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/31 14:43:57   362s]   Updating congestion map to accurately time the clock tree done.
[03/31 14:43:57   362s]   Disconnecting clock tree from netlist... 
[03/31 14:43:57   362s]   Disconnecting clock tree from netlist done.
[03/31 14:43:58   363s]   Clock DAG stats After congestion update:
[03/31 14:43:58   363s]     cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:43:58   363s]     cell areas     : b=4525.517um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5659.970um^2
[03/31 14:43:58   363s]     wire lengths   : top=0.000um, trunk=6893.195um, leaf=40157.551um, total=47050.746um
[03/31 14:43:58   363s]     capacitance    : wire=6.916pF, gate=12.312pF, total=19.228pF
[03/31 14:43:58   363s]     net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={89,0.324ns} average 0.238ns std.dev 0.043ns
[03/31 14:43:58   363s]   Clock tree state After congestion update:
[03/31 14:43:58   363s]     clock_tree clock: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:58   363s]     clock_tree clock<1>: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:58   363s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.777, max=0.988, avg=0.935, sd=0.039], skew [0.212 vs 0.103*, 91.2% {0.888, 0.940, 0.988}] (wid=0.154 ws=0.088) (gid=0.888 gs=0.192)
[03/31 14:43:58   363s]   Clock network insertion delays are now [0.777ns, 0.988ns] average 0.935ns std.dev 0.039ns
[03/31 14:43:58   363s]   Fixing clock tree slew time and max cap violations... 
[03/31 14:43:58   363s]     Fixing clock tree overload: 
[03/31 14:43:58   363s]     Fixing clock tree overload: .
[03/31 14:43:58   363s]     Fixing clock tree overload: ..
[03/31 14:43:58   363s]     Fixing clock tree overload: ...
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% 
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% .
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ..
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ...
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% 
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% .
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ..
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ...
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/31 14:43:58   363s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/31 14:43:58   363s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:43:58   363s]       cell areas     : b=4525.517um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5659.970um^2
[03/31 14:43:58   363s]       wire lengths   : top=0.000um, trunk=6893.195um, leaf=40157.551um, total=47050.746um
[03/31 14:43:58   363s]       capacitance    : wire=6.916pF, gate=12.312pF, total=19.228pF
[03/31 14:43:58   363s]       net violations : underSlew={89,0.324ns} average 0.238ns std.dev 0.043ns
[03/31 14:43:58   363s]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/31 14:43:58   363s]       clock_tree clock: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:58   363s]       clock_tree clock<1>: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:58   363s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.777, max=0.988, avg=0.935, sd=0.039], skew [0.212 vs 0.103*, 91.2% {0.888, 0.940, 0.988}] (wid=0.154 ws=0.088) (gid=0.888 gs=0.192)
[03/31 14:43:58   363s]     Clock network insertion delays are now [0.777ns, 0.988ns] average 0.935ns std.dev 0.039ns
[03/31 14:43:58   363s]   Fixing clock tree slew time and max cap violations done.
[03/31 14:43:58   363s]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/31 14:43:58   363s]     Fixing clock tree overload: 
[03/31 14:43:58   363s]     Fixing clock tree overload: .
[03/31 14:43:58   363s]     Fixing clock tree overload: ..
[03/31 14:43:58   363s]     Fixing clock tree overload: ...
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% 
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% .
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ..
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ...
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% 
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% .
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ..
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ...
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/31 14:43:58   363s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/31 14:43:58   363s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/31 14:43:58   363s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:43:58   363s]       cell areas     : b=4525.517um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5659.970um^2
[03/31 14:43:58   363s]       wire lengths   : top=0.000um, trunk=6893.195um, leaf=40157.551um, total=47050.746um
[03/31 14:43:58   363s]       capacitance    : wire=6.916pF, gate=12.312pF, total=19.228pF
[03/31 14:43:58   363s]       net violations : underSlew={89,0.324ns} average 0.238ns std.dev 0.043ns
[03/31 14:43:58   363s]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/31 14:43:58   363s]       clock_tree clock: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:58   363s]       clock_tree clock<1>: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:58   363s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.777, max=0.988, avg=0.935, sd=0.039], skew [0.212 vs 0.103*, 91.2% {0.888, 0.940, 0.988}] (wid=0.154 ws=0.088) (gid=0.888 gs=0.192)
[03/31 14:43:58   363s]     Clock network insertion delays are now [0.777ns, 0.988ns] average 0.935ns std.dev 0.039ns
[03/31 14:43:58   363s]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/31 14:43:58   363s]   Removing unnecessary root buffering... 
[03/31 14:43:58   363s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/31 14:43:58   363s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:43:58   363s]       cell areas     : b=4525.517um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5659.970um^2
[03/31 14:43:58   363s]       wire lengths   : top=0.000um, trunk=6893.195um, leaf=40157.551um, total=47050.746um
[03/31 14:43:58   363s]       capacitance    : wire=6.916pF, gate=12.312pF, total=19.228pF
[03/31 14:43:58   363s]       net violations : underSlew={89,0.324ns} average 0.238ns std.dev 0.043ns
[03/31 14:43:58   363s]     Clock tree state after 'Removing unnecessary root buffering':
[03/31 14:43:58   363s]       clock_tree clock: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:58   363s]       clock_tree clock<1>: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:58   363s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.777, max=0.988, avg=0.935, sd=0.039], skew [0.212 vs 0.103*, 91.2% {0.888, 0.940, 0.988}] (wid=0.154 ws=0.088) (gid=0.888 gs=0.192)
[03/31 14:43:58   363s]     Clock network insertion delays are now [0.777ns, 0.988ns] average 0.935ns std.dev 0.039ns
[03/31 14:43:58   363s]   Removing unnecessary root buffering done.
[03/31 14:43:58   363s]   Equalizing net lengths... 
[03/31 14:43:58   363s]     Clock DAG stats after 'Equalizing net lengths':
[03/31 14:43:58   363s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:43:58   363s]       cell areas     : b=4525.517um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5659.970um^2
[03/31 14:43:58   363s]       wire lengths   : top=0.000um, trunk=6893.195um, leaf=40157.551um, total=47050.746um
[03/31 14:43:58   363s]       capacitance    : wire=6.916pF, gate=12.312pF, total=19.228pF
[03/31 14:43:58   363s]       net violations : underSlew={89,0.324ns} average 0.238ns std.dev 0.043ns
[03/31 14:43:58   363s]     Clock tree state after 'Equalizing net lengths':
[03/31 14:43:58   363s]       clock_tree clock: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:58   363s]       clock_tree clock<1>: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:58   363s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.777, max=0.988, avg=0.935, sd=0.039], skew [0.212 vs 0.103*, 91.2% {0.888, 0.940, 0.988}] (wid=0.154 ws=0.088) (gid=0.888 gs=0.192)
[03/31 14:43:58   363s]     Clock network insertion delays are now [0.777ns, 0.988ns] average 0.935ns std.dev 0.039ns
[03/31 14:43:58   363s]   Equalizing net lengths done.
[03/31 14:43:58   363s]   Reducing insertion delay 1... 
[03/31 14:43:59   364s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/31 14:43:59   364s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:43:59   364s]       cell areas     : b=4525.517um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5659.970um^2
[03/31 14:43:59   364s]       wire lengths   : top=0.000um, trunk=6893.195um, leaf=40157.551um, total=47050.746um
[03/31 14:43:59   364s]       capacitance    : wire=6.916pF, gate=12.312pF, total=19.228pF
[03/31 14:43:59   364s]       net violations : underSlew={89,0.324ns} average 0.238ns std.dev 0.043ns
[03/31 14:43:59   364s]     Clock tree state after 'Reducing insertion delay 1':
[03/31 14:43:59   364s]       clock_tree clock: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:59   364s]       clock_tree clock<1>: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:59   364s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.777, max=0.988, avg=0.935, sd=0.039], skew [0.212 vs 0.103*, 91.2% {0.888, 0.940, 0.988}] (wid=0.154 ws=0.088) (gid=0.888 gs=0.192)
[03/31 14:43:59   364s]     Clock network insertion delays are now [0.777ns, 0.988ns] average 0.935ns std.dev 0.039ns
[03/31 14:43:59   364s]   Reducing insertion delay 1 done.
[03/31 14:43:59   364s]   Removing longest path buffering... 
[03/31 14:43:59   364s]     Clock DAG stats after removing longest path buffering:
[03/31 14:43:59   364s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:43:59   364s]       cell areas     : b=4525.517um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5659.970um^2
[03/31 14:43:59   364s]       wire lengths   : top=0.000um, trunk=6893.195um, leaf=40157.551um, total=47050.746um
[03/31 14:43:59   364s]       capacitance    : wire=6.916pF, gate=12.312pF, total=19.228pF
[03/31 14:43:59   364s]       net violations : underSlew={89,0.324ns} average 0.238ns std.dev 0.043ns
[03/31 14:43:59   364s]     Clock tree state after removing longest path buffering:
[03/31 14:43:59   364s]       clock_tree clock: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:59   364s]       clock_tree clock<1>: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:59   364s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.777, max=0.988, avg=0.935, sd=0.039], skew [0.212 vs 0.103*, 91.2% {0.888, 0.940, 0.988}] (wid=0.154 ws=0.088) (gid=0.888 gs=0.192)
[03/31 14:43:59   364s]     Clock network insertion delays are now [0.777ns, 0.988ns] average 0.935ns std.dev 0.039ns
[03/31 14:43:59   364s]     Clock DAG stats after 'Removing longest path buffering':
[03/31 14:43:59   364s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:43:59   364s]       cell areas     : b=4525.517um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5659.970um^2
[03/31 14:43:59   364s]       wire lengths   : top=0.000um, trunk=6893.195um, leaf=40157.551um, total=47050.746um
[03/31 14:43:59   364s]       capacitance    : wire=6.916pF, gate=12.312pF, total=19.228pF
[03/31 14:43:59   364s]       net violations : underSlew={89,0.324ns} average 0.238ns std.dev 0.043ns
[03/31 14:43:59   364s]     Clock tree state after 'Removing longest path buffering':
[03/31 14:43:59   364s]       clock_tree clock: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:59   364s]       clock_tree clock<1>: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:43:59   364s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.777, max=0.988, avg=0.935, sd=0.039], skew [0.212 vs 0.103*, 91.2% {0.888, 0.940, 0.988}] (wid=0.154 ws=0.088) (gid=0.888 gs=0.192)
[03/31 14:43:59   364s]     Clock network insertion delays are now [0.777ns, 0.988ns] average 0.935ns std.dev 0.039ns
[03/31 14:43:59   364s]   Removing longest path buffering done.
[03/31 14:43:59   364s]   Reducing insertion delay 2... 
[03/31 14:44:09   374s]     Path optimization required 2170 stage delay updates 
[03/31 14:44:09   374s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/31 14:44:09   374s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:09   374s]       cell areas     : b=4187.333um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=5321.786um^2
[03/31 14:44:09   374s]       wire lengths   : top=0.000um, trunk=3892.589um, leaf=42991.152um, total=46883.741um
[03/31 14:44:09   374s]       capacitance    : wire=6.883pF, gate=12.099pF, total=18.982pF
[03/31 14:44:09   374s]       net violations : underSlew={89,0.324ns} average 0.245ns std.dev 0.033ns
[03/31 14:44:09   374s]     Clock tree state after 'Reducing insertion delay 2':
[03/31 14:44:09   374s]       clock_tree clock: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:44:09   374s]       clock_tree clock<1>: worst slew is leaf(0.242),trunk(0.220),top(nil), margined worst slew is leaf(0.242),trunk(0.220),top(nil)
[03/31 14:44:09   374s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.777, max=0.956, avg=0.924, sd=0.032], skew [0.179 vs 0.103*, 91.5% {0.882, 0.933, 0.956}] (wid=0.154 ws=0.088) (gid=0.860 gs=0.163)
[03/31 14:44:09   374s]     Clock network insertion delays are now [0.777ns, 0.956ns] average 0.924ns std.dev 0.032ns
[03/31 14:44:09   374s]   Reducing insertion delay 2 done.
[03/31 14:44:09   374s]   Reducing clock tree power 1... 
[03/31 14:44:09   374s]     Resizing gates: 
[03/31 14:44:09   374s]     Resizing gates: .
[03/31 14:44:09   374s]     Resizing gates: ..
[03/31 14:44:09   374s]     Resizing gates: ...
[03/31 14:44:09   374s]     Resizing gates: ... 20% 
[03/31 14:44:09   374s]     Resizing gates: ... 20% .
[03/31 14:44:09   374s]     Resizing gates: ... 20% ..
[03/31 14:44:09   374s]     Resizing gates: ... 20% ...
[03/31 14:44:09   374s]     Resizing gates: ... 20% ... 40% 
[03/31 14:44:09   374s]     Resizing gates: ... 20% ... 40% .
[03/31 14:44:09   374s]     Resizing gates: ... 20% ... 40% ..
[03/31 14:44:09   375s]     Resizing gates: ... 20% ... 40% ...
[03/31 14:44:10   375s]     Resizing gates: ... 20% ... 40% ... 60% 
[03/31 14:44:10   375s]     Resizing gates: ... 20% ... 40% ... 60% .
[03/31 14:44:10   375s]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/31 14:44:10   375s]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/31 14:44:10   375s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/31 14:44:10   376s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/31 14:44:10   376s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/31 14:44:11   376s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/31 14:44:11   376s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/31 14:44:11   376s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/31 14:44:11   376s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:11   376s]       cell areas     : b=2287.354um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3421.807um^2
[03/31 14:44:11   376s]       wire lengths   : top=0.000um, trunk=3897.942um, leaf=42924.369um, total=46822.311um
[03/31 14:44:11   376s]       capacitance    : wire=6.875pF, gate=11.123pF, total=17.998pF
[03/31 14:44:11   376s]       net violations : underSlew={89,0.324ns} average 0.227ns std.dev 0.066ns
[03/31 14:44:11   376s]     Clock tree state after 'Reducing clock tree power 1':
[03/31 14:44:11   376s]       clock_tree clock: worst slew is leaf(0.367),trunk(0.147),top(nil), margined worst slew is leaf(0.367),trunk(0.147),top(nil)
[03/31 14:44:11   376s]       clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.147),top(nil), margined worst slew is leaf(0.367),trunk(0.147),top(nil)
[03/31 14:44:11   376s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.846, max=0.971, avg=0.943, sd=0.025], skew [0.124 vs 0.103*, 89.8% {0.902, 0.953, 0.971}] (wid=0.152 ws=0.087) (gid=0.889 gs=0.111)
[03/31 14:44:11   376s]     Clock network insertion delays are now [0.846ns, 0.971ns] average 0.943ns std.dev 0.025ns
[03/31 14:44:11   376s]   Reducing clock tree power 1 done.
[03/31 14:44:11   376s]   Reducing clock tree power 2... 
[03/31 14:44:12   378s]     Path optimization required 173 stage delay updates 
[03/31 14:44:12   378s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/31 14:44:12   378s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:12   378s]       cell areas     : b=2287.354um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3421.807um^2
[03/31 14:44:12   378s]       wire lengths   : top=0.000um, trunk=4115.143um, leaf=42950.848um, total=47065.991um
[03/31 14:44:12   378s]       capacitance    : wire=6.909pF, gate=11.123pF, total=18.032pF
[03/31 14:44:12   378s]       net violations : underSlew={89,0.324ns} average 0.227ns std.dev 0.065ns
[03/31 14:44:12   378s]     Clock tree state after 'Reducing clock tree power 2':
[03/31 14:44:12   378s]       clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:12   378s]       clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:12   378s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.873, max=0.970, avg=0.947, sd=0.020], skew [0.097 vs 0.103, 95% {0.902, 0.953, 0.970}] (wid=0.155 ws=0.091) (gid=0.889 gs=0.089)
[03/31 14:44:12   378s]     Clock network insertion delays are now [0.873ns, 0.970ns] average 0.947ns std.dev 0.020ns
[03/31 14:44:12   378s]   Reducing clock tree power 2 done.
[03/31 14:44:12   378s]   Approximately balancing fragments step... 
[03/31 14:44:12   378s]     Resolving skew group constraints... 
[03/31 14:44:13   378s]       Solving LP: 1 skew groups; 4 fragments, 4 fraglets and 5 vertices; 33 variables and 90 constraints; tolerance 1
[03/31 14:44:13   378s]     Resolving skew group constraints done.
[03/31 14:44:13   378s]     Approximately balancing fragments... 
[03/31 14:44:13   378s]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/31 14:44:13   378s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/31 14:44:13   378s]           cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:13   378s]           cell areas     : b=2287.354um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3421.807um^2
[03/31 14:44:13   378s]           wire lengths   : top=0.000um, trunk=4115.143um, leaf=42950.848um, total=47065.991um
[03/31 14:44:13   378s]           capacitance    : wire=6.909pF, gate=11.123pF, total=18.032pF
[03/31 14:44:13   378s]           net violations : underSlew={89,0.324ns} average 0.227ns std.dev 0.065ns
[03/31 14:44:13   378s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/31 14:44:13   378s]     Approximately balancing fragments done.
[03/31 14:44:13   378s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/31 14:44:13   378s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:13   378s]       cell areas     : b=2287.354um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3421.807um^2
[03/31 14:44:13   378s]       wire lengths   : top=0.000um, trunk=4115.143um, leaf=42950.848um, total=47065.991um
[03/31 14:44:13   378s]       capacitance    : wire=6.909pF, gate=11.123pF, total=18.032pF
[03/31 14:44:13   378s]       net violations : underSlew={89,0.324ns} average 0.227ns std.dev 0.065ns
[03/31 14:44:13   378s]     Clock tree state after 'Approximately balancing fragments step':
[03/31 14:44:13   378s]       clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:13   378s]       clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:13   378s]     Clock network insertion delays are now [0.873ns, 0.970ns] average 0.947ns std.dev 0.020ns
[03/31 14:44:13   378s]   Approximately balancing fragments step done.
[03/31 14:44:13   378s]   Clock DAG stats after Approximately balancing fragments:
[03/31 14:44:13   378s]     cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:13   378s]     cell areas     : b=2287.354um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3421.807um^2
[03/31 14:44:13   378s]     wire lengths   : top=0.000um, trunk=4115.143um, leaf=42950.848um, total=47065.991um
[03/31 14:44:13   378s]     capacitance    : wire=6.909pF, gate=11.123pF, total=18.032pF
[03/31 14:44:13   378s]     net violations : underSlew={89,0.324ns} average 0.227ns std.dev 0.065ns
[03/31 14:44:13   378s]   Clock tree state after Approximately balancing fragments:
[03/31 14:44:13   378s]     clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:13   378s]     clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:13   378s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.873, max=0.970, avg=0.947, sd=0.020], skew [0.097 vs 0.103, 95% {0.902, 0.953, 0.970}] (wid=0.155 ws=0.091) (gid=0.889 gs=0.089)
[03/31 14:44:13   378s]   Clock network insertion delays are now [0.873ns, 0.970ns] average 0.947ns std.dev 0.020ns
[03/31 14:44:13   378s]   Improving fragments clock skew... 
[03/31 14:44:13   378s]     Clock DAG stats after 'Improving fragments clock skew':
[03/31 14:44:13   378s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:13   378s]       cell areas     : b=2287.354um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3421.807um^2
[03/31 14:44:13   378s]       wire lengths   : top=0.000um, trunk=4115.143um, leaf=42950.848um, total=47065.991um
[03/31 14:44:13   378s]       capacitance    : wire=6.909pF, gate=11.123pF, total=18.032pF
[03/31 14:44:13   378s]       net violations : underSlew={89,0.324ns} average 0.227ns std.dev 0.065ns
[03/31 14:44:13   378s]     Clock tree state after 'Improving fragments clock skew':
[03/31 14:44:13   378s]       clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:13   378s]       clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:13   378s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.873, max=0.970, avg=0.947, sd=0.020], skew [0.097 vs 0.103, 95% {0.902, 0.953, 0.970}] (wid=0.155 ws=0.091) (gid=0.889 gs=0.089)
[03/31 14:44:13   378s]     Clock network insertion delays are now [0.873ns, 0.970ns] average 0.947ns std.dev 0.020ns
[03/31 14:44:13   378s]   Improving fragments clock skew done.
[03/31 14:44:13   378s]   Approximately balancing step... 
[03/31 14:44:13   378s]     Resolving skew group constraints... 
[03/31 14:44:13   378s]       Solving LP: 1 skew groups; 4 fragments, 4 fraglets and 5 vertices; 33 variables and 90 constraints; tolerance 1
[03/31 14:44:13   378s]     Resolving skew group constraints done.
[03/31 14:44:13   378s]     Approximately balancing... 
[03/31 14:44:13   378s]       Approximately balancing, wire and cell delays, iteration 1... 
[03/31 14:44:13   379s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/31 14:44:13   379s]           cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:13   379s]           cell areas     : b=2287.354um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3421.807um^2
[03/31 14:44:13   379s]           wire lengths   : top=0.000um, trunk=4115.143um, leaf=42950.848um, total=47065.991um
[03/31 14:44:13   379s]           capacitance    : wire=6.909pF, gate=11.123pF, total=18.032pF
[03/31 14:44:13   379s]           net violations : underSlew={89,0.324ns} average 0.227ns std.dev 0.065ns
[03/31 14:44:13   379s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/31 14:44:13   379s]     Approximately balancing done.
[03/31 14:44:13   379s]     Clock DAG stats after 'Approximately balancing step':
[03/31 14:44:13   379s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:13   379s]       cell areas     : b=2287.354um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3421.807um^2
[03/31 14:44:13   379s]       wire lengths   : top=0.000um, trunk=4115.143um, leaf=42950.848um, total=47065.991um
[03/31 14:44:13   379s]       capacitance    : wire=6.909pF, gate=11.123pF, total=18.032pF
[03/31 14:44:13   379s]       net violations : underSlew={89,0.324ns} average 0.227ns std.dev 0.065ns
[03/31 14:44:13   379s]     Clock tree state after 'Approximately balancing step':
[03/31 14:44:13   379s]       clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:13   379s]       clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:13   379s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.873, max=0.970, avg=0.947, sd=0.020], skew [0.097 vs 0.103, 95% {0.902, 0.953, 0.970}] (wid=0.155 ws=0.091) (gid=0.889 gs=0.089)
[03/31 14:44:13   379s]     Clock network insertion delays are now [0.873ns, 0.970ns] average 0.947ns std.dev 0.020ns
[03/31 14:44:13   379s]   Approximately balancing step done.
[03/31 14:44:13   379s]   Fixing clock tree overload... 
[03/31 14:44:13   379s]     Fixing clock tree overload: 
[03/31 14:44:13   379s]     Fixing clock tree overload: .
[03/31 14:44:13   379s]     Fixing clock tree overload: ..
[03/31 14:44:13   379s]     Fixing clock tree overload: ...
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% 
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% .
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ..
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ...
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ... 40% 
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ... 40% .
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ... 40% ..
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ... 40% ...
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/31 14:44:13   379s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/31 14:44:13   379s]     Clock DAG stats after 'Fixing clock tree overload':
[03/31 14:44:13   379s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:13   379s]       cell areas     : b=2287.354um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3421.807um^2
[03/31 14:44:13   379s]       wire lengths   : top=0.000um, trunk=4115.143um, leaf=42950.848um, total=47065.991um
[03/31 14:44:13   379s]       capacitance    : wire=6.909pF, gate=11.123pF, total=18.032pF
[03/31 14:44:13   379s]       net violations : underSlew={89,0.324ns} average 0.227ns std.dev 0.065ns
[03/31 14:44:13   379s]     Clock tree state after 'Fixing clock tree overload':
[03/31 14:44:13   379s]       clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:13   379s]       clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:13   379s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.873, max=0.970, avg=0.947, sd=0.020], skew [0.097 vs 0.103, 95% {0.902, 0.953, 0.970}] (wid=0.155 ws=0.091) (gid=0.889 gs=0.089)
[03/31 14:44:13   379s]     Clock network insertion delays are now [0.873ns, 0.970ns] average 0.947ns std.dev 0.020ns
[03/31 14:44:13   379s]   Fixing clock tree overload done.
[03/31 14:44:13   379s]   Approximately balancing paths... 
[03/31 14:44:13   379s]     Added 0 buffers.
[03/31 14:44:13   379s]     Clock DAG stats after 'Approximately balancing paths':
[03/31 14:44:13   379s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:13   379s]       cell areas     : b=2287.354um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3421.807um^2
[03/31 14:44:13   379s]       wire lengths   : top=0.000um, trunk=4115.143um, leaf=42950.848um, total=47065.991um
[03/31 14:44:13   379s]       capacitance    : wire=6.909pF, gate=11.123pF, total=18.032pF
[03/31 14:44:13   379s]       net violations : underSlew={89,0.324ns} average 0.227ns std.dev 0.065ns
[03/31 14:44:13   379s]     Clock tree state after 'Approximately balancing paths':
[03/31 14:44:13   379s]       clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:13   379s]       clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:13   379s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.873, max=0.970, avg=0.947, sd=0.020], skew [0.097 vs 0.103, 95% {0.902, 0.953, 0.970}] (wid=0.155 ws=0.091) (gid=0.889 gs=0.089)
[03/31 14:44:13   379s]     Clock network insertion delays are now [0.873ns, 0.970ns] average 0.947ns std.dev 0.020ns
[03/31 14:44:13   379s]   Approximately balancing paths done.
[03/31 14:44:13   379s]   Resynthesising clock tree into netlist... 
[03/31 14:44:14   379s]   Resynthesising clock tree into netlist done.
[03/31 14:44:14   379s]   Updating congestion map to accurately time the clock tree... 
[03/31 14:44:14   379s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'miniMIPS_chip' of instances=16871 and nets=12118 using extraction engine 'preRoute' .
[03/31 14:44:14   379s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:44:14   379s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:44:14   379s] PreRoute RC Extraction called for design miniMIPS_chip.
[03/31 14:44:14   379s] RC Extraction called in multi-corner(1) mode.
[03/31 14:44:14   379s] RCMode: PreRoute
[03/31 14:44:14   379s]       RC Corner Indexes            0   
[03/31 14:44:14   379s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:44:14   379s] Resistance Scaling Factor    : 1.00000 
[03/31 14:44:14   379s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:44:14   379s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:44:14   379s] Shrink Factor                : 1.00000
[03/31 14:44:14   379s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:44:14   379s] Using capacitance table file ...
[03/31 14:44:14   379s] Updating RC grid for preRoute extraction ...
[03/31 14:44:14   379s] Initializing multi-corner capacitance tables ... 
[03/31 14:44:14   379s] Initializing multi-corner resistance tables ...
[03/31 14:44:14   379s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1758.945M)
[03/31 14:44:14   379s] 
[03/31 14:44:14   379s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/31 14:44:14   379s]   Updating congestion map to accurately time the clock tree done.
[03/31 14:44:14   379s]   Disconnecting clock tree from netlist... 
[03/31 14:44:14   379s]   Disconnecting clock tree from netlist done.
[03/31 14:44:15   380s]   Clock DAG stats After congestion update:
[03/31 14:44:15   380s]     cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:15   380s]     cell areas     : b=2287.354um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3421.807um^2
[03/31 14:44:15   380s]     wire lengths   : top=0.000um, trunk=4115.143um, leaf=42950.848um, total=47065.991um
[03/31 14:44:15   380s]     capacitance    : wire=6.909pF, gate=11.123pF, total=18.031pF
[03/31 14:44:15   380s]     net violations : underSlew={89,0.324ns} average 0.227ns std.dev 0.065ns
[03/31 14:44:15   380s]   Clock tree state After congestion update:
[03/31 14:44:15   380s]     clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:15   380s]     clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:15   380s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.873, max=0.970, avg=0.947, sd=0.020], skew [0.097 vs 0.103, 95% {0.902, 0.953, 0.970}] (wid=0.155 ws=0.091) (gid=0.889 gs=0.089)
[03/31 14:44:15   380s]   Clock network insertion delays are now [0.873ns, 0.970ns] average 0.947ns std.dev 0.020ns
[03/31 14:44:15   380s]   Improving clock skew... 
[03/31 14:44:15   380s]     Clock DAG stats after 'Improving clock skew':
[03/31 14:44:15   380s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:15   380s]       cell areas     : b=2287.354um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3421.807um^2
[03/31 14:44:15   380s]       wire lengths   : top=0.000um, trunk=4115.143um, leaf=42950.848um, total=47065.991um
[03/31 14:44:15   380s]       capacitance    : wire=6.909pF, gate=11.123pF, total=18.031pF
[03/31 14:44:15   380s]       net violations : underSlew={89,0.324ns} average 0.227ns std.dev 0.065ns
[03/31 14:44:15   380s]     Clock tree state after 'Improving clock skew':
[03/31 14:44:15   380s]       clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:15   380s]       clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:15   380s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.873, max=0.970, avg=0.947, sd=0.020], skew [0.097 vs 0.103, 95% {0.902, 0.953, 0.970}] (wid=0.155 ws=0.091) (gid=0.889 gs=0.089)
[03/31 14:44:15   380s]     Clock network insertion delays are now [0.873ns, 0.970ns] average 0.947ns std.dev 0.020ns
[03/31 14:44:15   380s]   Improving clock skew done.
[03/31 14:44:15   380s]   Reducing clock tree power 3... 
[03/31 14:44:15   380s]     Initial gate capacitance is (rise=11.123pF fall=11.078pF).
[03/31 14:44:15   380s]     Resizing gates: 
[03/31 14:44:15   380s]     Resizing gates: .
[03/31 14:44:15   380s]     Resizing gates: ..
[03/31 14:44:15   381s]     Resizing gates: ...
[03/31 14:44:16   381s]     Resizing gates: ... 20% 
[03/31 14:44:16   381s]     Resizing gates: ... 20% .
[03/31 14:44:16   381s]     Resizing gates: ... 20% ..
[03/31 14:44:16   382s]     Resizing gates: ... 20% ...
[03/31 14:44:17   382s]     Resizing gates: ... 20% ... 40% 
[03/31 14:44:17   382s]     Resizing gates: ... 20% ... 40% .
[03/31 14:44:17   382s]     Resizing gates: ... 20% ... 40% ..
[03/31 14:44:17   383s]     Resizing gates: ... 20% ... 40% ...
[03/31 14:44:18   383s]     Resizing gates: ... 20% ... 40% ... 60% 
[03/31 14:44:18   383s]     Resizing gates: ... 20% ... 40% ... 60% .
[03/31 14:44:18   383s]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/31 14:44:18   383s]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/31 14:44:18   383s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/31 14:44:18   383s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/31 14:44:18   383s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/31 14:44:18   384s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/31 14:44:18   384s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/31 14:44:18   384s]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/31 14:44:18   384s]     Iteration 1: gate capacitance is (rise=11.017pF fall=10.972pF).
[03/31 14:44:18   384s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/31 14:44:18   384s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:18   384s]       cell areas     : b=2081.369um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3215.822um^2
[03/31 14:44:18   384s]       wire lengths   : top=0.000um, trunk=4125.795um, leaf=42975.074um, total=47100.869um
[03/31 14:44:18   384s]       capacitance    : wire=6.913pF, gate=11.017pF, total=17.931pF
[03/31 14:44:18   384s]       net violations : underSlew={89,0.324ns} average 0.222ns std.dev 0.071ns
[03/31 14:44:18   384s]     Clock tree state after 'Reducing clock tree power 3':
[03/31 14:44:18   384s]       clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:18   384s]       clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:19   384s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.873, max=0.976, avg=0.951, sd=0.022], skew [0.102 vs 0.103, 93.2% {0.907, 0.958, 0.976}] (wid=0.155 ws=0.091) (gid=0.898 gs=0.098)
[03/31 14:44:19   384s]     Clock network insertion delays are now [0.873ns, 0.976ns] average 0.951ns std.dev 0.022ns
[03/31 14:44:19   384s] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/31 14:44:19   384s] {clock/default_emulate_constraint_mode,WC: 9711.14 -> 9758}
[03/31 14:44:19   384s]   Reducing clock tree power 3 done.
[03/31 14:44:19   384s]   Improving insertion delay... 
[03/31 14:44:19   384s]     Clock DAG stats after improving insertion delay:
[03/31 14:44:19   384s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:19   384s]       cell areas     : b=2081.369um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3215.822um^2
[03/31 14:44:19   384s]       wire lengths   : top=0.000um, trunk=4125.795um, leaf=42975.074um, total=47100.869um
[03/31 14:44:19   384s]       capacitance    : wire=6.913pF, gate=11.017pF, total=17.931pF
[03/31 14:44:19   384s]       net violations : underSlew={89,0.324ns} average 0.222ns std.dev 0.071ns
[03/31 14:44:19   384s]     Clock tree state after improving insertion delay:
[03/31 14:44:19   384s]       clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:19   384s]       clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:19   384s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.873, max=0.976, avg=0.951, sd=0.022], skew [0.102 vs 0.103, 93.2% {0.907, 0.958, 0.976}] (wid=0.155 ws=0.091) (gid=0.898 gs=0.098)
[03/31 14:44:19   384s]     Clock network insertion delays are now [0.873ns, 0.976ns] average 0.951ns std.dev 0.022ns
[03/31 14:44:19   384s]     Clock DAG stats after 'Improving insertion delay':
[03/31 14:44:19   384s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:19   384s]       cell areas     : b=2081.369um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3215.822um^2
[03/31 14:44:19   384s]       wire lengths   : top=0.000um, trunk=4125.795um, leaf=42975.074um, total=47100.869um
[03/31 14:44:19   384s]       capacitance    : wire=6.913pF, gate=11.017pF, total=17.931pF
[03/31 14:44:19   384s]       net violations : underSlew={89,0.324ns} average 0.222ns std.dev 0.071ns
[03/31 14:44:19   384s]     Clock tree state after 'Improving insertion delay':
[03/31 14:44:19   384s]       clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:19   384s]       clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:19   384s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.873, max=0.976, avg=0.951, sd=0.022], skew [0.102 vs 0.103, 93.2% {0.907, 0.958, 0.976}] (wid=0.155 ws=0.091) (gid=0.898 gs=0.098)
[03/31 14:44:19   384s]     Clock network insertion delays are now [0.873ns, 0.976ns] average 0.951ns std.dev 0.022ns
[03/31 14:44:19   384s] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/31 14:44:19   384s] {clock/default_emulate_constraint_mode,WC: 9711.14 -> 9758}
[03/31 14:44:19   384s]   Improving insertion delay done.
[03/31 14:44:19   384s]   Total capacitance is (rise=17.931pF fall=17.886pF), of which (rise=6.913pF fall=6.913pF) is wire, and (rise=11.017pF fall=10.972pF) is gate.
[03/31 14:44:19   384s]   Legalizer releasing space for clock trees... 
[03/31 14:44:19   384s]   Legalizer releasing space for clock trees done.
[03/31 14:44:19   384s]   Updating netlist... 
[03/31 14:44:19   384s] *
[03/31 14:44:19   384s] * Starting clock placement refinement...
[03/31 14:44:19   384s] *
[03/31 14:44:19   384s] * First pass: Refine non-clock instances...
[03/31 14:44:19   384s] *
[03/31 14:44:19   384s] *** Starting refinePlace (0:06:23 mem=1824.2M) ***
[03/31 14:44:19   384s] Total net length = 6.122e+05 (2.915e+05 3.206e+05) (ext = 6.610e-01)
[03/31 14:44:19   384s] Starting refinePlace ...
[03/31 14:44:19   384s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:44:19   384s] default core: bins with density >  0.75 = 0.189 % ( 1 / 529 )
[03/31 14:44:19   384s] Density distribution unevenness ratio = 57.075%
[03/31 14:44:19   384s]   Spread Effort: high, pre-route mode, useDDP on.
[03/31 14:44:19   384s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1824.2MB) @(0:06:23 - 0:06:23).
[03/31 14:44:19   384s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:44:19   384s] wireLenOptFixPriorityInst 0 inst fixed
[03/31 14:44:19   384s] Move report: legalization moves 30 insts, mean move: 4.00 um, max move: 9.76 um
[03/31 14:44:19   384s] 	Max move on inst (minimips_core_instance/U8_syscop_g5380): (943.11, 741.15) --> (943.11, 731.39)
[03/31 14:44:19   384s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1824.2MB) @(0:06:23 - 0:06:23).
[03/31 14:44:19   384s] Move report: Detail placement moves 30 insts, mean move: 4.00 um, max move: 9.76 um
[03/31 14:44:19   384s] 	Max move on inst (minimips_core_instance/U8_syscop_g5380): (943.11, 741.15) --> (943.11, 731.39)
[03/31 14:44:19   384s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1824.2MB
[03/31 14:44:19   384s] Statistics of distance of Instance movement in refine placement:
[03/31 14:44:19   384s]   maximum (X+Y) =         9.76 um
[03/31 14:44:19   384s]   inst (minimips_core_instance/U8_syscop_g5380) with max move: (943.11, 741.15) -> (943.11, 731.39)
[03/31 14:44:19   384s]   mean    (X+Y) =         4.00 um
[03/31 14:44:19   384s] Summary Report:
[03/31 14:44:19   384s] Instances move: 30 (out of 8681 movable)
[03/31 14:44:19   384s] Mean displacement: 4.00 um
[03/31 14:44:19   384s] Max displacement: 9.76 um (Instance: minimips_core_instance/U8_syscop_g5380) ([03/31 14:44:19   384s] Total instances moved : 30
943.11, 741.15) -> (943.11, 731.39)
[03/31 14:44:19   384s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AO22X1
[03/31 14:44:19   384s] 	Violation at original loc: Placement Blockage Violation
[03/31 14:44:19   384s] Total net length = 6.122e+05 (2.915e+05 3.206e+05) (ext = 6.610e-01)
[03/31 14:44:19   384s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: [03/31 14:44:19   384s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1824.2MB) @(0:06:23 - 0:06:23).
1824.2MB
[03/31 14:44:19   384s] *** Finished refinePlace (0:06:23 mem=1824.2M) ***
[03/31 14:44:19   384s] *
[03/31 14:44:19   384s] * Second pass: Refine clock instances...
[03/31 14:44:19   384s] *
[03/31 14:44:19   385s] #spOpts: mergeVia=F 
[03/31 14:44:19   385s] *** Starting refinePlace (0:06:23 mem=1824.2M) ***
[03/31 14:44:19   385s] Total net length = 6.124e+05 (2.917e+05 3.207e+05) (ext = 6.610e-01)
[03/31 14:44:19   385s] Starting refinePlace ...
[03/31 14:44:19   385s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:44:19   385s] default core: bins with density >  0.75 = 0.189 % ( 1 / 529 )
[03/31 14:44:19   385s] Density distribution unevenness ratio = 52.060%
[03/31 14:44:20   385s]   Spread Effort: high, pre-route mode, useDDP on.
[03/31 14:44:20   385s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1824.2MB) @(0:06:23 - 0:06:23).
[03/31 14:44:20   385s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:44:20   385s] wireLenOptFixPriorityInst 1723 inst fixed
[03/31 14:44:20   385s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:44:20   385s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1824.2MB) @(0:06:23 - 0:06:23).
[03/31 14:44:20   385s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:44:20   385s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: [03/31 14:44:20   385s] Statistics of distance of Instance movement in refine placement:
1824.2MB
[03/31 14:44:20   385s]   maximum (X+Y) =         0.00 um
[03/31 14:44:20   385s]   mean    (X+Y) =         0.00 um
[03/31 14:44:20   385s] Total instances moved : 0
[03/31 14:44:20   385s] Summary Report:
[03/31 14:44:20   385s] Instances move: 0 (out of 10491 movable)
[03/31 14:44:20   385s] Mean displacement: 0.00 um
[03/31 14:44:20   385s] Max displacement: 0.00 um 
[03/31 14:44:20   385s] Total net length = 6.124e+05 (2.917e+05 3.207e+05) (ext = 6.610e-01)
[03/31 14:44:20   385s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1824.2MB
[03/31 14:44:20   385s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1824.2MB) @(0:06:23 - 0:06:23).
[03/31 14:44:20   385s] *** Finished refinePlace (0:06:23 mem=1824.2M) ***
[03/31 14:44:20   385s] *
[03/31 14:44:20   385s] * No clock instances moved during refinement.
[03/31 14:44:20   385s] *
[03/31 14:44:20   385s] * Finished with clock placement refinement.
[03/31 14:44:20   385s] *
[03/31 14:44:21   386s] 
[03/31 14:44:21   386s] CCOPT: Starting clock implementation routing.
[03/31 14:44:21   386s] Net route status summary:
[03/31 14:44:21   386s]   Clock:        89 (unrouted=88, trialRouted=0, noStatus=0, routed=0, fixed=1)
[03/31 14:44:21   386s]   Non-clock: 11588 (unrouted=112, trialRouted=11476, noStatus=0, routed=0, fixed=0)
[03/31 14:44:21   386s] (Not counting 441 nets with <2 term connections)
[03/31 14:44:21   386s] 
[03/31 14:44:21   386s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'miniMIPS_chip' of instances=16871 and nets=12118 using extraction engine 'preRoute' .
[03/31 14:44:21   386s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:44:21   386s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:44:21   386s] PreRoute RC Extraction called for design miniMIPS_chip.
[03/31 14:44:21   386s] RC Extraction called in multi-corner(1) mode.
[03/31 14:44:21   386s] RCMode: PreRoute
[03/31 14:44:21   386s]       RC Corner Indexes            0   
[03/31 14:44:21   386s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:44:21   386s] Resistance Scaling Factor    : 1.00000 
[03/31 14:44:21   386s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:44:21   386s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:44:21   386s] Shrink Factor                : 1.00000
[03/31 14:44:21   386s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:44:21   386s] Using capacitance table file ...
[03/31 14:44:21   386s] Updating RC grid for preRoute extraction ...
[03/31 14:44:21   386s] Initializing multi-corner capacitance tables ... 
[03/31 14:44:21   386s] Initializing multi-corner resistance tables ...
[03/31 14:44:21   386s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1825.719M)
[03/31 14:44:21   386s] 
[03/31 14:44:21   386s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/31 14:44:21   386s] 
[03/31 14:44:21   386s] CCOPT: Preparing to route 89 clock nets with NanoRoute.
[03/31 14:44:21   386s]   All net are default rule.
[03/31 14:44:21   386s]   Removed pre-existing routes for 89 nets.
[03/31 14:44:21   386s]   Preferred NanoRoute mode settings: Current
[03/31 14:44:21   386s] 
[03/31 14:44:21   386s]   drouteAutoStop = "false"
[03/31 14:44:21   386s]   drouteEndIteration = "20"
[03/31 14:44:21   386s]   drouteExpDeterministicMultiThread = "true"
[03/31 14:44:21   386s]   envHonorGlobalRoute = "false"
[03/31 14:44:21   386s]   grouteExpUseNanoRoute2 = "false"
[03/31 14:44:21   386s]   routeAllowPinAsFeedthrough = "false"
[03/31 14:44:21   386s]   routeExpDeterministicMultiThread = "true"
[03/31 14:44:21   386s]   routeSelectedNetOnly = "true"
[03/31 14:44:21   386s]   routeWithEco = "true"
[03/31 14:44:21   386s]   routeWithSiDriven = "false"
[03/31 14:44:21   386s]   routeWithTimingDriven = "false"
[03/31 14:44:21   386s] 
[03/31 14:44:21   386s]   set_multi_cpu_usage -localCpu 8; # current non-default setting
[03/31 14:44:21   386s] 
[03/31 14:44:21   386s] globalDetailRoute
[03/31 14:44:21   386s] 
[03/31 14:44:21   386s] #setNanoRouteMode -drouteAutoStop false
[03/31 14:44:21   386s] #setNanoRouteMode -drouteEndIteration 20
[03/31 14:44:21   386s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/31 14:44:21   386s] #setNanoRouteMode -routeSelectedNetOnly true
[03/31 14:44:21   386s] #setNanoRouteMode -routeWithEco true
[03/31 14:44:21   386s] #setNanoRouteMode -routeWithSiDriven false
[03/31 14:44:21   386s] #setNanoRouteMode -routeWithTimingDriven false
[03/31 14:44:21   386s] #Start globalDetailRoute on Fri Mar 31 14:44:21 2023
[03/31 14:44:21   386s] #
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[03/31 14:44:21   386s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[03/31 14:44:21   386s] #To increase the message display limit, refer to the product command reference manual.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:44:23   389s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[03/31 14:44:23   389s] #To increase the message display limit, refer to the product command reference manual.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN clock in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN it_mat in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_ack in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[0] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[10] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[11] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[12] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[13] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[14] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[15] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[16] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[17] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[18] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[19] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[1] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[20] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[21] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[22] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[23] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (NRDB-733) PIN ram_adr[24] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:44:23   389s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[03/31 14:44:23   389s] #To increase the message display limit, refer to the product command reference manual.
[03/31 14:44:23   389s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/31 14:44:23   389s] #Using multithreading with 8 threads.
[03/31 14:44:23   389s] #Start routing data preparation.
[03/31 14:44:24   389s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/31 14:44:24   389s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/31 14:44:24   389s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/31 14:44:24   389s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/31 14:44:24   389s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/31 14:44:24   390s] #Minimum voltage of a net in the design = 0.000.
[03/31 14:44:24   390s] #Maximum voltage of a net in the design = 1.800.
[03/31 14:44:24   390s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/31 14:44:24   390s] #Voltage range [0.000 - 1.800] has 12113 nets.
[03/31 14:44:24   390s] #Voltage range [1.799 - 1.800] has 1 net.
[03/31 14:44:24   393s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/31 14:44:24   393s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/31 14:44:24   393s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/31 14:44:24   393s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/31 14:44:24   393s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/31 14:44:24   393s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/31 14:44:25   393s] #Regenerating Ggrids automatically.
[03/31 14:44:25   393s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/31 14:44:25   393s] #Using automatically generated G-grids.
[03/31 14:44:25   393s] #Done routing data preparation.
[03/31 14:44:25   393s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1217.65 (MB), peak = 1482.50 (MB)
[03/31 14:44:25   393s] #Merging special wires using 8 threads...
[03/31 14:44:25   393s] #
[03/31 14:44:25   393s] #Connectivity extraction summary:
[03/31 14:44:25   393s] #11607 (95.78%) nets are without wires.
[03/31 14:44:25   393s] #511 nets are fixed|skipped|trivial (not extracted).
[03/31 14:44:25   393s] #Total number of nets = 12118.
[03/31 14:44:25   393s] #
[03/31 14:44:25   393s] #reading routing guides ......
[03/31 14:44:25   393s] #Number of eco nets is 0
[03/31 14:44:25   393s] #
[03/31 14:44:25   393s] #Start data preparation...
[03/31 14:44:25   393s] #
[03/31 14:44:25   393s] #Data preparation is done on Fri Mar 31 14:44:25 2023
[03/31 14:44:25   393s] #
[03/31 14:44:25   393s] #Analyzing routing resource...
[03/31 14:44:25   394s] #Routing resource analysis is done on Fri Mar 31 14:44:25 2023
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #  Resource Analysis:
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/31 14:44:25   394s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/31 14:44:25   394s] #  --------------------------------------------------------------
[03/31 14:44:25   394s] #  Metal 1        H        1275        1436       30625    66.03%
[03/31 14:44:25   394s] #  Metal 2        V        1231        1394       30625    52.98%
[03/31 14:44:25   394s] #  Metal 3        H        1278        1433       30625    52.98%
[03/31 14:44:25   394s] #  Metal 4        V        1239        1386       30625    52.98%
[03/31 14:44:25   394s] #  Metal 5        H        1280        1431       30625    52.98%
[03/31 14:44:25   394s] #  Metal 6        V         617         695       30625    52.98%
[03/31 14:44:25   394s] #  --------------------------------------------------------------
[03/31 14:44:25   394s] #  Total                   6920      52.91%  183750    55.16%
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #  89 nets (0.73%) with 1 preferred extra spacing.
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #Routing guide is on.
[03/31 14:44:25   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.39 (MB), peak = 1482.50 (MB)
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #start global routing iteration 1...
[03/31 14:44:25   394s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1247.66 (MB), peak = 1482.50 (MB)
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #start global routing iteration 2...
[03/31 14:44:25   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1247.71 (MB), peak = 1482.50 (MB)
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #Total number of trivial nets (e.g. < 2 pins) = 511 (skipped).
[03/31 14:44:25   394s] #Total number of selected nets for routing = 88.
[03/31 14:44:25   394s] #Total number of unselected nets (but routable) for routing = 11519 (skipped).
[03/31 14:44:25   394s] #Total number of nets in the design = 12118.
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #11519 skipped nets do not have any wires.
[03/31 14:44:25   394s] #88 routable nets have only global wires.
[03/31 14:44:25   394s] #88 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #Routed net constraints summary:
[03/31 14:44:25   394s] #------------------------------------------------
[03/31 14:44:25   394s] #        Rules   Pref Extra Space   Unconstrained  
[03/31 14:44:25   394s] #------------------------------------------------
[03/31 14:44:25   394s] #      Default                 88               0  
[03/31 14:44:25   394s] #------------------------------------------------
[03/31 14:44:25   394s] #        Total                 88               0  
[03/31 14:44:25   394s] #------------------------------------------------
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #Routing constraints summary of the whole design:
[03/31 14:44:25   394s] #------------------------------------------------
[03/31 14:44:25   394s] #        Rules   Pref Extra Space   Unconstrained  
[03/31 14:44:25   394s] #------------------------------------------------
[03/31 14:44:25   394s] #      Default                 88           11519  
[03/31 14:44:25   394s] #------------------------------------------------
[03/31 14:44:25   394s] #        Total                 88           11519  
[03/31 14:44:25   394s] #------------------------------------------------
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #                 OverCon          
[03/31 14:44:25   394s] #                  #Gcell    %Gcell
[03/31 14:44:25   394s] #     Layer           (1)   OverCon
[03/31 14:44:25   394s] #  --------------------------------
[03/31 14:44:25   394s] #   Metal 1      0(0.00%)   (0.00%)
[03/31 14:44:25   394s] #   Metal 2      0(0.00%)   (0.00%)
[03/31 14:44:25   394s] #   Metal 3      0(0.00%)   (0.00%)
[03/31 14:44:25   394s] #   Metal 4      0(0.00%)   (0.00%)
[03/31 14:44:25   394s] #   Metal 5      0(0.00%)   (0.00%)
[03/31 14:44:25   394s] #   Metal 6      0(0.00%)   (0.00%)
[03/31 14:44:25   394s] #  --------------------------------
[03/31 14:44:25   394s] #     Total      0(0.00%)   (0.00%)
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/31 14:44:25   394s] #  Overflow after GR: 0.00% H + 0.00% V
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #Complete Global Routing.
[03/31 14:44:25   394s] #Total number of nets with non-default rule or having extra spacing = 89
[03/31 14:44:25   394s] #Total wire length = 46929 um.
[03/31 14:44:25   394s] #Total half perimeter of net bounding box = 28924 um.
[03/31 14:44:25   394s] #Total wire length on LAYER MET1 = 0 um.
[03/31 14:44:25   394s] #Total wire length on LAYER MET2 = 28 um.
[03/31 14:44:25   394s] #Total wire length on LAYER MET3 = 22274 um.
[03/31 14:44:25   394s] #Total wire length on LAYER MET4 = 24608 um.
[03/31 14:44:25   394s] #Total wire length on LAYER MET5 = 19 um.
[03/31 14:44:25   394s] #Total wire length on LAYER METTP = 0 um.
[03/31 14:44:25   394s] #Total number of vias = 5403
[03/31 14:44:25   394s] #Up-Via Summary (total 5403):
[03/31 14:44:25   394s] #           
[03/31 14:44:25   394s] #-----------------------
[03/31 14:44:25   394s] #  Metal 1         1898
[03/31 14:44:25   394s] #  Metal 2         1795
[03/31 14:44:25   394s] #  Metal 3         1706
[03/31 14:44:25   394s] #  Metal 4            4
[03/31 14:44:25   394s] #-----------------------
[03/31 14:44:25   394s] #                  5403 
[03/31 14:44:25   394s] #
[03/31 14:44:25   394s] #Total number of involved priority nets 88
[03/31 14:44:25   394s] #Maximum src to sink distance for priority net 901.8
[03/31 14:44:25   394s] #Average of max src_to_sink distance for priority net 278.3
[03/31 14:44:25   394s] #Average of ave src_to_sink distance for priority net 191.0
[03/31 14:44:25   394s] #Max overcon = 0 track.
[03/31 14:44:25   394s] #Total overcon = 0.00%.
[03/31 14:44:25   394s] #Worst layer Gcell overcon rate = 0.01%.
[03/31 14:44:25   394s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1248.29 (MB), peak = 1482.50 (MB)
[03/31 14:44:25   394s] #
[03/31 14:44:26   394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.93 (MB), peak = 1482.50 (MB)
[03/31 14:44:26   394s] #Start Track Assignment.
[03/31 14:44:26   395s] #Done with 1237 horizontal wires in 2 hboxes and 1350 vertical wires in 2 hboxes.
[03/31 14:44:26   395s] #Done with 106 horizontal wires in 2 hboxes and 83 vertical wires in 2 hboxes.
[03/31 14:44:26   395s] #Complete Track Assignment.
[03/31 14:44:26   395s] #Total number of nets with non-default rule or having extra spacing = 89
[03/31 14:44:26   395s] #Total wire length = 51121 um.
[03/31 14:44:26   395s] #Total half perimeter of net bounding box = 28924 um.
[03/31 14:44:26   395s] #Total wire length on LAYER MET1 = 3150 um.
[03/31 14:44:26   395s] #Total wire length on LAYER MET2 = 21 um.
[03/31 14:44:26   395s] #Total wire length on LAYER MET3 = 22519 um.
[03/31 14:44:26   395s] #Total wire length on LAYER MET4 = 25414 um.
[03/31 14:44:26   395s] #Total wire length on LAYER MET5 = 18 um.
[03/31 14:44:26   395s] #Total wire length on LAYER METTP = 0 um.
[03/31 14:44:26   395s] #Total number of vias = 5403
[03/31 14:44:26   395s] #Up-Via Summary (total 5403):
[03/31 14:44:26   395s] #           
[03/31 14:44:26   395s] #-----------------------
[03/31 14:44:26   395s] #  Metal 1         1898
[03/31 14:44:26   395s] #  Metal 2         1795
[03/31 14:44:26   395s] #  Metal 3         1706
[03/31 14:44:26   395s] #  Metal 4            4
[03/31 14:44:26   395s] #-----------------------
[03/31 14:44:26   395s] #                  5403 
[03/31 14:44:26   395s] #
[03/31 14:44:26   395s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1232.09 (MB), peak = 1482.50 (MB)
[03/31 14:44:26   395s] #
[03/31 14:44:26   395s] #Cpu time = 00:00:06
[03/31 14:44:26   395s] #Elapsed time = 00:00:02
[03/31 14:44:26   395s] #Increased memory = 26.28 (MB)
[03/31 14:44:26   395s] #Total memory = 1232.09 (MB)
[03/31 14:44:26   395s] #Peak memory = 1482.50 (MB)
[03/31 14:44:26   395s] #Using multithreading with 8 threads.
[03/31 14:44:26   395s] #
[03/31 14:44:26   395s] #Start Detail Routing..
[03/31 14:44:26   395s] #start initial detail routing ...
[03/31 14:44:28   410s] # ECO: 2.9% of the total area was rechecked for DRC, and 13.4% required routing.
[03/31 14:44:28   410s] #    number of violations = 0
[03/31 14:44:28   410s] #cpu time = 00:00:15, elapsed time = 00:00:02, memory = 1449.44 (MB), peak = 1482.50 (MB)
[03/31 14:44:28   410s] #start 1st optimization iteration ...
[03/31 14:44:29   411s] #    number of violations = 0
[03/31 14:44:29   411s] #    number of process antenna violations = 22
[03/31 14:44:29   411s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1272.07 (MB), peak = 1482.50 (MB)
[03/31 14:44:29   411s] #start 2nd optimization iteration ...
[03/31 14:44:29   411s] #    number of violations = 0
[03/31 14:44:29   411s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1241.88 (MB), peak = 1482.50 (MB)
[03/31 14:44:29   411s] #Complete Detail Routing.
[03/31 14:44:29   411s] #Total number of nets with non-default rule or having extra spacing = 89
[03/31 14:44:29   411s] #Total wire length = 48998 um.
[03/31 14:44:29   411s] #Total half perimeter of net bounding box = 28924 um.
[03/31 14:44:29   411s] #Total wire length on LAYER MET1 = 62 um.
[03/31 14:44:29   411s] #Total wire length on LAYER MET2 = 2743 um.
[03/31 14:44:29   411s] #Total wire length on LAYER MET3 = 22486 um.
[03/31 14:44:29   411s] #Total wire length on LAYER MET4 = 23704 um.
[03/31 14:44:29   411s] #Total wire length on LAYER MET5 = 2 um.
[03/31 14:44:29   411s] #Total wire length on LAYER METTP = 0 um.
[03/31 14:44:29   411s] #Total number of vias = 5616
[03/31 14:44:29   411s] #Up-Via Summary (total 5616):
[03/31 14:44:29   411s] #           
[03/31 14:44:29   411s] #-----------------------
[03/31 14:44:29   411s] #  Metal 1         1898
[03/31 14:44:29   411s] #  Metal 2         1826
[03/31 14:44:29   411s] #  Metal 3         1890
[03/31 14:44:29   411s] #  Metal 4            2
[03/31 14:44:29   411s] #-----------------------
[03/31 14:44:29   411s] #                  5616 
[03/31 14:44:29   411s] #
[03/31 14:44:29   411s] #Total number of DRC violations = 0
[03/31 14:44:29   411s] #Cpu time = 00:00:16
[03/31 14:44:29   411s] #Elapsed time = 00:00:03
[03/31 14:44:29   411s] #Increased memory = 8.45 (MB)
[03/31 14:44:29   411s] #Total memory = 1240.54 (MB)
[03/31 14:44:29   411s] #Peak memory = 1482.50 (MB)
[03/31 14:44:29   411s] #detailRoute Statistics:
[03/31 14:44:29   411s] #Cpu time = 00:00:16
[03/31 14:44:29   411s] #Elapsed time = 00:00:03
[03/31 14:44:29   411s] #Increased memory = 8.45 (MB)
[03/31 14:44:29   411s] #Total memory = 1240.54 (MB)
[03/31 14:44:29   411s] #Peak memory = 1482.50 (MB)
[03/31 14:44:29   411s] #
[03/31 14:44:29   411s] #globalDetailRoute statistics:
[03/31 14:44:29   411s] #Cpu time = 00:00:25
[03/31 14:44:29   411s] #Elapsed time = 00:00:08
[03/31 14:44:29   411s] #Increased memory = 82.40 (MB)
[03/31 14:44:29   411s] #Total memory = 1226.91 (MB)
[03/31 14:44:29   411s] #Peak memory = 1482.50 (MB)
[03/31 14:44:29   411s] #Number of warnings = 83
[03/31 14:44:29   411s] #Total number of warnings = 83
[03/31 14:44:29   411s] #Number of fails = 0
[03/31 14:44:29   411s] #Total number of fails = 0
[03/31 14:44:29   411s] #Complete globalDetailRoute on Fri Mar 31 14:44:29 2023
[03/31 14:44:29   411s] #
[03/31 14:44:29   411s] Checking guided vs. routed lengths for 89 nets...
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s]     
[03/31 14:44:29   411s]     Guided max path lengths
[03/31 14:44:29   411s]     =======================
[03/31 14:44:29   411s]     
[03/31 14:44:29   411s]     ---------------------------------------
[03/31 14:44:29   411s]     From (um)    To (um)    Number of paths
[03/31 14:44:29   411s]     ---------------------------------------
[03/31 14:44:29   411s]        0.000     100.000          35
[03/31 14:44:29   411s]      100.000     200.000           8
[03/31 14:44:29   411s]      200.000     300.000           4
[03/31 14:44:29   411s]      300.000     400.000          14
[03/31 14:44:29   411s]      400.000     500.000          15
[03/31 14:44:29   411s]      500.000     600.000           9
[03/31 14:44:29   411s]      600.000     700.000           2
[03/31 14:44:29   411s]      700.000     800.000           0
[03/31 14:44:29   411s]      800.000     900.000           2
[03/31 14:44:29   411s]     ---------------------------------------
[03/31 14:44:29   411s]     
[03/31 14:44:29   411s]     Deviation of routing from guided max path lengths
[03/31 14:44:29   411s]     =================================================
[03/31 14:44:29   411s]     
[03/31 14:44:29   411s]     --------------------------------------
[03/31 14:44:29   411s]     From (%)    To (%)     Number of paths
[03/31 14:44:29   411s]     --------------------------------------
[03/31 14:44:29   411s]     below         0.000          19
[03/31 14:44:29   411s]       0.000      20.000          67
[03/31 14:44:29   411s]      20.000      40.000           1
[03/31 14:44:29   411s]      40.000      60.000           1
[03/31 14:44:29   411s]      60.000      80.000           0
[03/31 14:44:29   411s]      80.000     100.000           0
[03/31 14:44:29   411s]     100.000     120.000           0
[03/31 14:44:29   411s]     120.000     140.000           1
[03/31 14:44:29   411s]     --------------------------------------
[03/31 14:44:29   411s]     
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s]     Top 10 notable deviations of routed length from guided length
[03/31 14:44:29   411s]     =============================================================
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s]     Net minimips_core_instance/CTS_304 (95 terminals)
[03/31 14:44:29   411s]     Guided length:  max path =   375.419um, total =  1256.400um
[03/31 14:44:29   411s]     Routed length:  max path =   548.950um, total =  1347.095um
[03/31 14:44:29   411s]     Deviation:      max path =    46.223%,  total =     7.219%
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s]     Net minimips_core_instance/CTS_388 (61 terminals)
[03/31 14:44:29   411s]     Guided length:  max path =   436.425um, total =  1396.569um
[03/31 14:44:29   411s]     Routed length:  max path =   524.200um, total =  1459.645um
[03/31 14:44:29   411s]     Deviation:      max path =    20.112%,  total =     4.516%
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s]     Net minimips_core_instance/CTS_307 (87 terminals)
[03/31 14:44:29   411s]     Guided length:  max path =   431.568um, total =  1140.966um
[03/31 14:44:29   411s]     Routed length:  max path =   502.170um, total =  1197.650um
[03/31 14:44:29   411s]     Deviation:      max path =    16.359%,  total =     4.968%
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s]     Net minimips_core_instance/CTS_349 (33 terminals)
[03/31 14:44:29   411s]     Guided length:  max path =   639.120um, total =  1033.873um
[03/31 14:44:29   411s]     Routed length:  max path =   727.770um, total =  1037.745um
[03/31 14:44:29   411s]     Deviation:      max path =    13.871%,  total =     0.375%
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s]     Net minimips_core_instance/CTS_385 (33 terminals)
[03/31 14:44:29   411s]     Guided length:  max path =   369.070um, total =   747.299um
[03/31 14:44:29   411s]     Routed length:  max path =   411.890um, total =   786.975um
[03/31 14:44:29   411s]     Deviation:      max path =    11.602%,  total =     5.309%
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s]     Net minimips_core_instance/CTS_381 (33 terminals)
[03/31 14:44:29   411s]     Guided length:  max path =   425.973um, total =   725.202um
[03/31 14:44:29   411s]     Routed length:  max path =   462.760um, total =   790.430um
[03/31 14:44:29   411s]     Deviation:      max path =     8.636%,  total =     8.994%
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s]     Net minimips_core_instance/CTS_331 (33 terminals)
[03/31 14:44:29   411s]     Guided length:  max path =   277.480um, total =   711.527um
[03/31 14:44:29   411s]     Routed length:  max path =   291.370um, total =   767.705um
[03/31 14:44:29   411s]     Deviation:      max path =     5.006%,  total =     7.895%
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s]     Net minimips_core_instance/CTS_353 (33 terminals)
[03/31 14:44:29   411s]     Guided length:  max path =   360.139um, total =   740.342um
[03/31 14:44:29   411s]     Routed length:  max path =   371.880um, total =   798.755um
[03/31 14:44:29   411s]     Deviation:      max path =     3.260%,  total =     7.890%
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s]     Net minimips_core_instance/CTS_339 (33 terminals)
[03/31 14:44:29   411s]     Guided length:  max path =   545.842um, total =  1165.462um
[03/31 14:44:29   411s]     Routed length:  max path =   584.530um, total =  1209.850um
[03/31 14:44:29   411s]     Deviation:      max path =     7.088%,  total =     3.809%
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s]     Net minimips_core_instance/CTS_309 (32 terminals)
[03/31 14:44:29   411s]     Guided length:  max path =   269.305um, total =   537.081um
[03/31 14:44:29   411s]     Routed length:  max path =   272.960um, total =   573.060um
[03/31 14:44:29   411s]     Deviation:      max path =     1.357%,  total =     6.699%
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s] Set FIXED routing status on 88 net(s)
[03/31 14:44:29   411s] Set FIXED placed status on 87 instance(s)
[03/31 14:44:29   411s] Net route status summary:
[03/31 14:44:29   411s]   Clock:        89 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=88)
[03/31 14:44:29   411s]   Non-clock: 11588 (unrouted=11588, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/31 14:44:29   411s] (Not counting 441 nets with <2 term connections)
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s] CCOPT: Done with clock implementation routing.
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s] CCOPT: Starting congestion repair using flow wrapper.
[03/31 14:44:29   411s] Trial Route Overflow 0(H) 0(V)
[03/31 14:44:29   411s] congRepair running 8 threads
[03/31 14:44:29   411s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/31 14:44:29   411s] Starting congestion repair ...
[03/31 14:44:29   411s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/31 14:44:29   411s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/31 14:44:29   411s] (I)       Reading DB...
[03/31 14:44:29   411s] (I)       congestionReportName   : 
[03/31 14:44:29   411s] [NR-eagl] buildTerm2TermWires    : 1
[03/31 14:44:29   411s] [NR-eagl] doTrackAssignment      : 1
[03/31 14:44:29   411s] (I)       dumpBookshelfFiles     : 0
[03/31 14:44:29   411s] [NR-eagl] numThreads             : 1
[03/31 14:44:29   411s] [NR-eagl] honorMsvRouteConstraint: false
[03/31 14:44:29   411s] (I)       honorPin               : false
[03/31 14:44:29   411s] (I)       honorPinGuide          : true
[03/31 14:44:29   411s] (I)       honorPartition         : false
[03/31 14:44:29   411s] (I)       allowPartitionCrossover: false
[03/31 14:44:29   411s] (I)       honorSingleEntry       : true
[03/31 14:44:29   411s] (I)       honorSingleEntryStrong : true
[03/31 14:44:29   411s] (I)       handleViaSpacingRule   : false
[03/31 14:44:29   411s] (I)       PDConstraint           : none
[03/31 14:44:29   411s] [NR-eagl] honorClockSpecNDR      : 0
[03/31 14:44:29   411s] (I)       routingEffortLevel     : 3
[03/31 14:44:29   411s] [NR-eagl] minRouteLayer          : 2
[03/31 14:44:29   411s] [NR-eagl] maxRouteLayer          : 2147483647
[03/31 14:44:29   411s] (I)       numRowsPerGCell        : 1
[03/31 14:44:29   411s] (I)       speedUpLargeDesign     : 0
[03/31 14:44:29   411s] (I)       speedUpBlkViolationClean: 0
[03/31 14:44:29   411s] (I)       autoGCellMerging       : 1
[03/31 14:44:29   411s] (I)       multiThreadingTA       : 0
[03/31 14:44:29   411s] (I)       punchThroughDistance   : -1
[03/31 14:44:29   411s] (I)       blockedPinEscape       : 0
[03/31 14:44:29   411s] (I)       blkAwareLayerSwitching : 0
[03/31 14:44:29   411s] (I)       betterClockWireModeling: 0
[03/31 14:44:29   411s] (I)       scenicBound            : 1.15
[03/31 14:44:29   411s] (I)       maxScenicToAvoidBlk    : 100.00
[03/31 14:44:29   411s] (I)       source-to-sink ratio   : 0.00
[03/31 14:44:29   411s] (I)       targetCongestionRatio  : 1.00
[03/31 14:44:29   411s] (I)       layerCongestionRatio   : 0.70
[03/31 14:44:29   411s] (I)       m1CongestionRatio      : 0.10
[03/31 14:44:29   411s] (I)       m2m3CongestionRatio    : 0.70
[03/31 14:44:29   411s] (I)       pinAccessEffort        : 0.10
[03/31 14:44:29   411s] (I)       localRouteEffort       : 1.00
[03/31 14:44:29   411s] (I)       numSitesBlockedByOneVia: 8.00
[03/31 14:44:29   411s] (I)       supplyScaleFactorH     : 1.00
[03/31 14:44:29   411s] (I)       supplyScaleFactorV     : 1.00
[03/31 14:44:29   411s] (I)       highlight3DOverflowFactor: 0.00
[03/31 14:44:29   411s] (I)       skipTrackCommand             : 
[03/31 14:44:29   411s] (I)       readTROption           : true
[03/31 14:44:29   411s] (I)       extraSpacingBothSide   : false
[03/31 14:44:29   411s] [NR-eagl] numTracksPerClockWire  : 0
[03/31 14:44:29   411s] (I)       routeSelectedNetsOnly  : false
[03/31 14:44:29   411s] (I)       before initializing RouteDB syMemory usage = 1854.4 MB
[03/31 14:44:29   411s] (I)       starting read tracks
[03/31 14:44:29   411s] (I)       build grid graph
[03/31 14:44:29   411s] (I)       build grid graph start
[03/31 14:44:29   411s] (I)       build grid graph end
[03/31 14:44:29   411s] [NR-eagl] Layer1 has no routable track
[03/31 14:44:29   411s] [NR-eagl] Layer2 has single uniform track structure
[03/31 14:44:29   411s] [NR-eagl] Layer3 has single uniform track structure
[03/31 14:44:29   411s] [NR-eagl] Layer4 has single uniform track structure
[03/31 14:44:29   411s] [NR-eagl] Layer5 has single uniform track structure
[03/31 14:44:29   411s] [NR-eagl] Layer6 has single uniform track structure
[03/31 14:44:29   411s] (I)       Layer1   numNetMinLayer=11586
[03/31 14:44:29   411s] (I)       Layer2   numNetMinLayer=89
[03/31 14:44:29   411s] (I)       Layer3   numNetMinLayer=0
[03/31 14:44:29   411s] (I)       Layer4   numNetMinLayer=0
[03/31 14:44:29   411s] (I)       Layer5   numNetMinLayer=0
[03/31 14:44:29   411s] (I)       Layer6   numNetMinLayer=0
[03/31 14:44:29   411s] [NR-eagl] numViaLayers=5
[03/31 14:44:29   411s] (I)       end build via table
[03/31 14:44:29   411s] [NR-eagl] numRoutingBlks=0 numInstBlks=8596 numPGBlocks=9109 numBumpBlks=0 numBoundaryFakeBlks=0
[03/31 14:44:29   411s] [NR-eagl] numPreroutedNet = 88  numPreroutedWires = 3497
[03/31 14:44:29   411s] (I)       num ignored nets =70
[03/31 14:44:29   411s] (I)       readDataFromPlaceDB
[03/31 14:44:29   411s] (I)       Read net information..
[03/31 14:44:29   411s] [NR-eagl] Read numTotalNets=11675  numIgnoredNets=88
[03/31 14:44:29   411s] (I)       Read testcase time = 0.000 seconds
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s] (I)       totalGlobalPin=38918, totalPins=39343
[03/31 14:44:29   411s] (I)       Model blockage into capacity
[03/31 14:44:29   411s] (I)       Read numBlocks=21399  numPreroutedWires=3497  numCapScreens=0
[03/31 14:44:29   411s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/31 14:44:29   411s] (I)       blocked area on Layer2 : 1702463906600  (62.23%)
[03/31 14:44:29   411s] (I)       blocked area on Layer3 : 1793532841300  (65.56%)
[03/31 14:44:29   411s] (I)       blocked area on Layer4 : 1767477181300  (64.61%)
[03/31 14:44:29   411s] (I)       blocked area on Layer5 : 1724974102900  (63.05%)
[03/31 14:44:29   411s] (I)       blocked area on Layer6 : 1774531194900  (64.87%)
[03/31 14:44:29   411s] (I)       Modeling time = 0.050 seconds
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1854.4 MB
[03/31 14:44:29   411s] (I)       Layer1  viaCost=200.00
[03/31 14:44:29   411s] (I)       Layer2  viaCost=100.00
[03/31 14:44:29   411s] (I)       Layer3  viaCost=100.00
[03/31 14:44:29   411s] (I)       Layer4  viaCost=100.00
[03/31 14:44:29   411s] (I)       Layer5  viaCost=200.00
[03/31 14:44:29   411s] (I)       ---------------------Grid Graph Info--------------------
[03/31 14:44:29   411s] (I)       routing area        :  (0, 0) - (1654000, 1654000)
[03/31 14:44:29   411s] (I)       core area           :  (277200, 277550) - (1376840, 1375550)
[03/31 14:44:29   411s] (I)       Site Width          :   630  (dbu)
[03/31 14:44:29   411s] (I)       Row Height          :  4880  (dbu)
[03/31 14:44:29   411s] (I)       GCell Width         :  4880  (dbu)
[03/31 14:44:29   411s] (I)       GCell Height        :  4880  (dbu)
[03/31 14:44:29   411s] (I)       grid                :   339   339     6
[03/31 14:44:29   411s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/31 14:44:29   411s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/31 14:44:29   411s] (I)       Default wire width  :   230   280   280   280   280   440
[03/31 14:44:29   411s] (I)       Default wire space  :   230   280   280   280   280   460
[03/31 14:44:29   411s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/31 14:44:29   411s] (I)       First Track Coord   :     0   315   610   315   610  1575
[03/31 14:44:29   411s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/31 14:44:29   411s] (I)       Total num of tracks :     0  2625  2711  2625  2711  1312
[03/31 14:44:29   411s] (I)       Num of masks        :     1     1     1     1     1     1
[03/31 14:44:29   411s] (I)       --------------------------------------------------------
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s] (I)       After initializing earlyGlobalRoute syMemory usage = 1859.0 MB
[03/31 14:44:29   411s] (I)       Loading and dumping file time : 0.23 seconds
[03/31 14:44:29   411s] (I)       ============= Initialization =============
[03/31 14:44:29   411s] [NR-eagl] EstWL : 140828
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s] (I)       total 2D Cap : 1887960 = (851902 H, 1036058 V)
[03/31 14:44:29   411s] (I)       botLay=Layer1  topLay=Layer6  numSeg=27497
[03/31 14:44:29   411s] (I)       ============  Phase 1a Route ============
[03/31 14:44:29   411s] (I)       Phase 1a runs 0.04 seconds
[03/31 14:44:29   411s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/31 14:44:29   411s] [NR-eagl] Usage: 140828 = (70314 H, 70514 V) = (8.25% H, 8.28% V) = (3.431e+05um H, 3.441e+05um V)
[03/31 14:44:29   411s] [NR-eagl] 
[03/31 14:44:29   411s] (I)       ============  Phase 1b Route ============
[03/31 14:44:29   411s] (I)       Phase 1b runs 0.01 seconds
[03/31 14:44:29   411s] [NR-eagl] Usage: 140835 = (70316 H, 70519 V) = (8.25% H, 8.28% V) = (3.431e+05um H, 3.441e+05um V)
[03/31 14:44:29   411s] [NR-eagl] 
[03/31 14:44:29   411s] (I)       ============  Phase 1c Route ============
[03/31 14:44:29   411s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/31 14:44:29   411s] 
[03/31 14:44:29   411s] (I)       Level2 Grid: 68 x 68
[03/31 14:44:29   411s] (I)       Phase 1c runs 0.01 seconds
[03/31 14:44:29   411s] [NR-eagl] Usage: 140835 = (70316 H, 70519 V) = (8.25% H, 8.28% V) = (3.431e+05um H, 3.441e+05um V)
[03/31 14:44:29   411s] [NR-eagl] 
[03/31 14:44:29   411s] (I)       ============  Phase 1d Route ============
[03/31 14:44:29   411s] (I)       Phase 1d runs 0.01 seconds
[03/31 14:44:29   411s] [NR-eagl] Usage: 140835 = (70316 H, 70519 V) = (8.25% H, 8.28% V) = (3.431e+05um H, 3.441e+05um V)
[03/31 14:44:29   411s] [NR-eagl] 
[03/31 14:44:29   411s] (I)       ============  Phase 1e Route ============
[03/31 14:44:29   411s] (I)       Phase 1e runs 0.00 seconds
[03/31 14:44:29   411s] [NR-eagl] Usage: 140835 = (70316 H, 70519 V) = (8.25% H, 8.28% V) = (3.431e+05um H, 3.441e+05um V)
[03/31 14:44:29   411s] [NR-eagl] 
[03/31 14:44:29   411s] (I)       ============  Phase 1l Route ============
[03/31 14:44:29   411s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/31 14:44:29   411s] 
[03/31 14:44:30   411s] (I)       dpBasedLA: time=0.04  totalOF=1644900  totalVia=84530  totalWL=140835  total(Via+WL)=225365 
[03/31 14:44:30   411s] (I)       Total Global Routing Runtime: 0.21 seconds
[03/31 14:44:30   412s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[03/31 14:44:30   412s] [NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[03/31 14:44:30   412s] 
[03/31 14:44:30   412s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/31 14:44:30   412s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/31 14:44:30   412s] 
[03/31 14:44:30   412s] ** np local hotspot detection info verbose **
[03/31 14:44:30   412s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/31 14:44:30   412s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/31 14:44:30   412s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/31 14:44:30   412s] 
[03/31 14:44:30   412s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/31 14:44:30   412s] Skipped repairing congestion.
[03/31 14:44:30   412s] (I)       ============= track Assignment ============
[03/31 14:44:30   412s] (I)       extract Global 3D Wires
[03/31 14:44:30   412s] (I)       Extract Global WL : time=0.01
[03/31 14:44:30   412s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/31 14:44:30   412s] (I)       track assignment initialization runtime=24751 millisecond
[03/31 14:44:30   412s] (I)       #threads=1 for track assignment
[03/31 14:44:30   412s] (I)       track assignment kernel runtime=219409 millisecond
[03/31 14:44:30   412s] (I)       End Greedy Track Assignment
[03/31 14:44:30   412s] [NR-eagl] Layer1(MET1)(F) length: 6.233000e+01um, number of vias: 41241
[03/31 14:44:30   412s] [NR-eagl] Layer2(MET2)(V) length: 2.163585e+05um, number of vias: 55034
[03/31 14:44:30   412s] [NR-eagl] Layer3(MET3)(H) length: 2.638606e+05um, number of vias: 9615
[03/31 14:44:30   412s] [NR-eagl] Layer4(MET4)(V) length: 1.430222e+05um, number of vias: 4298
[03/31 14:44:30   412s] [NR-eagl] Layer5(MET5)(H) length: 1.073982e+05um, number of vias: 515
[03/31 14:44:30   412s] [NR-eagl] Layer6(METTP)(V) length: 2.155374e+04um, number of vias: 0
[03/31 14:44:30   412s] [NR-eagl] Total length: 7.522556e+05um, number of vias: 110703
[03/31 14:44:30   412s] End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
[03/31 14:44:30   412s] 
[03/31 14:44:30   412s] CCOPT: Done with congestion repair using flow wrapper.
[03/31 14:44:30   412s] 
[03/31 14:44:30   412s] Core basic site is core
[03/31 14:44:30   412s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:44:30   412s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'miniMIPS_chip' of instances=16871 and nets=12118 using extraction engine 'preRoute' .
[03/31 14:44:30   412s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:44:30   412s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:44:30   412s] PreRoute RC Extraction called for design miniMIPS_chip.
[03/31 14:44:30   412s] RC Extraction called in multi-corner(1) mode.
[03/31 14:44:30   412s] RCMode: PreRoute
[03/31 14:44:30   412s]       RC Corner Indexes            0   
[03/31 14:44:30   412s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:44:30   412s] Resistance Scaling Factor    : 1.00000 
[03/31 14:44:30   412s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:44:30   412s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:44:30   412s] Shrink Factor                : 1.00000
[03/31 14:44:30   412s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:44:30   412s] Using capacitance table file ...
[03/31 14:44:30   412s] Updating RC grid for preRoute extraction ...
[03/31 14:44:30   412s] Initializing multi-corner capacitance tables ... 
[03/31 14:44:30   412s] Initializing multi-corner resistance tables ...
[03/31 14:44:30   412s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1846.113M)
[03/31 14:44:30   412s] 
[03/31 14:44:30   412s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/31 14:44:30   412s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
[03/31 14:44:30   412s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Routing Correlation Report
[03/31 14:44:31   413s]     ==========================
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Top/Trunk Low-Fanout (<=5) Routes:
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     ----------------------------------------------------------------------------
[03/31 14:44:31   413s]     Metric                              Pre-Route    Post-Route    Correlation**
[03/31 14:44:31   413s]     ----------------------------------------------------------------------------
[03/31 14:44:31   413s]     Gate Delay Mean (ns)                   0.123         0.125         0.997
[03/31 14:44:31   413s]     Gate Delay Median (ns)                 0.120         0.121           -
[03/31 14:44:31   413s]     Gate Delay Std. Dev. (ns)              0.011         0.011           -
[03/31 14:44:31   413s]     Total Wire Length Mean (um)           80.283        81.846         1.000
[03/31 14:44:31   413s]     Total Wire Length Median (um)         55.382        58.590           -
[03/31 14:44:31   413s]     Total Wire Length Std. Dev. (um)     131.049       131.731           -
[03/31 14:44:31   413s]     Transition Time* Mean (ns)             0.087         0.086         0.984
[03/31 14:44:31   413s]     Transition Time* Median (ns)           0.081         0.081           -
[03/31 14:44:31   413s]     Transition Time* Std. Dev. (ns)        0.032         0.034           -
[03/31 14:44:31   413s]     Wire Capacitance Mean (pF)             0.011         0.011         1.000
[03/31 14:44:31   413s]     Wire Capacitance Median (pF)           0.008         0.008           -
[03/31 14:44:31   413s]     Wire Capacitance Std. Dev. (pF)        0.017         0.017           -
[03/31 14:44:31   413s]     Wire Delay* Mean (fs)               3794          3373             0.898
[03/31 14:44:31   413s]     Wire Delay* Median (fs)             1400          1400               -
[03/31 14:44:31   413s]     Wire Delay* Std. Dev. (fs)          7377          7117               -
[03/31 14:44:31   413s]     Wire Length* Mean (um)               108.359       110.140         1.000
[03/31 14:44:31   413s]     Wire Length* Median (um)              57.618        58.780           -
[03/31 14:44:31   413s]     Wire Length* Std. Dev. (um)          186.839       187.237           -
[03/31 14:44:31   413s]     Wire Resistance* Mean (Ohm)           67.237        67.599         0.995
[03/31 14:44:31   413s]     Wire Resistance* Median (Ohm)         53.149        51.728           -
[03/31 14:44:31   413s]     Wire Resistance* Std. Dev. (Ohm)      60.054        65.555           -
[03/31 14:44:31   413s]     Wire Skew Mean (fs)                   36            53             0.788
[03/31 14:44:31   413s]     Wire Skew Median (fs)                  0             0               -
[03/31 14:44:31   413s]     Wire Skew Std. Dev. (fs)             145           240               -
[03/31 14:44:31   413s]     ----------------------------------------------------------------------------
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Top/Trunk High-Fanout (>5) Routes:
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     ----------------------------------------------------------------------------
[03/31 14:44:31   413s]     Metric                              Pre-Route    Post-Route    Correlation**
[03/31 14:44:31   413s]     ----------------------------------------------------------------------------
[03/31 14:44:31   413s]     Gate Delay Mean (ns)                   0.132         0.120         1.000
[03/31 14:44:31   413s]     Gate Delay Median (ns)                 0.132         0.120           -
[03/31 14:44:31   413s]     Gate Delay Std. Dev. (ns)              0.000         0.000           -
[03/31 14:44:31   413s]     Total Wire Length Mean (um)          513.050       574.220         1.000
[03/31 14:44:31   413s]     Total Wire Length Median (um)        513.050       574.220           -
[03/31 14:44:31   413s]     Total Wire Length Std. Dev. (um)       0.000         0.000           -
[03/31 14:44:31   413s]     Transition Time* Mean (ns)             0.147         0.164         0.776
[03/31 14:44:31   413s]     Transition Time* Median (ns)           0.147         0.166           -
[03/31 14:44:31   413s]     Transition Time* Std. Dev. (ns)        0.000         0.004           -
[03/31 14:44:31   413s]     Wire Capacitance Mean (pF)             0.081         0.085         1.000
[03/31 14:44:31   413s]     Wire Capacitance Median (pF)           0.081         0.085           -
[03/31 14:44:31   413s]     Wire Capacitance Std. Dev. (pF)        0.000         0.000           -
[03/31 14:44:31   413s]     Wire Delay* Mean (fs)               8085         23146             0.756
[03/31 14:44:31   413s]     Wire Delay* Median (fs)             7900         26400               -
[03/31 14:44:31   413s]     Wire Delay* Std. Dev. (fs)          1443         11208               -
[03/31 14:44:31   413s]     Wire Length* Mean (um)                67.737       117.379         0.613
[03/31 14:44:31   413s]     Wire Length* Median (um)              70.435       108.960           -
[03/31 14:44:31   413s]     Wire Length* Std. Dev. (um)           23.371        72.639           -
[03/31 14:44:31   413s]     Wire Resistance* Mean (Ohm)           71.032       120.371         0.594
[03/31 14:44:31   413s]     Wire Resistance* Median (Ohm)         70.332       116.328           -
[03/31 14:44:31   413s]     Wire Resistance* Std. Dev. (Ohm)      18.590        65.423           -
[03/31 14:44:31   413s]     Wire Skew Mean (fs)                 4800         29000             1.000
[03/31 14:44:31   413s]     Wire Skew Median (fs)               4800         29000               -
[03/31 14:44:31   413s]     Wire Skew Std. Dev. (fs)               0             0               -
[03/31 14:44:31   413s]     ----------------------------------------------------------------------------
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Leaf Routes:
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     ----------------------------------------------------------------------------
[03/31 14:44:31   413s]     Metric                              Pre-Route    Post-Route    Correlation**
[03/31 14:44:31   413s]     ----------------------------------------------------------------------------
[03/31 14:44:31   413s]     Gate Delay Mean (ns)                    0.138        0.139         0.968
[03/31 14:44:31   413s]     Gate Delay Median (ns)                  0.135        0.135           -
[03/31 14:44:31   413s]     Gate Delay Std. Dev. (ns)               0.021        0.021           -
[03/31 14:44:31   413s]     Total Wire Length Mean (um)           955.002      994.235         0.997
[03/31 14:44:31   413s]     Total Wire Length Median (um)         978.627     1015.300           -
[03/31 14:44:31   413s]     Total Wire Length Std. Dev. (um)      207.228      212.299           -
[03/31 14:44:31   413s]     Transition Time* Mean (ns)              0.221        0.223         0.979
[03/31 14:44:31   413s]     Transition Time* Median (ns)            0.202        0.204           -
[03/31 14:44:31   413s]     Transition Time* Std. Dev. (ns)         0.061        0.062           -
[03/31 14:44:31   413s]     Wire Capacitance Mean (pF)              0.140        0.142         0.998
[03/31 14:44:31   413s]     Wire Capacitance Median (pF)            0.142        0.145           -
[03/31 14:44:31   413s]     Wire Capacitance Std. Dev. (pF)         0.031        0.030           -
[03/31 14:44:31   413s]     Wire Delay* Mean (fs)               30030        30763             0.849
[03/31 14:44:31   413s]     Wire Delay* Median (fs)             24200        23700               -
[03/31 14:44:31   413s]     Wire Delay* Std. Dev. (fs)          19942        22291               -
[03/31 14:44:31   413s]     Wire Length* Mean (um)                268.473      280.349         0.975
[03/31 14:44:31   413s]     Wire Length* Median (um)              264.305      275.310           -
[03/31 14:44:31   413s]     Wire Length* Std. Dev. (um)           136.632      141.664           -
[03/31 14:44:31   413s]     Wire Resistance* Mean (Ohm)           165.438      163.505         0.920
[03/31 14:44:31   413s]     Wire Resistance* Median (Ohm)         162.559      157.685           -
[03/31 14:44:31   413s]     Wire Resistance* Std. Dev. (Ohm)       67.815       70.997           -
[03/31 14:44:31   413s]     Wire Skew Mean (fs)                     0            0             1.000
[03/31 14:44:31   413s]     Wire Skew Median (fs)                   0            0               -
[03/31 14:44:31   413s]     Wire Skew Std. Dev. (fs)                0            0               -
[03/31 14:44:31   413s]     ----------------------------------------------------------------------------
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     * Measured source-to-sink; ** Pearson Product Moment Correlation Coefficient
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     ---------------------------------------------------------------------------
[03/31 14:44:31   413s]     Route Fanin Pin                                              Difference (%)
[03/31 14:44:31   413s]     ---------------------------------------------------------------------------
[03/31 14:44:31   413s]     minimips_core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A8a9e/A       -60.870
[03/31 14:44:31   413s]     minimips_core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A8ab4/A        36.364
[03/31 14:44:31   413s]     minimips_core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A8ad2/A        30.000
[03/31 14:44:31   413s]     minimips_core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A8a9d/A       -25.000
[03/31 14:44:31   413s]     minimips_core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A8ac6/A        21.429
[03/31 14:44:31   413s]     ---------------------------------------------------------------------------
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     ------------------------------------------------------------------------------------------------
[03/31 14:44:31   413s]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/31 14:44:31   413s]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/31 14:44:31   413s]     ------------------------------------------------------------------------------------------------
[03/31 14:44:31   413s]     M1                              0.000um      26.420um       0.410         0.249         0.102
[03/31 14:44:31   413s]     M2                              0.000um      86.010um       0.302         0.249         0.075
[03/31 14:44:31   413s]     M3                           1793.075um    1777.860um       0.302         0.253         0.076
[03/31 14:44:31   413s]     M4                           1819.670um    1792.790um       0.302         0.249         0.075
[03/31 14:44:31   413s]     Preferred Layer Adherence     100.000%       96.947%          -             -             -
[03/31 14:44:31   413s]     ------------------------------------------------------------------------------------------------
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     ---------------------------------------------------------------------------
[03/31 14:44:31   413s]     Route Fanin Pin                                              Difference (%)
[03/31 14:44:31   413s]     ---------------------------------------------------------------------------
[03/31 14:44:31   413s]     minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A           -360.000
[03/31 14:44:31   413s]     minimips_core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A8af9/A       -358.750
[03/31 14:44:31   413s]     minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A          -355.556
[03/31 14:44:31   413s]     minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A          -354.321
[03/31 14:44:31   413s]     minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A          -347.500
[03/31 14:44:31   413s]     ---------------------------------------------------------------------------
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     -----------------------------------------------------------------------------------------------
[03/31 14:44:31   413s]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/31 14:44:31   413s]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/31 14:44:31   413s]     -----------------------------------------------------------------------------------------------
[03/31 14:44:31   413s]     M1                             0.000um     18.900um        0.410         0.249         0.102
[03/31 14:44:31   413s]     M2                             0.000um     92.110um        0.302         0.249         0.075
[03/31 14:44:31   413s]     M3                           269.220um    276.550um        0.302         0.253         0.076
[03/31 14:44:31   413s]     M4                           243.830um    186.660um        0.302         0.249         0.075
[03/31 14:44:31   413s]     Preferred Layer Adherence    100.000%      80.668%           -             -             -
[03/31 14:44:31   413s]     -----------------------------------------------------------------------------------------------
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Top Wire Delay Differences (Leaf routes):
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     -----------------------------------------------------------------
[03/31 14:44:31   413s]     Route Fanin Pin                                    Difference (%)
[03/31 14:44:31   413s]     -----------------------------------------------------------------
[03/31 14:44:31   413s]     minimips_core_instance/U4_ex_EX_level_reg[1]/C        -129.680
[03/31 14:44:31   413s]     minimips_core_instance/U5_mem_MEM_adr_reg[19]/C       -124.312
[03/31 14:44:31   413s]     minimips_core_instance/U4_ex_EX_adr_reg[20]/C         -123.235
[03/31 14:44:31   413s]     minimips_core_instance/U4_ex_EX_adr_reg[23]/C         -122.727
[03/31 14:44:31   413s]     minimips_core_instance/U4_ex_EX_adr_reg[24]/C         -122.323
[03/31 14:44:31   413s]     -----------------------------------------------------------------
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Clock Tree Layer Assignment (Leaf Routes):
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     --------------------------------------------------------------------------------------------------
[03/31 14:44:31   413s]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/31 14:44:31   413s]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/31 14:44:31   413s]     --------------------------------------------------------------------------------------------------
[03/31 14:44:31   413s]     M1                               0.000um       17.010um       0.410         0.249         0.102
[03/31 14:44:31   413s]     M2                               0.000um     2565.290um       0.302         0.249         0.075
[03/31 14:44:31   413s]     M3                           19402.136um    20431.680um       0.302         0.253         0.076
[03/31 14:44:31   413s]     M4                           23572.938um    21724.720um       0.302         0.249         0.075
[03/31 14:44:31   413s]     M5                               0.000um        1.890um       0.302         0.247         0.075
[03/31 14:44:31   413s]     Preferred Layer Adherence      100.000%        94.224%          -             -             -
[03/31 14:44:31   413s]     --------------------------------------------------------------------------------------------------
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Via Selection for Estimated Routes (rule default):
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     --------------------------------------------------------------
[03/31 14:44:31   413s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/31 14:44:31   413s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/31 14:44:31   413s]     --------------------------------------------------------------
[03/31 14:44:31   413s]     M1-M2    VIA1_Y        5.962    0.046    0.272    false
[03/31 14:44:31   413s]     M2-M3    VIA2_small    5.962    0.038    0.228    false
[03/31 14:44:31   413s]     M2-M3    VIA2_south    5.962    0.069    0.410    true
[03/31 14:44:31   413s]     M3-M4    VIA3_small    5.962    0.038    0.228    false
[03/31 14:44:31   413s]     M3-M4    VIA3_west     5.962    0.069    0.410    true
[03/31 14:44:31   413s]     M4-M5    VIA4_small    5.962    0.038    0.226    false
[03/31 14:44:31   413s]     M4-M5    VIA4_south    5.962    0.068    0.407    true
[03/31 14:44:31   413s]     M5-M6    VIATP_X       1.987    0.069    0.137    false
[03/31 14:44:31   413s]     --------------------------------------------------------------
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Post-Route Via Usage Statistics:
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     --------------------------------------------------------------------------------------------------------------------------------------------
[03/31 14:44:31   413s]     Layer    Via Cell      Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/31 14:44:31   413s]     Range                  (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/31 14:44:31   413s]                                                       Count                          Count                            Count                 
[03/31 14:44:31   413s]     --------------------------------------------------------------------------------------------------------------------------------------------
[03/31 14:44:31   413s]     M1-M2    VIA1_X        5.962    0.046    0.272    1748         99%       R         97         75%        R          -          -         -
[03/31 14:44:31   413s]     M1-M2    VIA1_Y        5.962    0.046    0.272      20          1%       E         33         25%        E          -          -         -
[03/31 14:44:31   413s]     M2-M3    VIA2_small    5.962    0.038    0.228    1699        100%       ER       127        100%        ER         -          -         -
[03/31 14:44:31   413s]     M3-M4    VIA3_small    5.962    0.038    0.228    1776        100%       ER       114        100%        ER         -          -         -
[03/31 14:44:31   413s]     M4-M5    VIA4_small    5.962    0.038    0.226       2        100%       ER        -           -           -        -          -         -
[03/31 14:44:31   413s]     --------------------------------------------------------------------------------------------------------------------------------------------
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Tag Key:
[03/31 14:44:31   413s]     	E=Used for route estimates;
[03/31 14:44:31   413s]     	R=Most frequently used by router for this net type and layer transition.
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Consider setting the following to improve routing correlation:
[03/31 14:44:31   413s]     	set_ccopt_property generate_nanoroute_vias true
[03/31 14:44:31   413s]     	set_ccopt_property override_vias {{VIA1_X VIA2_small VIA3_small VIA4_small}}
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     
[03/31 14:44:31   413s]     Clock DAG stats after routing clock trees:
[03/31 14:44:31   413s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:31   413s]       cell areas     : b=2081.369um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3215.822um^2
[03/31 14:44:31   413s]       wire lengths   : top=0.000um, trunk=4257.301um, leaf=44740.590um, total=48997.891um
[03/31 14:44:31   413s]       capacitance    : wire=6.998pF, gate=11.017pF, total=18.015pF
[03/31 14:44:31   413s]       net violations : underSlew={89,0.366ns} average 0.221ns std.dev 0.073ns
[03/31 14:44:31   413s]     Clock tree state after routing clock trees:
[03/31 14:44:31   413s]       clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:31   413s]       clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:31   413s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.839, max=0.961, avg=0.927, sd=0.024], skew [0.122 vs 0.103*, 92.9% {0.882, 0.933, 0.961}] (wid=0.150 ws=0.106) (gid=0.884 gs=0.098)
[03/31 14:44:31   413s]     Clock network insertion delays are now [0.839ns, 0.961ns] average 0.927ns std.dev 0.024ns
[03/31 14:44:31   413s]     Legalizer reserving space for clock trees... 
[03/31 14:44:31   413s]     Legalizer reserving space for clock trees done.
[03/31 14:44:31   413s]     PostConditioning... 
[03/31 14:44:31   413s]       Update timing... 
[03/31 14:44:32   414s]         Updating timing graph... 
[03/31 14:44:32   414s]           
[03/31 14:44:32   414s] #################################################################################
[03/31 14:44:32   414s] # Design Stage: PreRoute
[03/31 14:44:32   414s] # Design Name: miniMIPS_chip
[03/31 14:44:32   414s] # Design Mode: 90nm
[03/31 14:44:32   414s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:44:32   414s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:44:32   414s] # Signoff Settings: SI Off 
[03/31 14:44:32   414s] #################################################################################
[03/31 14:44:32   414s] Calculate delays in Single mode...
[03/31 14:44:32   415s] Topological Sorting (CPU = 0:00:00.0, MEM = 1920.9M, InitMEM = 1920.9M)
[03/31 14:44:33   419s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:44:33   419s] End delay calculation. (MEM=2368.12 CPU=0:00:04.7 REAL=0:00:00.0)
[03/31 14:44:33   419s] *** CDM Built up (cpu=0:00:05.6  real=0:00:01.0  mem= 2368.1M) ***
[03/31 14:44:33   419s]         Updating timing graph done.
[03/31 14:44:33   419s]         Updating latch analysis... 
[03/31 14:44:34   420s]         Updating latch analysis done.
[03/31 14:44:34   420s]       Update timing done.
[03/31 14:44:34   420s]       Invalidating timing
[03/31 14:44:34   420s]       PostConditioning active optimizations:
[03/31 14:44:34   420s]        - DRV fixing with cell sizing
[03/31 14:44:34   420s]       
[03/31 14:44:34   420s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clock' is not routed.
[03/31 14:44:34   420s]       Currently running CTS, using active skew data
[03/31 14:44:34   420s]       Resetting previous bufferability status so that PostConditioning will attempt to fix all clock tree violations
[03/31 14:44:34   420s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
[03/31 14:44:34   420s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
[03/31 14:44:34   420s]       Clock DAG stats PostConditioning initial state:
[03/31 14:44:34   420s]         cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:34   420s]         cell areas     : b=2081.369um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3215.822um^2
[03/31 14:44:34   420s]         wire lengths   : top=0.000um, trunk=4257.301um, leaf=44740.590um, total=48997.891um
[03/31 14:44:34   420s]         capacitance    : wire=6.998pF, gate=11.017pF, total=18.015pF
[03/31 14:44:34   420s]         net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={89,0.366ns} average 0.221ns std.dev 0.073ns
[03/31 14:44:34   420s]       Recomputing CTS skew targets... 
[03/31 14:44:34   420s]         Resolving skew group constraints... 
[03/31 14:44:34   420s]           Solving LP: 1 skew groups; 4 fragments, 4 fraglets and 5 vertices; 33 variables and 90 constraints; tolerance 1
[03/31 14:44:34   420s]         Resolving skew group constraints done.
[03/31 14:44:34   420s]       Recomputing CTS skew targets done.
[03/31 14:44:34   420s]       Fixing DRVs... 
[03/31 14:44:34   420s]         Fixing clock tree DRVs: 
[03/31 14:44:34   420s]         Fixing clock tree DRVs: .
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ..
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ...
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% 
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% .
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ..
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ...
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/31 14:44:34   420s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/31 14:44:34   420s]         CCOpt-PostConditioning: considered: 89, tested: 89, violation detected: 1, cannot run: 1, attempted: 0, failed: 0, sized: 0
[03/31 14:44:34   420s]         
[03/31 14:44:34   420s]         PRO Statistics: Fix DRVs (cell sizing):
[03/31 14:44:34   420s]         =======================================
[03/31 14:44:34   420s]         
[03/31 14:44:34   420s]         Cell changes by Net Type:
[03/31 14:44:34   420s]         
[03/31 14:44:34   420s]         ------------------------------
[03/31 14:44:34   420s]         Net Type    Attempted    Sized
[03/31 14:44:34   420s]         ------------------------------
[03/31 14:44:34   420s]         top             0          0
[03/31 14:44:34   420s]         trunk           0          0
[03/31 14:44:34   420s]         leaf            0          0
[03/31 14:44:34   420s]         ------------------------------
[03/31 14:44:34   420s]         Total       -              0
[03/31 14:44:34   420s]         ------------------------------
[03/31 14:44:34   420s]         
[03/31 14:44:34   420s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[03/31 14:44:34   420s]         Max. move: 0.000um, Min. move: 2147483.647um, Avg. move: N/A
[03/31 14:44:34   420s]         
[03/31 14:44:34   420s]         Clock DAG stats PostConditioning after DRV fixing:
[03/31 14:44:34   420s]           cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:34   420s]           cell areas     : b=2081.369um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3215.822um^2
[03/31 14:44:34   420s]           wire lengths   : top=0.000um, trunk=4257.301um, leaf=44740.590um, total=48997.891um
[03/31 14:44:34   420s]           capacitance    : wire=6.998pF, gate=11.017pF, total=18.015pF
[03/31 14:44:34   420s]           net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={89,0.366ns} average 0.221ns std.dev 0.073ns
[03/31 14:44:34   420s]         Clock tree state PostConditioning after DRV fixing:
[03/31 14:44:34   420s]           clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:34   420s]           clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:34   420s]           skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.839, max=0.961, avg=0.927, sd=0.024], skew [0.122 vs 0.103*, 92.9% {0.882, 0.933, 0.961}] (wid=0.150 ws=0.106) (gid=0.884 gs=0.098)
[03/31 14:44:35   421s]         Clock network insertion delays are now [0.839ns, 0.961ns] average 0.927ns std.dev 0.024ns
[03/31 14:44:35   421s]       Fixing DRVs done.
[03/31 14:44:35   421s]       
[03/31 14:44:35   421s]       Slew Diagnostics: After DRV fixing
[03/31 14:44:35   421s]       ==================================
[03/31 14:44:35   421s]       
[03/31 14:44:35   421s]       Global causes: DRV fixing with buffering is disabled
[03/31 14:44:35   421s]       
[03/31 14:44:35   421s]       Top 5 overslews:
[03/31 14:44:35   421s]       
[03/31 14:44:35   421s]       ---------------------------------
[03/31 14:44:35   421s]       Node    Net    Overslew    Causes
[03/31 14:44:35   421s]       ---------------------------------
[03/31 14:44:35   421s]         (empty table)
[03/31 14:44:35   421s]       ---------------------------------
[03/31 14:44:35   421s]       
[03/31 14:44:35   421s]       Reconnecting optimized routes... **WARN: (IMPCCOPT-1304):	Net clock unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[03/31 14:44:35   421s] 
[03/31 14:44:35   421s]       Reconnecting optimized routes done.
[03/31 14:44:35   421s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[03/31 14:44:35   421s]       Set dirty flag on 0 insts, 0 nets
[03/31 14:44:35   421s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'miniMIPS_chip' of instances=16871 and nets=12118 using extraction engine 'preRoute' .
[03/31 14:44:35   421s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:44:35   421s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:44:35   421s] PreRoute RC Extraction called for design miniMIPS_chip.
[03/31 14:44:35   421s] RC Extraction called in multi-corner(1) mode.
[03/31 14:44:35   421s] RCMode: PreRoute
[03/31 14:44:35   421s]       RC Corner Indexes            0   
[03/31 14:44:35   421s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:44:35   421s] Resistance Scaling Factor    : 1.00000 
[03/31 14:44:35   421s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:44:35   421s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:44:35   421s] Shrink Factor                : 1.00000
[03/31 14:44:35   421s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:44:35   421s] Using capacitance table file ...
[03/31 14:44:35   421s] Updating RC grid for preRoute extraction ...
[03/31 14:44:35   421s] Initializing multi-corner capacitance tables ... 
[03/31 14:44:35   421s] Initializing multi-corner resistance tables ...
[03/31 14:44:35   421s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1843.477M)
[03/31 14:44:35   421s] 
[03/31 14:44:35   421s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/31 14:44:35   421s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
[03/31 14:44:35   421s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
[03/31 14:44:36   422s]       Clock DAG stats PostConditioning final:
[03/31 14:44:36   422s]         cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:36   422s]         cell areas     : b=2081.369um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3215.822um^2
[03/31 14:44:36   422s]         wire lengths   : top=0.000um, trunk=4257.301um, leaf=44740.590um, total=48997.891um
[03/31 14:44:36   422s]         capacitance    : wire=6.998pF, gate=11.017pF, total=18.015pF
[03/31 14:44:36   422s]         net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={89,0.366ns} average 0.221ns std.dev 0.073ns
[03/31 14:44:36   422s]     PostConditioning done.
[03/31 14:44:36   422s] Net route status summary:
[03/31 14:44:36   422s]   Clock:        89 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=88)
[03/31 14:44:36   422s]   Non-clock: 11588 (unrouted=71, trialRouted=11517, noStatus=0, routed=0, fixed=0)
[03/31 14:44:36   422s] (Not counting 441 nets with <2 term connections)
[03/31 14:44:36   422s]     Clock DAG stats after post-conditioning:
[03/31 14:44:36   422s]       cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:36   422s]       cell areas     : b=2081.369um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3215.822um^2
[03/31 14:44:36   422s]       wire lengths   : top=0.000um, trunk=4257.301um, leaf=44740.590um, total=48997.891um
[03/31 14:44:36   422s]       capacitance    : wire=6.998pF, gate=11.017pF, total=18.015pF
[03/31 14:44:36   422s]       net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={89,0.366ns} average 0.221ns std.dev 0.073ns
[03/31 14:44:36   422s]     Clock tree state after post-conditioning:
[03/31 14:44:36   422s]       clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:36   422s]       clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:36   422s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.839, max=0.961, avg=0.927, sd=0.024], skew [0.122 vs 0.103*, 92.9% {0.882, 0.933, 0.961}] (wid=0.150 ws=0.106) (gid=0.884 gs=0.098)
[03/31 14:44:36   422s]     Clock network insertion delays are now [0.839ns, 0.961ns] average 0.927ns std.dev 0.024ns
[03/31 14:44:36   422s]   Updating netlist done.
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   Clock DAG stats at end of CTS:
[03/31 14:44:36   422s]   ==============================
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   --------------------------------
[03/31 14:44:36   422s]   Cell type      Count    Area
[03/31 14:44:36   422s]   --------------------------------
[03/31 14:44:36   422s]   Buffers         46      2081.369
[03/31 14:44:36   422s]   Inverters        0         0.000
[03/31 14:44:36   422s]   Clock Gates      0         0.000
[03/31 14:44:36   422s]   Clock Logic     41      1134.454
[03/31 14:44:36   422s]   All             87      3215.822
[03/31 14:44:36   422s]   --------------------------------
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   Clock DAG wire lengths at end of CTS:
[03/31 14:44:36   422s]   =====================================
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   --------------------
[03/31 14:44:36   422s]   Type     Wire Length
[03/31 14:44:36   422s]   --------------------
[03/31 14:44:36   422s]   Top           0.000
[03/31 14:44:36   422s]   Trunk      4257.301
[03/31 14:44:36   422s]   Leaf      44740.590
[03/31 14:44:36   422s]   Total     48997.891
[03/31 14:44:36   422s]   --------------------
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   Clock DAG capacitances at end of CTS:
[03/31 14:44:36   422s]   =====================================
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   --------------------
[03/31 14:44:36   422s]   Type     Capacitance
[03/31 14:44:36   422s]   --------------------
[03/31 14:44:36   422s]   Wire        6.998
[03/31 14:44:36   422s]   Gate       11.017
[03/31 14:44:36   422s]   Total      18.015
[03/31 14:44:36   422s]   --------------------
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   Clock DAG net violations at end of CTS:
[03/31 14:44:36   422s]   =======================================
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   ------------------------------------------------------
[03/31 14:44:36   422s]   Type         Count    Max viol    Average    Std. Dev.
[03/31 14:44:36   422s]   ------------------------------------------------------
[03/31 14:44:36   422s]   overCap        1      2.751pF     2.751pF     0.000pF
[03/31 14:44:36   422s]   underSlew     89      0.366ns     0.221ns     0.073ns
[03/31 14:44:36   422s]   ------------------------------------------------------
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   Clock tree summary at end of CTS:
[03/31 14:44:36   422s]   =================================
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   ----------------------------------------------------------
[03/31 14:44:36   422s]   Clock Tree             Worst Trunk Slew    Worst Leaf Slew
[03/31 14:44:36   422s]   ----------------------------------------------------------
[03/31 14:44:36   422s]   clock_tree clock            0.176               0.367
[03/31 14:44:36   422s]   clock_tree clock<1>         0.176               0.367
[03/31 14:44:36   422s]   ----------------------------------------------------------
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   Skew group summary at end of CTS:
[03/31 14:44:36   422s]   =================================
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/31 14:44:36   422s]   Half-corner                                Skew Group                               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/31 14:44:36   422s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/31 14:44:36   422s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    0.839     0.961     0.122    0.103*           0.106           0.097           0.927        0.024     92.9% {0.882, 0.933, 0.961}
[03/31 14:44:36   422s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   Min/max skew group path pins for unmet skew targets:
[03/31 14:44:36   422s]   ====================================================
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/31 14:44:36   422s]   Half-corner                                Skew Group                               Min/Max    Delay    Pin
[03/31 14:44:36   422s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/31 14:44:36   422s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Min        0.839    minimips_core_instance/U5_mem_MEM_adr_reg[29]/C
[03/31 14:44:36   422s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Max        0.961    minimips_core_instance/U7_banc_registres_reg[10][28]/C
[03/31 14:44:36   422s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   Clock network insertion delays are now [0.839ns, 0.961ns] average 0.927ns std.dev 0.024ns
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s]   Found a total of 0 clock tree pins with a slew violation.
[03/31 14:44:36   422s]   
[03/31 14:44:36   422s] Synthesizing clock trees done.
[03/31 14:44:36   422s] Connecting clock gate test enables... 
[03/31 14:44:36   422s] Connecting clock gate test enables done.
[03/31 14:44:36   422s] Innovus updating I/O latencies
[03/31 14:44:37   423s] #################################################################################
[03/31 14:44:37   423s] # Design Stage: PreRoute
[03/31 14:44:37   423s] # Design Name: miniMIPS_chip
[03/31 14:44:37   423s] # Design Mode: 90nm
[03/31 14:44:37   423s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:44:37   423s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:44:37   423s] # Signoff Settings: SI Off 
[03/31 14:44:37   423s] #################################################################################
[03/31 14:44:38   424s] Calculate delays in Single mode...
[03/31 14:44:38   424s] Topological Sorting (CPU = 0:00:00.0, MEM = 1918.2M, InitMEM = 1918.2M)
[03/31 14:44:38   424s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:44:38   424s] End delay calculation. (MEM=2368.12 CPU=0:00:00.4 REAL=0:00:00.0)
[03/31 14:44:38   424s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 2368.1M) ***
[03/31 14:44:38   425s] 	Current asserted source latency: 0
[03/31 14:44:38   425s] 	Executing: set_clock_latency -source -early -max -rise -0.927024 [get_pins 
[03/31 14:44:38   425s] clock]
[03/31 14:44:38   425s] 	Current asserted source latency: 0
[03/31 14:44:38   425s] 	Executing: set_clock_latency -source -late -max -rise -0.927024 [get_pins 
[03/31 14:44:38   425s] clock]
[03/31 14:44:38   425s] 	Current asserted source latency: 0
[03/31 14:44:38   425s] 	Executing: set_clock_latency -source -early -max -fall -0.810229 [get_pins 
[03/31 14:44:38   425s] clock]
[03/31 14:44:38   425s] 	Current asserted source latency: 0
[03/31 14:44:38   425s] 	Executing: set_clock_latency -source -late -max -fall -0.810229 [get_pins 
[03/31 14:44:38   425s] clock]
[03/31 14:44:38   425s] Setting all clocks to propagated mode.
[03/31 14:44:38   425s] Resetting all latency settings from fanout cone of clock 'clock'
[03/31 14:44:38   425s] Clock DAG stats after update timingGraph:
[03/31 14:44:38   425s]   cell counts    : b=46, i=0, cg=0, l=41, total=87
[03/31 14:44:38   425s]   cell areas     : b=2081.369um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=3215.822um^2
[03/31 14:44:38   425s]   wire lengths   : top=0.000um, trunk=4257.301um, leaf=44740.590um, total=48997.891um
[03/31 14:44:38   425s]   capacitance    : wire=6.998pF, gate=11.017pF, total=18.015pF
[03/31 14:44:38   425s]   net violations : overCap={1,2.751pF} average 2.751pF std.dev 0.000pF, underSlew={89,0.366ns} average 0.221ns std.dev 0.073ns
[03/31 14:44:38   425s] Clock tree state after update timingGraph:
[03/31 14:44:38   425s]   clock_tree clock: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:38   425s]   clock_tree clock<1>: worst slew is leaf(0.367),trunk(0.176),top(nil), margined worst slew is leaf(0.367),trunk(0.176),top(nil)
[03/31 14:44:38   425s]   skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.839, max=0.961, avg=0.927, sd=0.024], skew [0.122 vs 0.103*, 92.9% {0.882, 0.933, 0.961}] (wid=0.150 ws=0.106) (gid=0.884 gs=0.098)
[03/31 14:44:38   425s] Clock network insertion delays are now [0.839ns, 0.961ns] average 0.927ns std.dev 0.024ns
[03/31 14:44:38   425s] Logging CTS constraint violations... 
[03/31 14:44:38   425s]   Clock tree clock has 1 max_capacitance violation.
[03/31 14:44:38   425s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clock at (1187.000,35.000), in power domain auto-default. Achieved capacitance of 2.751pF.
[03/31 14:44:38   425s] Type 'man IMPCCOPT-1033' for more detail.
[03/31 14:44:38   425s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.103ns for skew group clock/default_emulate_constraint_mode in half corner default_emulate_delay_corner:setup.late. Achieved skew of 0.122ns.
[03/31 14:44:38   425s] Type 'man IMPCCOPT-1023' for more detail.
[03/31 14:44:38   425s] Logging CTS constraint violations done.
[03/31 14:44:38   425s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/31 14:44:38   425s] Synthesizing clock trees with CCOpt done.
[03/31 14:44:38   425s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:44:38   425s] UM:                                                                   cts
[03/31 14:44:38   425s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/31 14:44:39   425s] #spOpts: mergeVia=F 
[03/31 14:44:39   425s] Info: 8 threads available for lower-level modules during optimization.
[03/31 14:44:39   425s] GigaOpt running with 8 threads.
[03/31 14:44:42   428s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1839.4M, totSessionCpu=0:07:07 **
[03/31 14:44:42   428s] *** opt_design -post_cts ***
[03/31 14:44:42   428s] DRC Margin: user margin 0.0; extra margin 0.2
[03/31 14:44:42   428s] Hold Target Slack: user slack 0
[03/31 14:44:42   428s] Setup Target Slack: user slack 0; extra slack 0.1
[03/31 14:44:42   428s] setUsefulSkewMode -noEcoRoute
[03/31 14:44:42   428s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[03/31 14:44:43   429s] Multi-VT timing optimization disabled based on library information.
[03/31 14:44:43   429s] Summary for sequential cells idenfication: 
[03/31 14:44:43   429s] Identified SBFF number: 128
[03/31 14:44:43   429s] Identified MBFF number: 0
[03/31 14:44:43   429s] Not identified SBFF number: 0
[03/31 14:44:43   429s] Not identified MBFF number: 0
[03/31 14:44:43   429s] Number of sequential cells which are not FFs: 106
[03/31 14:44:43   429s] 
[03/31 14:44:43   429s] Start to check current routing status for nets...
[03/31 14:44:43   429s] Using hname+ instead name for net compare
[03/31 14:44:43   429s] Activating lazyNetListOrdering
[03/31 14:44:43   429s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/31 14:44:43   429s] All nets are already routed correctly.
[03/31 14:44:43   429s] End to check current routing status for nets (mem=1839.4M)
[03/31 14:44:44   431s] #################################################################################
[03/31 14:44:44   431s] # Design Stage: PreRoute
[03/31 14:44:44   431s] # Design Name: miniMIPS_chip
[03/31 14:44:44   431s] # Design Mode: 90nm
[03/31 14:44:44   431s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:44:44   431s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:44:44   431s] # Signoff Settings: SI Off 
[03/31 14:44:44   431s] #################################################################################
[03/31 14:44:44   431s] Calculate delays in Single mode...
[03/31 14:44:44   431s] Topological Sorting (CPU = 0:00:00.0, MEM = 1905.3M, InitMEM = 1905.3M)
[03/31 14:44:45   436s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:44:45   436s] End delay calculation. (MEM=2363.13 CPU=0:00:04.6 REAL=0:00:01.0)
[03/31 14:44:45   436s] *** CDM Built up (cpu=0:00:04.8  real=0:00:01.0  mem= 2363.1M) ***
[03/31 14:44:45   436s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:07:15 mem=2363.1M)
[03/31 14:44:45   437s] 
[03/31 14:44:45   437s] ------------------------------------------------------------
[03/31 14:44:45   437s]              Initial Summary                             
[03/31 14:44:45   437s] ------------------------------------------------------------
[03/31 14:44:45   437s] 
[03/31 14:44:45   437s] Setup views included:
[03/31 14:44:45   437s]  default_emulate_view 
[03/31 14:44:45   437s] 
[03/31 14:44:45   437s] +--------------------+---------+
[03/31 14:44:45   437s] |     Setup mode     |   all   |
[03/31 14:44:45   437s] +--------------------+---------+
[03/31 14:44:45   437s] |           WNS (ns):|  0.000  |
[03/31 14:44:45   437s] |           TNS (ns):|  0.000  |
[03/31 14:44:45   437s] |    Violating Paths:|    0    |
[03/31 14:44:45   437s] |          All Paths:|  1765   |
[03/31 14:44:45   437s] +--------------------+---------+
[03/31 14:44:45   437s] 
[03/31 14:44:45   437s] +----------------+-------------------------------+------------------+
[03/31 14:44:45   437s] |                |              Real             |       Total      |
[03/31 14:44:45   437s] |    DRVs        +------------------+------------+------------------|
[03/31 14:44:45   437s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:44:45   437s] +----------------+------------------+------------+------------------+
[03/31 14:44:45   437s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:44:45   437s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:44:45   437s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:44:45   437s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:44:45   437s] +----------------+------------------+------------+------------------+
[03/31 14:44:45   437s] 
[03/31 14:44:45   437s] Density: 23.142%
[03/31 14:44:45   437s] ------------------------------------------------------------
[03/31 14:44:45   437s] **opt_design ... cpu = 0:00:09, real = 0:00:03, mem = 1905.3M, totSessionCpu=0:07:15 **
[03/31 14:44:45   437s] ** INFO : this run is activating low effort ccoptDesign flow
[03/31 14:44:45   437s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:44:45   437s] #spOpts: mergeVia=F 
[03/31 14:44:45   437s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/31 14:44:45   437s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/31 14:44:45   437s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/31 14:44:45   437s] 
[03/31 14:44:45   437s] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".
[03/31 14:44:45   437s] 
[03/31 14:44:45   437s] Type 'man IMPOPT-3663' for more detail.
[03/31 14:44:46   437s] 
[03/31 14:44:46   437s] Power view               = default_emulate_view
[03/31 14:44:46   437s] Number of VT partitions  = 3
[03/31 14:44:46   437s] Standard cells in design = 810
[03/31 14:44:46   437s] Instances in design      = 10561
[03/31 14:44:46   437s] 
[03/31 14:44:46   437s] Instance distribution across the VT partitions:
[03/31 14:44:46   437s] 
[03/31 14:44:46   437s]  LVT : inst = 5098 (48.3%), cells = 557 (69%)
[03/31 14:44:46   437s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5098 (48.3%)
[03/31 14:44:46   437s] 
[03/31 14:44:46   437s]  SVT : inst = 5393 (51.1%), cells = 197 (24%)
[03/31 14:44:46   437s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5393 (51.1%)
[03/31 14:44:46   437s] 
[03/31 14:44:46   437s]  HVT : inst = 0 (0.0%), cells = 29 (4%)
[03/31 14:44:46   437s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 0 (0.0%)
[03/31 14:44:46   437s] 
[03/31 14:44:46   437s] Reporting took 0 sec
[03/31 14:44:46   437s] **INFO : Setting latch borrow mode to budget during optimization
[03/31 14:44:47   439s] *** Starting optimizing excluded clock nets MEM= 1905.3M) ***
[03/31 14:44:47   439s] *info: No excluded clock nets to be optimized.
[03/31 14:44:47   439s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1905.3M) ***
[03/31 14:44:47   439s] *** Starting optimizing excluded clock nets MEM= 1905.3M) ***
[03/31 14:44:47   439s] *info: No excluded clock nets to be optimized.
[03/31 14:44:47   439s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1905.3M) ***
[03/31 14:44:48   440s] *** Timing NOT met, worst failing slack is 0.007
[03/31 14:44:48   440s] *** Check timing (0:00:00.0)
[03/31 14:44:48   440s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:44:48   440s] optDesignOneStep: Leakage Power Flow
[03/31 14:44:48   440s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:44:48   440s] **INFO: Flow update: Design timing is met.
[03/31 14:44:48   441s] 
[03/31 14:44:48   441s] ------------------------------------------------------------
[03/31 14:44:48   441s]      Summary (cpu=0.00min real=0.00min mem=1905.3M)                             
[03/31 14:44:48   441s] ------------------------------------------------------------
[03/31 14:44:48   441s] 
[03/31 14:44:48   441s] Setup views included:
[03/31 14:44:48   441s]  default_emulate_view 
[03/31 14:44:48   441s] 
[03/31 14:44:48   441s] +--------------------+---------+
[03/31 14:44:48   441s] |     Setup mode     |   all   |
[03/31 14:44:48   441s] +--------------------+---------+
[03/31 14:44:48   441s] |           WNS (ns):|  0.007  |
[03/31 14:44:48   441s] |           TNS (ns):|  0.000  |
[03/31 14:44:48   441s] |    Violating Paths:|    0    |
[03/31 14:44:48   441s] |          All Paths:|  1765   |
[03/31 14:44:48   441s] +--------------------+---------+
[03/31 14:44:48   441s] 
[03/31 14:44:48   441s] +----------------+-------------------------------+------------------+
[03/31 14:44:48   441s] |                |              Real             |       Total      |
[03/31 14:44:48   441s] |    DRVs        +------------------+------------+------------------|
[03/31 14:44:48   441s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:44:48   441s] +----------------+------------------+------------+------------------+
[03/31 14:44:48   441s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:44:48   441s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:44:48   441s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:44:48   441s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:44:48   441s] +----------------+------------------+------------+------------------+
[03/31 14:44:48   441s] 
[03/31 14:44:48   441s] Density: 23.142%
[03/31 14:44:48   441s] Routing Overflow: 0.01% H and 0.00% V
[03/31 14:44:48   441s] ------------------------------------------------------------
[03/31 14:44:48   441s] **opt_design ... cpu = 0:00:13, real = 0:00:06, mem = 1905.3M, totSessionCpu=0:07:19 **
[03/31 14:44:48   441s] Summary for sequential cells idenfication: 
[03/31 14:44:48   441s] Identified SBFF number: 128
[03/31 14:44:48   441s] Identified MBFF number: 0
[03/31 14:44:48   441s] Not identified SBFF number: 0
[03/31 14:44:48   441s] Not identified MBFF number: 0
[03/31 14:44:48   441s] Number of sequential cells which are not FFs: 106
[03/31 14:44:48   441s] 
[03/31 14:44:48   441s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:44:48   441s] optDesignOneStep: Leakage Power Flow
[03/31 14:44:48   441s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:44:48   441s] **INFO: Flow update: Design timing is met.
[03/31 14:44:49   442s] 
[03/31 14:44:49   442s] ------------------------------------------------------------
[03/31 14:44:49   442s]      Summary (cpu=0.00min real=0.00min mem=1905.3M)                             
[03/31 14:44:49   442s] ------------------------------------------------------------
[03/31 14:44:49   442s] 
[03/31 14:44:49   442s] Setup views included:
[03/31 14:44:49   442s]  default_emulate_view 
[03/31 14:44:49   442s] 
[03/31 14:44:49   442s] +--------------------+---------+
[03/31 14:44:49   442s] |     Setup mode     |   all   |
[03/31 14:44:49   442s] +--------------------+---------+
[03/31 14:44:49   442s] |           WNS (ns):|  0.007  |
[03/31 14:44:49   442s] |           TNS (ns):|  0.000  |
[03/31 14:44:49   442s] |    Violating Paths:|    0    |
[03/31 14:44:49   442s] |          All Paths:|  1765   |
[03/31 14:44:49   442s] +--------------------+---------+
[03/31 14:44:49   442s] 
[03/31 14:44:49   442s] +----------------+-------------------------------+------------------+
[03/31 14:44:49   442s] |                |              Real             |       Total      |
[03/31 14:44:49   442s] |    DRVs        +------------------+------------+------------------|
[03/31 14:44:49   442s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:44:49   442s] +----------------+------------------+------------+------------------+
[03/31 14:44:49   442s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:44:49   442s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:44:49   442s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:44:49   442s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:44:49   442s] +----------------+------------------+------------+------------------+
[03/31 14:44:49   442s] 
[03/31 14:44:49   442s] Density: 23.142%
[03/31 14:44:49   442s] Routing Overflow: 0.01% H and 0.00% V
[03/31 14:44:49   442s] ------------------------------------------------------------
[03/31 14:44:49   442s] **opt_design ... cpu = 0:00:13, real = 0:00:07, mem = 1905.3M, totSessionCpu=0:07:20 **
[03/31 14:44:49   442s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:44:49   442s] optDesignOneStep: Leakage Power Flow
[03/31 14:44:49   442s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:44:49   442s] **INFO: Flow update: Design timing is met.
[03/31 14:44:49   442s] 
[03/31 14:44:49   442s] ------------------------------------------------------------
[03/31 14:44:49   442s]      Summary (cpu=0.00min real=0.00min mem=1905.3M)                             
[03/31 14:44:49   442s] ------------------------------------------------------------
[03/31 14:44:49   442s] 
[03/31 14:44:49   442s] Setup views included:
[03/31 14:44:49   442s]  default_emulate_view 
[03/31 14:44:49   442s] 
[03/31 14:44:49   442s] +--------------------+---------+
[03/31 14:44:49   442s] |     Setup mode     |   all   |
[03/31 14:44:49   442s] +--------------------+---------+
[03/31 14:44:49   442s] |           WNS (ns):|  0.007  |
[03/31 14:44:49   442s] |           TNS (ns):|  0.000  |
[03/31 14:44:49   442s] |    Violating Paths:|    0    |
[03/31 14:44:49   442s] |          All Paths:|  1765   |
[03/31 14:44:49   442s] +--------------------+---------+
[03/31 14:44:49   442s] 
[03/31 14:44:49   442s] +----------------+-------------------------------+------------------+
[03/31 14:44:49   442s] |                |              Real             |       Total      |
[03/31 14:44:49   442s] |    DRVs        +------------------+------------+------------------|
[03/31 14:44:49   442s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:44:49   442s] +----------------+------------------+------------+------------------+
[03/31 14:44:49   442s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:44:49   442s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:44:49   442s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:44:49   442s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:44:49   442s] +----------------+------------------+------------+------------------+
[03/31 14:44:49   442s] 
[03/31 14:44:49   442s] Density: 23.142%
[03/31 14:44:49   442s] Routing Overflow: 0.01% H and 0.00% V
[03/31 14:44:49   442s] ------------------------------------------------------------
[03/31 14:44:49   442s] **opt_design ... cpu = 0:00:14, real = 0:00:07, mem = 1905.3M, totSessionCpu=0:07:21 **
[03/31 14:44:49   442s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:44:49   442s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:44:49   442s] Info: 70 io nets excluded
[03/31 14:44:49   442s] Info: 88 nets with fixed/cover wires excluded.
[03/31 14:44:49   442s] Info: 89 clock nets excluded from IPO operation.
[03/31 14:44:53   446s] Adjusting target slack by 0.1 ns for power optimization
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] ------------------------------------------------------------
[03/31 14:44:53   446s]         Before Power Reclaim                             
[03/31 14:44:53   446s] ------------------------------------------------------------
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] Setup views included:
[03/31 14:44:53   446s]  default_emulate_view 
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] +--------------------+---------+
[03/31 14:44:53   446s] |     Setup mode     |   all   |
[03/31 14:44:53   446s] +--------------------+---------+
[03/31 14:44:53   446s] |           WNS (ns):|  0.007  |
[03/31 14:44:53   446s] |           TNS (ns):|  0.000  |
[03/31 14:44:53   446s] |    Violating Paths:|    0    |
[03/31 14:44:53   446s] |          All Paths:|  1765   |
[03/31 14:44:53   446s] +--------------------+---------+
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] +----------------+-------------------------------+------------------+
[03/31 14:44:53   446s] |                |              Real             |       Total      |
[03/31 14:44:53   446s] |    DRVs        +------------------+------------+------------------|
[03/31 14:44:53   446s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:44:53   446s] +----------------+------------------+------------+------------------+
[03/31 14:44:53   446s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:44:53   446s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:44:53   446s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:44:53   446s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:44:53   446s] +----------------+------------------+------------+------------------+
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] Density: 23.142%
[03/31 14:44:53   446s] ------------------------------------------------------------
[03/31 14:44:53   446s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:44:53   446s] Info: 70 io nets excluded
[03/31 14:44:53   446s] Info: 88 nets with fixed/cover wires excluded.
[03/31 14:44:53   446s] Info: 89 clock nets excluded from IPO operation.
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] Begin Power Analysis
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s]     0.00V	    gnd!
[03/31 14:44:53   446s]     0.00V	    gnd
[03/31 14:44:53   446s]     0.00V	    GND
[03/31 14:44:53   446s]     0.00V	    VSS
[03/31 14:44:53   446s]     0.00V	    vdd!
[03/31 14:44:53   446s]     0.00V	    vdd
[03/31 14:44:53   446s]     1.80V	    VDD
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] Begin Processing Timing Library for Power Calculation
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] Begin Processing Timing Library for Power Calculation
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] Begin Processing Power Net/Grid for Power Calculation
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.82MB/1331.82MB)
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] Begin Processing Timing Window Data for Power Calculation
[03/31 14:44:53   446s] 
[03/31 14:44:53   446s] CK: assigning clock clock to net clock
[03/31 14:44:54   446s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.82MB/1331.82MB)
[03/31 14:44:54   446s] 
[03/31 14:44:54   446s] Begin Processing User Attributes
[03/31 14:44:54   446s] 
[03/31 14:44:54   446s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.82MB/1331.82MB)
[03/31 14:44:54   446s] 
[03/31 14:44:54   446s] Begin Processing Signal Activity
[03/31 14:44:54   446s] 
[03/31 14:44:54   447s] 
[03/31 14:44:54   447s] Starting Levelizing
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT)
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT): 10%
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT): 20%
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT): 30%
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT): 40%
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT): 50%
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT): 60%
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT): 70%
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT): 80%
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT): 90%
[03/31 14:44:54   447s] 
[03/31 14:44:54   447s] Finished Levelizing
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT)
[03/31 14:44:54   447s] 
[03/31 14:44:54   447s] Starting Activity Propagation
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT)
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT): 10%
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT): 20%
[03/31 14:44:54   447s] 
[03/31 14:44:54   447s] Finished Activity Propagation
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT)
[03/31 14:44:54   447s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.96MB/1331.96MB)
[03/31 14:44:54   447s] 
[03/31 14:44:54   447s] Begin Power Computation
[03/31 14:44:54   447s] 
[03/31 14:44:54   447s]       ----------------------------------------------------------
[03/31 14:44:54   447s]       # of cell(s) missing both power/leakage table: 0
[03/31 14:44:54   447s]       # of cell(s) missing power table: 4
[03/31 14:44:54   447s]       # of cell(s) missing leakage table: 0
[03/31 14:44:54   447s]       # of MSMV cell(s) missing power_level: 0
[03/31 14:44:54   447s]       ----------------------------------------------------------
[03/31 14:44:54   447s] CellName                                  Missing Table(s)
[03/31 14:44:54   447s] CORNERP                                   internal power, 
[03/31 14:44:54   447s] GNDORPADP                                 internal power, 
[03/31 14:44:54   447s] VDDORPADP                                 internal power, 
[03/31 14:44:54   447s] VDDPADP                                   internal power, 
[03/31 14:44:54   447s] 
[03/31 14:44:54   447s] 
[03/31 14:44:54   447s] 
[03/31 14:44:54   447s] Starting Calculating power
[03/31 14:44:54   447s] 2023-Mar-31 14:44:54 (2023-Mar-31 17:44:54 GMT)
[03/31 14:44:54   447s] RAIL_VDDO           ICP                               IOPADS_INST/PAD_clock_I
[03/31 14:44:54   447s] RAIL_VDDO           BD8P                              IOPADS_INST/PAD_ram_req_O
[03/31 14:44:55   448s] RAIL_VDDR           VDDPADP                           IOPADS_INST/PAD_vdd_core_N
[03/31 14:44:55   448s] RAIL_VDDR           GNDORPADP                         IOPADS_INST/PAD_vss_core_N
[03/31 14:44:55   448s] 2023-Mar-31 14:44:55 (2023-Mar-31 17:44:55 GMT): 10%
[03/31 14:44:55   448s] 2023-Mar-31 14:44:55 (2023-Mar-31 17:44:55 GMT): 20%
[03/31 14:44:55   448s] 2023-Mar-31 14:44:55 (2023-Mar-31 17:44:55 GMT): 30%
[03/31 14:44:55   448s] 2023-Mar-31 14:44:55 (2023-Mar-31 17:44:55 GMT): 40%
[03/31 14:44:55   448s] 2023-Mar-31 14:44:55 (2023-Mar-31 17:44:55 GMT): 50%
[03/31 14:44:55   448s] 2023-Mar-31 14:44:55 (2023-Mar-31 17:44:55 GMT): 60%
[03/31 14:44:55   448s] 2023-Mar-31 14:44:55 (2023-Mar-31 17:44:55 GMT): 70%
[03/31 14:44:55   448s] 2023-Mar-31 14:44:55 (2023-Mar-31 17:44:55 GMT): 80%
[03/31 14:44:55   448s] 2023-Mar-31 14:44:55 (2023-Mar-31 17:44:55 GMT): 90%
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] Finished Calculating power
[03/31 14:44:55   448s] 2023-Mar-31 14:44:55 (2023-Mar-31 17:44:55 GMT)
[03/31 14:44:55   448s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1354.45MB/1354.45MB)
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] Begin Processing User Attributes
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1354.45MB/1354.45MB)
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1354.45MB/1354.45MB)
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] Begin Static Power Report Generation
[03/31 14:44:55   448s] *----------------------------------------------------------------------------------------
[03/31 14:44:55   448s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/31 14:44:55   448s] *	
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] * 	Date & Time:	2023-Mar-31 14:44:55 (2023-Mar-31 17:44:55 GMT)
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *----------------------------------------------------------------------------------------
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *	Design: miniMIPS_chip
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *	Liberty Libraries used:
[03/31 14:44:55   448s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/31 14:44:55   448s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *	Power Domain used:
[03/31 14:44:55   448s] *		Rail:        VDD 	Voltage:        1.8
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *       Power View : default_emulate_view
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *       User-Defined Activity : N.A.
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *       Activity File: N.A.
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *       Hierarchical Global Activity: N.A.
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *       Global Activity: N.A.
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *       Sequential Element Activity: 0.200000
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *       Primary Input Activity: 0.200000
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *       Default icg ratio: N.A.
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *       Global Comb ClockGate Ratio: N.A.
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *	Power Units = 1mW
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *	Time Units = 1e-09 secs
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] *       report_power -leakage
[03/31 14:44:55   448s] *
[03/31 14:44:55   448s] -----------------------------------------------------------------------------------------
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] Total Power
[03/31 14:44:55   448s] -----------------------------------------------------------------------------------------
[03/31 14:44:55   448s] Total Leakage Power:         0.00062135
[03/31 14:44:55   448s] -----------------------------------------------------------------------------------------
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] Group                           Leakage       Percentage 
[03/31 14:44:55   448s]                                 Power         (%)        
[03/31 14:44:55   448s] -----------------------------------------------------------------------------------------
[03/31 14:44:55   448s] Sequential                     0.0002544       39.92
[03/31 14:44:55   448s] Macro                          8.504e-07      0.1334
[03/31 14:44:55   448s] IO                             3.658e-06      0.5741
[03/31 14:44:55   448s] Combinational                  0.0003465       54.38
[03/31 14:44:55   448s] Clock (Combinational)          1.589e-05       2.494
[03/31 14:44:55   448s] Clock (Sequential)                     0           0
[03/31 14:44:55   448s] -----------------------------------------------------------------------------------------
[03/31 14:44:55   448s] Total                          0.0006213         100
[03/31 14:44:55   448s] -----------------------------------------------------------------------------------------
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] Rail                  Voltage   Leakage       Percentage 
[03/31 14:44:55   448s]                                 Power         (%)        
[03/31 14:44:55   448s] -----------------------------------------------------------------------------------------
[03/31 14:44:55   448s] VDD                       1.8  0.0006169       99.28
[03/31 14:44:55   448s] Default                   1.8   4.49e-06      0.7226
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] Clock                           Leakage       Percentage 
[03/31 14:44:55   448s]                                 Power         (%)        
[03/31 14:44:55   448s] -----------------------------------------------------------------------------------------
[03/31 14:44:55   448s] clock                          1.598e-05       2.573
[03/31 14:44:55   448s] -----------------------------------------------------------------------------------------
[03/31 14:44:55   448s] Total                          1.598e-05       2.573
[03/31 14:44:55   448s] -----------------------------------------------------------------------------------------
[03/31 14:44:55   448s]  
[03/31 14:44:55   448s]  
[03/31 14:44:55   448s] -----------------------------------------------------------------------------------------
[03/31 14:44:55   448s] *	Power Distribution Summary: 
[03/31 14:44:55   448s] * 		Highest Average Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/31 14:44:55   448s] * 		Highest Leakage Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/31 14:44:55   448s] * 		Total Cap: 	2.54183e-10 F
[03/31 14:44:55   448s] * 		Total instances in design: 16871
[03/31 14:44:55   448s] * 		Total instances in design with no power:     0
[03/31 14:44:55   448s] *                Total instances in design with no activty:     0
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s] * 		Total Fillers and Decap:  6300
[03/31 14:44:55   448s] -----------------------------------------------------------------------------------------
[03/31 14:44:55   448s]  
[03/31 14:44:55   448s] Total leakage power = 0.000621348 mW
[03/31 14:44:55   448s] Cell usage statistics:  
[03/31 14:44:55   448s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474186%) , 4.48992e-06 mW ( 0.722610% ) 
[03/31 14:44:55   448s] Library D_CELLS_MOSST_typ_1_80V_25C , 16791 cells ( 99.525814%) , 0.000616858 mW ( 99.277390% ) 
[03/31 14:44:55   448s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/31 14:44:55   448s] mem(process/total)=1354.46MB/1354.46MB)
[03/31 14:44:55   448s] 
[03/31 14:44:55   448s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:44:55   448s] UM:                                          0.000             0.007  report_power
[03/31 14:44:55   448s] Begin: Leakage Power Optimization
[03/31 14:44:58   451s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:44:58   451s] #spOpts: mergeVia=F 
[03/31 14:44:59   452s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 23.14
[03/31 14:44:59   452s] +----------+---------+--------+--------+------------+--------+
[03/31 14:44:59   452s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/31 14:44:59   452s] +----------+---------+--------+--------+------------+--------+
[03/31 14:44:59   452s] |    23.14%|        -|   0.000|   0.000|   0:00:00.0| 2773.3M|
[03/31 14:45:19   472s] |    23.14%|        0|   0.000|   0.000|   0:00:20.0| 2773.3M|
[03/31 14:45:19   472s] |    23.14%|        0|   0.000|   0.000|   0:00:00.0| 2773.3M|
[03/31 14:45:19   472s] +----------+---------+--------+--------+------------+--------+
[03/31 14:45:19   472s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 23.14
[03/31 14:45:19   472s] 
[03/31 14:45:19   472s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/31 14:45:19   472s] --------------------------------------------------------------
[03/31 14:45:19   472s] |                                   | Total     | Sequential |
[03/31 14:45:19   472s] --------------------------------------------------------------
[03/31 14:45:19   472s] | Num insts resized                 |       0  |       0    |
[03/31 14:45:19   472s] | Num insts undone                  |       0  |       0    |
[03/31 14:45:19   472s] | Num insts Downsized               |       0  |       0    |
[03/31 14:45:19   472s] | Num insts Samesized               |       0  |       0    |
[03/31 14:45:19   472s] | Num insts Upsized                 |       0  |       0    |
[03/31 14:45:19   472s] | Num multiple commits+uncommits    |       0  |       -    |
[03/31 14:45:19   472s] --------------------------------------------------------------
[03/31 14:45:19   472s] ** Finished Core Leakage Power Optimization (cpu = 0:00:24.1) (real = 0:00:24.0) **
[03/31 14:45:19   472s] *** Finished Leakage Power Optimization (cpu=0:00:24, real=0:00:24, mem=1989.54M, totSessionCpu=0:07:51).
[03/31 14:45:19   472s] **INFO : Latch borrow mode reset to max_borrow
[03/31 14:45:19   472s] Multi-CPU acceleration using 8 CPU(s).
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] Begin Power Analysis
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s]     0.00V	    gnd!
[03/31 14:45:20   472s]     0.00V	    gnd
[03/31 14:45:20   472s]     0.00V	    GND
[03/31 14:45:20   472s]     0.00V	    VSS
[03/31 14:45:20   472s]     0.00V	    vdd!
[03/31 14:45:20   472s]     0.00V	    vdd
[03/31 14:45:20   472s]     1.80V	    VDD
[03/31 14:45:20   472s] Begin Processing Timing Library for Power Calculation
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] Begin Processing Timing Library for Power Calculation
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] Begin Processing Power Net/Grid for Power Calculation
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.19MB/1274.19MB)
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] Begin Processing Timing Window Data for Power Calculation
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.39MB/1274.39MB)
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] Begin Processing User Attributes
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.45MB/1274.45MB)
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] Begin Processing Signal Activity
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] Starting Activity Propagation
[03/31 14:45:20   472s] 2023-Mar-31 14:45:20 (2023-Mar-31 17:45:20 GMT)
[03/31 14:45:20   472s] 2023-Mar-31 14:45:20 (2023-Mar-31 17:45:20 GMT): 10%
[03/31 14:45:20   472s] 2023-Mar-31 14:45:20 (2023-Mar-31 17:45:20 GMT): 20%
[03/31 14:45:20   472s] 
[03/31 14:45:20   472s] Finished Activity Propagation
[03/31 14:45:20   472s] 2023-Mar-31 14:45:20 (2023-Mar-31 17:45:20 GMT)
[03/31 14:45:21   472s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.86MB/1274.86MB)
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] Begin Power Computation
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s]       ----------------------------------------------------------
[03/31 14:45:21   472s]       # of cell(s) missing both power/leakage table: 0
[03/31 14:45:21   472s]       # of cell(s) missing power table: 4
[03/31 14:45:21   472s]       # of cell(s) missing leakage table: 0
[03/31 14:45:21   472s]       # of MSMV cell(s) missing power_level: 0
[03/31 14:45:21   472s]       ----------------------------------------------------------
[03/31 14:45:21   472s] CellName                                  Missing Table(s)
[03/31 14:45:21   472s] CORNERP                                   internal power, 
[03/31 14:45:21   472s] GNDORPADP                                 internal power, 
[03/31 14:45:21   472s] VDDORPADP                                 internal power, 
[03/31 14:45:21   472s] VDDPADP                                   internal power, 
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] Starting Calculating power
[03/31 14:45:21   472s] 2023-Mar-31 14:45:21 (2023-Mar-31 17:45:21 GMT)
[03/31 14:45:21   472s] 2023-Mar-31 14:45:21 (2023-Mar-31 17:45:21 GMT): 10%
[03/31 14:45:21   472s] 2023-Mar-31 14:45:21 (2023-Mar-31 17:45:21 GMT): 20%
[03/31 14:45:21   472s] 2023-Mar-31 14:45:21 (2023-Mar-31 17:45:21 GMT): 30%
[03/31 14:45:21   472s] 2023-Mar-31 14:45:21 (2023-Mar-31 17:45:21 GMT): 40%
[03/31 14:45:21   472s] 2023-Mar-31 14:45:21 (2023-Mar-31 17:45:21 GMT): 50%
[03/31 14:45:21   472s] 2023-Mar-31 14:45:21 (2023-Mar-31 17:45:21 GMT): 60%
[03/31 14:45:21   472s] 2023-Mar-31 14:45:21 (2023-Mar-31 17:45:21 GMT): 70%
[03/31 14:45:21   472s] 2023-Mar-31 14:45:21 (2023-Mar-31 17:45:21 GMT): 80%
[03/31 14:45:21   472s] 2023-Mar-31 14:45:21 (2023-Mar-31 17:45:21 GMT): 90%
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] Finished Calculating power
[03/31 14:45:21   472s] 2023-Mar-31 14:45:21 (2023-Mar-31 17:45:21 GMT)
[03/31 14:45:21   472s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1288.68MB/1288.68MB)
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] Begin Processing User Attributes
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1288.68MB/1288.68MB)
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1288.71MB/1288.71MB)
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] Begin Static Power Report Generation
[03/31 14:45:21   472s] *----------------------------------------------------------------------------------------
[03/31 14:45:21   472s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/31 14:45:21   472s] *	
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] * 	Date & Time:	2023-Mar-31 14:45:21 (2023-Mar-31 17:45:21 GMT)
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *----------------------------------------------------------------------------------------
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *	Design: miniMIPS_chip
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *	Liberty Libraries used:
[03/31 14:45:21   472s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/31 14:45:21   472s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *	Power Domain used:
[03/31 14:45:21   472s] *		Rail:        VDD 	Voltage:        1.8
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *       Power View : default_emulate_view
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *       User-Defined Activity : N.A.
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *       Activity File: N.A.
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *       Hierarchical Global Activity: N.A.
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *       Global Activity: N.A.
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *       Sequential Element Activity: 0.200000
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *       Primary Input Activity: 0.200000
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *       Default icg ratio: N.A.
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *       Global Comb ClockGate Ratio: N.A.
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *	Power Units = 1mW
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *	Time Units = 1e-09 secs
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] *       report_power -leakage
[03/31 14:45:21   472s] *
[03/31 14:45:21   472s] -----------------------------------------------------------------------------------------
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] Total Power
[03/31 14:45:21   472s] -----------------------------------------------------------------------------------------
[03/31 14:45:21   472s] Total Leakage Power:         0.00062135
[03/31 14:45:21   472s] -----------------------------------------------------------------------------------------
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] Group                           Leakage       Percentage 
[03/31 14:45:21   472s]                                 Power         (%)        
[03/31 14:45:21   472s] -----------------------------------------------------------------------------------------
[03/31 14:45:21   472s] Sequential                     0.0002544       39.92
[03/31 14:45:21   472s] Macro                          8.504e-07      0.1334
[03/31 14:45:21   472s] IO                             3.658e-06      0.5741
[03/31 14:45:21   472s] Combinational                  0.0003465       54.38
[03/31 14:45:21   472s] Clock (Combinational)          1.589e-05       2.494
[03/31 14:45:21   472s] Clock (Sequential)                     0           0
[03/31 14:45:21   472s] -----------------------------------------------------------------------------------------
[03/31 14:45:21   472s] Total                          0.0006213         100
[03/31 14:45:21   472s] -----------------------------------------------------------------------------------------
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] Rail                  Voltage   Leakage       Percentage 
[03/31 14:45:21   472s]                                 Power         (%)        
[03/31 14:45:21   472s] -----------------------------------------------------------------------------------------
[03/31 14:45:21   472s] VDD                       1.8  0.0006169       99.28
[03/31 14:45:21   472s] Default                   1.8   4.49e-06      0.7226
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] Clock                           Leakage       Percentage 
[03/31 14:45:21   472s]                                 Power         (%)        
[03/31 14:45:21   472s] -----------------------------------------------------------------------------------------
[03/31 14:45:21   472s] clock                          1.598e-05       2.573
[03/31 14:45:21   472s] -----------------------------------------------------------------------------------------
[03/31 14:45:21   472s] Total                          1.598e-05       2.573
[03/31 14:45:21   472s] -----------------------------------------------------------------------------------------
[03/31 14:45:21   472s]  
[03/31 14:45:21   472s]  
[03/31 14:45:21   472s] -----------------------------------------------------------------------------------------
[03/31 14:45:21   472s] *	Power Distribution Summary: 
[03/31 14:45:21   472s] * 		Highest Average Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/31 14:45:21   472s] * 		Highest Leakage Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/31 14:45:21   472s] * 		Total Cap: 	2.54183e-10 F
[03/31 14:45:21   472s] * 		Total instances in design: 16871
[03/31 14:45:21   472s] * 		Total instances in design with no power:     0
[03/31 14:45:21   472s] *                Total instances in design with no activty:     0
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s] * 		Total Fillers and Decap:  6300
[03/31 14:45:21   472s] -----------------------------------------------------------------------------------------
[03/31 14:45:21   472s]  
[03/31 14:45:21   472s] Total leakage power = 0.000621348 mW
[03/31 14:45:21   472s] Cell usage statistics:  
[03/31 14:45:21   472s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474186%) , 4.48992e-06 mW ( 0.722610% ) 
[03/31 14:45:21   472s] Library D_CELLS_MOSST_typ_1_80V_25C , 16791 cells ( 99.525814%) , 0.000616858 mW ( 99.277390% ) 
[03/31 14:45:21   472s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/31 14:45:21   472s] mem(process/total)=1289.13MB/1289.13MB)
[03/31 14:45:21   472s] 
[03/31 14:45:21   472s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:45:21   472s] UM:                                                                   report_power
[03/31 14:45:22   475s] doiPBLastSyncSlave
[03/31 14:45:22   475s] <optDesign CMD> Restore Using all VT Cells
[03/31 14:45:22   476s] Effort level <high> specified for reg2reg path_group
[03/31 14:45:22   476s] Effort level <high> specified for reg2cgate path_group
[03/31 14:45:22   477s] Reported timing to dir ./timingReports
[03/31 14:45:22   477s] **opt_design ... cpu = 0:00:48, real = 0:00:40, mem = 1989.5M, totSessionCpu=0:07:55 **
[03/31 14:45:23   479s] 
[03/31 14:45:23   479s] ------------------------------------------------------------
[03/31 14:45:23   479s]      opt_design Final Summary                             
[03/31 14:45:23   479s] ------------------------------------------------------------
[03/31 14:45:23   479s] 
[03/31 14:45:23   479s] Setup views included:
[03/31 14:45:23   479s]  default_emulate_view 
[03/31 14:45:23   479s] 
[03/31 14:45:23   479s] +--------------------+---------+---------+---------+---------+
[03/31 14:45:23   479s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:45:23   479s] +--------------------+---------+---------+---------+---------+
[03/31 14:45:23   479s] |           WNS (ns):|  0.000  |  0.000  |  1.935  |  3.453  |
[03/31 14:45:23   479s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:45:23   479s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:45:23   479s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:45:23   479s] +--------------------+---------+---------+---------+---------+
[03/31 14:45:23   479s] 
[03/31 14:45:23   479s] +----------------+-------------------------------+------------------+
[03/31 14:45:23   479s] |                |              Real             |       Total      |
[03/31 14:45:23   479s] |    DRVs        +------------------+------------+------------------|
[03/31 14:45:23   479s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:45:23   479s] +----------------+------------------+------------+------------------+
[03/31 14:45:23   479s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:45:23   479s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:45:23   479s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:23   479s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:23   479s] +----------------+------------------+------------+------------------+
[03/31 14:45:23   479s] 
[03/31 14:45:23   479s] Density: 23.142%
[03/31 14:45:23   479s] Routing Overflow: 0.01% H and 0.00% V
[03/31 14:45:23   479s] ------------------------------------------------------------
[03/31 14:45:23   479s] **opt_design ... cpu = 0:00:50, real = 0:00:41, mem = 1987.5M, totSessionCpu=0:07:57 **
[03/31 14:45:24   479s] *** Finished opt_design ***
[03/31 14:45:24   479s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:45:24   479s] UM:                                          0.000             0.000  final
[03/31 14:45:24   479s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/31 14:45:24   479s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:45:24   479s] UM:                                                                   opt_design_postcts
[03/31 14:45:24   479s] 
[03/31 14:45:24   479s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:07 real=0:00:52.6)
[03/31 14:45:24   479s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[03/31 14:45:24   479s] Info: pop threads available for lower-level modules during optimization.
[03/31 14:45:24   480s] Set place::cacheFPlanSiteMark to 0
[03/31 14:45:24   480s] (ccopt_design): dumping clock statistics to metric
[03/31 14:45:24   480s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clock' in RC corner default_emulate_rc_corner.
[03/31 14:45:24   480s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clock'. Using estimated values, based on estimated route, as a fallback.
[03/31 14:45:25   480s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:45:25   480s] UM:                                                                   report_ccopt_clock_trees
[03/31 14:45:25   480s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:45:25   480s] UM:                                                                   report_ccopt_skew_groups
[03/31 14:45:25   481s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/31 14:45:25   481s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:45:25   481s] UM:         60.87            103             0.000             0.000  ccopt_design
[03/31 14:45:25   481s] 
[03/31 14:45:25   481s] *** Summary of all messages that are not suppressed in this session:
[03/31 14:45:25   481s] Severity  ID               Count  Summary                                  
[03/31 14:45:25   481s] ERROR     IMPSE-212            3  Syntax mapping: Un-mached '{' and '}' fo...
[03/31 14:45:25   481s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[03/31 14:45:25   481s] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/31 14:45:25   481s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[03/31 14:45:25   481s] WARNING   IMPCCOPT-1041        4  The cts_source_output_max_transition_tim...
[03/31 14:45:25   481s] WARNING   IMPCCOPT-1304        1  Net %s unexpectedly has no routing prese...
[03/31 14:45:25   481s] WARNING   IMPCCOPT-2171        7  Unable to get/extract RC parasitics for ...
[03/31 14:45:25   481s] WARNING   IMPCCOPT-2169        7  Cannot extract parasitics for %s net '%s...
[03/31 14:45:25   481s] WARNING   IMPCCOPT-1182        6  The cts_clock_gating_cells property has ...
[03/31 14:45:25   481s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[03/31 14:45:25   481s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[03/31 14:45:25   481s] *** Message Summary: 34 warning(s), 3 error(s)
[03/31 14:45:25   481s] 
[03/31 14:45:25   481s] **ccopt_design ... cpu = 0:02:14, real = 0:01:43, mem = 1931.5M, totSessionCpu=0:07:58 **
[03/31 14:45:25   481s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/31 14:45:25   481s] Type 'man IMPEXT-3493' for more detail.
[03/31 14:45:25   481s] Start to check current routing status for nets...
[03/31 14:45:25   481s] Using hname+ instead name for net compare
[03/31 14:45:25   481s] Activating lazyNetListOrdering
[03/31 14:45:25   481s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/31 14:45:25   481s] All nets are already routed correctly.
[03/31 14:45:25   481s] End to check current routing status for nets (mem=1931.5M)
[03/31 14:45:25   481s] Extraction called for design 'miniMIPS_chip' of instances=16871 and nets=12118 using extraction engine 'preRoute' .
[03/31 14:45:25   481s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:45:25   481s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:45:25   481s] PreRoute RC Extraction called for design miniMIPS_chip.
[03/31 14:45:25   481s] RC Extraction called in multi-corner(1) mode.
[03/31 14:45:25   481s] RCMode: PreRoute
[03/31 14:45:25   481s]       RC Corner Indexes            0   
[03/31 14:45:25   481s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:45:25   481s] Resistance Scaling Factor    : 1.00000 
[03/31 14:45:25   481s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:45:25   481s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:45:25   481s] Shrink Factor                : 1.00000
[03/31 14:45:25   481s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:45:25   481s] Using capacitance table file ...
[03/31 14:45:25   481s] Updating RC grid for preRoute extraction ...
[03/31 14:45:25   481s] Initializing multi-corner capacitance tables ... 
[03/31 14:45:25   481s] Initializing multi-corner resistance tables ...
[03/31 14:45:25   481s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1931.512M)
[03/31 14:45:26   481s] Effort level <high> specified for reg2reg path_group
[03/31 14:45:26   482s] Effort level <high> specified for reg2cgate path_group
[03/31 14:45:27   482s] #################################################################################
[03/31 14:45:27   482s] # Design Stage: PreRoute
[03/31 14:45:27   482s] # Design Name: miniMIPS_chip
[03/31 14:45:27   482s] # Design Mode: 90nm
[03/31 14:45:27   482s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:45:27   482s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:45:27   482s] # Signoff Settings: SI Off 
[03/31 14:45:27   482s] #################################################################################
[03/31 14:45:27   482s] Calculate delays in Single mode...
[03/31 14:45:27   483s] Topological Sorting (CPU = 0:00:00.0, MEM = 1872.7M, InitMEM = 1872.7M)
[03/31 14:45:28   487s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:45:28   487s] End delay calculation. (MEM=2309.52 CPU=0:00:04.5 REAL=0:00:01.0)
[03/31 14:45:28   487s] *** CDM Built up (cpu=0:00:05.0  real=0:00:01.0  mem= 2309.5M) ***
[03/31 14:45:28   488s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:08:05 mem=2309.5M)
[03/31 14:45:29   489s] 
[03/31 14:45:29   489s] ------------------------------------------------------------
[03/31 14:45:29   489s]          time_design Summary                             
[03/31 14:45:29   489s] ------------------------------------------------------------
[03/31 14:45:29   489s] 
[03/31 14:45:29   489s] Setup views included:
[03/31 14:45:29   489s]  default_emulate_view 
[03/31 14:45:29   489s] 
[03/31 14:45:29   489s] +--------------------+---------+---------+---------+---------+
[03/31 14:45:29   489s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:45:29   489s] +--------------------+---------+---------+---------+---------+
[03/31 14:45:29   489s] |           WNS (ns):|  0.000  |  0.000  |  1.935  |  3.453  |
[03/31 14:45:29   489s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:45:29   489s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:45:29   489s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:45:29   489s] +--------------------+---------+---------+---------+---------+
[03/31 14:45:29   489s] 
[03/31 14:45:29   489s] +----------------+-------------------------------+------------------+
[03/31 14:45:29   489s] |                |              Real             |       Total      |
[03/31 14:45:29   489s] |    DRVs        +------------------+------------+------------------|
[03/31 14:45:29   489s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:45:29   489s] +----------------+------------------+------------+------------------+
[03/31 14:45:29   489s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:45:29   489s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:45:29   489s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:29   489s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:29   489s] +----------------+------------------+------------+------------------+
[03/31 14:45:29   489s] 
[03/31 14:45:29   489s] Density: 23.142%
[03/31 14:45:29   489s] Routing Overflow: 0.01% H and 0.00% V
[03/31 14:45:29   489s] ------------------------------------------------------------
[03/31 14:45:30   490s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/31 14:45:30   490s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:45:30   490s] UM:          9.04              5             0.000             0.000  time_design
[03/31 14:45:30   490s] Reported timing to dir ./timingReports
[03/31 14:45:30   490s] Total CPU time: 9.04 sec
[03/31 14:45:30   490s] Total Real time: 5.0 sec
[03/31 14:45:30   490s] Total Memory Usage: 1870.460938 Mbytes
[03/31 14:45:30   490s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/31 14:45:30   490s] Core basic site is core
[03/31 14:45:30   490s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:45:30   490s] Summary for sequential cells idenfication: 
[03/31 14:45:30   490s] Identified SBFF number: 128
[03/31 14:45:30   490s] Identified MBFF number: 0
[03/31 14:45:30   490s] Not identified SBFF number: 0
[03/31 14:45:30   490s] Not identified MBFF number: 0
[03/31 14:45:30   490s] Number of sequential cells which are not FFs: 106
[03/31 14:45:30   490s] 
[03/31 14:45:30   490s] #spOpts: mergeVia=F 
[03/31 14:45:31   490s] Info: 8 threads available for lower-level modules during optimization.
[03/31 14:45:31   490s] GigaOpt running with 8 threads.
[03/31 14:45:33   493s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1876.5M, totSessionCpu=0:08:11 **
[03/31 14:45:33   493s] *** opt_design -post_cts ***
[03/31 14:45:33   493s] DRC Margin: user margin 0.0; extra margin 0.2
[03/31 14:45:33   493s] Hold Target Slack: user slack 0
[03/31 14:45:33   493s] Setup Target Slack: user slack 0; extra slack 0.1
[03/31 14:45:33   493s] setUsefulSkewMode -noEcoRoute
[03/31 14:45:33   493s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[03/31 14:45:34   494s] Multi-VT timing optimization disabled based on library information.
[03/31 14:45:34   494s] Summary for sequential cells idenfication: 
[03/31 14:45:34   494s] Identified SBFF number: 128
[03/31 14:45:34   494s] Identified MBFF number: 0
[03/31 14:45:34   494s] Not identified SBFF number: 0
[03/31 14:45:34   494s] Not identified MBFF number: 0
[03/31 14:45:34   494s] Number of sequential cells which are not FFs: 106
[03/31 14:45:34   494s] 
[03/31 14:45:34   494s] Start to check current routing status for nets...
[03/31 14:45:34   494s] Using hname+ instead name for net compare
[03/31 14:45:34   494s] Activating lazyNetListOrdering
[03/31 14:45:34   494s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/31 14:45:34   494s] All nets are already routed correctly.
[03/31 14:45:34   494s] End to check current routing status for nets (mem=1876.5M)
[03/31 14:45:38   498s] Compute RC Scale Done ...
[03/31 14:45:38   499s] 
[03/31 14:45:38   499s] ------------------------------------------------------------
[03/31 14:45:38   499s]              Initial Summary                             
[03/31 14:45:38   499s] ------------------------------------------------------------
[03/31 14:45:38   499s] 
[03/31 14:45:38   499s] Setup views included:
[03/31 14:45:38   499s]  default_emulate_view 
[03/31 14:45:38   499s] 
[03/31 14:45:38   499s] +--------------------+---------+
[03/31 14:45:38   499s] |     Setup mode     |   all   |
[03/31 14:45:38   499s] +--------------------+---------+
[03/31 14:45:38   499s] |           WNS (ns):|  0.000  |
[03/31 14:45:38   499s] |           TNS (ns):|  0.000  |
[03/31 14:45:38   499s] |    Violating Paths:|    0    |
[03/31 14:45:38   499s] |          All Paths:|  1765   |
[03/31 14:45:38   499s] +--------------------+---------+
[03/31 14:45:38   499s] 
[03/31 14:45:38   499s] +----------------+-------------------------------+------------------+
[03/31 14:45:38   499s] |                |              Real             |       Total      |
[03/31 14:45:38   499s] |    DRVs        +------------------+------------+------------------|
[03/31 14:45:38   499s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:45:38   499s] +----------------+------------------+------------+------------------+
[03/31 14:45:38   499s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:45:38   499s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:45:38   499s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:38   499s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:38   499s] +----------------+------------------+------------+------------------+
[03/31 14:45:38   499s] 
[03/31 14:45:38   499s] Density: 23.142%
[03/31 14:45:38   499s] ------------------------------------------------------------
[03/31 14:45:38   499s] **opt_design ... cpu = 0:00:06, real = 0:00:05, mem = 1920.2M, totSessionCpu=0:08:17 **
[03/31 14:45:38   499s] ** INFO : this run is activating low effort ccoptDesign flow
[03/31 14:45:38   499s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:45:38   499s] #spOpts: mergeVia=F 
[03/31 14:45:39   499s] 
[03/31 14:45:39   499s] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".
[03/31 14:45:39   499s] 
[03/31 14:45:39   499s] Type 'man IMPOPT-3663' for more detail.
[03/31 14:45:39   500s] 
[03/31 14:45:39   500s] Power view               = default_emulate_view
[03/31 14:45:39   500s] Number of VT partitions  = 3
[03/31 14:45:39   500s] Standard cells in design = 810
[03/31 14:45:39   500s] Instances in design      = 10561
[03/31 14:45:39   500s] 
[03/31 14:45:39   500s] Instance distribution across the VT partitions:
[03/31 14:45:39   500s] 
[03/31 14:45:39   500s]  LVT : inst = 5098 (48.3%), cells = 557 (69%)
[03/31 14:45:39   500s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5098 (48.3%)
[03/31 14:45:39   500s] 
[03/31 14:45:39   500s]  SVT : inst = 5393 (51.1%), cells = 197 (24%)
[03/31 14:45:39   500s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5393 (51.1%)
[03/31 14:45:39   500s] 
[03/31 14:45:39   500s]  HVT : inst = 0 (0.0%), cells = 29 (4%)
[03/31 14:45:39   500s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 0 (0.0%)
[03/31 14:45:39   500s] 
[03/31 14:45:39   500s] Reporting took 0 sec
[03/31 14:45:39   500s] **INFO : Setting latch borrow mode to budget during optimization
[03/31 14:45:40   501s] *** Starting optimizing excluded clock nets MEM= 1920.2M) ***
[03/31 14:45:40   501s] *info: No excluded clock nets to be optimized.
[03/31 14:45:40   501s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1920.2M) ***
[03/31 14:45:40   501s] *** Starting optimizing excluded clock nets MEM= 1920.2M) ***
[03/31 14:45:40   501s] *info: No excluded clock nets to be optimized.
[03/31 14:45:40   501s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1920.2M) ***
[03/31 14:45:41   503s] *** Timing NOT met, worst failing slack is 0.007
[03/31 14:45:41   503s] *** Check timing (0:00:00.0)
[03/31 14:45:41   503s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:45:41   503s] optDesignOneStep: Leakage Power Flow
[03/31 14:45:41   503s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:45:41   503s] **INFO: Flow update: Design timing is met.
[03/31 14:45:41   503s] 
[03/31 14:45:41   503s] ------------------------------------------------------------
[03/31 14:45:41   503s]      Summary (cpu=0.00min real=0.00min mem=1920.2M)                             
[03/31 14:45:41   503s] ------------------------------------------------------------
[03/31 14:45:41   503s] 
[03/31 14:45:41   503s] Setup views included:
[03/31 14:45:41   503s]  default_emulate_view 
[03/31 14:45:41   503s] 
[03/31 14:45:41   503s] +--------------------+---------+
[03/31 14:45:41   503s] |     Setup mode     |   all   |
[03/31 14:45:41   503s] +--------------------+---------+
[03/31 14:45:41   503s] |           WNS (ns):|  0.007  |
[03/31 14:45:41   503s] |           TNS (ns):|  0.000  |
[03/31 14:45:41   503s] |    Violating Paths:|    0    |
[03/31 14:45:41   503s] |          All Paths:|  1765   |
[03/31 14:45:41   503s] +--------------------+---------+
[03/31 14:45:41   503s] 
[03/31 14:45:41   503s] +----------------+-------------------------------+------------------+
[03/31 14:45:41   503s] |                |              Real             |       Total      |
[03/31 14:45:41   503s] |    DRVs        +------------------+------------+------------------|
[03/31 14:45:41   503s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:45:41   503s] +----------------+------------------+------------+------------------+
[03/31 14:45:41   503s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:45:41   503s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:45:41   503s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:41   503s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:41   503s] +----------------+------------------+------------+------------------+
[03/31 14:45:41   503s] 
[03/31 14:45:41   503s] Density: 23.142%
[03/31 14:45:41   503s] Routing Overflow: 0.01% H and 0.00% V
[03/31 14:45:41   503s] ------------------------------------------------------------
[03/31 14:45:41   503s] **opt_design ... cpu = 0:00:10, real = 0:00:08, mem = 1920.2M, totSessionCpu=0:08:21 **
[03/31 14:45:41   503s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:45:41   503s] optDesignOneStep: Leakage Power Flow
[03/31 14:45:41   503s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:45:41   503s] **INFO: Flow update: Design timing is met.
[03/31 14:45:42   504s] 
[03/31 14:45:42   504s] ------------------------------------------------------------
[03/31 14:45:42   504s]      Summary (cpu=0.00min real=0.00min mem=1920.2M)                             
[03/31 14:45:42   504s] ------------------------------------------------------------
[03/31 14:45:42   504s] 
[03/31 14:45:42   504s] Setup views included:
[03/31 14:45:42   504s]  default_emulate_view 
[03/31 14:45:42   504s] 
[03/31 14:45:42   504s] +--------------------+---------+
[03/31 14:45:42   504s] |     Setup mode     |   all   |
[03/31 14:45:42   504s] +--------------------+---------+
[03/31 14:45:42   504s] |           WNS (ns):|  0.007  |
[03/31 14:45:42   504s] |           TNS (ns):|  0.000  |
[03/31 14:45:42   504s] |    Violating Paths:|    0    |
[03/31 14:45:42   504s] |          All Paths:|  1765   |
[03/31 14:45:42   504s] +--------------------+---------+
[03/31 14:45:42   504s] 
[03/31 14:45:42   504s] +----------------+-------------------------------+------------------+
[03/31 14:45:42   504s] |                |              Real             |       Total      |
[03/31 14:45:42   504s] |    DRVs        +------------------+------------+------------------|
[03/31 14:45:42   504s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:45:42   504s] +----------------+------------------+------------+------------------+
[03/31 14:45:42   504s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:45:42   504s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:45:42   504s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:42   504s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:42   504s] +----------------+------------------+------------+------------------+
[03/31 14:45:42   504s] 
[03/31 14:45:42   504s] Density: 23.142%
[03/31 14:45:42   504s] Routing Overflow: 0.01% H and 0.00% V
[03/31 14:45:42   504s] ------------------------------------------------------------
[03/31 14:45:42   504s] **opt_design ... cpu = 0:00:11, real = 0:00:09, mem = 1920.2M, totSessionCpu=0:08:22 **
[03/31 14:45:42   504s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:45:42   504s] optDesignOneStep: Leakage Power Flow
[03/31 14:45:42   504s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:45:42   504s] **INFO: Flow update: Design timing is met.
[03/31 14:45:43   504s] 
[03/31 14:45:43   504s] ------------------------------------------------------------
[03/31 14:45:43   504s]      Summary (cpu=0.00min real=0.00min mem=1920.2M)                             
[03/31 14:45:43   504s] ------------------------------------------------------------
[03/31 14:45:43   504s] 
[03/31 14:45:43   504s] Setup views included:
[03/31 14:45:43   504s]  default_emulate_view 
[03/31 14:45:43   504s] 
[03/31 14:45:43   504s] +--------------------+---------+
[03/31 14:45:43   504s] |     Setup mode     |   all   |
[03/31 14:45:43   504s] +--------------------+---------+
[03/31 14:45:43   504s] |           WNS (ns):|  0.007  |
[03/31 14:45:43   504s] |           TNS (ns):|  0.000  |
[03/31 14:45:43   504s] |    Violating Paths:|    0    |
[03/31 14:45:43   504s] |          All Paths:|  1765   |
[03/31 14:45:43   504s] +--------------------+---------+
[03/31 14:45:43   504s] 
[03/31 14:45:43   504s] +----------------+-------------------------------+------------------+
[03/31 14:45:43   504s] |                |              Real             |       Total      |
[03/31 14:45:43   504s] |    DRVs        +------------------+------------+------------------|
[03/31 14:45:43   504s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:45:43   504s] +----------------+------------------+------------+------------------+
[03/31 14:45:43   504s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:45:43   504s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:45:43   504s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:43   504s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:43   504s] +----------------+------------------+------------+------------------+
[03/31 14:45:43   504s] 
[03/31 14:45:43   504s] Density: 23.142%
[03/31 14:45:43   504s] Routing Overflow: 0.01% H and 0.00% V
[03/31 14:45:43   504s] ------------------------------------------------------------
[03/31 14:45:43   504s] **opt_design ... cpu = 0:00:11, real = 0:00:10, mem = 1920.2M, totSessionCpu=0:08:22 **
[03/31 14:45:43   504s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   504s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:45:43   505s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:45:43   505s] Info: 70 io nets excluded
[03/31 14:45:43   505s] Info: 88 nets with fixed/cover wires excluded.
[03/31 14:45:43   505s] Info: 89 clock nets excluded from IPO operation.
[03/31 14:45:43   505s] Adjusting target slack by 0.1 ns for power optimization
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] ------------------------------------------------------------
[03/31 14:45:44   506s]         Before Power Reclaim                             
[03/31 14:45:44   506s] ------------------------------------------------------------
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Setup views included:
[03/31 14:45:44   506s]  default_emulate_view 
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] +--------------------+---------+
[03/31 14:45:44   506s] |     Setup mode     |   all   |
[03/31 14:45:44   506s] +--------------------+---------+
[03/31 14:45:44   506s] |           WNS (ns):|  0.007  |
[03/31 14:45:44   506s] |           TNS (ns):|  0.000  |
[03/31 14:45:44   506s] |    Violating Paths:|    0    |
[03/31 14:45:44   506s] |          All Paths:|  1765   |
[03/31 14:45:44   506s] +--------------------+---------+
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] +----------------+-------------------------------+------------------+
[03/31 14:45:44   506s] |                |              Real             |       Total      |
[03/31 14:45:44   506s] |    DRVs        +------------------+------------+------------------|
[03/31 14:45:44   506s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:45:44   506s] +----------------+------------------+------------+------------------+
[03/31 14:45:44   506s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:45:44   506s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:45:44   506s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:44   506s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:45:44   506s] +----------------+------------------+------------+------------------+
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Density: 23.142%
[03/31 14:45:44   506s] ------------------------------------------------------------
[03/31 14:45:44   506s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:45:44   506s] Info: 70 io nets excluded
[03/31 14:45:44   506s] Info: 88 nets with fixed/cover wires excluded.
[03/31 14:45:44   506s] Info: 89 clock nets excluded from IPO operation.
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Begin Power Analysis
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s]     0.00V	    gnd!
[03/31 14:45:44   506s]     0.00V	    gnd
[03/31 14:45:44   506s]     0.00V	    GND
[03/31 14:45:44   506s]     0.00V	    VSS
[03/31 14:45:44   506s]     0.00V	    vdd!
[03/31 14:45:44   506s]     0.00V	    vdd
[03/31 14:45:44   506s]     1.80V	    VDD
[03/31 14:45:44   506s] Begin Processing Timing Library for Power Calculation
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Begin Processing Timing Library for Power Calculation
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Begin Processing Power Net/Grid for Power Calculation
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1353.44MB/1353.44MB)
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Begin Processing Timing Window Data for Power Calculation
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1353.44MB/1353.44MB)
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Begin Processing User Attributes
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1353.44MB/1353.44MB)
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Begin Processing Signal Activity
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Starting Activity Propagation
[03/31 14:45:44   506s] 2023-Mar-31 14:45:44 (2023-Mar-31 17:45:44 GMT)
[03/31 14:45:44   506s] 2023-Mar-31 14:45:44 (2023-Mar-31 17:45:44 GMT): 10%
[03/31 14:45:44   506s] 2023-Mar-31 14:45:44 (2023-Mar-31 17:45:44 GMT): 20%
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Finished Activity Propagation
[03/31 14:45:44   506s] 2023-Mar-31 14:45:44 (2023-Mar-31 17:45:44 GMT)
[03/31 14:45:44   506s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1353.58MB/1353.58MB)
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Begin Power Computation
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s]       ----------------------------------------------------------
[03/31 14:45:44   506s]       # of cell(s) missing both power/leakage table: 0
[03/31 14:45:44   506s]       # of cell(s) missing power table: 4
[03/31 14:45:44   506s]       # of cell(s) missing leakage table: 0
[03/31 14:45:44   506s]       # of MSMV cell(s) missing power_level: 0
[03/31 14:45:44   506s]       ----------------------------------------------------------
[03/31 14:45:44   506s] CellName                                  Missing Table(s)
[03/31 14:45:44   506s] CORNERP                                   internal power, 
[03/31 14:45:44   506s] GNDORPADP                                 internal power, 
[03/31 14:45:44   506s] VDDORPADP                                 internal power, 
[03/31 14:45:44   506s] VDDPADP                                   internal power, 
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] 
[03/31 14:45:44   506s] Starting Calculating power
[03/31 14:45:44   506s] 2023-Mar-31 14:45:44 (2023-Mar-31 17:45:44 GMT)
[03/31 14:45:45   507s] 2023-Mar-31 14:45:45 (2023-Mar-31 17:45:45 GMT): 10%
[03/31 14:45:45   507s] 2023-Mar-31 14:45:45 (2023-Mar-31 17:45:45 GMT): 20%
[03/31 14:45:45   507s] 2023-Mar-31 14:45:45 (2023-Mar-31 17:45:45 GMT): 30%
[03/31 14:45:45   507s] 2023-Mar-31 14:45:45 (2023-Mar-31 17:45:45 GMT): 40%
[03/31 14:45:45   507s] 2023-Mar-31 14:45:45 (2023-Mar-31 17:45:45 GMT): 50%
[03/31 14:45:45   507s] 2023-Mar-31 14:45:45 (2023-Mar-31 17:45:45 GMT): 60%
[03/31 14:45:45   507s] 2023-Mar-31 14:45:45 (2023-Mar-31 17:45:45 GMT): 70%
[03/31 14:45:45   507s] 2023-Mar-31 14:45:45 (2023-Mar-31 17:45:45 GMT): 80%
[03/31 14:45:45   507s] 2023-Mar-31 14:45:45 (2023-Mar-31 17:45:45 GMT): 90%
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] Finished Calculating power
[03/31 14:45:45   507s] 2023-Mar-31 14:45:45 (2023-Mar-31 17:45:45 GMT)
[03/31 14:45:45   507s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1377.78MB/1377.78MB)
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] Begin Processing User Attributes
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1377.78MB/1377.78MB)
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1377.78MB/1377.78MB)
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] Begin Static Power Report Generation
[03/31 14:45:45   507s] *----------------------------------------------------------------------------------------
[03/31 14:45:45   507s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/31 14:45:45   507s] *	
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] * 	Date & Time:	2023-Mar-31 14:45:45 (2023-Mar-31 17:45:45 GMT)
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *----------------------------------------------------------------------------------------
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *	Design: miniMIPS_chip
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *	Liberty Libraries used:
[03/31 14:45:45   507s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/31 14:45:45   507s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *	Power Domain used:
[03/31 14:45:45   507s] *		Rail:        VDD 	Voltage:        1.8
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *       Power View : default_emulate_view
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *       User-Defined Activity : N.A.
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *       Activity File: N.A.
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *       Hierarchical Global Activity: N.A.
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *       Global Activity: N.A.
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *       Sequential Element Activity: 0.200000
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *       Primary Input Activity: 0.200000
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *       Default icg ratio: N.A.
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *       Global Comb ClockGate Ratio: N.A.
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *	Power Units = 1mW
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *	Time Units = 1e-09 secs
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] *       report_power -leakage
[03/31 14:45:45   507s] *
[03/31 14:45:45   507s] -----------------------------------------------------------------------------------------
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] Total Power
[03/31 14:45:45   507s] -----------------------------------------------------------------------------------------
[03/31 14:45:45   507s] Total Leakage Power:         0.00062135
[03/31 14:45:45   507s] -----------------------------------------------------------------------------------------
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] Group                           Leakage       Percentage 
[03/31 14:45:45   507s]                                 Power         (%)        
[03/31 14:45:45   507s] -----------------------------------------------------------------------------------------
[03/31 14:45:45   507s] Sequential                     0.0002544       39.92
[03/31 14:45:45   507s] Macro                          8.504e-07      0.1334
[03/31 14:45:45   507s] IO                             3.658e-06      0.5741
[03/31 14:45:45   507s] Combinational                  0.0003465       54.38
[03/31 14:45:45   507s] Clock (Combinational)          1.589e-05       2.494
[03/31 14:45:45   507s] Clock (Sequential)                     0           0
[03/31 14:45:45   507s] -----------------------------------------------------------------------------------------
[03/31 14:45:45   507s] Total                          0.0006213         100
[03/31 14:45:45   507s] -----------------------------------------------------------------------------------------
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] Rail                  Voltage   Leakage       Percentage 
[03/31 14:45:45   507s]                                 Power         (%)        
[03/31 14:45:45   507s] -----------------------------------------------------------------------------------------
[03/31 14:45:45   507s] VDD                       1.8  0.0006169       99.28
[03/31 14:45:45   507s] Default                   1.8   4.49e-06      0.7226
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] Clock                           Leakage       Percentage 
[03/31 14:45:45   507s]                                 Power         (%)        
[03/31 14:45:45   507s] -----------------------------------------------------------------------------------------
[03/31 14:45:45   507s] clock                          1.598e-05       2.573
[03/31 14:45:45   507s] -----------------------------------------------------------------------------------------
[03/31 14:45:45   507s] Total                          1.598e-05       2.573
[03/31 14:45:45   507s] -----------------------------------------------------------------------------------------
[03/31 14:45:45   507s]  
[03/31 14:45:45   507s]  
[03/31 14:45:45   507s] -----------------------------------------------------------------------------------------
[03/31 14:45:45   507s] *	Power Distribution Summary: 
[03/31 14:45:45   507s] * 		Highest Average Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/31 14:45:45   507s] * 		Highest Leakage Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/31 14:45:45   507s] * 		Total Cap: 	2.54183e-10 F
[03/31 14:45:45   507s] * 		Total instances in design: 16871
[03/31 14:45:45   507s] * 		Total instances in design with no power:     0
[03/31 14:45:45   507s] *                Total instances in design with no activty:     0
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s] * 		Total Fillers and Decap:  6300
[03/31 14:45:45   507s] -----------------------------------------------------------------------------------------
[03/31 14:45:45   507s]  
[03/31 14:45:45   507s] Total leakage power = 0.000621348 mW
[03/31 14:45:45   507s] Cell usage statistics:  
[03/31 14:45:45   507s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474186%) , 4.48992e-06 mW ( 0.722610% ) 
[03/31 14:45:45   507s] Library D_CELLS_MOSST_typ_1_80V_25C , 16791 cells ( 99.525814%) , 0.000616858 mW ( 99.277390% ) 
[03/31 14:45:45   507s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/31 14:45:45   507s] mem(process/total)=1377.91MB/1377.91MB)
[03/31 14:45:45   507s] 
[03/31 14:45:45   507s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:45:45   507s] UM:                                          0.000             0.007  report_power
[03/31 14:45:45   507s] Begin: Leakage Power Optimization
[03/31 14:45:48   510s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:45:48   510s] #spOpts: mergeVia=F 
[03/31 14:45:49   511s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 23.14
[03/31 14:45:49   511s] +----------+---------+--------+--------+------------+--------+
[03/31 14:45:49   511s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/31 14:45:49   511s] +----------+---------+--------+--------+------------+--------+
[03/31 14:45:49   511s] |    23.14%|        -|   0.000|   0.000|   0:00:00.0| 2696.7M|
[03/31 14:46:09   531s] |    23.14%|        0|   0.000|   0.000|   0:00:20.0| 2696.7M|
[03/31 14:46:09   531s] |    23.14%|        0|   0.000|   0.000|   0:00:00.0| 2696.7M|
[03/31 14:46:09   531s] +----------+---------+--------+--------+------------+--------+
[03/31 14:46:09   531s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 23.14
[03/31 14:46:09   531s] 
[03/31 14:46:09   531s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/31 14:46:09   531s] --------------------------------------------------------------
[03/31 14:46:09   531s] |                                   | Total     | Sequential |
[03/31 14:46:09   531s] --------------------------------------------------------------
[03/31 14:46:09   531s] | Num insts resized                 |       0  |       0    |
[03/31 14:46:09   531s] | Num insts undone                  |       0  |       0    |
[03/31 14:46:09   531s] | Num insts Downsized               |       0  |       0    |
[03/31 14:46:09   531s] | Num insts Samesized               |       0  |       0    |
[03/31 14:46:09   531s] | Num insts Upsized                 |       0  |       0    |
[03/31 14:46:09   531s] | Num multiple commits+uncommits    |       0  |       -    |
[03/31 14:46:09   531s] --------------------------------------------------------------
[03/31 14:46:09   531s] ** Finished Core Leakage Power Optimization (cpu = 0:00:23.9) (real = 0:00:24.0) **
[03/31 14:46:09   531s] *** Finished Leakage Power Optimization (cpu=0:00:24, real=0:00:24, mem=1945.62M, totSessionCpu=0:08:49).
[03/31 14:46:09   532s] **INFO : Latch borrow mode reset to max_borrow
[03/31 14:46:09   532s] Multi-CPU acceleration using 8 CPU(s).
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s] Begin Power Analysis
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s]     0.00V	    gnd!
[03/31 14:46:10   532s]     0.00V	    gnd
[03/31 14:46:10   532s]     0.00V	    GND
[03/31 14:46:10   532s]     0.00V	    VSS
[03/31 14:46:10   532s]     0.00V	    vdd!
[03/31 14:46:10   532s]     0.00V	    vdd
[03/31 14:46:10   532s]     1.80V	    VDD
[03/31 14:46:10   532s] Begin Processing Timing Library for Power Calculation
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s] Begin Processing Timing Library for Power Calculation
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s] Begin Processing Power Net/Grid for Power Calculation
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1241.06MB/1241.06MB)
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s] Begin Processing Timing Window Data for Power Calculation
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1241.27MB/1241.27MB)
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s] Begin Processing User Attributes
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1241.32MB/1241.32MB)
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s] Begin Processing Signal Activity
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s] 
[03/31 14:46:10   532s] Starting Activity Propagation
[03/31 14:46:10   532s] 2023-Mar-31 14:46:10 (2023-Mar-31 17:46:10 GMT)
[03/31 14:46:10   532s] 2023-Mar-31 14:46:10 (2023-Mar-31 17:46:10 GMT): 10%
[03/31 14:46:10   532s] 2023-Mar-31 14:46:10 (2023-Mar-31 17:46:10 GMT): 20%
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] Finished Activity Propagation
[03/31 14:46:11   532s] 2023-Mar-31 14:46:11 (2023-Mar-31 17:46:11 GMT)
[03/31 14:46:11   532s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1241.73MB/1241.73MB)
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] Begin Power Computation
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s]       ----------------------------------------------------------
[03/31 14:46:11   532s]       # of cell(s) missing both power/leakage table: 0
[03/31 14:46:11   532s]       # of cell(s) missing power table: 4
[03/31 14:46:11   532s]       # of cell(s) missing leakage table: 0
[03/31 14:46:11   532s]       # of MSMV cell(s) missing power_level: 0
[03/31 14:46:11   532s]       ----------------------------------------------------------
[03/31 14:46:11   532s] CellName                                  Missing Table(s)
[03/31 14:46:11   532s] CORNERP                                   internal power, 
[03/31 14:46:11   532s] GNDORPADP                                 internal power, 
[03/31 14:46:11   532s] VDDORPADP                                 internal power, 
[03/31 14:46:11   532s] VDDPADP                                   internal power, 
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] Starting Calculating power
[03/31 14:46:11   532s] 2023-Mar-31 14:46:11 (2023-Mar-31 17:46:11 GMT)
[03/31 14:46:11   532s] 2023-Mar-31 14:46:11 (2023-Mar-31 17:46:11 GMT): 10%
[03/31 14:46:11   532s] 2023-Mar-31 14:46:11 (2023-Mar-31 17:46:11 GMT): 20%
[03/31 14:46:11   532s] 2023-Mar-31 14:46:11 (2023-Mar-31 17:46:11 GMT): 30%
[03/31 14:46:11   532s] 2023-Mar-31 14:46:11 (2023-Mar-31 17:46:11 GMT): 40%
[03/31 14:46:11   532s] 2023-Mar-31 14:46:11 (2023-Mar-31 17:46:11 GMT): 50%
[03/31 14:46:11   532s] 2023-Mar-31 14:46:11 (2023-Mar-31 17:46:11 GMT): 60%
[03/31 14:46:11   532s] 2023-Mar-31 14:46:11 (2023-Mar-31 17:46:11 GMT): 70%
[03/31 14:46:11   532s] 2023-Mar-31 14:46:11 (2023-Mar-31 17:46:11 GMT): 80%
[03/31 14:46:11   532s] 2023-Mar-31 14:46:11 (2023-Mar-31 17:46:11 GMT): 90%
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] Finished Calculating power
[03/31 14:46:11   532s] 2023-Mar-31 14:46:11 (2023-Mar-31 17:46:11 GMT)
[03/31 14:46:11   532s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1255.53MB/1255.53MB)
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] Begin Processing User Attributes
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1255.53MB/1255.53MB)
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1255.55MB/1255.55MB)
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] Begin Static Power Report Generation
[03/31 14:46:11   532s] *----------------------------------------------------------------------------------------
[03/31 14:46:11   532s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/31 14:46:11   532s] *	
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] * 	Date & Time:	2023-Mar-31 14:46:11 (2023-Mar-31 17:46:11 GMT)
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *----------------------------------------------------------------------------------------
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *	Design: miniMIPS_chip
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *	Liberty Libraries used:
[03/31 14:46:11   532s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/31 14:46:11   532s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *	Power Domain used:
[03/31 14:46:11   532s] *		Rail:        VDD 	Voltage:        1.8
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *       Power View : default_emulate_view
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *       User-Defined Activity : N.A.
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *       Activity File: N.A.
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *       Hierarchical Global Activity: N.A.
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *       Global Activity: N.A.
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *       Sequential Element Activity: 0.200000
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *       Primary Input Activity: 0.200000
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *       Default icg ratio: N.A.
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *       Global Comb ClockGate Ratio: N.A.
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *	Power Units = 1mW
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *	Time Units = 1e-09 secs
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] *       report_power -leakage
[03/31 14:46:11   532s] *
[03/31 14:46:11   532s] -----------------------------------------------------------------------------------------
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] Total Power
[03/31 14:46:11   532s] -----------------------------------------------------------------------------------------
[03/31 14:46:11   532s] Total Leakage Power:         0.00062135
[03/31 14:46:11   532s] -----------------------------------------------------------------------------------------
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] Group                           Leakage       Percentage 
[03/31 14:46:11   532s]                                 Power         (%)        
[03/31 14:46:11   532s] -----------------------------------------------------------------------------------------
[03/31 14:46:11   532s] Sequential                     0.0002544       39.92
[03/31 14:46:11   532s] Macro                          8.504e-07      0.1334
[03/31 14:46:11   532s] IO                             3.658e-06      0.5741
[03/31 14:46:11   532s] Combinational                  0.0003465       54.38
[03/31 14:46:11   532s] Clock (Combinational)          1.589e-05       2.494
[03/31 14:46:11   532s] Clock (Sequential)                     0           0
[03/31 14:46:11   532s] -----------------------------------------------------------------------------------------
[03/31 14:46:11   532s] Total                          0.0006213         100
[03/31 14:46:11   532s] -----------------------------------------------------------------------------------------
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] Rail                  Voltage   Leakage       Percentage 
[03/31 14:46:11   532s]                                 Power         (%)        
[03/31 14:46:11   532s] -----------------------------------------------------------------------------------------
[03/31 14:46:11   532s] VDD                       1.8  0.0006169       99.28
[03/31 14:46:11   532s] Default                   1.8   4.49e-06      0.7226
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] Clock                           Leakage       Percentage 
[03/31 14:46:11   532s]                                 Power         (%)        
[03/31 14:46:11   532s] -----------------------------------------------------------------------------------------
[03/31 14:46:11   532s] clock                          1.598e-05       2.573
[03/31 14:46:11   532s] -----------------------------------------------------------------------------------------
[03/31 14:46:11   532s] Total                          1.598e-05       2.573
[03/31 14:46:11   532s] -----------------------------------------------------------------------------------------
[03/31 14:46:11   532s]  
[03/31 14:46:11   532s]  
[03/31 14:46:11   532s] -----------------------------------------------------------------------------------------
[03/31 14:46:11   532s] *	Power Distribution Summary: 
[03/31 14:46:11   532s] * 		Highest Average Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/31 14:46:11   532s] * 		Highest Leakage Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/31 14:46:11   532s] * 		Total Cap: 	2.54183e-10 F
[03/31 14:46:11   532s] * 		Total instances in design: 16871
[03/31 14:46:11   532s] * 		Total instances in design with no power:     0
[03/31 14:46:11   532s] *                Total instances in design with no activty:     0
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s] * 		Total Fillers and Decap:  6300
[03/31 14:46:11   532s] -----------------------------------------------------------------------------------------
[03/31 14:46:11   532s]  
[03/31 14:46:11   532s] Total leakage power = 0.000621348 mW
[03/31 14:46:11   532s] Cell usage statistics:  
[03/31 14:46:11   532s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474186%) , 4.48992e-06 mW ( 0.722610% ) 
[03/31 14:46:11   532s] Library D_CELLS_MOSST_typ_1_80V_25C , 16791 cells ( 99.525814%) , 0.000616858 mW ( 99.277390% ) 
[03/31 14:46:11   532s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/31 14:46:11   532s] mem(process/total)=1255.94MB/1255.94MB)
[03/31 14:46:11   532s] 
[03/31 14:46:11   532s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:46:11   532s] UM:                                                                   report_power
[03/31 14:46:12   534s] doiPBLastSyncSlave
[03/31 14:46:12   534s] <optDesign CMD> Restore Using all VT Cells
[03/31 14:46:12   535s] Effort level <high> specified for reg2reg path_group
[03/31 14:46:12   535s] Effort level <high> specified for reg2cgate path_group
[03/31 14:46:12   537s] Reported timing to dir ./timingReports
[03/31 14:46:12   537s] **opt_design ... cpu = 0:00:43, real = 0:00:39, mem = 1947.6M, totSessionCpu=0:08:54 **
[03/31 14:46:14   538s] 
[03/31 14:46:14   538s] ------------------------------------------------------------
[03/31 14:46:14   538s]      opt_design Final Summary                             
[03/31 14:46:14   538s] ------------------------------------------------------------
[03/31 14:46:14   538s] 
[03/31 14:46:14   538s] Setup views included:
[03/31 14:46:14   538s]  default_emulate_view 
[03/31 14:46:14   538s] 
[03/31 14:46:14   538s] +--------------------+---------+---------+---------+---------+
[03/31 14:46:14   538s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:46:14   538s] +--------------------+---------+---------+---------+---------+
[03/31 14:46:14   538s] |           WNS (ns):|  0.000  |  0.000  |  1.935  |  3.453  |
[03/31 14:46:14   538s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:46:14   538s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:46:14   538s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:46:14   538s] +--------------------+---------+---------+---------+---------+
[03/31 14:46:14   538s] 
[03/31 14:46:14   538s] +----------------+-------------------------------+------------------+
[03/31 14:46:14   538s] |                |              Real             |       Total      |
[03/31 14:46:14   538s] |    DRVs        +------------------+------------+------------------|
[03/31 14:46:14   538s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:46:14   538s] +----------------+------------------+------------+------------------+
[03/31 14:46:14   538s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:46:14   538s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:46:14   538s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:46:14   538s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:46:14   538s] +----------------+------------------+------------+------------------+
[03/31 14:46:14   538s] 
[03/31 14:46:14   538s] Density: 23.142%
[03/31 14:46:14   538s] Routing Overflow: 0.01% H and 0.00% V
[03/31 14:46:14   538s] ------------------------------------------------------------
[03/31 14:46:14   538s] **opt_design ... cpu = 0:00:44, real = 0:00:41, mem = 1945.6M, totSessionCpu=0:08:55 **
[03/31 14:46:14   538s] *** Finished opt_design ***
[03/31 14:46:14   538s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:46:14   538s] UM:                                          0.000             0.000  final
[03/31 14:46:14   539s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/31 14:46:14   539s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:46:14   539s] UM:         48.54             44             0.000             0.000  opt_design_postcts
[03/31 14:46:14   539s] 
[03/31 14:46:14   539s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:58.9 real=0:00:52.7)
[03/31 14:46:14   539s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[03/31 14:46:14   539s] Info: pop threads available for lower-level modules during optimization.
[03/31 14:46:15   539s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/31 14:46:15   539s] Type 'man IMPEXT-3493' for more detail.
[03/31 14:46:15   539s] Start to check current routing status for nets...
[03/31 14:46:15   539s] Using hname+ instead name for net compare
[03/31 14:46:15   539s] Activating lazyNetListOrdering
[03/31 14:46:15   539s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/31 14:46:15   539s] All nets are already routed correctly.
[03/31 14:46:15   539s] End to check current routing status for nets (mem=1892.2M)
[03/31 14:46:15   539s] Extraction called for design 'miniMIPS_chip' of instances=16871 and nets=12118 using extraction engine 'preRoute' .
[03/31 14:46:15   539s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:46:15   539s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:46:15   539s] PreRoute RC Extraction called for design miniMIPS_chip.
[03/31 14:46:15   539s] RC Extraction called in multi-corner(1) mode.
[03/31 14:46:15   539s] RCMode: PreRoute
[03/31 14:46:15   539s]       RC Corner Indexes            0   
[03/31 14:46:15   539s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:46:15   539s] Resistance Scaling Factor    : 1.00000 
[03/31 14:46:15   539s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:46:15   539s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:46:15   539s] Shrink Factor                : 1.00000
[03/31 14:46:15   539s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:46:15   539s] Using capacitance table file ...
[03/31 14:46:15   539s] Updating RC grid for preRoute extraction ...
[03/31 14:46:15   539s] Initializing multi-corner capacitance tables ... 
[03/31 14:46:15   539s] Initializing multi-corner resistance tables ...
[03/31 14:46:15   539s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1892.215M)
[03/31 14:46:15   540s] Effort level <high> specified for reg2reg path_group
[03/31 14:46:16   540s] Effort level <high> specified for reg2cgate path_group
[03/31 14:46:16   541s] #################################################################################
[03/31 14:46:16   541s] # Design Stage: PreRoute
[03/31 14:46:16   541s] # Design Name: miniMIPS_chip
[03/31 14:46:16   541s] # Design Mode: 90nm
[03/31 14:46:16   541s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:46:16   541s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:46:16   541s] # Signoff Settings: SI Off 
[03/31 14:46:16   541s] #################################################################################
[03/31 14:46:16   541s] Calculate delays in Single mode...
[03/31 14:46:16   541s] Topological Sorting (CPU = 0:00:00.0, MEM = 1890.2M, InitMEM = 1890.2M)
[03/31 14:46:17   546s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:46:17   546s] End delay calculation. (MEM=2329.02 CPU=0:00:04.4 REAL=0:00:01.0)
[03/31 14:46:17   546s] *** CDM Built up (cpu=0:00:04.9  real=0:00:01.0  mem= 2329.0M) ***
[03/31 14:46:18   546s] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:02.0 totSessionCpu=0:09:03 mem=2329.0M)
[03/31 14:46:19   548s] 
[03/31 14:46:19   548s] ------------------------------------------------------------
[03/31 14:46:19   548s]          time_design Summary                             
[03/31 14:46:19   548s] ------------------------------------------------------------
[03/31 14:46:19   548s] 
[03/31 14:46:19   548s] Setup views included:
[03/31 14:46:19   548s]  default_emulate_view 
[03/31 14:46:19   548s] 
[03/31 14:46:19   548s] +--------------------+---------+---------+---------+---------+
[03/31 14:46:19   548s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:46:19   548s] +--------------------+---------+---------+---------+---------+
[03/31 14:46:19   548s] |           WNS (ns):|  0.000  |  0.000  |  1.935  |  3.453  |
[03/31 14:46:19   548s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:46:19   548s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:46:19   548s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:46:19   548s] +--------------------+---------+---------+---------+---------+
[03/31 14:46:19   548s] 
[03/31 14:46:19   548s] +----------------+-------------------------------+------------------+
[03/31 14:46:19   548s] |                |              Real             |       Total      |
[03/31 14:46:19   548s] |    DRVs        +------------------+------------+------------------|
[03/31 14:46:19   548s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:46:19   548s] +----------------+------------------+------------+------------------+
[03/31 14:46:19   548s] |   max_cap      |      0 (0)       |   0.000    |      6 (6)       |
[03/31 14:46:19   548s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:46:19   548s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:46:19   548s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:46:19   548s] +----------------+------------------+------------+------------------+
[03/31 14:46:19   548s] 
[03/31 14:46:19   548s] Density: 23.142%
[03/31 14:46:19   548s] Routing Overflow: 0.01% H and 0.00% V
[03/31 14:46:19   548s] ------------------------------------------------------------
[03/31 14:46:19   548s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/31 14:46:19   548s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:46:19   548s] UM:          9.08              5             0.000             0.000  time_design
[03/31 14:46:19   548s] Reported timing to dir ./timingReports
[03/31 14:46:19   548s] Total CPU time: 9.0 sec
[03/31 14:46:19   548s] Total Real time: 5.0 sec
[03/31 14:46:19   548s] Total Memory Usage: 1890.210938 Mbytes
[03/31 14:46:19   548s] ###############################################################
[03/31 14:46:19   548s] #  Generated by:      Cadence Innovus 15.20-p005_1
[03/31 14:46:19   548s] #  OS:                Linux x86_64(Host ID pgmicro02)
[03/31 14:46:19   548s] #  Generated on:      Fri Mar 31 14:46:19 2023
[03/31 14:46:19   548s] #  Design:            miniMIPS_chip
[03/31 14:46:19   548s] #  Command:           report_timing
[03/31 14:46:19   548s] ###############################################################
[03/31 14:46:19   549s] Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
[03/31 14:46:19   549s]              View:default_emulate_view
[03/31 14:46:19   549s]             Group:clock
[03/31 14:46:19   549s]        Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
[03/31 14:46:19   549s]             Clock:(R) clock
[03/31 14:46:19   549s]          Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D
[03/31 14:46:19   549s]             Clock:(F) clock
[03/31 14:46:19   549s]  
[03/31 14:46:19   549s]                            Capture             Launch
[03/31 14:46:19   549s]        Clock Edge:+          5.000              0.000
[03/31 14:46:19   549s]       Src Latency:+         -0.810             -0.927
[03/31 14:46:19   549s]       Net Latency:+          0.783 (P)          0.945 (P)
[03/31 14:46:19   549s]           Arrival:=          4.973              0.018
[03/31 14:46:19   549s]  
[03/31 14:46:19   549s]     Time Borrowed:+          2.254
[03/31 14:46:19   549s]     Required Time:=          7.227
[03/31 14:46:19   549s]      Launch Clock:-          0.018
[03/31 14:46:19   549s]         Data Path:-          7.209
[03/31 14:46:19   549s]             Slack:=          0.000
[03/31 14:46:19   549s] 
[03/31 14:46:19   549s] #-----------------------------------------------------------------------------------------------------------------------
[03/31 14:46:19   549s] # Timing Point                                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[03/31 14:46:19   549s] #                                                                                                  (ns)    (ns)     (ns)  
[03/31 14:46:19   549s] #-----------------------------------------------------------------------------------------------------------------------
[03/31 14:46:19   549s]   minimips_core_instance/U2_ei_EI_instr_reg[31]/C          -      C      R     (arrival)      33  0.234       -    0.018  
[03/31 14:46:19   549s]   minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q   R     DFRQX1          2      -   0.346    0.364  
[03/31 14:46:19   549s]   minimips_core_instance/g36181/Q                          -      D->Q   R     OR4X1           2  0.175   0.173    0.537  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g9135/Q                     -      A->Q   F     NO2X1           6  0.128   0.132    0.670  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g9131/Q                     -      B->Q   R     NA2I1X1         3  0.194   0.160    0.830  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g36081/Q                    -      A->Q   F     INX1            4  0.194   0.093    0.922  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g9118/Q                     -      A->Q   R     NA2X1           2  0.107   0.115    1.037  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g9106/Q                     -      A->Q   F     NA2X1           1  0.207   0.060    1.097  
[03/31 14:46:19   549s]   minimips_core_instance/g36180/Q                          -      E->Q   R     AN221X1         4  0.080   0.303    1.400  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g9088/Q                     -      A->Q   F     NA2X1           5  0.552   0.179    1.580  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g9079/Q                     -      A->Q   R     NO2X1           4  0.246   0.232    1.811  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g9062/Q                     -      A->Q   R     AND3X1          5  0.325   0.264    2.075  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g9055/Q                     -      A->Q   F     INX1            2  0.250   0.078    2.153  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g9038/Q                     -      A->Q   R     NO3X1           3  0.094   0.262    2.415  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g9029/Q                     -      A->Q   F     INX1            1  0.480   0.057    2.472  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g9001/Q                     -      C->Q   R     ON21X1          2  0.100   0.118    2.590  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g8975/Q                     -      E->Q   F     NO6X1           1  0.237   0.222    2.812  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g8968/Q                     -      B->Q   R     NA2I1X0        12  0.051   0.980    3.792  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g8960/Q                     -      A->Q   F     NA2X1           5  1.793   0.220    4.012  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g8937/Q                     -      A->Q   R     NO2X1           5  0.458   0.316    4.327  
[03/31 14:46:19   549s]   minimips_core_instance/U3_di_g8914/Q                     -      B->Q   R     AND2X1          5  0.392   0.404    4.731  
[03/31 14:46:19   549s]   minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q   R     EN2X1           1  0.595   0.185    4.916  
[03/31 14:46:19   549s]   minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q   R     AND6X1          3  0.179   0.286    5.202  
[03/31 14:46:19   549s]   minimips_core_instance/U6_renvoi_g2715/Q                 -      AN->Q  R     NO2I1X1        35  0.286   1.149    6.351  
[03/31 14:46:19   549s]   minimips_core_instance/U6_renvoi_g2713/Q                 -      A->Q   F     NO2X1           1  2.019   0.067    6.418  
[03/31 14:46:19   549s]   minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q   R     AN21X1          1  0.361   0.157    6.575  
[03/31 14:46:19   549s]   minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q   R     OR3X1           4  0.158   0.235    6.810  
[03/31 14:46:19   549s]   minimips_core_instance/g2731/Q                           -      C->Q   F     AN21X1          1  0.215   0.052    6.862  
[03/31 14:46:19   549s]   minimips_core_instance/g2680/Q                           -      C->Q   F     AO31X1          1  0.241   0.217    7.079  
[03/31 14:46:19   549s]   minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q   F     OR2X1           1  0.085   0.147    7.227  
[03/31 14:46:19   549s]   minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D      F     DLLQX1          1  0.055   0.000    7.227  
[03/31 14:46:19   549s] #-----------------------------------------------------------------------------------------------------------------------
[03/31 14:46:19   549s] 
[03/31 14:46:19   549s] [DEV]innovus 4> source physical/4_nano_route.tcl 
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1504.71 (MB), peak = 1504.71 (MB)
[03/31 14:47:45   552s] #**INFO: setDesignMode -flowEffort standard
[03/31 14:47:45   552s] #**INFO: mulit-cut via swapping is disabled by user.
[03/31 14:47:45   552s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/31 14:47:45   552s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/31 14:47:45   552s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/31 14:47:45   552s] #spOpts: no_cmu 
[03/31 14:47:45   552s] Core basic site is core
[03/31 14:47:45   552s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:47:45   552s] Begin checking placement ... (start mem=2103.1M, init mem=2103.1M)
[03/31 14:47:45   552s] *info: Placed = 16791          (Fixed = 6387)
[03/31 14:47:45   552s] *info: Unplaced = 0           
[03/31 14:47:45   552s] Placement Density:23.14%(274867/1187718)
[03/31 14:47:45   552s] Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.1; mem=2103.1M)
[03/31 14:47:45   552s] #**INFO: auto set of routeWithTimingDriven to true
[03/31 14:47:45   552s] #**INFO: auto set of routeWithSiDriven to true
[03/31 14:47:45   552s] 
[03/31 14:47:45   552s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/31 14:47:45   552s] *** Changed status on (88) nets in Clock.
[03/31 14:47:45   552s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2103.1M) ***
[03/31 14:47:45   552s] 
[03/31 14:47:45   552s] globalRoute
[03/31 14:47:45   552s] 
[03/31 14:47:45   552s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/31 14:47:45   552s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/31 14:47:45   552s] #setNanoRouteMode -routeWithSiDriven true
[03/31 14:47:45   552s] #setNanoRouteMode -routeWithTimingDriven true
[03/31 14:47:45   552s] #Start globalRoute on Fri Mar 31 14:47:45 2023
[03/31 14:47:45   552s] #
[03/31 14:47:45   552s] Updating RC grid for preRoute extraction ...
[03/31 14:47:45   552s] Initializing multi-corner capacitance tables ... 
[03/31 14:47:45   552s] Initializing multi-corner resistance tables ...
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_clock_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_reset_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_ram_ack_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_it_mat_I is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/31 14:47:45   553s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[03/31 14:47:45   553s] #To increase the message display limit, refer to the product command reference manual.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN clock in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN it_mat in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_ack in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[0] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[10] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[11] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[12] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[13] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[14] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[15] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[16] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[17] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[18] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[19] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[1] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[20] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[21] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[22] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[23] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (NRDB-733) PIN ram_adr[24] in CELL_VIEW miniMIPS_chip,init does not have physical port.
[03/31 14:47:46   553s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[03/31 14:47:46   553s] #To increase the message display limit, refer to the product command reference manual.
[03/31 14:47:46   553s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/31 14:47:46   553s] #Using multithreading with 8 threads.
[03/31 14:47:46   553s] #Start routing data preparation.
[03/31 14:47:46   553s] #Minimum voltage of a net in the design = 0.000.
[03/31 14:47:46   553s] #Maximum voltage of a net in the design = 1.800.
[03/31 14:47:46   553s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/31 14:47:46   553s] #Voltage range [0.000 - 1.800] has 12113 nets.
[03/31 14:47:46   553s] #Voltage range [1.799 - 1.800] has 1 net.
[03/31 14:47:46   553s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/31 14:47:46   553s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/31 14:47:46   553s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/31 14:47:46   553s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/31 14:47:46   553s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/31 14:47:46   553s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/31 14:47:46   554s] #Regenerating Ggrids automatically.
[03/31 14:47:46   554s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/31 14:47:46   554s] #Using automatically generated G-grids.
[03/31 14:47:46   554s] #Done routing data preparation.
[03/31 14:47:46   554s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1452.73 (MB), peak = 1504.77 (MB)
[03/31 14:47:46   554s] #Merging special wires using 8 threads...
[03/31 14:47:46   554s] #
[03/31 14:47:46   554s] #Connectivity extraction summary:
[03/31 14:47:46   554s] #88 routed nets are imported.
[03/31 14:47:46   554s] #11519 (95.06%) nets are without wires.
[03/31 14:47:46   554s] #511 nets are fixed|skipped|trivial (not extracted).
[03/31 14:47:46   554s] #Total number of nets = 12118.
[03/31 14:47:46   554s] #
[03/31 14:47:46   554s] #Number of eco nets is 0
[03/31 14:47:46   554s] #
[03/31 14:47:46   554s] #Start data preparation...
[03/31 14:47:46   554s] #
[03/31 14:47:46   554s] #Data preparation is done on Fri Mar 31 14:47:46 2023
[03/31 14:47:46   554s] #
[03/31 14:47:46   554s] #Analyzing routing resource...
[03/31 14:47:47   554s] #Routing resource analysis is done on Fri Mar 31 14:47:47 2023
[03/31 14:47:47   554s] #
[03/31 14:47:47   554s] #  Resource Analysis:
[03/31 14:47:47   554s] #
[03/31 14:47:47   554s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/31 14:47:47   554s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/31 14:47:47   554s] #  --------------------------------------------------------------
[03/31 14:47:47   554s] #  Metal 1        H        1275        1436       30625    66.03%
[03/31 14:47:47   554s] #  Metal 2        V        1231        1394       30625    52.98%
[03/31 14:47:47   554s] #  Metal 3        H        1278        1433       30625    52.98%
[03/31 14:47:47   554s] #  Metal 4        V        1239        1386       30625    52.98%
[03/31 14:47:47   554s] #  Metal 5        H        1280        1431       30625    52.98%
[03/31 14:47:47   554s] #  Metal 6        V         617         695       30625    52.98%
[03/31 14:47:47   554s] #  --------------------------------------------------------------
[03/31 14:47:47   554s] #  Total                   6920      52.91%  183750    55.16%
[03/31 14:47:47   554s] #
[03/31 14:47:47   554s] #  89 nets (0.73%) with 1 preferred extra spacing.
[03/31 14:47:47   554s] #
[03/31 14:47:47   554s] #
[03/31 14:47:47   554s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1454.20 (MB), peak = 1504.77 (MB)
[03/31 14:47:47   554s] #
[03/31 14:47:47   554s] #start global routing iteration 1...
[03/31 14:47:54   562s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1515.55 (MB), peak = 1515.55 (MB)
[03/31 14:47:54   562s] #
[03/31 14:47:54   562s] #start global routing iteration 2...
[03/31 14:47:57   565s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1515.58 (MB), peak = 1515.58 (MB)
[03/31 14:47:57   565s] #
[03/31 14:47:57   565s] #
[03/31 14:47:57   565s] #Total number of trivial nets (e.g. < 2 pins) = 511 (skipped).
[03/31 14:47:57   565s] #Total number of routable nets = 11607.
[03/31 14:47:57   565s] #Total number of nets in the design = 12118.
[03/31 14:47:57   565s] #
[03/31 14:47:57   565s] #11519 routable nets have only global wires.
[03/31 14:47:57   565s] #88 routable nets have only detail routed wires.
[03/31 14:47:57   565s] #88 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/31 14:47:57   565s] #
[03/31 14:47:57   565s] #Routed nets constraints summary:
[03/31 14:47:57   565s] #-----------------------------
[03/31 14:47:57   565s] #        Rules   Unconstrained  
[03/31 14:47:57   565s] #-----------------------------
[03/31 14:47:57   565s] #      Default           11519  
[03/31 14:47:57   565s] #-----------------------------
[03/31 14:47:57   565s] #        Total           11519  
[03/31 14:47:57   565s] #-----------------------------
[03/31 14:47:57   565s] #
[03/31 14:47:57   565s] #Routing constraints summary of the whole design:
[03/31 14:47:57   565s] #------------------------------------------------
[03/31 14:47:57   565s] #        Rules   Pref Extra Space   Unconstrained  
[03/31 14:47:57   565s] #------------------------------------------------
[03/31 14:47:57   565s] #      Default                 88           11519  
[03/31 14:47:57   565s] #------------------------------------------------
[03/31 14:47:57   565s] #        Total                 88           11519  
[03/31 14:47:57   565s] #------------------------------------------------
[03/31 14:47:57   565s] #
[03/31 14:47:57   565s] #
[03/31 14:47:57   565s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/31 14:47:57   565s] #
[03/31 14:47:57   565s] #                 OverCon          
[03/31 14:47:57   565s] #                  #Gcell    %Gcell
[03/31 14:47:57   565s] #     Layer           (1)   OverCon
[03/31 14:47:57   565s] #  --------------------------------
[03/31 14:47:57   565s] #   Metal 1      0(0.00%)   (0.00%)
[03/31 14:47:57   565s] #   Metal 2      0(0.00%)   (0.00%)
[03/31 14:47:57   565s] #   Metal 3      0(0.00%)   (0.00%)
[03/31 14:47:57   565s] #   Metal 4      0(0.00%)   (0.00%)
[03/31 14:47:57   565s] #   Metal 5      0(0.00%)   (0.00%)
[03/31 14:47:57   565s] #   Metal 6      0(0.00%)   (0.00%)
[03/31 14:47:57   565s] #  --------------------------------
[03/31 14:47:57   565s] #     Total      0(0.00%)   (0.00%)
[03/31 14:47:57   565s] #
[03/31 14:47:57   565s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/31 14:47:57   565s] #  Overflow after GR: 0.00% H + 0.00% V
[03/31 14:47:57   565s] #
[03/31 14:47:57   565s] #Complete Global Routing.
[03/31 14:47:57   565s] #Total number of nets with non-default rule or having extra spacing = 89
[03/31 14:47:57   565s] #Total wire length = 741815 um.
[03/31 14:47:57   565s] #Total half perimeter of net bounding box = 632407 um.
[03/31 14:47:57   565s] #Total wire length on LAYER MET1 = 14814 um.
[03/31 14:47:57   565s] #Total wire length on LAYER MET2 = 208451 um.
[03/31 14:47:57   565s] #Total wire length on LAYER MET3 = 245497 um.
[03/31 14:47:57   565s] #Total wire length on LAYER MET4 = 171342 um.
[03/31 14:47:57   565s] #Total wire length on LAYER MET5 = 96382 um.
[03/31 14:47:57   565s] #Total wire length on LAYER METTP = 5330 um.
[03/31 14:47:57   565s] #Total number of vias = 76535
[03/31 14:47:57   565s] #Up-Via Summary (total 76535):
[03/31 14:47:57   565s] #           
[03/31 14:47:57   565s] #-----------------------
[03/31 14:47:57   565s] #  Metal 1        39910
[03/31 14:47:57   565s] #  Metal 2        26345
[03/31 14:47:57   565s] #  Metal 3         7703
[03/31 14:47:57   565s] #  Metal 4         2460
[03/31 14:47:57   565s] #  Metal 5          117
[03/31 14:47:57   565s] #-----------------------
[03/31 14:47:57   565s] #                 76535 
[03/31 14:47:57   565s] #
[03/31 14:47:57   565s] #Max overcon = 0 track.
[03/31 14:47:57   565s] #Total overcon = 0.00%.
[03/31 14:47:57   565s] #Worst layer Gcell overcon rate = 0.01%.
[03/31 14:47:57   565s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1515.58 (MB), peak = 1515.58 (MB)
[03/31 14:47:57   565s] #
[03/31 14:47:57   565s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1473.88 (MB), peak = 1516.72 (MB)
[03/31 14:47:57   565s] #Start Track Assignment.
[03/31 14:48:00   568s] #Done with 17974 horizontal wires in 2 hboxes and 19902 vertical wires in 2 hboxes.
[03/31 14:48:03   571s] #Done with 4654 horizontal wires in 2 hboxes and 4656 vertical wires in 2 hboxes.
[03/31 14:48:03   571s] #Complete Track Assignment.
[03/31 14:48:03   571s] #Total number of nets with non-default rule or having extra spacing = 89
[03/31 14:48:03   571s] #Total wire length = 780322 um.
[03/31 14:48:03   571s] #Total half perimeter of net bounding box = 632407 um.
[03/31 14:48:03   571s] #Total wire length on LAYER MET1 = 42524 um.
[03/31 14:48:03   571s] #Total wire length on LAYER MET2 = 206605 um.
[03/31 14:48:03   571s] #Total wire length on LAYER MET3 = 254846 um.
[03/31 14:48:03   571s] #Total wire length on LAYER MET4 = 172834 um.
[03/31 14:48:03   571s] #Total wire length on LAYER MET5 = 98069 um.
[03/31 14:48:03   571s] #Total wire length on LAYER METTP = 5444 um.
[03/31 14:48:03   571s] #Total number of vias = 76535
[03/31 14:48:03   571s] #Up-Via Summary (total 76535):
[03/31 14:48:03   571s] #           
[03/31 14:48:03   571s] #-----------------------
[03/31 14:48:03   571s] #  Metal 1        39910
[03/31 14:48:03   571s] #  Metal 2        26345
[03/31 14:48:03   571s] #  Metal 3         7703
[03/31 14:48:03   571s] #  Metal 4         2460
[03/31 14:48:03   571s] #  Metal 5          117
[03/31 14:48:03   571s] #-----------------------
[03/31 14:48:03   571s] #                 76535 
[03/31 14:48:03   571s] #
[03/31 14:48:03   571s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 1485.58 (MB), peak = 1516.72 (MB)
[03/31 14:48:03   571s] #
[03/31 14:48:03   571s] #
[03/31 14:48:03   571s] #globalRoute statistics:
[03/31 14:48:03   571s] #Cpu time = 00:00:19
[03/31 14:48:03   571s] #Elapsed time = 00:00:18
[03/31 14:48:03   571s] #Increased memory = -45.88 (MB)
[03/31 14:48:03   571s] #Total memory = 1458.89 (MB)
[03/31 14:48:03   571s] #Peak memory = 1516.72 (MB)
[03/31 14:48:03   571s] #Number of warnings = 42
[03/31 14:48:03   571s] #Total number of warnings = 125
[03/31 14:48:03   571s] #Number of fails = 0
[03/31 14:48:03   571s] #Total number of fails = 0
[03/31 14:48:03   571s] #Complete globalRoute on Fri Mar 31 14:48:03 2023
[03/31 14:48:03   571s] #
[03/31 14:48:03   571s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:48:03   571s] UM:                                                                   final
[03/31 14:48:04   572s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/31 14:48:04   572s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:48:04   572s] UM:         23.52            105                                      route_design
[03/31 14:48:04   572s] #routeDesign: cpu time = 00:00:20, elapsed time = 00:00:19, memory = 1458.90 (MB), peak = 1516.72 (MB)
[03/31 14:48:04   572s] *** Message Summary: 0 warning(s), 0 error(s)
[03/31 14:48:04   572s] 
[03/31 14:48:04   572s] 
[03/31 14:48:04   572s] detailRoute
[03/31 14:48:04   572s] 
[03/31 14:48:04   572s] #Start detailRoute on Fri Mar 31 14:48:04 2023
[03/31 14:48:04   572s] #
[03/31 14:48:05   573s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/31 14:48:05   573s] #Using multithreading with 8 threads.
[03/31 14:48:05   573s] #Start routing data preparation.
[03/31 14:48:05   573s] #Minimum voltage of a net in the design = 0.000.
[03/31 14:48:05   573s] #Maximum voltage of a net in the design = 1.800.
[03/31 14:48:05   573s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/31 14:48:05   573s] #Voltage range [0.000 - 1.800] has 12113 nets.
[03/31 14:48:05   573s] #Voltage range [1.799 - 1.800] has 1 net.
[03/31 14:48:05   573s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/31 14:48:05   573s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/31 14:48:05   573s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/31 14:48:05   573s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/31 14:48:05   573s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/31 14:48:05   573s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/31 14:48:06   574s] #Using user defined Ggrids in DB.
[03/31 14:48:06   574s] #Done routing data preparation.
[03/31 14:48:06   574s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1463.67 (MB), peak = 1516.72 (MB)
[03/31 14:48:06   574s] #Merging special wires using 8 threads...
[03/31 14:48:06   574s] #
[03/31 14:48:06   574s] #Start Detail Routing..
[03/31 14:48:06   574s] #start initial detail routing ...
[03/31 14:48:16   652s] #    number of violations = 38
[03/31 14:48:16   652s] #
[03/31 14:48:16   652s] #    By Layer and Type :
[03/31 14:48:16   652s] #	         MetSpc    Short   WreExt   Totals
[03/31 14:48:16   652s] #	MET1         19        7        0       26
[03/31 14:48:16   652s] #	MET2          2        2        8       12
[03/31 14:48:16   652s] #	Totals       21        9        8       38
[03/31 14:48:16   652s] #cpu time = 00:01:18, elapsed time = 00:00:10, memory = 1799.56 (MB), peak = 1804.65 (MB)
[03/31 14:48:16   652s] #start 1st optimization iteration ...
[03/31 14:48:17   655s] #    number of violations = 22
[03/31 14:48:17   655s] #
[03/31 14:48:17   655s] #    By Layer and Type :
[03/31 14:48:17   655s] #	         MetSpc    Short      Mar   Totals
[03/31 14:48:17   655s] #	MET1          9        1        0       10
[03/31 14:48:17   655s] #	MET2          2        9        1       12
[03/31 14:48:17   655s] #	Totals       11       10        1       22
[03/31 14:48:17   655s] #    number of process antenna violations = 59
[03/31 14:48:17   655s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1543.87 (MB), peak = 1804.65 (MB)
[03/31 14:48:17   655s] #start 2nd optimization iteration ...
[03/31 14:48:17   656s] #    number of violations = 15
[03/31 14:48:17   656s] #
[03/31 14:48:17   656s] #    By Layer and Type :
[03/31 14:48:17   656s] #	         MetSpc    Short   Totals
[03/31 14:48:17   656s] #	MET1          1        0        1
[03/31 14:48:17   656s] #	MET2          3       11       14
[03/31 14:48:17   656s] #	Totals        4       11       15
[03/31 14:48:17   656s] #    number of process antenna violations = 59
[03/31 14:48:17   656s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1535.44 (MB), peak = 1804.65 (MB)
[03/31 14:48:17   656s] #start 3rd optimization iteration ...
[03/31 14:48:17   657s] #    number of violations = 0
[03/31 14:48:17   657s] #    number of process antenna violations = 59
[03/31 14:48:17   657s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1532.06 (MB), peak = 1804.65 (MB)
[03/31 14:48:17   657s] #start 4th optimization iteration ...
[03/31 14:48:18   658s] #    number of violations = 0
[03/31 14:48:18   658s] #    number of process antenna violations = 59
[03/31 14:48:18   658s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1506.24 (MB), peak = 1804.65 (MB)
[03/31 14:48:18   658s] #start 5th optimization iteration ...
[03/31 14:48:18   658s] #    number of violations = 0
[03/31 14:48:18   658s] #    number of process antenna violations = 30
[03/31 14:48:18   658s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.38 (MB), peak = 1804.65 (MB)
[03/31 14:48:18   658s] #start 6th optimization iteration ...
[03/31 14:48:18   658s] #    number of violations = 0
[03/31 14:48:18   658s] #    number of process antenna violations = 30
[03/31 14:48:18   658s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.38 (MB), peak = 1804.65 (MB)
[03/31 14:48:18   658s] #start 7th optimization iteration ...
[03/31 14:48:18   658s] #    number of violations = 0
[03/31 14:48:18   658s] #    number of process antenna violations = 30
[03/31 14:48:18   658s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.38 (MB), peak = 1804.65 (MB)
[03/31 14:48:18   658s] #start 8th optimization iteration ...
[03/31 14:48:18   658s] #    number of violations = 0
[03/31 14:48:18   658s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.38 (MB), peak = 1804.65 (MB)
[03/31 14:48:18   658s] #Complete Detail Routing.
[03/31 14:48:18   658s] #Total number of nets with non-default rule or having extra spacing = 89
[03/31 14:48:18   658s] #Total wire length = 756802 um.
[03/31 14:48:18   658s] #Total half perimeter of net bounding box = 632407 um.
[03/31 14:48:18   658s] #Total wire length on LAYER MET1 = 52603 um.
[03/31 14:48:18   658s] #Total wire length on LAYER MET2 = 236235 um.
[03/31 14:48:18   658s] #Total wire length on LAYER MET3 = 236858 um.
[03/31 14:48:18   658s] #Total wire length on LAYER MET4 = 145325 um.
[03/31 14:48:18   658s] #Total wire length on LAYER MET5 = 80983 um.
[03/31 14:48:18   658s] #Total wire length on LAYER METTP = 4799 um.
[03/31 14:48:18   658s] #Total number of vias = 86347
[03/31 14:48:18   658s] #Up-Via Summary (total 86347):
[03/31 14:48:18   658s] #           
[03/31 14:48:18   658s] #-----------------------
[03/31 14:48:18   658s] #  Metal 1        42648
[03/31 14:48:18   658s] #  Metal 2        33516
[03/31 14:48:18   658s] #  Metal 3         7966
[03/31 14:48:18   658s] #  Metal 4         2111
[03/31 14:48:18   658s] #  Metal 5          106
[03/31 14:48:18   658s] #-----------------------
[03/31 14:48:18   658s] #                 86347 
[03/31 14:48:18   658s] #
[03/31 14:48:18   658s] #Total number of DRC violations = 0
[03/31 14:48:18   658s] #Cpu time = 00:01:25
[03/31 14:48:18   658s] #Elapsed time = 00:00:13
[03/31 14:48:18   658s] #Increased memory = 5.86 (MB)
[03/31 14:48:18   658s] #Total memory = 1469.03 (MB)
[03/31 14:48:18   658s] #Peak memory = 1804.65 (MB)
[03/31 14:48:18   658s] #
[03/31 14:48:18   658s] #start routing for process antenna violation fix ...
[03/31 14:48:18   659s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1468.90 (MB), peak = 1804.65 (MB)
[03/31 14:48:18   659s] #
[03/31 14:48:18   659s] #Total number of nets with non-default rule or having extra spacing = 89
[03/31 14:48:18   659s] #Total wire length = 756815 um.
[03/31 14:48:18   659s] #Total half perimeter of net bounding box = 632407 um.
[03/31 14:48:18   659s] #Total wire length on LAYER MET1 = 52603 um.
[03/31 14:48:18   659s] #Total wire length on LAYER MET2 = 236235 um.
[03/31 14:48:18   659s] #Total wire length on LAYER MET3 = 236824 um.
[03/31 14:48:18   659s] #Total wire length on LAYER MET4 = 145291 um.
[03/31 14:48:18   659s] #Total wire length on LAYER MET5 = 81027 um.
[03/31 14:48:18   659s] #Total wire length on LAYER METTP = 4835 um.
[03/31 14:48:18   659s] #Total number of vias = 86391
[03/31 14:48:18   659s] #Up-Via Summary (total 86391):
[03/31 14:48:18   659s] #           
[03/31 14:48:18   659s] #-----------------------
[03/31 14:48:18   659s] #  Metal 1        42648
[03/31 14:48:18   659s] #  Metal 2        33520
[03/31 14:48:18   659s] #  Metal 3         7970
[03/31 14:48:18   659s] #  Metal 4         2143
[03/31 14:48:18   659s] #  Metal 5          110
[03/31 14:48:18   659s] #-----------------------
[03/31 14:48:18   659s] #                 86391 
[03/31 14:48:18   659s] #
[03/31 14:48:18   659s] #Total number of DRC violations = 0
[03/31 14:48:18   659s] #Total number of net violated process antenna rule = 0
[03/31 14:48:18   659s] #
[03/31 14:48:19   660s] #
[03/31 14:48:19   660s] #detailRoute statistics:
[03/31 14:48:19   660s] #Cpu time = 00:01:28
[03/31 14:48:19   660s] #Elapsed time = 00:00:16
[03/31 14:48:19   660s] #Increased memory = -8.82 (MB)
[03/31 14:48:19   660s] #Total memory = 1450.08 (MB)
[03/31 14:48:19   660s] #Peak memory = 1804.65 (MB)
[03/31 14:48:19   660s] #Number of warnings = 0
[03/31 14:48:19   660s] #Total number of warnings = 125
[03/31 14:48:19   660s] #Number of fails = 0
[03/31 14:48:19   660s] #Total number of fails = 0
[03/31 14:48:19   660s] #Complete detailRoute on Fri Mar 31 14:48:19 2023
[03/31 14:48:19   660s] #
[03/31 14:48:19   660s] 
[03/31 14:48:19   660s] globalDetailRoute
[03/31 14:48:19   660s] 
[03/31 14:48:19   660s] #Start globalDetailRoute on Fri Mar 31 14:48:19 2023
[03/31 14:48:19   660s] #
[03/31 14:48:21   662s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/31 14:48:21   662s] #Using multithreading with 8 threads.
[03/31 14:48:22   662s] #Start routing data preparation.
[03/31 14:48:22   662s] #Minimum voltage of a net in the design = 0.000.
[03/31 14:48:22   662s] #Maximum voltage of a net in the design = 1.800.
[03/31 14:48:22   662s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/31 14:48:22   662s] #Voltage range [0.000 - 1.800] has 12113 nets.
[03/31 14:48:22   662s] #Voltage range [1.799 - 1.800] has 1 net.
[03/31 14:48:22   662s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/31 14:48:22   662s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/31 14:48:22   662s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/31 14:48:22   662s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/31 14:48:22   662s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/31 14:48:22   662s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/31 14:48:22   663s] #Regenerating Ggrids automatically.
[03/31 14:48:22   663s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/31 14:48:22   663s] #Using automatically generated G-grids.
[03/31 14:48:22   663s] #Done routing data preparation.
[03/31 14:48:22   663s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1439.90 (MB), peak = 1804.65 (MB)
[03/31 14:48:22   663s] #Merging special wires using 8 threads...
[03/31 14:48:22   663s] #WARNING (NRGR-22) Design is already detail routed.
[03/31 14:48:22   663s] #Cpu time = 00:00:01
[03/31 14:48:22   663s] #Elapsed time = 00:00:01
[03/31 14:48:22   663s] #Increased memory = 0.36 (MB)
[03/31 14:48:22   663s] #Total memory = 1439.91 (MB)
[03/31 14:48:22   663s] #Peak memory = 1804.65 (MB)
[03/31 14:48:22   663s] #Using multithreading with 8 threads.
[03/31 14:48:23   663s] #
[03/31 14:48:23   663s] #Start Detail Routing..
[03/31 14:48:23   663s] #start 1st optimization iteration ...
[03/31 14:48:23   664s] #    number of violations = 0
[03/31 14:48:23   664s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1441.76 (MB), peak = 1804.65 (MB)
[03/31 14:48:23   664s] #Complete Detail Routing.
[03/31 14:48:23   664s] #Total number of nets with non-default rule or having extra spacing = 89
[03/31 14:48:23   664s] #Total wire length = 756815 um.
[03/31 14:48:23   664s] #Total half perimeter of net bounding box = 632407 um.
[03/31 14:48:23   664s] #Total wire length on LAYER MET1 = 52603 um.
[03/31 14:48:23   664s] #Total wire length on LAYER MET2 = 236235 um.
[03/31 14:48:23   664s] #Total wire length on LAYER MET3 = 236824 um.
[03/31 14:48:23   664s] #Total wire length on LAYER MET4 = 145291 um.
[03/31 14:48:23   664s] #Total wire length on LAYER MET5 = 81027 um.
[03/31 14:48:23   664s] #Total wire length on LAYER METTP = 4835 um.
[03/31 14:48:23   664s] #Total number of vias = 86391
[03/31 14:48:23   664s] #Up-Via Summary (total 86391):
[03/31 14:48:23   664s] #           
[03/31 14:48:23   664s] #-----------------------
[03/31 14:48:23   664s] #  Metal 1        42648
[03/31 14:48:23   664s] #  Metal 2        33520
[03/31 14:48:23   664s] #  Metal 3         7970
[03/31 14:48:23   664s] #  Metal 4         2143
[03/31 14:48:23   664s] #  Metal 5          110
[03/31 14:48:23   664s] #-----------------------
[03/31 14:48:23   664s] #                 86391 
[03/31 14:48:23   664s] #
[03/31 14:48:23   664s] #Total number of DRC violations = 0
[03/31 14:48:23   664s] #Cpu time = 00:00:01
[03/31 14:48:23   664s] #Elapsed time = 00:00:01
[03/31 14:48:23   664s] #Increased memory = 0.61 (MB)
[03/31 14:48:23   664s] #Total memory = 1440.52 (MB)
[03/31 14:48:23   664s] #Peak memory = 1804.65 (MB)
[03/31 14:48:23   664s] #
[03/31 14:48:23   664s] #start routing for process antenna violation fix ...
[03/31 14:48:23   664s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1441.86 (MB), peak = 1804.65 (MB)
[03/31 14:48:23   664s] #
[03/31 14:48:23   664s] #Total number of nets with non-default rule or having extra spacing = 89
[03/31 14:48:23   664s] #Total wire length = 756815 um.
[03/31 14:48:23   664s] #Total half perimeter of net bounding box = 632407 um.
[03/31 14:48:23   664s] #Total wire length on LAYER MET1 = 52603 um.
[03/31 14:48:23   664s] #Total wire length on LAYER MET2 = 236235 um.
[03/31 14:48:23   664s] #Total wire length on LAYER MET3 = 236824 um.
[03/31 14:48:23   664s] #Total wire length on LAYER MET4 = 145291 um.
[03/31 14:48:23   664s] #Total wire length on LAYER MET5 = 81027 um.
[03/31 14:48:23   664s] #Total wire length on LAYER METTP = 4835 um.
[03/31 14:48:23   664s] #Total number of vias = 86391
[03/31 14:48:23   664s] #Up-Via Summary (total 86391):
[03/31 14:48:23   664s] #           
[03/31 14:48:23   664s] #-----------------------
[03/31 14:48:23   664s] #  Metal 1        42648
[03/31 14:48:23   664s] #  Metal 2        33520
[03/31 14:48:23   664s] #  Metal 3         7970
[03/31 14:48:23   664s] #  Metal 4         2143
[03/31 14:48:23   664s] #  Metal 5          110
[03/31 14:48:23   664s] #-----------------------
[03/31 14:48:23   664s] #                 86391 
[03/31 14:48:23   664s] #
[03/31 14:48:23   664s] #Total number of DRC violations = 0
[03/31 14:48:23   664s] #Total number of net violated process antenna rule = 0
[03/31 14:48:23   664s] #
[03/31 14:48:24   665s] #detailRoute Statistics:
[03/31 14:48:24   665s] #Cpu time = 00:00:02
[03/31 14:48:24   665s] #Elapsed time = 00:00:01
[03/31 14:48:24   665s] #Increased memory = 0.61 (MB)
[03/31 14:48:24   665s] #Total memory = 1440.52 (MB)
[03/31 14:48:24   665s] #Peak memory = 1804.65 (MB)
[03/31 14:48:24   665s] #
[03/31 14:48:24   665s] #globalDetailRoute statistics:
[03/31 14:48:24   665s] #Cpu time = 00:00:05
[03/31 14:48:24   665s] #Elapsed time = 00:00:05
[03/31 14:48:24   665s] #Increased memory = -16.54 (MB)
[03/31 14:48:24   665s] #Total memory = 1433.54 (MB)
[03/31 14:48:24   665s] #Peak memory = 1804.65 (MB)
[03/31 14:48:24   665s] #Number of warnings = 1
[03/31 14:48:24   665s] #Total number of warnings = 126
[03/31 14:48:24   665s] #Number of fails = 0
[03/31 14:48:24   665s] #Total number of fails = 0
[03/31 14:48:24   665s] #Complete globalDetailRoute on Fri Mar 31 14:48:24 2023
[03/31 14:48:24   665s] #
[03/31 14:48:24   665s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/31 14:48:24   665s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/31 14:48:24   665s] #spOpts: mergeVia=F 
[03/31 14:48:24   665s] Core basic site is core
[03/31 14:48:24   665s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:48:25   666s] Summary for sequential cells idenfication: 
[03/31 14:48:25   666s] Identified SBFF number: 128
[03/31 14:48:25   666s] Identified MBFF number: 0
[03/31 14:48:25   666s] Not identified SBFF number: 0
[03/31 14:48:25   666s] Not identified MBFF number: 0
[03/31 14:48:25   666s] Number of sequential cells which are not FFs: 106
[03/31 14:48:25   666s] 
[03/31 14:48:25   666s] #spOpts: mergeVia=F 
[03/31 14:48:25   666s] Switching SI Aware to true by default in postroute mode   
[03/31 14:48:25   666s] Info: 8 threads available for lower-level modules during optimization.
[03/31 14:48:25   666s] GigaOpt running with 8 threads.
[03/31 14:48:25   666s] Updating RC grid for preRoute extraction ...
[03/31 14:48:25   666s] Initializing multi-corner capacitance tables ... 
[03/31 14:48:25   666s] Initializing multi-corner resistance tables ...
[03/31 14:48:28   669s] Effort level <high> specified for reg2reg path_group
[03/31 14:48:28   669s] Effort level <high> specified for reg2cgate path_group
[03/31 14:48:28   669s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2089.8M, totSessionCpu=0:11:06 **
[03/31 14:48:28   669s] #Created 1240 library cell signatures
[03/31 14:48:28   669s] #Created 12118 NETS and 0 SPECIALNETS signatures
[03/31 14:48:28   669s] #Created 16872 instance signatures
[03/31 14:48:28   669s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1458.11 (MB), peak = 1804.65 (MB)
[03/31 14:48:29   670s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1458.11 (MB), peak = 1804.65 (MB)
[03/31 14:48:29   670s] #spOpts: no_cmu 
[03/31 14:48:29   670s] Begin checking placement ... (start mem=2089.8M, init mem=2089.8M)
[03/31 14:48:29   670s] *info: Placed = 16791          (Fixed = 6387)
[03/31 14:48:29   670s] *info: Unplaced = 0           
[03/31 14:48:29   670s] Placement Density:23.14%(274867/1187718)
[03/31 14:48:29   670s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=2089.8M)
[03/31 14:48:29   670s]  Initial DC engine is -> aae
[03/31 14:48:29   670s]  
[03/31 14:48:29   670s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/31 14:48:29   670s]  
[03/31 14:48:29   670s]  
[03/31 14:48:29   670s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/31 14:48:29   670s]  
[03/31 14:48:29   670s] Reset EOS DB
[03/31 14:48:29   670s] Ignoring AAE DB Resetting ...
[03/31 14:48:29   670s]  Set Options for AAE Based Opt flow 
[03/31 14:48:29   670s] *** opt_design -post_route ***
[03/31 14:48:29   670s] DRC Margin: user margin 0.0; extra margin 0
[03/31 14:48:29   670s] Setup Target Slack: user slack 0
[03/31 14:48:29   670s] Hold Target Slack: user slack 0
[03/31 14:48:29   670s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[03/31 14:48:29   670s] Opt: RC extraction mode changed to 'detail'
[03/31 14:48:30   671s] Multi-VT timing optimization disabled based on library information.
[03/31 14:48:30   671s] Summary for sequential cells idenfication: 
[03/31 14:48:30   671s] Identified SBFF number: 128
[03/31 14:48:30   671s] Identified MBFF number: 0
[03/31 14:48:30   671s] Not identified SBFF number: 0
[03/31 14:48:30   671s] Not identified MBFF number: 0
[03/31 14:48:30   671s] Number of sequential cells which are not FFs: 106
[03/31 14:48:30   671s] 
[03/31 14:48:30   671s] ** INFO : this run is activating 'postRoute' automaton
[03/31 14:48:30   671s] 
[03/31 14:48:30   671s] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".
[03/31 14:48:30   671s] 
[03/31 14:48:30   671s] Type 'man IMPOPT-3663' for more detail.
[03/31 14:48:30   671s] 
[03/31 14:48:30   671s] Power view               = default_emulate_view
[03/31 14:48:30   671s] Number of VT partitions  = 3
[03/31 14:48:30   671s] Standard cells in design = 810
[03/31 14:48:30   671s] Instances in design      = 10561
[03/31 14:48:30   671s] 
[03/31 14:48:30   671s] Instance distribution across the VT partitions:
[03/31 14:48:30   671s] 
[03/31 14:48:30   671s]  LVT : inst = 5098 (48.3%), cells = 557 (69%)
[03/31 14:48:30   671s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5098 (48.3%)
[03/31 14:48:30   671s] 
[03/31 14:48:30   671s]  SVT : inst = 5393 (51.1%), cells = 197 (24%)
[03/31 14:48:30   671s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5393 (51.1%)
[03/31 14:48:30   671s] 
[03/31 14:48:30   671s]  HVT : inst = 0 (0.0%), cells = 29 (4%)
[03/31 14:48:30   671s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 0 (0.0%)
[03/31 14:48:30   671s] 
[03/31 14:48:30   671s] Reporting took 0 sec
[03/31 14:48:30   671s] Extraction called for design 'miniMIPS_chip' of instances=16871 and nets=12118 using extraction engine 'postRoute' at effort level 'low' .
[03/31 14:48:30   671s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:48:30   671s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:48:30   671s] PostRoute (effortLevel low) RC Extraction called for design miniMIPS_chip.
[03/31 14:48:30   671s] RC Extraction called in multi-corner(1) mode.
[03/31 14:48:30   671s] Process corner(s) are loaded.
[03/31 14:48:30   671s]  Corner: default_emulate_rc_corner
[03/31 14:48:30   671s] extractDetailRC Option : -outfile /tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d  -extended
[03/31 14:48:30   671s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[03/31 14:48:30   671s]       RC Corner Indexes            0   
[03/31 14:48:30   671s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:48:30   671s] Coupling Cap. Scaling Factor : 1.00000 
[03/31 14:48:30   671s] Resistance Scaling Factor    : 1.00000 
[03/31 14:48:30   671s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:48:30   671s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:48:30   671s] Shrink Factor                : 1.00000
[03/31 14:48:30   671s] Initializing multi-corner capacitance tables ... 
[03/31 14:48:30   671s] Initializing multi-corner resistance tables ...
[03/31 14:48:30   671s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2083.8M)
[03/31 14:48:30   671s] Creating parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for storing RC.
[03/31 14:48:30   671s] Extracted 10.0022% (CPU Time= 0:00:00.4  MEM= 2124.0M)
[03/31 14:48:30   672s] Extracted 20.0022% (CPU Time= 0:00:00.5  MEM= 2124.0M)
[03/31 14:48:31   672s] Extracted 30.0022% (CPU Time= 0:00:00.6  MEM= 2124.0M)
[03/31 14:48:31   672s] Extracted 40.0022% (CPU Time= 0:00:00.9  MEM= 2124.0M)
[03/31 14:48:31   672s] Extracted 50.0022% (CPU Time= 0:00:01.0  MEM= 2124.0M)
[03/31 14:48:31   672s] Extracted 60.0022% (CPU Time= 0:00:01.1  MEM= 2124.0M)
[03/31 14:48:31   672s] Extracted 70.0022% (CPU Time= 0:00:01.3  MEM= 2124.0M)
[03/31 14:48:32   673s] Extracted 80.0022% (CPU Time= 0:00:01.7  MEM= 2128.0M)
[03/31 14:48:32   673s] Extracted 90.0022% (CPU Time= 0:00:01.8  MEM= 2128.0M)
[03/31 14:48:32   673s] Extracted 100% (CPU Time= 0:00:02.1  MEM= 2128.0M)
[03/31 14:48:32   673s] Number of Extracted Resistors     : 183637
[03/31 14:48:32   673s] Number of Extracted Ground Cap.   : 189386
[03/31 14:48:32   673s] Number of Extracted Coupling Cap. : 418892
[03/31 14:48:32   673s] Opening parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for reading.
[03/31 14:48:32   673s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/31 14:48:32   673s]  Corner: default_emulate_rc_corner
[03/31 14:48:32   673s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2116.0M)
[03/31 14:48:32   673s] Creating parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb_Filter.rcdb.d' for storing RC.
[03/31 14:48:32   674s] Closing parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d'. 11675 times net's RC data read were performed.
[03/31 14:48:33   674s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2113.246M)
[03/31 14:48:33   674s] Opening parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for reading.
[03/31 14:48:33   674s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2113.246M)
[03/31 14:48:33   674s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.7  Real Time: 0:00:03.0  MEM: 2113.246M)
[03/31 14:48:33   674s] Opening parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for reading.
[03/31 14:48:33   674s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2113.2M)
[03/31 14:48:33   674s] Initializing multi-corner capacitance tables ... 
[03/31 14:48:33   674s] Initializing multi-corner resistance tables ...
[03/31 14:48:33   675s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:33   675s]  
[03/31 14:48:33   675s] **INFO: Starting Blocking QThread with 8 CPU
[03/31 14:48:33   675s]    ____________________________________________________________________
[03/31 14:48:33   675s] __/ message from Blocking QThread
[03/31 14:48:33   675s] Multi-CPU acceleration using 8 CPU(s).
[03/31 14:48:33   675s] Multithreaded Timing Analysis is initialized with 8 threads
[03/31 14:48:33   675s] 
[03/31 14:48:34   675s] Starting SI iteration 1 using Infinite Timing Windows
[03/31 14:48:34   675s] Begin IPO call back ...
[03/31 14:48:34   675s] End IPO call back ...
[03/31 14:48:34   675s] #################################################################################
[03/31 14:48:34   675s] # Design Stage: PostRoute
[03/31 14:48:34   675s] # Design Name: miniMIPS_chip
[03/31 14:48:34   675s] # Design Mode: 90nm
[03/31 14:48:34   675s] # Analysis Mode: MMMC OCV 
[03/31 14:48:34   675s] # Parasitics Mode: SPEF/RCDB
[03/31 14:48:34   675s] # Signoff Settings: SI On 
[03/31 14:48:34   675s] #################################################################################
Setting infinite Tws ...
[03/31 14:48:34   675s] First Iteration Infinite Tw... 
[03/31 14:48:34   675s] Calculate late delays in OCV mode...
[03/31 14:48:34   675s] Calculate early delays in OCV mode...
[03/31 14:48:34   675s] Topological Sorting (CPU = 0:00:00.0, MEM = 40.4M, InitMEM = 40.4M)
[03/31 14:48:36   675s] AAE_INFO-618: Total number of nets in the design is 12118,  99.8 percent of the nets selected for SI analysis
[03/31 14:48:36   675s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:48:36   675s] End delay calculation. (MEM=283.348 CPU=0:00:08.9 REAL=0:00:01.0)
[03/31 14:48:36   675s] *** CDM Built up (cpu=0:00:09.8  real=0:00:02.0  mem= 283.3M) ***
[03/31 14:48:36   675s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 283.3M)
[03/31 14:48:36   675s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/31 14:48:36   675s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 283.3M)
[03/31 14:48:36   675s] 
[03/31 14:48:36   675s] Executing IPO callback for view pruning ..
[03/31 14:48:36   675s] 
[03/31 14:48:36   675s] Active hold views:
[03/31 14:48:36   675s]  default_emulate_view
[03/31 14:48:36   675s]   Dominating endpoints: 0
[03/31 14:48:36   675s]   Dominating TNS: -0.000
[03/31 14:48:36   675s] 
[03/31 14:48:36   675s] Starting SI iteration 2
[03/31 14:48:37   675s] Calculate late delays in OCV mode...
[03/31 14:48:37   675s] Calculate early delays in OCV mode...
[03/31 14:48:37   675s] AAE_INFO-618: Total number of nets in the design is 12118,  0.0 percent of the nets selected for SI analysis
[03/31 14:48:37   675s] End delay calculation. (MEM=259.391 CPU=0:00:00.2 REAL=0:00:00.0)
[03/31 14:48:37   675s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 259.4M) ***
[03/31 14:48:37   675s] *** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:03.0 totSessionCpu=0:00:21.0 mem=259.4M)
[03/31 14:48:37   675s] Done building cte hold timing graph (fixHold) cpu=0:00:14.7 real=0:00:04.0 totSessionCpu=0:00:21.0 mem=259.4M ***
 
[03/31 14:48:38   691s] _______________________________________________________________________
[03/31 14:48:38   691s] Starting SI iteration 1 using Infinite Timing Windows
[03/31 14:48:38   691s] Begin IPO call back ...
[03/31 14:48:38   691s] End IPO call back ...
[03/31 14:48:38   691s] #################################################################################
[03/31 14:48:38   691s] # Design Stage: PostRoute
[03/31 14:48:38   691s] # Design Name: miniMIPS_chip
[03/31 14:48:38   691s] # Design Mode: 90nm
[03/31 14:48:38   691s] # Analysis Mode: MMMC OCV 
[03/31 14:48:38   691s] # Parasitics Mode: SPEF/RCDB
[03/31 14:48:38   691s] # Signoff Settings: SI On 
[03/31 14:48:38   691s] #################################################################################
Setting infinite Tws ...
[03/31 14:48:38   692s] First Iteration Infinite Tw... 
[03/31 14:48:38   692s] Calculate early delays in OCV mode...
[03/31 14:48:38   692s] Calculate late delays in OCV mode...
[03/31 14:48:38   692s] Topological Sorting (CPU = 0:00:00.0, MEM = 2186.5M, InitMEM = 2186.5M)
[03/31 14:48:40   701s] AAE_INFO-618: Total number of nets in the design is 12118,  99.8 percent of the nets selected for SI analysis
[03/31 14:48:40   701s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:48:40   701s] End delay calculation. (MEM=2599.52 CPU=0:00:09.2 REAL=0:00:01.0)
[03/31 14:48:40   702s] *** CDM Built up (cpu=0:00:10.2  real=0:00:02.0  mem= 2599.5M) ***
[03/31 14:48:40   703s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2599.5M)
[03/31 14:48:40   703s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/31 14:48:40   703s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2599.5M)
[03/31 14:48:40   703s] 
[03/31 14:48:40   703s] Executing IPO callback for view pruning ..
[03/31 14:48:41   703s] Starting SI iteration 2
[03/31 14:48:41   703s] Calculate early delays in OCV mode...
[03/31 14:48:41   703s] Calculate late delays in OCV mode...
[03/31 14:48:41   704s] AAE_INFO-618: Total number of nets in the design is 12118,  1.0 percent of the nets selected for SI analysis
[03/31 14:48:41   704s] End delay calculation. (MEM=2575.57 CPU=0:00:00.6 REAL=0:00:00.0)
[03/31 14:48:41   704s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2575.6M) ***
[03/31 14:48:41   705s] *** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:03.0 totSessionCpu=0:11:40 mem=2575.6M)
[03/31 14:48:41   705s] Restoring autoHoldViews:  default_emulate_view
[03/31 14:48:42   706s] 
[03/31 14:48:42   706s] ------------------------------------------------------------
[03/31 14:48:42   706s]      Initial SI Timing Summary                             
[03/31 14:48:42   706s] ------------------------------------------------------------
[03/31 14:48:42   706s] 
[03/31 14:48:42   706s] Setup views included:
[03/31 14:48:42   706s]  default_emulate_view 
[03/31 14:48:42   706s] 
[03/31 14:48:42   706s] +--------------------+---------+---------+---------+---------+
[03/31 14:48:42   706s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:48:42   706s] +--------------------+---------+---------+---------+---------+
[03/31 14:48:42   706s] |           WNS (ns):|  0.000  |  0.000  |  2.638  |  4.256  |
[03/31 14:48:42   706s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:48:42   706s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:48:42   706s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:48:42   706s] +--------------------+---------+---------+---------+---------+
[03/31 14:48:42   706s] 
[03/31 14:48:42   706s] +----------------+-------------------------------+------------------+
[03/31 14:48:42   706s] |                |              Real             |       Total      |
[03/31 14:48:42   706s] |    DRVs        +------------------+------------+------------------|
[03/31 14:48:42   706s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:48:42   706s] +----------------+------------------+------------+------------------+
[03/31 14:48:42   706s] |   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
[03/31 14:48:42   706s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:48:42   706s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:48:42   706s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:48:42   706s] +----------------+------------------+------------+------------------+
[03/31 14:48:42   706s] 
[03/31 14:48:42   706s] Density: 23.142%
[03/31 14:48:42   706s] Total number of glitch violations: 0
[03/31 14:48:42   706s] ------------------------------------------------------------
[03/31 14:48:42   706s] **opt_design ... cpu = 0:00:35, real = 0:00:14, mem = 2084.6M, totSessionCpu=0:11:41 **
[03/31 14:48:42   706s] Setting latch borrow mode to budget during optimization.
[03/31 14:48:43   708s] Glitch fixing enabled
[03/31 14:48:43   708s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:48:43   708s] optDesignOneStep: Leakage Power Flow
[03/31 14:48:43   708s] **INFO: Num dontuse cells 532, Num usable cells 754
[03/31 14:48:43   708s] **INFO: Start fixing DRV (Mem = 2151.38M) ...
[03/31 14:48:43   708s] **INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
[03/31 14:48:43   708s] **INFO: Start fixing DRV iteration 1 ...
[03/31 14:48:43   708s] Begin: GigaOpt DRV Optimization
[03/31 14:48:43   708s] Glitch fixing enabled
[03/31 14:48:43   708s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:48:43   708s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:48:43   708s] Info: 70 io nets excluded
[03/31 14:48:43   708s] Info: 89 clock nets excluded from IPO operation.
[03/31 14:48:43   708s] Summary for sequential cells idenfication: 
[03/31 14:48:43   708s] Identified SBFF number: 128
[03/31 14:48:43   708s] Identified MBFF number: 0
[03/31 14:48:43   708s] Not identified SBFF number: 0
[03/31 14:48:43   708s] Not identified MBFF number: 0
[03/31 14:48:43   708s] Number of sequential cells which are not FFs: 106
[03/31 14:48:43   708s] 
[03/31 14:48:43   708s] DRV pessimism of 5.00% is used.
[03/31 14:48:43   708s] PhyDesignGrid: maxLocalDensity 0.96
[03/31 14:48:43   708s] #spOpts: mergeVia=F 
[03/31 14:48:50   715s] DEBUG: @coeDRVCandCache::init.
[03/31 14:48:50   715s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/31 14:48:50   715s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/31 14:48:50   715s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/31 14:48:50   715s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/31 14:48:50   715s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/31 14:48:50   715s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/31 14:48:50   715s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/31 14:48:50   715s] Info: violation cost 9.137897 (cap = 0.740844, tran = 8.397053, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/31 14:48:50   715s] |    16   |    32   |     6   |      6  |     0   |     0   |     0   |     0   |     0   |     0   | 0.85 |          0|          0|          0|  23.14  |            |           |
[03/31 14:48:50   716s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/31 14:48:50   716s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/31 14:48:50   716s] Info: violation cost 6.983183 (cap = 0.473016, tran = 6.510166, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/31 14:48:51   716s] |    14   |    28   |     4   |      4  |     0   |     0   |     0   |     0   |     0   |     0   | 0.85 |          0|          0|          0|  23.14  |   0:00:00.0|    2969.4M|
[03/31 14:48:51   716s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/31 14:48:51   716s] 
[03/31 14:48:51   716s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2969.5M) ***
[03/31 14:48:51   716s] 
[03/31 14:48:51   716s] Begin: glitch net info
[03/31 14:48:51   716s] glitch slack range: number of glitch nets
[03/31 14:48:51   716s] glitch slack < -0.32 : 0
[03/31 14:48:51   716s] -0.32 < glitch slack < -0.28 : 0
[03/31 14:48:51   716s] -0.28 < glitch slack < -0.24 : 0
[03/31 14:48:51   716s] -0.24 < glitch slack < -0.2 : 0
[03/31 14:48:51   716s] -0.2 < glitch slack < -0.16 : 0
[03/31 14:48:51   716s] -0.16 < glitch slack < -0.12 : 0
[03/31 14:48:51   716s] -0.12 < glitch slack < -0.08 : 0
[03/31 14:48:51   716s] -0.08 < glitch slack < -0.04 : 0
[03/31 14:48:51   716s] -0.04 < glitch slack : 0
[03/31 14:48:51   716s] End: glitch net info
[03/31 14:48:51   716s] DEBUG: @coeDRVCandCache::cleanup.
[03/31 14:48:51   716s] drv optimizer changes nothing and skips refinePlace
[03/31 14:48:51   716s] End: GigaOpt DRV Optimization
[03/31 14:48:51   716s] **opt_design ... cpu = 0:00:45, real = 0:00:23, mem = 2240.8M, totSessionCpu=0:11:51 **
[03/31 14:48:51   716s] *info:
[03/31 14:48:51   716s] **INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2240.78M).
[03/31 14:48:51   717s] 
[03/31 14:48:51   717s] ------------------------------------------------------------
[03/31 14:48:51   717s]      SI Timing Summary (cpu=0.14min real=0.13min mem=2240.8M)                             
[03/31 14:48:51   717s] ------------------------------------------------------------
[03/31 14:48:51   717s] 
[03/31 14:48:51   717s] Setup views included:
[03/31 14:48:51   717s]  default_emulate_view 
[03/31 14:48:51   717s] 
[03/31 14:48:51   717s] +--------------------+---------+---------+---------+---------+
[03/31 14:48:51   717s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:48:51   717s] +--------------------+---------+---------+---------+---------+
[03/31 14:48:51   717s] |           WNS (ns):|  0.852  |  0.852  |  1.319  |  5.094  |
[03/31 14:48:51   717s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:48:51   717s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:48:51   717s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:48:51   717s] +--------------------+---------+---------+---------+---------+
[03/31 14:48:51   717s] 
[03/31 14:48:51   717s] +----------------+-------------------------------+------------------+
[03/31 14:48:51   717s] |                |              Real             |       Total      |
[03/31 14:48:51   717s] |    DRVs        +------------------+------------+------------------|
[03/31 14:48:51   717s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:48:51   717s] +----------------+------------------+------------+------------------+
[03/31 14:48:51   717s] |   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
[03/31 14:48:51   717s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:48:51   717s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:48:51   717s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:48:51   717s] +----------------+------------------+------------+------------------+
[03/31 14:48:51   717s] 
[03/31 14:48:51   717s] Density: 23.142%
[03/31 14:48:51   717s] Total number of glitch violations: 0
[03/31 14:48:51   717s] ------------------------------------------------------------
[03/31 14:48:51   717s] **opt_design ... cpu = 0:00:46, real = 0:00:23, mem = 2234.8M, totSessionCpu=0:11:52 **
[03/31 14:48:51   717s] *** Timing Is met
[03/31 14:48:51   717s] *** Check timing (0:00:00.0)
[03/31 14:48:51   717s] *** Setup timing is met (target slack 0ns)
[03/31 14:48:52   717s]   Timing Snapshot: (REF)
[03/31 14:48:52   717s]      Weighted WNS: 0.000
[03/31 14:48:52   717s]       All  PG WNS: 0.000
[03/31 14:48:52   717s]       High PG WNS: 0.000
[03/31 14:48:52   717s]       All  PG TNS: 0.000
[03/31 14:48:52   717s]       High PG TNS: 0.000
[03/31 14:48:52   717s]          Tran DRV: 0
[03/31 14:48:52   717s]           Cap DRV: 4
[03/31 14:48:52   717s]        Fanout DRV: 0
[03/31 14:48:52   717s]            Glitch: 0
[03/31 14:48:52   717s]    Category Slack: { [L, 0.852] [H, 0.852] [H, 0.852] }
[03/31 14:48:52   717s] 
[03/31 14:48:52   717s] Default Rule : ""
[03/31 14:48:52   717s] Non Default Rules :
[03/31 14:48:52   717s] Worst Slack : 0.852 ns
[03/31 14:48:52   717s] Total 0 nets layer assigned (0.1).
[03/31 14:48:52   717s] GigaOpt: setting up router preferences
[03/31 14:48:52   717s] GigaOpt: 0 nets assigned router directives
[03/31 14:48:52   717s] 
[03/31 14:48:52   717s] Start Assign Priority Nets ...
[03/31 14:48:52   717s] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/31 14:48:52   717s] Existing Priority Nets 0 (0.0%)
[03/31 14:48:52   717s] Assigned Priority Nets 0 (0.0%)
[03/31 14:48:52   718s] Default Rule : ""
[03/31 14:48:52   718s] Non Default Rules :
[03/31 14:48:52   718s] Worst Slack : 0.852 ns
[03/31 14:48:52   718s] Total 0 nets layer assigned (0.3).
[03/31 14:48:52   718s] GigaOpt: setting up router preferences
[03/31 14:48:52   718s] GigaOpt: 0 nets assigned router directives
[03/31 14:48:52   718s] 
[03/31 14:48:52   718s] Start Assign Priority Nets ...
[03/31 14:48:52   718s] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/31 14:48:52   718s] Existing Priority Nets 0 (0.0%)
[03/31 14:48:52   718s] Assigned Priority Nets 0 (0.0%)
[03/31 14:48:53   718s] 
[03/31 14:48:53   718s] ------------------------------------------------------------
[03/31 14:48:53   718s]         Pre-ecoRoute Summary                             
[03/31 14:48:53   718s] ------------------------------------------------------------
[03/31 14:48:53   718s] 
[03/31 14:48:53   718s] Setup views included:
[03/31 14:48:53   718s]  default_emulate_view 
[03/31 14:48:53   718s] 
[03/31 14:48:53   718s] +--------------------+---------+---------+---------+---------+
[03/31 14:48:53   718s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:48:53   718s] +--------------------+---------+---------+---------+---------+
[03/31 14:48:53   718s] |           WNS (ns):|  0.852  |  0.852  |  1.319  |  5.094  |
[03/31 14:48:53   718s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:48:53   718s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:48:53   718s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:48:53   718s] +--------------------+---------+---------+---------+---------+
[03/31 14:48:53   718s] 
[03/31 14:48:53   718s] +----------------+-------------------------------+------------------+
[03/31 14:48:53   718s] |                |              Real             |       Total      |
[03/31 14:48:53   718s] |    DRVs        +------------------+------------+------------------|
[03/31 14:48:53   718s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:48:53   718s] +----------------+------------------+------------+------------------+
[03/31 14:48:53   718s] |   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
[03/31 14:48:53   718s] |   max_tran     |      0 (0)       |   0.000    |     14 (28)      |
[03/31 14:48:53   718s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:48:53   718s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:48:53   718s] +----------------+------------------+------------+------------------+
[03/31 14:48:53   718s] 
[03/31 14:48:53   718s] Density: 23.142%
[03/31 14:48:53   718s] Total number of glitch violations: 0
[03/31 14:48:53   718s] ------------------------------------------------------------
[03/31 14:48:53   718s] -routeWithEco false                      # bool, default=false
[03/31 14:48:53   718s] -routeWithEco true                       # bool, default=false, user setting
[03/31 14:48:53   718s] -routeSelectedNetOnly false              # bool, default=false
[03/31 14:48:53   718s] -routeWithTimingDriven false             # bool, default=false
[03/31 14:48:53   718s] -routeWithSiDriven false                 # bool, default=false
[03/31 14:48:53   718s] 
[03/31 14:48:53   718s] globalDetailRoute
[03/31 14:48:53   718s] 
[03/31 14:48:53   718s] #setNanoRouteMode -routeWithEco true
[03/31 14:48:53   718s] #Start globalDetailRoute on Fri Mar 31 14:48:53 2023
[03/31 14:48:53   718s] #
[03/31 14:48:53   718s] Closing parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d'. 11675 times net's RC data read were performed.
[03/31 14:48:55   720s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/31 14:48:55   720s] #Loading the last recorded routing design signature
[03/31 14:48:55   721s] #Created 1120 NETS and 0 SPECIALNETS new signatures
[03/31 14:48:55   721s] #No placement changes detected since last routing
[03/31 14:48:55   721s] #Using multithreading with 8 threads.
[03/31 14:48:55   721s] #Start routing data preparation.
[03/31 14:48:55   721s] #Minimum voltage of a net in the design = 0.000.
[03/31 14:48:55   721s] #Maximum voltage of a net in the design = 1.800.
[03/31 14:48:55   721s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/31 14:48:55   721s] #Voltage range [0.000 - 1.800] has 12113 nets.
[03/31 14:48:55   721s] #Voltage range [1.799 - 1.800] has 1 net.
[03/31 14:48:55   721s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/31 14:48:55   721s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/31 14:48:55   721s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/31 14:48:55   721s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/31 14:48:55   721s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/31 14:48:55   721s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/31 14:48:56   722s] #Regenerating Ggrids automatically.
[03/31 14:48:56   722s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/31 14:48:56   722s] #Using automatically generated G-grids.
[03/31 14:48:56   722s] #Done routing data preparation.
[03/31 14:48:56   722s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1512.13 (MB), peak = 1804.65 (MB)
[03/31 14:48:56   722s] #Merging special wires using 8 threads...
[03/31 14:48:56   722s] #
[03/31 14:48:56   722s] #Connectivity extraction summary:
[03/31 14:48:56   722s] #1120 routed nets are extracted.
[03/31 14:48:56   722s] #10487 routed nets are imported.
[03/31 14:48:56   722s] #511 nets are fixed|skipped|trivial (not extracted).
[03/31 14:48:56   722s] #Total number of nets = 12118.
[03/31 14:48:56   722s] #
[03/31 14:48:56   722s] #Found 0 nets for post-route si or timing fixing.
[03/31 14:48:56   722s] #WARNING (NRGR-22) Design is already detail routed.
[03/31 14:48:56   722s] #Cpu time = 00:00:01
[03/31 14:48:56   722s] #Elapsed time = 00:00:01
[03/31 14:48:56   722s] #Increased memory = 0.70 (MB)
[03/31 14:48:56   722s] #Total memory = 1512.45 (MB)
[03/31 14:48:56   722s] #Peak memory = 1804.65 (MB)
[03/31 14:48:56   722s] #Using multithreading with 8 threads.
[03/31 14:48:56   722s] #
[03/31 14:48:56   722s] #Start Detail Routing..
[03/31 14:48:56   722s] #start initial detail routing ...
[03/31 14:48:57   723s] #    number of violations = 0
[03/31 14:48:57   723s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1514.32 (MB), peak = 1804.65 (MB)
[03/31 14:48:57   723s] #start 1st optimization iteration ...
[03/31 14:48:57   723s] #    number of violations = 0
[03/31 14:48:57   723s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1514.22 (MB), peak = 1804.65 (MB)
[03/31 14:48:57   723s] #Complete Detail Routing.
[03/31 14:48:57   723s] #Total number of nets with non-default rule or having extra spacing = 89
[03/31 14:48:57   723s] #Total wire length = 756815 um.
[03/31 14:48:57   723s] #Total half perimeter of net bounding box = 632407 um.
[03/31 14:48:57   723s] #Total wire length on LAYER MET1 = 52603 um.
[03/31 14:48:57   723s] #Total wire length on LAYER MET2 = 236235 um.
[03/31 14:48:57   723s] #Total wire length on LAYER MET3 = 236824 um.
[03/31 14:48:57   723s] #Total wire length on LAYER MET4 = 145291 um.
[03/31 14:48:57   723s] #Total wire length on LAYER MET5 = 81027 um.
[03/31 14:48:57   723s] #Total wire length on LAYER METTP = 4835 um.
[03/31 14:48:57   723s] #Total number of vias = 86391
[03/31 14:48:57   723s] #Up-Via Summary (total 86391):
[03/31 14:48:57   723s] #           
[03/31 14:48:57   723s] #-----------------------
[03/31 14:48:57   723s] #  Metal 1        42648
[03/31 14:48:57   723s] #  Metal 2        33520
[03/31 14:48:57   723s] #  Metal 3         7970
[03/31 14:48:57   723s] #  Metal 4         2143
[03/31 14:48:57   723s] #  Metal 5          110
[03/31 14:48:57   723s] #-----------------------
[03/31 14:48:57   723s] #                 86391 
[03/31 14:48:57   723s] #
[03/31 14:48:57   723s] #Total number of DRC violations = 0
[03/31 14:48:57   723s] #Cpu time = 00:00:01
[03/31 14:48:57   723s] #Elapsed time = 00:00:01
[03/31 14:48:57   723s] #Increased memory = 0.48 (MB)
[03/31 14:48:57   723s] #Total memory = 1512.92 (MB)
[03/31 14:48:57   723s] #Peak memory = 1804.65 (MB)
[03/31 14:48:57   723s] #
[03/31 14:48:57   723s] #start routing for process antenna violation fix ...
[03/31 14:48:57   723s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1514.91 (MB), peak = 1804.65 (MB)
[03/31 14:48:57   723s] #
[03/31 14:48:57   723s] #Total number of nets with non-default rule or having extra spacing = 89
[03/31 14:48:57   723s] #Total wire length = 756815 um.
[03/31 14:48:57   723s] #Total half perimeter of net bounding box = 632407 um.
[03/31 14:48:57   723s] #Total wire length on LAYER MET1 = 52603 um.
[03/31 14:48:57   723s] #Total wire length on LAYER MET2 = 236235 um.
[03/31 14:48:57   723s] #Total wire length on LAYER MET3 = 236824 um.
[03/31 14:48:57   723s] #Total wire length on LAYER MET4 = 145291 um.
[03/31 14:48:57   723s] #Total wire length on LAYER MET5 = 81027 um.
[03/31 14:48:57   723s] #Total wire length on LAYER METTP = 4835 um.
[03/31 14:48:57   723s] #Total number of vias = 86391
[03/31 14:48:57   723s] #Up-Via Summary (total 86391):
[03/31 14:48:57   723s] #           
[03/31 14:48:57   723s] #-----------------------
[03/31 14:48:57   723s] #  Metal 1        42648
[03/31 14:48:57   723s] #  Metal 2        33520
[03/31 14:48:57   723s] #  Metal 3         7970
[03/31 14:48:57   723s] #  Metal 4         2143
[03/31 14:48:57   723s] #  Metal 5          110
[03/31 14:48:57   723s] #-----------------------
[03/31 14:48:57   723s] #                 86391 
[03/31 14:48:57   723s] #
[03/31 14:48:57   723s] #Total number of DRC violations = 0
[03/31 14:48:57   723s] #Total number of net violated process antenna rule = 0
[03/31 14:48:57   723s] #
[03/31 14:48:58   724s] #
[03/31 14:48:58   724s] #Start Post Route wire spreading..
[03/31 14:48:58   724s] #
[03/31 14:48:58   724s] #Start data preparation for wire spreading...
[03/31 14:48:58   724s] #
[03/31 14:48:58   724s] #Data preparation is done on Fri Mar 31 14:48:58 2023
[03/31 14:48:58   724s] #
[03/31 14:48:58   724s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1514.93 (MB), peak = 1804.65 (MB)
[03/31 14:48:58   724s] #
[03/31 14:48:58   724s] #Start Post Route Wire Spread.
[03/31 14:49:00   727s] #Done with 6498 horizontal wires in 3 hboxes and 6309 vertical wires in 3 hboxes.
[03/31 14:49:00   727s] #Complete Post Route Wire Spread.
[03/31 14:49:00   727s] #
[03/31 14:49:00   727s] #Total number of nets with non-default rule or having extra spacing = 89
[03/31 14:49:00   727s] #Total wire length = 770672 um.
[03/31 14:49:00   727s] #Total half perimeter of net bounding box = 632407 um.
[03/31 14:49:00   727s] #Total wire length on LAYER MET1 = 53279 um.
[03/31 14:49:00   727s] #Total wire length on LAYER MET2 = 240353 um.
[03/31 14:49:00   727s] #Total wire length on LAYER MET3 = 242918 um.
[03/31 14:49:00   727s] #Total wire length on LAYER MET4 = 147654 um.
[03/31 14:49:00   727s] #Total wire length on LAYER MET5 = 81587 um.
[03/31 14:49:00   727s] #Total wire length on LAYER METTP = 4882 um.
[03/31 14:49:00   727s] #Total number of vias = 86391
[03/31 14:49:00   727s] #Up-Via Summary (total 86391):
[03/31 14:49:00   727s] #           
[03/31 14:49:00   727s] #-----------------------
[03/31 14:49:00   727s] #  Metal 1        42648
[03/31 14:49:00   727s] #  Metal 2        33520
[03/31 14:49:00   727s] #  Metal 3         7970
[03/31 14:49:00   727s] #  Metal 4         2143
[03/31 14:49:00   727s] #  Metal 5          110
[03/31 14:49:00   727s] #-----------------------
[03/31 14:49:00   727s] #                 86391 
[03/31 14:49:00   727s] #
[03/31 14:49:00   727s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1554.25 (MB), peak = 1804.65 (MB)
[03/31 14:49:00   727s] #
[03/31 14:49:00   727s] #Post Route wire spread is done.
[03/31 14:49:01   727s] #Total number of nets with non-default rule or having extra spacing = 89
[03/31 14:49:01   727s] #Total wire length = 770672 um.
[03/31 14:49:01   727s] #Total half perimeter of net bounding box = 632407 um.
[03/31 14:49:01   727s] #Total wire length on LAYER MET1 = 53279 um.
[03/31 14:49:01   727s] #Total wire length on LAYER MET2 = 240353 um.
[03/31 14:49:01   727s] #Total wire length on LAYER MET3 = 242918 um.
[03/31 14:49:01   727s] #Total wire length on LAYER MET4 = 147654 um.
[03/31 14:49:01   727s] #Total wire length on LAYER MET5 = 81587 um.
[03/31 14:49:01   727s] #Total wire length on LAYER METTP = 4882 um.
[03/31 14:49:01   727s] #Total number of vias = 86391
[03/31 14:49:01   727s] #Up-Via Summary (total 86391):
[03/31 14:49:01   727s] #           
[03/31 14:49:01   727s] #-----------------------
[03/31 14:49:01   727s] #  Metal 1        42648
[03/31 14:49:01   727s] #  Metal 2        33520
[03/31 14:49:01   727s] #  Metal 3         7970
[03/31 14:49:01   727s] #  Metal 4         2143
[03/31 14:49:01   727s] #  Metal 5          110
[03/31 14:49:01   727s] #-----------------------
[03/31 14:49:01   727s] #                 86391 
[03/31 14:49:01   727s] #
[03/31 14:49:01   727s] #detailRoute Statistics:
[03/31 14:49:01   727s] #Cpu time = 00:00:05
[03/31 14:49:01   727s] #Elapsed time = 00:00:04
[03/31 14:49:01   727s] #Increased memory = 8.74 (MB)
[03/31 14:49:01   727s] #Total memory = 1521.19 (MB)
[03/31 14:49:01   727s] #Peak memory = 1804.65 (MB)
[03/31 14:49:01   727s] #Updating routing design signature
[03/31 14:49:01   727s] #Created 1240 library cell signatures
[03/31 14:49:01   727s] #Created 12118 NETS and 0 SPECIALNETS signatures
[03/31 14:49:01   727s] #Created 16872 instance signatures
[03/31 14:49:01   727s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1521.21 (MB), peak = 1804.65 (MB)
[03/31 14:49:01   727s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1521.21 (MB), peak = 1804.65 (MB)
[03/31 14:49:01   728s] #
[03/31 14:49:01   728s] #globalDetailRoute statistics:
[03/31 14:49:01   728s] #Cpu time = 00:00:10
[03/31 14:49:01   728s] #Elapsed time = 00:00:08
[03/31 14:49:01   728s] #Increased memory = -111.59 (MB)
[03/31 14:49:01   728s] #Total memory = 1489.30 (MB)
[03/31 14:49:01   728s] #Peak memory = 1804.65 (MB)
[03/31 14:49:01   728s] #Number of warnings = 1
[03/31 14:49:01   728s] #Total number of warnings = 127
[03/31 14:49:01   728s] #Number of fails = 0
[03/31 14:49:01   728s] #Total number of fails = 0
[03/31 14:49:01   728s] #Complete globalDetailRoute on Fri Mar 31 14:49:01 2023
[03/31 14:49:01   728s] #
[03/31 14:49:01   728s] **opt_design ... cpu = 0:00:57, real = 0:00:33, mem = 2087.5M, totSessionCpu=0:12:03 **
[03/31 14:49:01   728s] -routeWithEco false                      # bool, default=false
[03/31 14:49:01   728s] -routeSelectedNetOnly false              # bool, default=false
[03/31 14:49:01   728s] -routeWithTimingDriven false             # bool, default=false
[03/31 14:49:01   728s] -routeWithSiDriven false                 # bool, default=false
[03/31 14:49:01   728s] Extraction called for design 'miniMIPS_chip' of instances=16871 and nets=12118 using extraction engine 'postRoute' at effort level 'low' .
[03/31 14:49:01   728s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:49:01   728s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:49:01   728s] PostRoute (effortLevel low) RC Extraction called for design miniMIPS_chip.
[03/31 14:49:01   728s] RC Extraction called in multi-corner(1) mode.
[03/31 14:49:01   728s] Process corner(s) are loaded.
[03/31 14:49:01   728s]  Corner: default_emulate_rc_corner
[03/31 14:49:01   728s] extractDetailRC Option : -outfile /tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d -maxResLength 200  -extended
[03/31 14:49:01   728s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[03/31 14:49:01   728s]       RC Corner Indexes            0   
[03/31 14:49:01   728s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:49:01   728s] Coupling Cap. Scaling Factor : 1.00000 
[03/31 14:49:01   728s] Resistance Scaling Factor    : 1.00000 
[03/31 14:49:01   728s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:49:01   728s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:49:01   728s] Shrink Factor                : 1.00000
[03/31 14:49:01   728s] Initializing multi-corner capacitance tables ... 
[03/31 14:49:01   728s] Initializing multi-corner resistance tables ...
[03/31 14:49:02   728s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2087.5M)
[03/31 14:49:02   728s] Creating parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for storing RC.
[03/31 14:49:02   729s] Extracted 10.0012% (CPU Time= 0:00:00.5  MEM= 2127.7M)
[03/31 14:49:02   729s] Extracted 20.001% (CPU Time= 0:00:00.6  MEM= 2127.7M)
[03/31 14:49:02   729s] Extracted 30.0008% (CPU Time= 0:00:00.8  MEM= 2127.7M)
[03/31 14:49:03   729s] Extracted 40.0013% (CPU Time= 0:00:01.2  MEM= 2127.7M)
[03/31 14:49:03   730s] Extracted 50.0011% (CPU Time= 0:00:01.3  MEM= 2127.7M)
[03/31 14:49:03   730s] Extracted 60.0009% (CPU Time= 0:00:01.5  MEM= 2127.7M)
[03/31 14:49:03   730s] Extracted 70.0014% (CPU Time= 0:00:01.7  MEM= 2127.7M)
[03/31 14:49:04   730s] Extracted 80.0011% (CPU Time= 0:00:02.1  MEM= 2131.7M)
[03/31 14:49:04   731s] Extracted 90.0009% (CPU Time= 0:00:02.4  MEM= 2131.7M)
[03/31 14:49:04   731s] Extracted 100% (CPU Time= 0:00:02.8  MEM= 2131.7M)
[03/31 14:49:04   731s] Number of Extracted Resistors     : 232586
[03/31 14:49:04   731s] Number of Extracted Ground Cap.   : 238335
[03/31 14:49:04   731s] Number of Extracted Coupling Cap. : 512588
[03/31 14:49:04   731s] Opening parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for reading.
[03/31 14:49:04   731s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/31 14:49:04   731s]  Corner: default_emulate_rc_corner
[03/31 14:49:04   731s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2119.6M)
[03/31 14:49:04   731s] Creating parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb_Filter.rcdb.d' for storing RC.
[03/31 14:49:05   731s] Closing parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d'. 11675 times net's RC data read were performed.
[03/31 14:49:05   732s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2119.645M)
[03/31 14:49:05   732s] Opening parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for reading.
[03/31 14:49:05   732s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2119.645M)
[03/31 14:49:05   732s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:04.0  MEM: 2119.645M)
[03/31 14:49:05   732s] **opt_design ... cpu = 0:01:00, real = 0:00:37, mem = 2085.4M, totSessionCpu=0:12:07 **
[03/31 14:49:05   732s] Starting SI iteration 1 using Infinite Timing Windows
[03/31 14:49:05   732s] Begin IPO call back ...
[03/31 14:49:05   732s] End IPO call back ...
[03/31 14:49:05   732s] #################################################################################
[03/31 14:49:05   732s] # Design Stage: PostRoute
[03/31 14:49:05   732s] # Design Name: miniMIPS_chip
[03/31 14:49:05   732s] # Design Mode: 90nm
[03/31 14:49:05   732s] # Analysis Mode: MMMC OCV 
[03/31 14:49:05   732s] # Parasitics Mode: SPEF/RCDB
[03/31 14:49:05   732s] # Signoff Settings: SI On 
[03/31 14:49:05   732s] #################################################################################
[03/31 14:49:06   733s] Setting infinite Tws ...
[03/31 14:49:06   733s] First Iteration Infinite Tw... 
[03/31 14:49:06   733s] Calculate early delays in OCV mode...
[03/31 14:49:06   733s] Calculate late delays in OCV mode...
[03/31 14:49:06   733s] Topological Sorting (CPU = 0:00:00.0, MEM = 2203.5M, InitMEM = 2201.9M)
[03/31 14:49:06   733s] Initializing multi-corner capacitance tables ... 
[03/31 14:49:06   733s] Initializing multi-corner resistance tables ...
[03/31 14:49:06   733s] Opening parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for reading.
[03/31 14:49:06   733s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2205.5M)
[03/31 14:49:06   733s] AAE_INFO: 8 threads acquired from CTE.
[03/31 14:49:07   742s] AAE_INFO-618: Total number of nets in the design is 12118,  99.8 percent of the nets selected for SI analysis
[03/31 14:49:07   742s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:49:07   742s] End delay calculation. (MEM=2691.98 CPU=0:00:08.5 REAL=0:00:01.0)
[03/31 14:49:07   742s] *** CDM Built up (cpu=0:00:10.2  real=0:00:02.0  mem= 2692.0M) ***
[03/31 14:49:08   744s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2692.0M)
[03/31 14:49:08   744s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/31 14:49:08   744s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2692.0M)
[03/31 14:49:08   744s] Starting SI iteration 2
[03/31 14:49:08   744s] Calculate early delays in OCV mode...
[03/31 14:49:08   744s] Calculate late delays in OCV mode...
[03/31 14:49:08   745s] AAE_INFO-618: Total number of nets in the design is 12118,  0.6 percent of the nets selected for SI analysis
[03/31 14:49:08   745s] End delay calculation. (MEM=2668.03 CPU=0:00:00.5 REAL=0:00:00.0)
[03/31 14:49:08   745s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2668.0M) ***
[03/31 14:49:09   746s] *** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:04.0 totSessionCpu=0:12:21 mem=2668.0M)
[03/31 14:49:09   746s] *** Timing Is met
[03/31 14:49:09   746s] *** Check timing (0:00:00.0)
[03/31 14:49:09   747s] Running setup recovery post routing.
[03/31 14:49:09   747s] **opt_design ... cpu = 0:01:15, real = 0:00:41, mem = 2183.5M, totSessionCpu=0:12:21 **
[03/31 14:49:09   747s]   Timing Snapshot: (TGT)
[03/31 14:49:09   747s]      Weighted WNS: 0.000
[03/31 14:49:09   747s]       All  PG WNS: 0.000
[03/31 14:49:09   747s]       High PG WNS: 0.000
[03/31 14:49:09   747s]       All  PG TNS: 0.000
[03/31 14:49:09   747s]       High PG TNS: 0.000
[03/31 14:49:09   747s]          Tran DRV: 0
[03/31 14:49:09   747s]           Cap DRV: 4
[03/31 14:49:09   747s]        Fanout DRV: 0
[03/31 14:49:09   747s]            Glitch: 0
[03/31 14:49:09   747s]    Category Slack: { [L, 1.016] [H, 1.016] [H, 1.016] }
[03/31 14:49:09   747s] 
[03/31 14:49:09   747s] 
[03/31 14:49:09   747s]  Recovery Manager:
[03/31 14:49:09   747s] Checking setup slack degradation ...
[03/31 14:49:09   747s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.100) - Skip
[03/31 14:49:09   747s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.075) - Skip
[03/31 14:49:09   747s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[03/31 14:49:09   747s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[03/31 14:49:09   747s] 
[03/31 14:49:09   747s] 
[03/31 14:49:09   747s] Checking DRV degradation...
[03/31 14:49:09   747s]  Recovery Manager:
[03/31 14:49:09   747s]     Tran DRV degradation : 0 (0 -> 0)
[03/31 14:49:09   747s]      Cap DRV degradation : 0 (4 -> 4)
[03/31 14:49:09   747s]   Fanout DRV degradation : 0 (0 -> 0)
[03/31 14:49:09   747s]       Glitch degradation : 0 (0 -> 0)
[03/31 14:49:09   747s]   DRV Recovery (Margin: 100) - Skip
[03/31 14:49:09   747s] 
[03/31 14:49:09   747s] **INFO: Skipping DRV recovery as drv did not degraded beyond margin (100)
[03/31 14:49:09   747s] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=2183.54M, totSessionCpu=0:12:22 .
[03/31 14:49:09   747s] **opt_design ... cpu = 0:01:15, real = 0:00:41, mem = 2183.5M, totSessionCpu=0:12:22 **
[03/31 14:49:09   747s] 
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] ------------------------------------------------------------
[03/31 14:49:10   748s]         Before Power Reclaim                             
[03/31 14:49:10   748s] ------------------------------------------------------------
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] Setup views included:
[03/31 14:49:10   748s]  default_emulate_view 
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] +--------------------+---------+---------+---------+---------+
[03/31 14:49:10   748s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:49:10   748s] +--------------------+---------+---------+---------+---------+
[03/31 14:49:10   748s] |           WNS (ns):|  1.016  |  1.016  |  1.439  |  5.086  |
[03/31 14:49:10   748s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:49:10   748s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:49:10   748s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:49:10   748s] +--------------------+---------+---------+---------+---------+
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] +----------------+-------------------------------+------------------+
[03/31 14:49:10   748s] |                |              Real             |       Total      |
[03/31 14:49:10   748s] |    DRVs        +------------------+------------+------------------|
[03/31 14:49:10   748s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:49:10   748s] +----------------+------------------+------------+------------------+
[03/31 14:49:10   748s] |   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
[03/31 14:49:10   748s] |   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
[03/31 14:49:10   748s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:49:10   748s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:49:10   748s] +----------------+------------------+------------+------------------+
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] Density: 23.142%
[03/31 14:49:10   748s] Total number of glitch violations: 0
[03/31 14:49:10   748s] ------------------------------------------------------------
[03/31 14:49:10   748s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:10   748s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:49:10   748s] Info: 70 io nets excluded
[03/31 14:49:10   748s] Info: 89 clock nets excluded from IPO operation.
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] Begin Power Analysis
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s]     0.00V	    gnd!
[03/31 14:49:10   748s]     0.00V	    gnd
[03/31 14:49:10   748s]     0.00V	    GND
[03/31 14:49:10   748s]     0.00V	    VSS
[03/31 14:49:10   748s]     0.00V	    vdd!
[03/31 14:49:10   748s]     0.00V	    vdd
[03/31 14:49:10   748s]     1.80V	    VDD
[03/31 14:49:10   748s] Begin Processing Timing Library for Power Calculation
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] Begin Processing Timing Library for Power Calculation
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] Begin Processing Power Net/Grid for Power Calculation
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1661.47MB/1661.47MB)
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] Begin Processing Timing Window Data for Power Calculation
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1661.47MB/1661.47MB)
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] Begin Processing User Attributes
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1661.47MB/1661.47MB)
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] Begin Processing Signal Activity
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] 
[03/31 14:49:10   748s] Starting Activity Propagation
[03/31 14:49:10   748s] 2023-Mar-31 14:49:10 (2023-Mar-31 17:49:10 GMT)
[03/31 14:49:10   748s] 2023-Mar-31 14:49:10 (2023-Mar-31 17:49:10 GMT): 10%
[03/31 14:49:10   748s] 2023-Mar-31 14:49:10 (2023-Mar-31 17:49:10 GMT): 20%
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] Finished Activity Propagation
[03/31 14:49:11   749s] 2023-Mar-31 14:49:11 (2023-Mar-31 17:49:11 GMT)
[03/31 14:49:11   749s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1661.61MB/1661.61MB)
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] Begin Power Computation
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s]       ----------------------------------------------------------
[03/31 14:49:11   749s]       # of cell(s) missing both power/leakage table: 0
[03/31 14:49:11   749s]       # of cell(s) missing power table: 4
[03/31 14:49:11   749s]       # of cell(s) missing leakage table: 0
[03/31 14:49:11   749s]       # of MSMV cell(s) missing power_level: 0
[03/31 14:49:11   749s]       ----------------------------------------------------------
[03/31 14:49:11   749s] CellName                                  Missing Table(s)
[03/31 14:49:11   749s] CORNERP                                   internal power, 
[03/31 14:49:11   749s] GNDORPADP                                 internal power, 
[03/31 14:49:11   749s] VDDORPADP                                 internal power, 
[03/31 14:49:11   749s] VDDPADP                                   internal power, 
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] Starting Calculating power
[03/31 14:49:11   749s] 2023-Mar-31 14:49:11 (2023-Mar-31 17:49:11 GMT)
[03/31 14:49:11   749s] 2023-Mar-31 14:49:11 (2023-Mar-31 17:49:11 GMT): 10%
[03/31 14:49:11   749s] 2023-Mar-31 14:49:11 (2023-Mar-31 17:49:11 GMT): 20%
[03/31 14:49:11   749s] 2023-Mar-31 14:49:11 (2023-Mar-31 17:49:11 GMT): 30%
[03/31 14:49:11   749s] 2023-Mar-31 14:49:11 (2023-Mar-31 17:49:11 GMT): 40%
[03/31 14:49:11   749s] 2023-Mar-31 14:49:11 (2023-Mar-31 17:49:11 GMT): 50%
[03/31 14:49:11   749s] 2023-Mar-31 14:49:11 (2023-Mar-31 17:49:11 GMT): 60%
[03/31 14:49:11   749s] 2023-Mar-31 14:49:11 (2023-Mar-31 17:49:11 GMT): 70%
[03/31 14:49:11   749s] 2023-Mar-31 14:49:11 (2023-Mar-31 17:49:11 GMT): 80%
[03/31 14:49:11   749s] 2023-Mar-31 14:49:11 (2023-Mar-31 17:49:11 GMT): 90%
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] Finished Calculating power
[03/31 14:49:11   749s] 2023-Mar-31 14:49:11 (2023-Mar-31 17:49:11 GMT)
[03/31 14:49:11   749s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1684.73MB/1684.73MB)
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] Begin Processing User Attributes
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1684.73MB/1684.73MB)
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1684.73MB/1684.73MB)
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] Begin Static Power Report Generation
[03/31 14:49:11   749s] *----------------------------------------------------------------------------------------
[03/31 14:49:11   749s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/31 14:49:11   749s] *	
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] * 	Date & Time:	2023-Mar-31 14:49:11 (2023-Mar-31 17:49:11 GMT)
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *----------------------------------------------------------------------------------------
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *	Design: miniMIPS_chip
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *	Liberty Libraries used:
[03/31 14:49:11   749s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/31 14:49:11   749s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *	Power Domain used:
[03/31 14:49:11   749s] *		Rail:        VDD 	Voltage:        1.8
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *       Power View : default_emulate_view
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *       User-Defined Activity : N.A.
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *       Activity File: N.A.
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *       Hierarchical Global Activity: N.A.
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *       Global Activity: N.A.
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *       Sequential Element Activity: 0.200000
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *       Primary Input Activity: 0.200000
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *       Default icg ratio: N.A.
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *       Global Comb ClockGate Ratio: N.A.
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *	Power Units = 1mW
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *	Time Units = 1e-09 secs
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] *       report_power -leakage
[03/31 14:49:11   749s] *
[03/31 14:49:11   749s] -----------------------------------------------------------------------------------------
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] Total Power
[03/31 14:49:11   749s] -----------------------------------------------------------------------------------------
[03/31 14:49:11   749s] Total Leakage Power:         0.00062135
[03/31 14:49:11   749s] -----------------------------------------------------------------------------------------
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] Group                           Leakage       Percentage 
[03/31 14:49:11   749s]                                 Power         (%)        
[03/31 14:49:11   749s] -----------------------------------------------------------------------------------------
[03/31 14:49:11   749s] Sequential                     0.0002544       39.92
[03/31 14:49:11   749s] Macro                          8.504e-07      0.1334
[03/31 14:49:11   749s] IO                             3.658e-06      0.5741
[03/31 14:49:11   749s] Combinational                  0.0003465       54.38
[03/31 14:49:11   749s] Clock (Combinational)          1.589e-05       2.494
[03/31 14:49:11   749s] Clock (Sequential)                     0           0
[03/31 14:49:11   749s] -----------------------------------------------------------------------------------------
[03/31 14:49:11   749s] Total                          0.0006213         100
[03/31 14:49:11   749s] -----------------------------------------------------------------------------------------
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] Rail                  Voltage   Leakage       Percentage 
[03/31 14:49:11   749s]                                 Power         (%)        
[03/31 14:49:11   749s] -----------------------------------------------------------------------------------------
[03/31 14:49:11   749s] VDD                       1.8  0.0006169       99.28
[03/31 14:49:11   749s] Default                   1.8   4.49e-06      0.7226
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] Clock                           Leakage       Percentage 
[03/31 14:49:11   749s]                                 Power         (%)        
[03/31 14:49:11   749s] -----------------------------------------------------------------------------------------
[03/31 14:49:11   749s] clock                          1.598e-05       2.573
[03/31 14:49:11   749s] -----------------------------------------------------------------------------------------
[03/31 14:49:11   749s] Total                          1.598e-05       2.573
[03/31 14:49:11   749s] -----------------------------------------------------------------------------------------
[03/31 14:49:11   749s]  
[03/31 14:49:11   749s]  
[03/31 14:49:11   749s] -----------------------------------------------------------------------------------------
[03/31 14:49:11   749s] *	Power Distribution Summary: 
[03/31 14:49:11   749s] * 		Highest Average Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/31 14:49:11   749s] * 		Highest Leakage Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/31 14:49:11   749s] * 		Total Cap: 	2.45369e-10 F
[03/31 14:49:11   749s] * 		Total instances in design: 16871
[03/31 14:49:11   749s] * 		Total instances in design with no power:     0
[03/31 14:49:11   749s] *                Total instances in design with no activty:     0
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s] * 		Total Fillers and Decap:  6300
[03/31 14:49:11   749s] -----------------------------------------------------------------------------------------
[03/31 14:49:11   749s]  
[03/31 14:49:11   749s] Total leakage power = 0.000621348 mW
[03/31 14:49:11   749s] Cell usage statistics:  
[03/31 14:49:11   749s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474186%) , 4.48992e-06 mW ( 0.722610% ) 
[03/31 14:49:11   749s] Library D_CELLS_MOSST_typ_1_80V_25C , 16791 cells ( 99.525814%) , 0.000616858 mW ( 99.277390% ) 
[03/31 14:49:11   749s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/31 14:49:11   749s] mem(process/total)=1684.85MB/1684.85MB)
[03/31 14:49:11   749s] 
[03/31 14:49:11   749s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:49:11   749s] UM:                                          0.000             1.016  report_power
[03/31 14:49:11   749s] Begin: Leakage Power Optimization
[03/31 14:49:11   749s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:49:11   749s] #spOpts: mergeVia=F 
[03/31 14:49:13   751s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 23.14
[03/31 14:49:13   751s] +----------+---------+--------+--------+------------+--------+
[03/31 14:49:13   751s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/31 14:49:13   751s] +----------+---------+--------+--------+------------+--------+
[03/31 14:49:13   751s] |    23.14%|        -|   0.000|   0.000|   0:00:00.0| 3149.9M|
[03/31 14:49:33   771s] |    23.14%|        0|   0.000|   0.000|   0:00:20.0| 3149.9M|
[03/31 14:49:33   771s] |    23.14%|        0|   0.000|   0.000|   0:00:00.0| 3149.9M|
[03/31 14:49:33   771s] +----------+---------+--------+--------+------------+--------+
[03/31 14:49:33   771s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 23.14
[03/31 14:49:33   771s] 
[03/31 14:49:33   771s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/31 14:49:33   771s] --------------------------------------------------------------
[03/31 14:49:33   771s] |                                   | Total     | Sequential |
[03/31 14:49:33   771s] --------------------------------------------------------------
[03/31 14:49:33   771s] | Num insts resized                 |       0  |       0    |
[03/31 14:49:33   771s] | Num insts undone                  |       0  |       0    |
[03/31 14:49:33   771s] | Num insts Downsized               |       0  |       0    |
[03/31 14:49:33   771s] | Num insts Samesized               |       0  |       0    |
[03/31 14:49:33   771s] | Num insts Upsized                 |       0  |       0    |
[03/31 14:49:33   771s] | Num multiple commits+uncommits    |       0  |       -    |
[03/31 14:49:33   771s] --------------------------------------------------------------
[03/31 14:49:33   771s] ** Finished Core Leakage Power Optimization (cpu = 0:00:21.8) (real = 0:00:22.0) **
[03/31 14:49:33   772s]   Timing Snapshot: (TGT)
[03/31 14:49:33   772s]      Weighted WNS: 0.000
[03/31 14:49:33   772s]       All  PG WNS: 0.000
[03/31 14:49:33   772s]       High PG WNS: 0.000
[03/31 14:49:33   772s]       All  PG TNS: 0.000
[03/31 14:49:33   772s]       High PG TNS: 0.000
[03/31 14:49:33   772s]          Tran DRV: 0
[03/31 14:49:33   772s]           Cap DRV: 4
[03/31 14:49:33   772s]        Fanout DRV: 0
[03/31 14:49:33   772s]            Glitch: 0
[03/31 14:49:33   772s]    Category Slack: { [L, 1.016] [H, 1.016] [H, 1.016] }
[03/31 14:49:33   772s] 
[03/31 14:49:33   772s] 
[03/31 14:49:33   772s]  Recovery Manager:
[03/31 14:49:33   772s] Checking setup slack degradation ...
[03/31 14:49:33   772s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.100) - Skip
[03/31 14:49:33   772s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.075) - Skip
[03/31 14:49:33   772s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[03/31 14:49:33   772s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[03/31 14:49:33   772s] 
[03/31 14:49:34   772s] Summary for sequential cells idenfication: 
[03/31 14:49:34   772s] Identified SBFF number: 128
[03/31 14:49:34   772s] Identified MBFF number: 0
[03/31 14:49:34   772s] Not identified SBFF number: 0
[03/31 14:49:34   772s] Not identified MBFF number: 0
[03/31 14:49:34   772s] Number of sequential cells which are not FFs: 106
[03/31 14:49:34   772s] 
[03/31 14:49:36   774s] *Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] *Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:36   774s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:49:36   774s] Info: 70 io nets excluded
[03/31 14:49:36   774s] Info: 89 clock nets excluded from IPO operation.
[03/31 14:49:36   774s] PhyDesignGrid: maxLocalDensity 0.98
[03/31 14:49:36   774s] #spOpts: mergeVia=F 
[03/31 14:49:37   776s] Info: 34 top-level, potential tri-state nets excluded from IPO operation.
[03/31 14:49:37   776s] Info: failed to find hinst 'U1_pf_RC_CG_HIER_INST1' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST2' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST11' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST12' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST13' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST14' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST15' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST16' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST17' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST18' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST19' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST20' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U2_ei_RC_CG_HIER_INST3' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST21' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST22' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST23' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST24' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST25' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST26' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST27' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST28' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST29' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST30' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U3_di_RC_CG_HIER_INST4' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST31' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST32' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST33' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST34' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST35' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST36' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST37' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST38' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST39' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST40' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'RC_CG_DECLONE_HIER_INST' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U8_syscop_RC_CG_HIER_INST41' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U9_bus_ctrl_RC_CG_HIER_INST42' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST6' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U4_ex_U1_alu_RC_CG_HIER_INST7' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST9' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: failed to find hinst 'U7_banc_RC_CG_HIER_INST10' in file 'innovus/minimips.boundary_opto.tcl'!
[03/31 14:49:37   776s] Info: 70 io nets excluded
[03/31 14:49:38   776s] Info: 89 clock nets excluded from IPO operation.
[03/31 14:49:38   777s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/31 14:49:38   777s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[03/31 14:49:38   777s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/31 14:49:38   777s] |   0.182|    1.016|   0.000|    0.000|    23.14%|   0:00:00.0| 3150.3M|default_emulate_view|       NA| NA                                                 |
[03/31 14:49:38   777s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[03/31 14:49:38   777s] 
[03/31 14:49:38   777s] *** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3150.3M) ***
[03/31 14:49:38   777s] 
[03/31 14:49:38   777s] *** Finish post-Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3150.3M) ***
[03/31 14:49:39   777s] Multi-CPU acceleration using 8 CPU(s).
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s] Begin Power Analysis
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s]     0.00V	    gnd!
[03/31 14:49:39   777s]     0.00V	    gnd
[03/31 14:49:39   777s]     0.00V	    GND
[03/31 14:49:39   777s]     0.00V	    VSS
[03/31 14:49:39   777s]     0.00V	    vdd!
[03/31 14:49:39   777s]     0.00V	    vdd
[03/31 14:49:39   777s]     1.80V	    VDD
[03/31 14:49:39   777s] Begin Processing Timing Library for Power Calculation
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s] Begin Processing Timing Library for Power Calculation
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s] Begin Processing Power Net/Grid for Power Calculation
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1635.61MB/1635.61MB)
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s] Begin Processing Timing Window Data for Power Calculation
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1635.88MB/1635.88MB)
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s] Begin Processing User Attributes
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1635.93MB/1635.93MB)
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s] Begin Processing Signal Activity
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s] 
[03/31 14:49:39   777s] Starting Activity Propagation
[03/31 14:49:39   777s] 2023-Mar-31 14:49:39 (2023-Mar-31 17:49:39 GMT)
[03/31 14:49:39   777s] 2023-Mar-31 14:49:39 (2023-Mar-31 17:49:39 GMT): 10%
[03/31 14:49:39   777s] 2023-Mar-31 14:49:39 (2023-Mar-31 17:49:39 GMT): 20%
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] Finished Activity Propagation
[03/31 14:49:40   777s] 2023-Mar-31 14:49:40 (2023-Mar-31 17:49:40 GMT)
[03/31 14:49:40   777s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1636.36MB/1636.36MB)
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] Begin Power Computation
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s]       ----------------------------------------------------------
[03/31 14:49:40   777s]       # of cell(s) missing both power/leakage table: 0
[03/31 14:49:40   777s]       # of cell(s) missing power table: 4
[03/31 14:49:40   777s]       # of cell(s) missing leakage table: 0
[03/31 14:49:40   777s]       # of MSMV cell(s) missing power_level: 0
[03/31 14:49:40   777s]       ----------------------------------------------------------
[03/31 14:49:40   777s] CellName                                  Missing Table(s)
[03/31 14:49:40   777s] CORNERP                                   internal power, 
[03/31 14:49:40   777s] GNDORPADP                                 internal power, 
[03/31 14:49:40   777s] VDDORPADP                                 internal power, 
[03/31 14:49:40   777s] VDDPADP                                   internal power, 
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] Starting Calculating power
[03/31 14:49:40   777s] 2023-Mar-31 14:49:40 (2023-Mar-31 17:49:40 GMT)
[03/31 14:49:40   777s] 2023-Mar-31 14:49:40 (2023-Mar-31 17:49:40 GMT): 10%
[03/31 14:49:40   777s] 2023-Mar-31 14:49:40 (2023-Mar-31 17:49:40 GMT): 20%
[03/31 14:49:40   777s] 2023-Mar-31 14:49:40 (2023-Mar-31 17:49:40 GMT): 30%
[03/31 14:49:40   777s] 2023-Mar-31 14:49:40 (2023-Mar-31 17:49:40 GMT): 40%
[03/31 14:49:40   777s] 2023-Mar-31 14:49:40 (2023-Mar-31 17:49:40 GMT): 50%
[03/31 14:49:40   777s] 2023-Mar-31 14:49:40 (2023-Mar-31 17:49:40 GMT): 60%
[03/31 14:49:40   777s] 2023-Mar-31 14:49:40 (2023-Mar-31 17:49:40 GMT): 70%
[03/31 14:49:40   777s] 2023-Mar-31 14:49:40 (2023-Mar-31 17:49:40 GMT): 80%
[03/31 14:49:40   777s] 2023-Mar-31 14:49:40 (2023-Mar-31 17:49:40 GMT): 90%
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] Finished Calculating power
[03/31 14:49:40   777s] 2023-Mar-31 14:49:40 (2023-Mar-31 17:49:40 GMT)
[03/31 14:49:40   777s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1636.63MB/1636.63MB)
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] Begin Processing User Attributes
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1636.63MB/1636.63MB)
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1636.66MB/1636.66MB)
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] Begin Static Power Report Generation
[03/31 14:49:40   777s] *----------------------------------------------------------------------------------------
[03/31 14:49:40   777s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/31 14:49:40   777s] *	
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] * 	Date & Time:	2023-Mar-31 14:49:40 (2023-Mar-31 17:49:40 GMT)
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *----------------------------------------------------------------------------------------
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *	Design: miniMIPS_chip
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *	Liberty Libraries used:
[03/31 14:49:40   777s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/31 14:49:40   777s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *	Power Domain used:
[03/31 14:49:40   777s] *		Rail:        VDD 	Voltage:        1.8
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *       Power View : default_emulate_view
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *       User-Defined Activity : N.A.
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *       Activity File: N.A.
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *       Hierarchical Global Activity: N.A.
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *       Global Activity: N.A.
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *       Sequential Element Activity: 0.200000
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *       Primary Input Activity: 0.200000
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *       Default icg ratio: N.A.
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *       Global Comb ClockGate Ratio: N.A.
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *	Power Units = 1mW
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *	Time Units = 1e-09 secs
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] *       report_power -leakage
[03/31 14:49:40   777s] *
[03/31 14:49:40   777s] -----------------------------------------------------------------------------------------
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] Total Power
[03/31 14:49:40   777s] -----------------------------------------------------------------------------------------
[03/31 14:49:40   777s] Total Leakage Power:         0.00062135
[03/31 14:49:40   777s] -----------------------------------------------------------------------------------------
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] Group                           Leakage       Percentage 
[03/31 14:49:40   777s]                                 Power         (%)        
[03/31 14:49:40   777s] -----------------------------------------------------------------------------------------
[03/31 14:49:40   777s] Sequential                     0.0002544       39.92
[03/31 14:49:40   777s] Macro                          8.504e-07      0.1334
[03/31 14:49:40   777s] IO                             3.658e-06      0.5741
[03/31 14:49:40   777s] Combinational                  0.0003465       54.38
[03/31 14:49:40   777s] Clock (Combinational)          1.589e-05       2.494
[03/31 14:49:40   777s] Clock (Sequential)                     0           0
[03/31 14:49:40   777s] -----------------------------------------------------------------------------------------
[03/31 14:49:40   777s] Total                          0.0006213         100
[03/31 14:49:40   777s] -----------------------------------------------------------------------------------------
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] Rail                  Voltage   Leakage       Percentage 
[03/31 14:49:40   777s]                                 Power         (%)        
[03/31 14:49:40   777s] -----------------------------------------------------------------------------------------
[03/31 14:49:40   777s] VDD                       1.8  0.0006169       99.28
[03/31 14:49:40   777s] Default                   1.8   4.49e-06      0.7226
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] Clock                           Leakage       Percentage 
[03/31 14:49:40   777s]                                 Power         (%)        
[03/31 14:49:40   777s] -----------------------------------------------------------------------------------------
[03/31 14:49:40   777s] clock                          1.598e-05       2.573
[03/31 14:49:40   777s] -----------------------------------------------------------------------------------------
[03/31 14:49:40   777s] Total                          1.598e-05       2.573
[03/31 14:49:40   777s] -----------------------------------------------------------------------------------------
[03/31 14:49:40   777s]  
[03/31 14:49:40   777s]  
[03/31 14:49:40   777s] -----------------------------------------------------------------------------------------
[03/31 14:49:40   777s] *	Power Distribution Summary: 
[03/31 14:49:40   777s] * 		Highest Average Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/31 14:49:40   777s] * 		Highest Leakage Power: minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1 (BUX12): 	 3.731e-07
[03/31 14:49:40   777s] * 		Total Cap: 	2.45369e-10 F
[03/31 14:49:40   777s] * 		Total instances in design: 16871
[03/31 14:49:40   777s] * 		Total instances in design with no power:     0
[03/31 14:49:40   777s] *                Total instances in design with no activty:     0
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s] * 		Total Fillers and Decap:  6300
[03/31 14:49:40   777s] -----------------------------------------------------------------------------------------
[03/31 14:49:40   777s]  
[03/31 14:49:40   777s] Total leakage power = 0.000621348 mW
[03/31 14:49:40   777s] Cell usage statistics:  
[03/31 14:49:40   777s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 80 cells ( 0.474186%) , 4.48992e-06 mW ( 0.722610% ) 
[03/31 14:49:40   777s] Library D_CELLS_MOSST_typ_1_80V_25C , 16791 cells ( 99.525814%) , 0.000616858 mW ( 99.277390% ) 
[03/31 14:49:40   777s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/31 14:49:40   777s] mem(process/total)=1637.09MB/1637.09MB)
[03/31 14:49:40   777s] 
[03/31 14:49:40   777s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:49:40   777s] UM:                                                                   report_power
[03/31 14:49:40   779s] *** Finished Leakage Power Optimization (cpu=0:00:29, real=0:00:29, mem=2291.70M, totSessionCpu=0:12:53).
[03/31 14:49:41   779s] Latch borrow mode reset to max_borrow
[03/31 14:49:41   780s] <optDesign CMD> Restore Using all VT Cells
[03/31 14:49:41   780s] Reported timing to dir ./timingReports
[03/31 14:49:41   780s] **opt_design ... cpu = 0:01:47, real = 0:01:13, mem = 2291.7M, totSessionCpu=0:12:54 **
[03/31 14:49:41   780s] Begin: glitch net info
[03/31 14:49:41   780s] glitch slack range: number of glitch nets
[03/31 14:49:41   780s] glitch slack < -0.32 : 0
[03/31 14:49:41   780s] -0.32 < glitch slack < -0.28 : 0
[03/31 14:49:41   780s] -0.28 < glitch slack < -0.24 : 0
[03/31 14:49:41   780s] -0.24 < glitch slack < -0.2 : 0
[03/31 14:49:41   780s] -0.2 < glitch slack < -0.16 : 0
[03/31 14:49:41   780s] -0.16 < glitch slack < -0.12 : 0
[03/31 14:49:41   780s] -0.12 < glitch slack < -0.08 : 0
[03/31 14:49:41   780s] -0.08 < glitch slack < -0.04 : 0
[03/31 14:49:41   780s] -0.04 < glitch slack : 0
[03/31 14:49:41   780s] End: glitch net info
[03/31 14:49:42   782s] 
[03/31 14:49:42   782s] ------------------------------------------------------------
[03/31 14:49:42   782s]      opt_design Final SI Timing Summary                             
[03/31 14:49:42   782s] ------------------------------------------------------------
[03/31 14:49:42   782s] 
[03/31 14:49:42   782s] Setup views included:
[03/31 14:49:42   782s]  default_emulate_view 
[03/31 14:49:42   782s] 
[03/31 14:49:42   782s] +--------------------+---------+---------+---------+---------+
[03/31 14:49:42   782s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:49:42   782s] +--------------------+---------+---------+---------+---------+
[03/31 14:49:42   782s] |           WNS (ns):|  0.000  |  0.000  |  2.877  |  4.260  |
[03/31 14:49:42   782s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:49:42   782s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:49:42   782s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:49:42   782s] +--------------------+---------+---------+---------+---------+
[03/31 14:49:42   782s] 
[03/31 14:49:42   782s] +----------------+-------------------------------+------------------+
[03/31 14:49:42   782s] |                |              Real             |       Total      |
[03/31 14:49:42   782s] |    DRVs        +------------------+------------+------------------|
[03/31 14:49:42   782s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:49:42   782s] +----------------+------------------+------------+------------------+
[03/31 14:49:42   782s] |   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
[03/31 14:49:42   782s] |   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
[03/31 14:49:42   782s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:49:42   782s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:49:42   782s] +----------------+------------------+------------+------------------+
[03/31 14:49:42   782s] 
[03/31 14:49:42   782s] Density: 23.142%
[03/31 14:49:42   782s] Total number of glitch violations: 0
[03/31 14:49:42   782s] ------------------------------------------------------------
[03/31 14:49:42   782s] **opt_design ... cpu = 0:01:49, real = 0:01:14, mem = 2291.7M, totSessionCpu=0:12:55 **
[03/31 14:49:42   782s]  ReSet Options after AAE Based Opt flow 
[03/31 14:49:42   782s] Opt: RC extraction mode changed to 'detail'
[03/31 14:49:42   782s] *** Finished opt_design ***
[03/31 14:49:42   782s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:49:42   782s] UM:                                          0.000             0.000  final
[03/31 14:49:43   782s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/31 14:49:43   782s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:49:43   782s] UM:        207.46             99             0.000             0.000  opt_design_postroute
[03/31 14:49:43   782s] 
[03/31 14:49:43   782s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:54 real=  0:01:19)
[03/31 14:49:43   782s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[03/31 14:49:43   782s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.3 real=0:00:06.5)
[03/31 14:49:43   782s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/31 14:49:43   782s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:31.9 real=0:00:09.7)
[03/31 14:49:43   782s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:09.3 real=0:00:08.8)
[03/31 14:49:43   782s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[03/31 14:49:43   782s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.3 real=0:00:01.2)
[03/31 14:49:43   782s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:09.5 real=0:00:08.5)
[03/31 14:49:43   782s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:14.5 real=0:00:03.8)
[03/31 14:49:43   782s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/31 14:49:43   782s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[03/31 14:49:43   782s] 	OPT_RUNTIME:         LeakageOpt (count =  1): (cpu=0:00:31.9 real=0:00:31.5)
[03/31 14:49:43   782s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/31 14:49:43   782s] Info: pop threads available for lower-level modules during optimization.
[03/31 14:49:43   783s] ###############################################################
[03/31 14:49:43   783s] #  Generated by:      Cadence Innovus 15.20-p005_1
[03/31 14:49:43   783s] #  OS:                Linux x86_64(Host ID pgmicro02)
[03/31 14:49:43   783s] #  Generated on:      Fri Mar 31 14:49:43 2023
[03/31 14:49:43   783s] #  Design:            miniMIPS_chip
[03/31 14:49:43   783s] #  Command:           report_timing
[03/31 14:49:43   783s] ###############################################################
[03/31 14:49:43   784s] Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
[03/31 14:49:43   784s]              View:default_emulate_view
[03/31 14:49:43   784s]             Group:clock
[03/31 14:49:43   784s]        Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
[03/31 14:49:43   784s]             Clock:(R) clock
[03/31 14:49:43   784s]          Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
[03/31 14:49:43   784s]             Clock:(F) clock
[03/31 14:49:43   784s]  
[03/31 14:49:43   784s]                            Capture             Launch
[03/31 14:49:43   784s]        Clock Edge:+          5.000              0.000
[03/31 14:49:43   784s]       Src Latency:+          0.000             -0.927
[03/31 14:49:43   784s]       Net Latency:+          0.773 (P)          0.936 (P)
[03/31 14:49:43   784s]           Arrival:=          5.773              0.009
[03/31 14:49:43   784s]  
[03/31 14:49:43   784s]     Time Borrowed:+          1.665
[03/31 14:49:43   784s]     Required Time:=          7.438
[03/31 14:49:43   784s]      Launch Clock:-          0.009
[03/31 14:49:43   784s]         Data Path:-          7.429
[03/31 14:49:43   784s]             Slack:=          0.000
[03/31 14:49:43   784s] 
[03/31 14:49:43   784s] #-----------------------------------------------------------------------------------------------------------------------
[03/31 14:49:43   784s] # Timing Point                                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[03/31 14:49:43   784s] #                                                                                                  (ns)    (ns)     (ns)  
[03/31 14:49:43   784s] #-----------------------------------------------------------------------------------------------------------------------
[03/31 14:49:43   784s]   minimips_core_instance/U2_ei_EI_instr_reg[31]/C          -      C      R     (arrival)      33  0.222       -    0.009  
[03/31 14:49:43   784s]   minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q   R     DFRQX1          2      -   0.340    0.348  
[03/31 14:49:43   784s]   minimips_core_instance/g36181/Q                          -      D->Q   R     OR4X1           2  0.167   0.170    0.519  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g9135/Q                     -      A->Q   F     NO2X1           6  0.125   0.133    0.652  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g9131/Q                     -      B->Q   R     NA2I1X1         3  0.196   0.161    0.813  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g36081/Q                    -      A->Q   F     INX1            4  0.195   0.095    0.908  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g9118/Q                     -      A->Q   R     NA2X1           2  0.110   0.114    1.022  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g9106/Q                     -      A->Q   F     NA2X1           1  0.203   0.058    1.081  
[03/31 14:49:43   784s]   minimips_core_instance/g36180/Q                          -      E->Q   R     AN221X1         4  0.078   0.305    1.385  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g9088/Q                     -      A->Q   F     NA2X1           5  0.533   0.174    1.559  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g9079/Q                     -      A->Q   R     NO2X1           4  0.238   0.249    1.809  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g9062/Q                     -      A->Q   R     AND3X1          5  0.316   0.270    2.079  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g9055/Q                     -      A->Q   F     INX1            2  0.262   0.079    2.158  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g9038/Q                     -      A->Q   R     NO3X1           3  0.096   0.286    2.444  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g9029/Q                     -      A->Q   F     INX1            1  0.492   0.056    2.500  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g9001/Q                     -      C->Q   R     ON21X1          2  0.100   0.115    2.615  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g8975/Q                     -      E->Q   F     NO6X1           1  0.230   0.222    2.837  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g8968/Q                     -      B->Q   R     NA2I1X0        12  0.052   1.027    3.864  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g8960/Q                     -      A->Q   F     NA2X1           5  1.820   0.215    4.080  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g8937/Q                     -      A->Q   R     NO2X1           5  0.458   0.312    4.392  
[03/31 14:49:43   784s]   minimips_core_instance/U3_di_g8914/Q                     -      B->Q   R     AND2X1          5  0.386   0.359    4.751  
[03/31 14:49:43   784s]   minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q   R     EN2X1           1  0.512   0.172    4.923  
[03/31 14:49:43   784s]   minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q   R     AND6X1          3  0.169   0.295    5.218  
[03/31 14:49:43   784s]   minimips_core_instance/U6_renvoi_g2715/Q                 -      AN->Q  R     NO2I1X1        35  0.287   1.160    6.378  
[03/31 14:49:43   784s]   minimips_core_instance/U6_renvoi_g2713/Q                 -      A->Q   F     NO2X1           1  2.064   0.053    6.431  
[03/31 14:49:43   784s]   minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q   R     AN21X1          1  0.354   0.155    6.586  
[03/31 14:49:43   784s]   minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q   R     OR3X1           4  0.156   0.237    6.823  
[03/31 14:49:43   784s]   minimips_core_instance/g2732/Q                           -      B->Q   F     NO2I1X1         2  0.220   0.072    6.895  
[03/31 14:49:43   784s]   minimips_core_instance/g2678/Q                           -      B->Q   F     AO221X0         1  0.082   0.383    7.278  
[03/31 14:49:43   784s]   minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q   F     OR2X1           1  0.137   0.160    7.438  
[03/31 14:49:43   784s]   minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D      F     DLLQX1          1  0.056   0.000    7.438  
[03/31 14:49:43   784s] #-----------------------------------------------------------------------------------------------------------------------
[03/31 14:49:43   784s] 
[03/31 14:49:43   784s] [DEV]innovus 5> gui_fit
[DEV]innovus 6> source physical/5_fillers_reports.tcl 
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
[03/31 14:51:42   799s] Type 'man IMPSP-5217' for more detail.
[03/31 14:51:42   799s] #spOpts: no_cmu 
[03/31 14:51:42   799s] Core basic site is core
[03/31 14:51:42   799s]   Signal wire search tree: 231709 elements. (cpu=0:00:00.1, mem=0.0M)
[03/31 14:51:42   799s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:51:43   800s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
[03/31 14:51:43   800s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
[03/31 14:51:43   800s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
[03/31 14:51:43   800s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
[03/31 14:51:43   800s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED5. Please check whether it is specified correctly.
[03/31 14:51:43   800s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED3. Please check whether it is specified correctly.
[03/31 14:51:43   800s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED2. Please check whether it is specified correctly.
[03/31 14:51:43   800s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED1. Please check whether it is specified correctly.
[03/31 14:51:43   800s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[03/31 14:51:44   801s] *INFO: Adding fillers to top-module.
[03/31 14:51:44   801s] *INFO:   Added 6985 filler insts (cell FEED25 / prefix FILLER).
[03/31 14:51:44   801s] *INFO:   Added 1081 filler insts (cell FEED15 / prefix FILLER).
[03/31 14:51:44   801s] *INFO:   Added 5230 filler insts (cell FEED10 / prefix FILLER).
[03/31 14:51:44   801s] *INFO:   Added 2627 filler insts (cell FEED7 / prefix FILLER).
[03/31 14:51:44   801s] *INFO:   Added 2395 filler insts (cell FEED5 / prefix FILLER).
[03/31 14:51:44   801s] *INFO:   Added 2646 filler insts (cell FEED3 / prefix FILLER).
[03/31 14:51:44   801s] *INFO:   Added 5360 filler insts (cell FEED2 / prefix FILLER).
[03/31 14:51:44   801s] *INFO:   Added 4758 filler insts (cell FEED1 / prefix FILLER).
[03/31 14:51:44   801s] *INFO: Total 31082 filler insts added - prefix FILLER (CPU: 0:00:02.4).
[03/31 14:51:44   801s] For 31082 new insts, *** Applied 5 GNC rules (cpu = 0:00:00.0)
[03/31 14:51:45   801s] Start to collect the design information.
[03/31 14:51:45   801s] Build netlist information for Cell miniMIPS_chip.
[03/31 14:51:45   802s] Finished collecting the design information.
[03/31 14:51:45   802s] Generating standard cells used in the design report.
[03/31 14:51:45   802s] Generating IO cells used in the design report.
[03/31 14:51:45   802s] Analyze library ... 
[03/31 14:51:45   802s] Analyze netlist ... 
[03/31 14:51:45   802s] Generate no-driven nets information report.
[03/31 14:51:45   802s] Generate multi-driven nets information report.
[03/31 14:51:45   802s] Analyze timing ... 
[03/31 14:51:45   802s] Analyze floorplan/placement ... 
[03/31 14:51:45   802s] Analysis Routing ...
[03/31 14:51:45   802s] Report saved in file summaryReport/miniMIPS_chip.main.htm.ascii.
[03/31 14:51:45   802s]  Reset EOS DB
[03/31 14:51:45   802s] Ignoring AAE DB Resetting ...
[03/31 14:51:45   802s] Closing parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d'. 11675 times net's RC data read were performed.
[03/31 14:51:45   802s] Extraction called for design 'miniMIPS_chip' of instances=47953 and nets=12118 using extraction engine 'postRoute' at effort level 'low' .
[03/31 14:51:45   802s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:51:45   802s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:51:45   802s] PostRoute (effortLevel low) RC Extraction called for design miniMIPS_chip.
[03/31 14:51:45   802s] RC Extraction called in multi-corner(1) mode.
[03/31 14:51:45   802s] Process corner(s) are loaded.
[03/31 14:51:45   802s]  Corner: default_emulate_rc_corner
[03/31 14:51:45   802s] extractDetailRC Option : -outfile /tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d -maxResLength 200  -extended
[03/31 14:51:45   802s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[03/31 14:51:45   802s]       RC Corner Indexes            0   
[03/31 14:51:45   802s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:51:45   802s] Coupling Cap. Scaling Factor : 1.00000 
[03/31 14:51:45   802s] Resistance Scaling Factor    : 1.00000 
[03/31 14:51:45   802s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:51:45   802s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:51:45   802s] Shrink Factor                : 1.00000
[03/31 14:51:45   802s] Initializing multi-corner capacitance tables ... 
[03/31 14:51:45   802s] Initializing multi-corner resistance tables ...
[03/31 14:51:46   802s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2238.6M)
[03/31 14:51:46   803s] Creating parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for storing RC.
[03/31 14:51:46   803s] Extracted 10.0012% (CPU Time= 0:00:00.6  MEM= 2279.8M)
[03/31 14:51:46   803s] Extracted 20.001% (CPU Time= 0:00:00.8  MEM= 2279.8M)
[03/31 14:51:46   803s] Extracted 30.0008% (CPU Time= 0:00:01.0  MEM= 2279.8M)
[03/31 14:51:47   804s] Extracted 40.0013% (CPU Time= 0:00:01.4  MEM= 2279.8M)
[03/31 14:51:47   804s] Extracted 50.0011% (CPU Time= 0:00:01.5  MEM= 2279.8M)
[03/31 14:51:47   804s] Extracted 60.0009% (CPU Time= 0:00:01.7  MEM= 2279.8M)
[03/31 14:51:47   804s] Extracted 70.0014% (CPU Time= 0:00:01.9  MEM= 2279.8M)
[03/31 14:51:48   805s] Extracted 80.0011% (CPU Time= 0:00:02.4  MEM= 2283.8M)
[03/31 14:51:48   805s] Extracted 90.0009% (CPU Time= 0:00:02.6  MEM= 2283.8M)
[03/31 14:51:48   805s] Extracted 100% (CPU Time= 0:00:03.0  MEM= 2283.8M)
[03/31 14:51:48   805s] Number of Extracted Resistors     : 232586
[03/31 14:51:48   805s] Number of Extracted Ground Cap.   : 238335
[03/31 14:51:48   805s] Number of Extracted Coupling Cap. : 512588
[03/31 14:51:48   805s] Opening parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for reading.
[03/31 14:51:48   805s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/31 14:51:48   805s]  Corner: default_emulate_rc_corner
[03/31 14:51:48   805s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2271.8M)
[03/31 14:51:48   805s] Creating parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb_Filter.rcdb.d' for storing RC.
[03/31 14:51:49   806s] Closing parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d'. 11675 times net's RC data read were performed.
[03/31 14:51:49   806s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2271.770M)
[03/31 14:51:49   806s] Opening parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for reading.
[03/31 14:51:49   806s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2271.770M)
[03/31 14:51:49   806s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:04.0  MEM: 2271.770M)
[03/31 14:51:50   808s] Starting SI iteration 1 using Infinite Timing Windows
[03/31 14:51:50   808s] Begin IPO call back ...
[03/31 14:51:50   808s] End IPO call back ...
[03/31 14:51:50   808s] #################################################################################
[03/31 14:51:50   808s] # Design Stage: PostRoute
[03/31 14:51:50   808s] # Design Name: miniMIPS_chip
[03/31 14:51:50   808s] # Design Mode: 90nm
[03/31 14:51:50   808s] # Analysis Mode: MMMC OCV 
[03/31 14:51:50   808s] # Parasitics Mode: SPEF/RCDB
[03/31 14:51:50   808s] # Signoff Settings: SI On 
[03/31 14:51:50   808s] #################################################################################
[03/31 14:51:50   808s] Setting infinite Tws ...
[03/31 14:51:50   808s] First Iteration Infinite Tw... 
[03/31 14:51:50   808s] Calculate early delays in OCV mode...
[03/31 14:51:50   808s] Calculate late delays in OCV mode...
[03/31 14:51:50   808s] Topological Sorting (CPU = 0:00:00.0, MEM = 2263.7M, InitMEM = 2263.7M)
[03/31 14:51:50   808s] Initializing multi-corner capacitance tables ... 
[03/31 14:51:50   808s] Initializing multi-corner resistance tables ...
[03/31 14:51:50   808s] Opening parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for reading.
[03/31 14:51:50   808s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2263.7M)
[03/31 14:51:50   808s] AAE_INFO: 8 threads acquired from CTE.
[03/31 14:51:52   817s] AAE_INFO-618: Total number of nets in the design is 12118,  99.8 percent of the nets selected for SI analysis
[03/31 14:51:52   817s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:51:52   817s] End delay calculation. (MEM=2750.2 CPU=0:00:08.6 REAL=0:00:02.0)
[03/31 14:51:52   817s] *** CDM Built up (cpu=0:00:09.3  real=0:00:02.0  mem= 2750.2M) ***
[03/31 14:51:52   818s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2750.2M)
[03/31 14:51:52   818s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/31 14:51:52   818s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2750.2M)
[03/31 14:51:52   818s] Starting SI iteration 2
[03/31 14:51:52   819s] Calculate early delays in OCV mode...
[03/31 14:51:52   819s] Calculate late delays in OCV mode...
[03/31 14:51:52   819s] AAE_INFO-618: Total number of nets in the design is 12118,  0.6 percent of the nets selected for SI analysis
[03/31 14:51:52   819s] End delay calculation. (MEM=2726.25 CPU=0:00:00.5 REAL=0:00:00.0)
[03/31 14:51:52   819s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2726.2M) ***
[03/31 14:51:53   820s] Effort level <high> specified for reg2reg path_group
[03/31 14:51:53   820s] Effort level <high> specified for reg2cgate path_group
[03/31 14:51:53   820s] Begin: glitch net info
[03/31 14:51:53   820s] glitch slack range: number of glitch nets
[03/31 14:51:53   820s] glitch slack < -0.32 : 0
[03/31 14:51:53   820s] -0.32 < glitch slack < -0.28 : 0
[03/31 14:51:53   820s] -0.28 < glitch slack < -0.24 : 0
[03/31 14:51:53   820s] -0.24 < glitch slack < -0.2 : 0
[03/31 14:51:53   820s] -0.2 < glitch slack < -0.16 : 0
[03/31 14:51:53   820s] -0.16 < glitch slack < -0.12 : 0
[03/31 14:51:53   820s] -0.12 < glitch slack < -0.08 : 0
[03/31 14:51:53   820s] -0.08 < glitch slack < -0.04 : 0
[03/31 14:51:53   820s] -0.04 < glitch slack : 0
[03/31 14:51:53   820s] End: glitch net info
[03/31 14:51:55   823s] 
[03/31 14:51:55   823s] ------------------------------------------------------------
[03/31 14:51:55   823s]          time_design Summary                             
[03/31 14:51:55   823s] ------------------------------------------------------------
[03/31 14:51:55   823s] 
[03/31 14:51:55   823s] Setup views included:
[03/31 14:51:55   823s]  default_emulate_view 
[03/31 14:51:55   823s] 
[03/31 14:51:55   823s] +--------------------+---------+---------+---------+---------+
[03/31 14:51:55   823s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/31 14:51:55   823s] +--------------------+---------+---------+---------+---------+
[03/31 14:51:55   823s] |           WNS (ns):|  0.000  |  0.000  |  2.877  |  4.260  |
[03/31 14:51:55   823s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/31 14:51:55   823s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/31 14:51:55   823s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/31 14:51:55   823s] +--------------------+---------+---------+---------+---------+
[03/31 14:51:55   823s] 
[03/31 14:51:55   823s] +----------------+-------------------------------+------------------+
[03/31 14:51:55   823s] |                |              Real             |       Total      |
[03/31 14:51:55   823s] |    DRVs        +------------------+------------+------------------|
[03/31 14:51:55   823s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/31 14:51:55   823s] +----------------+------------------+------------+------------------+
[03/31 14:51:55   823s] |   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
[03/31 14:51:55   823s] |   max_tran     |      0 (0)       |   0.000    |     13 (26)      |
[03/31 14:51:55   823s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:51:55   823s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/31 14:51:55   823s] +----------------+------------------+------------+------------------+
[03/31 14:51:55   823s] 
[03/31 14:51:55   823s] Density: 23.142%
[03/31 14:51:55   823s]        (100.000% with Fillers)
[03/31 14:51:55   823s] Total number of glitch violations: 0
[03/31 14:51:55   823s] ------------------------------------------------------------
[03/31 14:51:55   823s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/31 14:51:55   824s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/31 14:51:55   824s] UM:         40.67            132             0.000             0.000  time_design
[03/31 14:51:55   824s] Reported timing to dir ./timingReports
[03/31 14:51:55   824s] Total CPU time: 21.1 sec
[03/31 14:51:55   824s] Total Real time: 10.0 sec
[03/31 14:51:55   824s] Total Memory Usage: 2229.304688 Mbytes
[03/31 14:51:55   824s] Reset AAE Options
[03/31 14:51:55   824s]  *** Starting Verify Geometry (MEM: 2229.3) ***
[03/31 14:51:55   824s] 
[03/31 14:51:55   824s]   VERIFY GEOMETRY ...... Starting Verification
[03/31 14:51:55   824s]   VERIFY GEOMETRY ...... Initializing
[03/31 14:51:55   824s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/31 14:51:55   824s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/31 14:51:55   824s]                   ...... bin size: 4160
[03/31 14:51:55   824s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[03/31 14:51:55   824s] Multi-CPU acceleration using 8 CPU(s).
[03/31 14:51:55   824s] Saving Drc markers ...
[03/31 14:51:55   824s] ... No Drc file written since there is no markers found.
[03/31 14:51:56   824s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[03/31 14:51:56   824s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[03/31 14:51:56   824s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[03/31 14:51:56   824s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[03/31 14:51:56   824s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[03/31 14:51:56   824s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[03/31 14:51:56   824s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[03/31 14:51:56   824s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[03/31 14:51:59   836s] VG: elapsed time: 4.00
[03/31 14:51:59   836s] Begin Summary ...
[03/31 14:51:59   836s]   Cells       : 0
[03/31 14:51:59   836s]   SameNet     : 0
[03/31 14:51:59   836s]   Wiring      : 0
[03/31 14:51:59   836s]   Antenna     : 0
[03/31 14:51:59   836s]   Short       : 0
[03/31 14:51:59   836s]   Overlap     : 0
[03/31 14:51:59   836s] End Summary
[03/31 14:51:59   836s] 
[03/31 14:51:59   836s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/31 14:51:59   836s] 
[03/31 14:51:59   836s] **********End: VERIFY GEOMETRY**********
[03/31 14:51:59   836s]  *** verify geometry (CPU: 0:00:08.3  MEM: 433.5M)
[03/31 14:51:59   836s] 
[03/31 14:51:59   836s] [DEV]innovus 7> source physical/6_netlist_sdf.tcl 
Writing Netlist "minimips.v" ...
[03/31 14:53:56   840s] Closing parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d'. 11675 times net's RC data read were performed.
[03/31 14:53:56   840s] Extraction called for design 'miniMIPS_chip' of instances=47953 and nets=12118 using extraction engine 'postRoute' at effort level 'low' .
[03/31 14:53:56   840s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:53:56   840s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:53:56   840s] PostRoute (effortLevel low) RC Extraction called for design miniMIPS_chip.
[03/31 14:53:56   840s] RC Extraction called in multi-corner(1) mode.
[03/31 14:53:56   840s] Process corner(s) are loaded.
[03/31 14:53:56   840s]  Corner: default_emulate_rc_corner
[03/31 14:53:56   840s] extractDetailRC Option : -outfile /tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d -maxResLength 200  -extended
[03/31 14:53:56   840s] RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
[03/31 14:53:56   840s]       RC Corner Indexes            0   
[03/31 14:53:56   840s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:53:56   840s] Coupling Cap. Scaling Factor : 1.00000 
[03/31 14:53:56   840s] Resistance Scaling Factor    : 1.00000 
[03/31 14:53:56   840s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:53:56   840s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:53:56   840s] Shrink Factor                : 1.00000
[03/31 14:53:56   841s] Initializing multi-corner capacitance tables ... 
[03/31 14:53:56   841s] Initializing multi-corner resistance tables ...
[03/31 14:53:56   841s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2227.3M)
[03/31 14:53:56   841s] Creating parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for storing RC.
[03/31 14:53:57   841s] Extracted 10.0012% (CPU Time= 0:00:00.6  MEM= 2291.5M)
[03/31 14:53:57   841s] Extracted 20.001% (CPU Time= 0:00:00.7  MEM= 2291.5M)
[03/31 14:53:57   842s] Extracted 30.0008% (CPU Time= 0:00:00.9  MEM= 2291.5M)
[03/31 14:53:58   842s] Extracted 40.0013% (CPU Time= 0:00:01.4  MEM= 2291.5M)
[03/31 14:53:58   842s] Extracted 50.0011% (CPU Time= 0:00:01.5  MEM= 2291.5M)
[03/31 14:53:58   842s] Extracted 60.0009% (CPU Time= 0:00:01.7  MEM= 2291.5M)
[03/31 14:53:58   843s] Extracted 70.0014% (CPU Time= 0:00:01.9  MEM= 2291.5M)
[03/31 14:53:59   843s] Extracted 80.0011% (CPU Time= 0:00:02.4  MEM= 2295.5M)
[03/31 14:53:59   843s] Extracted 90.0009% (CPU Time= 0:00:02.7  MEM= 2295.5M)
[03/31 14:53:59   844s] Extracted 100% (CPU Time= 0:00:03.2  MEM= 2295.5M)
[03/31 14:53:59   844s] Number of Extracted Resistors     : 232586
[03/31 14:53:59   844s] Number of Extracted Ground Cap.   : 238335
[03/31 14:53:59   844s] Number of Extracted Coupling Cap. : 512588
[03/31 14:53:59   844s] Opening parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for reading.
[03/31 14:53:59   844s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/31 14:53:59   844s]  Corner: default_emulate_rc_corner
[03/31 14:53:59   844s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2283.4M)
[03/31 14:53:59   844s] Creating parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb_Filter.rcdb.d' for storing RC.
[03/31 14:54:00   844s] Closing parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d'. 11675 times net's RC data read were performed.
[03/31 14:54:00   845s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2283.449M)
[03/31 14:54:00   845s] Opening parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for reading.
[03/31 14:54:00   845s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2283.449M)
[03/31 14:54:00   845s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.9  Real Time: 0:00:04.0  MEM: 2283.449M)
[03/31 14:54:00   845s]  *** Starting Verify DRC (MEM: 2259.4) ***
[03/31 14:54:00   845s] 
[03/31 14:54:00   845s]   VERIFY DRC ...... Starting Verification
[03/31 14:54:00   845s]   VERIFY DRC ...... Initializing
[03/31 14:54:00   845s]   VERIFY DRC ...... Deleting Existing Violations
[03/31 14:54:00   845s]   VERIFY DRC ...... Creating Sub-Areas
[03/31 14:54:00   845s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 4. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
[03/31 14:54:00   845s]  Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
[03/31 14:54:00   845s]   VERIFY DRC ...... Using new threading
[03/31 14:54:02   847s]  VERIFY DRC ...... Sub-Area : 1 of 4  Thread : 3
[03/31 14:54:04   849s]  VERIFY DRC ...... Sub-Area : 2 of 4  Thread : 3
[03/31 14:54:06   851s]  VERIFY DRC ...... Sub-Area : 3 of 4  Thread : 3
[03/31 14:54:08   852s]  VERIFY DRC ...... Sub-Area : 4 of 4  Thread : 3
[03/31 14:54:08   852s] 
[03/31 14:54:08   852s]   Verification Complete : 0 Viols.
[03/31 14:54:08   852s] 
[03/31 14:54:08   852s]  *** End Verify DRC (CPU: 0:00:07.3  ELAPSED TIME: 8.00  MEM: 77.2M) ***
[03/31 14:54:08   852s] 
[03/31 14:54:08   852s] Opening parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for reading.
[03/31 14:54:08   852s] RC Out has the following PVT Info:
[03/31 14:54:08   852s]    RC:default_emulate_rc_corner
[03/31 14:54:08   852s] rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
[03/31 14:54:08   852s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 2210.8M)
[03/31 14:54:08   852s] Closing parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d'. 11675 times net's RC data read were performed.
[03/31 14:54:08   853s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/31 14:54:08   853s] Starting SI iteration 1 using Infinite Timing Windows
[03/31 14:54:08   853s] #################################################################################
[03/31 14:54:08   853s] # Design Stage: PostRoute
[03/31 14:54:08   853s] # Design Name: miniMIPS_chip
[03/31 14:54:08   853s] # Design Mode: 90nm
[03/31 14:54:08   853s] # Analysis Mode: MMMC OCV 
[03/31 14:54:08   853s] # Parasitics Mode: SPEF/RCDB
[03/31 14:54:08   853s] # Signoff Settings: SI On 
[03/31 14:54:08   853s] #################################################################################
[03/31 14:54:08   854s] Setting infinite Tws ...
[03/31 14:54:08   854s] First Iteration Infinite Tw... 
[03/31 14:54:08   854s] Topological Sorting (CPU = 0:00:00.0, MEM = 2258.3M, InitMEM = 2256.7M)
[03/31 14:54:08   854s] Initializing multi-corner capacitance tables ... 
[03/31 14:54:08   854s] Initializing multi-corner resistance tables ...
[03/31 14:54:09   854s] Opening parasitic data file '/tmp/innovus_temp_2732_pgmicro02_matheus.almeida_LzCWpg/miniMIPS_chip_2732_G6ykm9.rcdb.d' for reading.
[03/31 14:54:09   854s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2260.3M)
[03/31 14:54:10   863s] AAE_INFO-618: Total number of nets in the design is 12118,  99.8 percent of the nets selected for SI analysis
[03/31 14:54:10   863s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/31 14:54:10   863s] End delay calculation. (MEM=2737.24 CPU=0:00:09.1 REAL=0:00:01.0)
[03/31 14:54:10   863s] *** CDM Built up (cpu=0:00:10.8  real=0:00:02.0  mem= 2737.2M) ***
[03/31 14:54:11   865s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2737.2M)
[03/31 14:54:11   865s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/31 14:54:11   865s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2737.2M)
[03/31 14:54:11   865s] Starting SI iteration 2
[03/31 14:54:11   866s] AAE_INFO-618: Total number of nets in the design is 12118,  0.6 percent of the nets selected for SI analysis
[03/31 14:54:11   866s] End delay calculation. (MEM=2705.24 CPU=0:00:00.7 REAL=0:00:00.0)
[03/31 14:54:11   866s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 2705.2M) ***
[03/31 14:54:12   869s] Start to collect the design information.
[03/31 14:54:12   869s] Build netlist information for Cell miniMIPS_chip.
[03/31 14:54:12   869s] Finished collecting the design information.
[03/31 14:54:12   869s] Generating standard cells used in the design report.
[03/31 14:54:12   869s] Generating IO cells used in the design report.
[03/31 14:54:12   869s] Analyze library ... 
[03/31 14:54:12   869s] Analyze netlist ... 
[03/31 14:54:12   869s] Generate no-driven nets information report.
[03/31 14:54:12   869s] Generate multi-driven nets information report.
[03/31 14:54:12   869s] Analyze timing ... 
[03/31 14:54:12   869s] Analyze floorplan/placement ... 
[03/31 14:54:12   869s] Analysis Routing ...
[03/31 14:54:12   869s] Report saved in file summaryReport/miniMIPS_chip.main.htm.ascii.
[03/31 14:54:12   869s] [DEV]innovus 8> check_drc
 *** Starting Verify DRC (MEM: 2760.7) ***
[03/31 14:54:27   871s] 
[03/31 14:54:27   871s]   VERIFY DRC ...... Starting Verification
[03/31 14:54:27   871s]   VERIFY DRC ...... Initializing
[03/31 14:54:27   871s]   VERIFY DRC ...... Deleting Existing Violations
[03/31 14:54:27   871s]   VERIFY DRC ...... Creating Sub-Areas
[03/31 14:54:27   871s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 4. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
[03/31 14:54:27   871s]  Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
[03/31 14:54:27   871s]   VERIFY DRC ...... Using new threading
[03/31 14:54:29   873s]  VERIFY DRC ...... Sub-Area : 1 of 4  Thread : 1
[03/31 14:54:30   875s]  VERIFY DRC ...... Sub-Area : 2 of 4  Thread : 1
[03/31 14:54:32   877s]  VERIFY DRC ...... Sub-Area : 3 of 4  Thread : 1
[03/31 14:54:34   879s]  VERIFY DRC ...... Sub-Area : 4 of 4  Thread : 1
[03/31 14:54:34   879s] 
[03/31 14:54:34   879s]   Verification Complete : 0 Viols.
[03/31 14:54:34   879s] 
[03/31 14:54:34   879s]  *** End Verify DRC (CPU: 0:00:07.2  ELAPSED TIME: 7.00  MEM: -38.3M) ***
[03/31 14:54:34   879s] 
[03/31 14:54:34   879s] [DEV]innovus 9> 