{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581012790416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581012790426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 06 13:13:10 2020 " "Processing started: Thu Feb 06 13:13:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581012790426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012790426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_MI -c DE10_MI " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_MI -c DE10_MI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012790426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581012791072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581012791072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "decoder7seg.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/decoder7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012802000 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/DE10_mem_interface/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012802000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012802000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/vga_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/_uni/2019-2020/senior/vga driver/vga_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_LIB " "Found design unit 1: VGA_LIB" {  } { { "../vga_lib.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga_lib.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012802006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012802006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/mem_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/mem_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wrapper-wrap " "Found design unit 1: mem_wrapper-wrap" {  } { { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012802010 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wrapper " "Found entity 1: mem_wrapper" {  } { { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012802010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012802010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/mem_device_sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/mem_device_sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_device_sram-quartus " "Found design unit 1: mem_device_sram-quartus" {  } { { "../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012802010 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_device_sram " "Found entity 1: mem_device_sram" {  } { { "../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581012802010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012802010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_wrapper " "Elaborating entity \"mem_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581012802051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_device_sram mem_device_sram:U_MEM_CTRL " "Elaborating entity \"mem_device_sram\" for hierarchy \"mem_device_sram:U_MEM_CTRL\"" {  } { { "../mem_wrapper.vhd" "U_MEM_CTRL" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581012802059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_MICRO_ADDR " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_MICRO_ADDR\"" {  } { { "../mem_wrapper.vhd" "U_MICRO_ADDR" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581012802061 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S_SEL\[1\] VCC " "Pin \"S_SEL\[1\]\" is stuck at VCC" {  } { { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581012802511 "|mem_wrapper|S_SEL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_SEL\[5\] GND " "Pin \"S_SEL\[5\]\" is stuck at GND" {  } { { "../mem_wrapper.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_wrapper.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581012802511 "|mem_wrapper|S_SEL[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581012802511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581012802572 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581012803151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581012803151 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581012803216 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581012803216 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1581012803216 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581012803216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581012803216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581012803257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 06 13:13:23 2020 " "Processing ended: Thu Feb 06 13:13:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581012803257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581012803257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581012803257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581012803257 ""}
