

================================================================
== Vivado HLS Report for 'get_total_vegetation'
================================================================
* Date:           Wed Mar 18 11:34:08 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 5.499 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    28802|    28802| 1.440 ms | 1.440 ms |  28802|  28802|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- get_total_vegetation_label0  |    28800|    28800|         2|          1|          1|  28800|    yes   |
        +-------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i24 [ 0, %newFuncRoot ], [ %select_ln123, %get_total_vegetation_label0 ]" [./wd_stage_1.h:123]   --->   Operation 6 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i15 [ 0, %newFuncRoot ], [ %i, %get_total_vegetation_label0 ]"   --->   Operation 7 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (2.31ns)   --->   "%icmp_ln122 = icmp eq i15 %i_0_i_i, -3968" [./wd_stage_1.h:122]   --->   Operation 8 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 28800, i64 28800, i64 28800)"   --->   Operation 9 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.94ns)   --->   "%i = add i15 %i_0_i_i, 1" [./wd_stage_1.h:122]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %.preheader.exitStub, label %get_total_vegetation_label0" [./wd_stage_1.h:122]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i15 %i_0_i_i to i64" [./wd_stage_1.h:123]   --->   Operation 12 'zext' 'zext_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%img_in_data_V_addr = getelementptr [57600 x i8]* %img_in_data_V, i64 0, i64 %zext_ln123" [./wd_stage_1.h:123]   --->   Operation 13 'getelementptr' 'img_in_data_V_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.25ns)   --->   "%img_in_data_V_load = load i8* %img_in_data_V_addr, align 1" [./wd_stage_1.h:123]   --->   Operation 14 'load' 'img_in_data_V_load' <Predicate = (!icmp_ln122)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>

State 3 <SV = 2> <Delay = 5.49>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str7) nounwind" [./wd_stage_1.h:123]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str7)" [./wd_stage_1.h:123]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_1.h:123]   --->   Operation 17 'specpipeline' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (3.25ns)   --->   "%img_in_data_V_load = load i8* %img_in_data_V_addr, align 1" [./wd_stage_1.h:123]   --->   Operation 18 'load' 'img_in_data_V_load' <Predicate = (!icmp_ln122)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_3 : Operation 19 [1/1] (1.55ns)   --->   "%icmp_ln895 = icmp eq i8 %img_in_data_V_load, 0" [./wd_stage_1.h:123]   --->   Operation 19 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln122)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (2.31ns)   --->   "%total1_V = add i24 %p_Val2_s, 256" [./wd_stage_1.h:124]   --->   Operation 20 'add' 'total1_V' <Predicate = (!icmp_ln122)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.69ns)   --->   "%select_ln123 = select i1 %icmp_ln895, i24 %p_Val2_s, i24 %total1_V" [./wd_stage_1.h:123]   --->   Operation 21 'select' 'select_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str7, i32 %tmp)" [./wd_stage_1.h:124]   --->   Operation 22 'specregionend' 'empty' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %0" [./wd_stage_1.h:122]   --->   Operation 23 'br' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "ret i24 %p_Val2_s" [./wd_stage_1.h:123]   --->   Operation 24 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln0                (br               ) [ 01110]
p_Val2_s              (phi              ) [ 00111]
i_0_i_i               (phi              ) [ 00100]
icmp_ln122            (icmp             ) [ 00110]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
i                     (add              ) [ 01110]
br_ln122              (br               ) [ 00000]
zext_ln123            (zext             ) [ 00000]
img_in_data_V_addr    (getelementptr    ) [ 00110]
specloopname_ln123    (specloopname     ) [ 00000]
tmp                   (specregionbegin  ) [ 00000]
specpipeline_ln123    (specpipeline     ) [ 00000]
img_in_data_V_load    (load             ) [ 00000]
icmp_ln895            (icmp             ) [ 00000]
total1_V              (add              ) [ 00000]
select_ln123          (select           ) [ 01110]
empty                 (specregionend    ) [ 00000]
br_ln122              (br               ) [ 01110]
ret_ln123             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="img_in_data_V_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="15" slack="0"/>
<pin id="42" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_data_V_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="16" slack="0"/>
<pin id="47" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_in_data_V_load/2 "/>
</bind>
</comp>

<comp id="51" class="1005" name="p_Val2_s_reg_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="24" slack="1"/>
<pin id="53" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="55" class="1004" name="p_Val2_s_phi_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="1"/>
<pin id="57" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="24" slack="1"/>
<pin id="59" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="63" class="1005" name="i_0_i_i_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="15" slack="1"/>
<pin id="65" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="i_0_i_i_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="15" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln122_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="15" slack="0"/>
<pin id="76" dir="0" index="1" bw="13" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="15" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln123_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="15" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln895_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="total1_V_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="24" slack="1"/>
<pin id="99" dir="0" index="1" bw="10" slack="0"/>
<pin id="100" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="total1_V/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="select_ln123_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="24" slack="1"/>
<pin id="106" dir="0" index="2" bw="24" slack="0"/>
<pin id="107" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123/3 "/>
</bind>
</comp>

<comp id="111" class="1005" name="icmp_ln122_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="15" slack="0"/>
<pin id="117" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="120" class="1005" name="img_in_data_V_addr_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="1"/>
<pin id="122" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img_in_data_V_addr "/>
</bind>
</comp>

<comp id="125" class="1005" name="select_ln123_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="24" slack="1"/>
<pin id="127" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln123 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="51" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="62"><net_src comp="55" pin="4"/><net_sink comp="51" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="67" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="67" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="67" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="95"><net_src comp="45" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="51" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="91" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="51" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="97" pin="2"/><net_sink comp="103" pin=2"/></net>

<net id="114"><net_src comp="74" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="80" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="123"><net_src comp="38" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="128"><net_src comp="103" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="55" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: get_total_vegetation : img_in_data_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln122 : 1
		i : 1
		br_ln122 : 2
		zext_ln123 : 1
		img_in_data_V_addr : 2
		img_in_data_V_load : 3
	State 3
		icmp_ln895 : 1
		select_ln123 : 2
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |       i_fu_80       |    0    |    21   |
|          |    total1_V_fu_97   |    0    |    31   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln122_fu_74  |    0    |    13   |
|          |   icmp_ln895_fu_91  |    0    |    11   |
|----------|---------------------|---------|---------|
|  select  | select_ln123_fu_103 |    0    |    24   |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln123_fu_86  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   100   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      i_0_i_i_reg_63      |   15   |
|         i_reg_115        |   15   |
|    icmp_ln122_reg_111    |    1   |
|img_in_data_V_addr_reg_120|   16   |
|      p_Val2_s_reg_51     |   24   |
|   select_ln123_reg_125   |   24   |
+--------------------------+--------+
|           Total          |   95   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |  16  |   32   ||    9    |
|  p_Val2_s_reg_51 |  p0  |   2  |  24  |   48   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   80   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   100  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   95   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   95   |   118  |
+-----------+--------+--------+--------+
