$date
	Sat Oct 22 21:13:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#488704
b111 !
1"
#488706
b111 &
b111 %
1$
#488707
0"
#488710
b10110 &
b10110 %
#488714
b1011 &
b1011 %
#488718
b100010 &
b100010 %
#488722
b10001 &
b10001 %
#488726
b110100 &
b110100 %
#488730
b11010 &
b11010 %
#488734
b1101 &
b1101 %
#488738
b101000 &
b101000 %
#488742
b10100 &
b10100 %
#488746
b1010 &
b1010 %
#488750
b101 &
b101 %
#488754
b10000 &
b10000 %
#488758
b1000 &
b1000 %
#488762
b100 &
b100 %
#488766
b10 &
b10 %
#488770
b1 &
b1 %
1#
#488774
b0 &
0#
b0 %
0$
#1487532
b1 !
1"
#1487534
b1 &
b1 %
1$
#1487535
0"
#1487538
1#
#1487542
b0 &
0#
b0 %
0$
#2459460
b1110 !
1"
#2459462
b1110 &
b1110 %
1$
#2459463
0"
#2459466
b111 &
b111 %
#2459470
b10110 &
b10110 %
#2459474
b1011 &
b1011 %
#2459478
b100010 &
b100010 %
#2459482
b10001 &
b10001 %
#2459486
b110100 &
b110100 %
#2459490
b11010 &
b11010 %
#2459494
b1101 &
b1101 %
#2459498
b101000 &
b101000 %
#2459502
b10100 &
b10100 %
#2459506
b1010 &
b1010 %
#2459510
b101 &
b101 %
#2459514
b10000 &
b10000 %
#2459518
b1000 &
b1000 %
#2459522
b100 &
b100 %
#2459526
b10 &
b10 %
#2459530
b1 &
b1 %
1#
#2459534
b0 &
0#
b0 %
0$
#4500012
