$date
	Wed Dec 08 11:52:51 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ffjk $end
$var wire 1 ! clk $end
$var wire 1 " j $end
$var wire 1 # k $end
$var reg 1 $ q $end
$var reg 1 % qn $end
$upscope $end
$scope module tester $end
$var wire 1 & q $end
$var wire 1 ' qn $end
$var reg 1 ( clk $end
$var reg 1 ) j $end
$var reg 1 * k $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
z'
z&
1%
0$
z#
z"
z!
$end
#2
1(
#3
1)
#4
0(
#5
1*
#6
1(
#8
0(
#9
0)
#10
1(
#12
0(
#14
1(
1)
#16
0(
#18
1(
