Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2679.773 ; gain = 48.023 ; free physical = 8444 ; free virtual = 19883
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 196e2bb02

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b92e697e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2679.773 ; gain = 0.000 ; free physical = 8444 ; free virtual = 19883

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 4 cells.
Phase 2 Constant propagation | Checksum: 1a32c44f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2679.773 ; gain = 0.000 ; free physical = 8444 ; free virtual = 19883

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1457 unconnected nets.
INFO: [Opt 31-11] Eliminated 62 unconnected cells.
Phase 3 Sweep | Checksum: ae70a85c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2679.773 ; gain = 0.000 ; free physical = 8444 ; free virtual = 19883

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 18 unconnected cells.
Phase 4 BUFG optimization | Checksum: 118a1f823

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2679.773 ; gain = 0.000 ; free physical = 8444 ; free virtual = 19883

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2679.773 ; gain = 0.000 ; free physical = 8444 ; free virtual = 19883
Ending Logic Optimization Task | Checksum: b063eb91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2679.773 ; gain = 0.000 ; free physical = 8444 ; free virtual = 19883

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 81 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 67 Total Ports: 162
Ending PowerOpt Patch Enables Task | Checksum: 16d89b012

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2823.809 ; gain = 0.000 ; free physical = 8377 ; free virtual = 19817
Ending Power Optimization Task | Checksum: 16d89b012

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.809 ; gain = 144.035 ; free physical = 8377 ; free virtual = 19817
INFO: [Common 17-83] Releasing license: Implementation
1220 Infos, 550 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2823.809 ; gain = 192.059 ; free physical = 8377 ; free virtual = 19817
