10:00:41 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/temp_xsdb_launch_script.tcl
10:00:42 INFO  : XSDB server has started successfully.
10:00:42 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf.
16:22:27 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/temp_xsdb_launch_script.tcl
16:22:28 INFO  : XSDB server has started successfully.
16:22:34 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf.
16:22:35 INFO  : Checking for hwspec changes in the project system_design_wrapper_hw_platform_0.
16:25:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
16:25:54 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
16:26:43 INFO  : ps7_init is completed.
16:26:43 INFO  : ps7_post_config is completed.
16:26:43 INFO  : Processor reset is completed for ps7_cortexa9_0
16:33:26 INFO  : Processor reset is completed for ps7_cortexa9_0
16:37:31 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:27 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:05:40 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:06:12 INFO  : ps7_init is completed.
18:06:12 INFO  : ps7_post_config is completed.
18:06:13 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:47 INFO  : Processor reset is completed for ps7_cortexa9_0
18:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:08:54 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:09:51 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:54:40 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/temp_xsdb_launch_script.tcl
18:54:42 INFO  : XSDB server has started successfully.
18:54:42 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf.
18:54:44 INFO  : Checking for hwspec changes in the project system_design_wrapper_hw_platform_0.
18:55:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:55:56 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
19:00:12 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:00:12 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:00:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:01:08 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
19:01:16 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:01:16 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:02:07 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:02:07 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:02:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:02:30 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
19:02:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:02:54 INFO  : 'fpga -state' command is executed.
19:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:54 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:02:54 INFO  : 'jtag frequency' command is executed.
19:02:54 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:02:54 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:02:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:02:54 INFO  : 'stop' command is executed.
19:02:55 INFO  : 'ps7_init' command is executed.
19:02:55 INFO  : 'ps7_post_config' command is executed.
19:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:56 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Hello_FASEC/Debug/Hello_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Hello_FASEC/Debug/Hello_FASEC.elf
----------------End of Script----------------

19:02:56 INFO  : Memory regions updated for context APU
19:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:56 INFO  : 'con' command is executed.
19:02:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:02:56 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_hello_fasec.elf.tcl'
19:05:06 INFO  : Disconnected from the channel tcfchan#1.
19:05:06 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:05:06 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:05:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:05:25 INFO  : 'fpga -state' command is executed.
19:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:25 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:05:25 INFO  : 'jtag frequency' command is executed.
19:05:25 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:05:32 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:05:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:05:32 INFO  : 'stop' command is executed.
19:05:33 INFO  : 'ps7_init' command is executed.
19:05:33 INFO  : 'ps7_post_config' command is executed.
19:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:34 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Hello_FASEC/Debug/Hello_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Hello_FASEC/Debug/Hello_FASEC.elf
----------------End of Script----------------

19:05:34 INFO  : Memory regions updated for context APU
19:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:34 INFO  : 'con' command is executed.
19:05:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:05:34 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_hello_fasec.elf.tcl'
19:17:47 INFO  : Disconnected from the channel tcfchan#2.
19:17:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:17:48 INFO  : 'fpga -state' command is executed.
19:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:48 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:17:48 INFO  : 'jtag frequency' command is executed.
19:17:48 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:17:54 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:17:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:17:54 INFO  : 'stop' command is executed.
19:17:55 INFO  : 'ps7_init' command is executed.
19:17:55 INFO  : 'ps7_post_config' command is executed.
19:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:56 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Mem-Test_FASEC/Debug/Mem-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Mem-Test_FASEC/Debug/Mem-Test_FASEC.elf
----------------End of Script----------------

19:17:56 INFO  : Memory regions updated for context APU
19:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:56 INFO  : 'con' command is executed.
19:17:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:17:56 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_mem-test_fasec.elf.tcl'
19:26:27 INFO  : Disconnected from the channel tcfchan#3.
19:26:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:26:27 INFO  : 'fpga -state' command is executed.
19:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:27 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:26:27 INFO  : 'jtag frequency' command is executed.
19:26:27 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:26:32 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:26:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:26:32 INFO  : 'stop' command is executed.
19:26:34 INFO  : 'ps7_init' command is executed.
19:26:34 INFO  : 'ps7_post_config' command is executed.
19:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:34 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Mem-Test_FASEC/Debug/Mem-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Mem-Test_FASEC/Debug/Mem-Test_FASEC.elf
----------------End of Script----------------

19:26:34 INFO  : Memory regions updated for context APU
19:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:34 INFO  : 'con' command is executed.
19:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:26:34 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_mem-test_fasec.elf.tcl'
19:27:33 INFO  : Disconnected from the channel tcfchan#4.
19:27:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:27:34 INFO  : 'fpga -state' command is executed.
19:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:35 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:27:35 INFO  : 'jtag frequency' command is executed.
19:27:35 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:27:40 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:27:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:27:40 INFO  : 'stop' command is executed.
19:27:41 INFO  : 'ps7_init' command is executed.
19:27:41 INFO  : 'ps7_post_config' command is executed.
19:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:43 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

19:27:43 INFO  : Memory regions updated for context APU
19:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:43 INFO  : 'con' command is executed.
19:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:27:43 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
19:30:25 INFO  : Disconnected from the channel tcfchan#5.
19:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:30:25 INFO  : 'fpga -state' command is executed.
19:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:26 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:30:26 INFO  : 'jtag frequency' command is executed.
19:30:26 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:30:31 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:30:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:30:31 INFO  : 'stop' command is executed.
19:30:32 INFO  : 'ps7_init' command is executed.
19:30:33 INFO  : 'ps7_post_config' command is executed.
19:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:34 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

19:30:34 INFO  : Memory regions updated for context APU
19:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:34 INFO  : 'con' command is executed.
19:30:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:30:34 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
19:32:07 INFO  : Disconnected from the channel tcfchan#6.
19:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:32:08 INFO  : 'fpga -state' command is executed.
19:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:08 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:32:08 INFO  : 'jtag frequency' command is executed.
19:32:08 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:32:14 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:32:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:32:14 INFO  : 'stop' command is executed.
19:32:15 INFO  : 'ps7_init' command is executed.
19:32:15 INFO  : 'ps7_post_config' command is executed.
19:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:16 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Dhrystone_FASEC/Debug/Dhrystone_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Dhrystone_FASEC/Debug/Dhrystone_FASEC.elf
----------------End of Script----------------

19:32:16 INFO  : Memory regions updated for context APU
19:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:16 INFO  : 'con' command is executed.
19:32:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:32:16 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_dhrystone_fasec.elf.tcl'
19:48:27 INFO  : Disconnected from the channel tcfchan#7.
19:48:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:48:28 INFO  : 'fpga -state' command is executed.
19:48:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:28 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:48:28 INFO  : 'jtag frequency' command is executed.
19:48:28 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:48:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:48:34 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:48:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:48:34 INFO  : 'stop' command is executed.
19:48:35 INFO  : 'ps7_init' command is executed.
19:48:35 INFO  : 'ps7_post_config' command is executed.
19:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:37 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

19:48:37 INFO  : Memory regions updated for context APU
19:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:37 INFO  : 'con' command is executed.
19:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:48:37 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
19:52:51 INFO  : Disconnected from the channel tcfchan#8.
19:52:53 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
08:35:50 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/temp_xsdb_launch_script.tcl
08:35:51 INFO  : XSDB server has started successfully.
08:35:52 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf.
08:35:53 INFO  : Checking for hwspec changes in the project system_design_wrapper_hw_platform_0.
08:35:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1469601305000,  Project:1467272400000
08:35:55 INFO  : The hardware specification for project 'system_design_wrapper_hw_platform_0' is different from /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf.
08:35:55 INFO  : Copied contents of /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf into /system_design_wrapper_hw_platform_0/system.hdf.
08:36:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:36:03 INFO  : 
08:36:04 INFO  : Updating hardware inferred compiler options for Dhrystone_FASEC.
08:36:05 INFO  : Updating hardware inferred compiler options for Hello_FASEC.
08:36:06 INFO  : Updating hardware inferred compiler options for Mem-Test_FASEC.
08:36:06 INFO  : Updating hardware inferred compiler options for Periph-Test_FASEC.
08:36:07 INFO  : Clearing existing target manager status.
09:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:28:06 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
09:39:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:39:32 INFO  : 'fpga -state' command is executed.
09:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:33 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:39:33 INFO  : 'jtag frequency' command is executed.
09:39:33 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:39:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:39:33 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:39:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:39:33 INFO  : 'stop' command is executed.
09:39:34 INFO  : 'ps7_init' command is executed.
09:39:34 INFO  : 'ps7_post_config' command is executed.
09:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:36 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:39:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:39:36 INFO  : Memory regions updated for context APU
09:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:36 INFO  : 'con' command is executed.
09:39:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:39:36 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:06:02 INFO  : Disconnected from the channel tcfchan#1.
10:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:06:02 INFO  : 'fpga -state' command is executed.
10:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:02 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:06:02 INFO  : 'jtag frequency' command is executed.
10:06:02 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:06:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:06:08 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:06:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:06:08 INFO  : 'stop' command is executed.
10:06:09 INFO  : 'ps7_init' command is executed.
10:06:09 INFO  : 'ps7_post_config' command is executed.
10:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:10 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:06:10 INFO  : Memory regions updated for context APU
10:06:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:11 INFO  : 'con' command is executed.
10:06:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:06:11 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
11:51:32 INFO  : Disconnected from the channel tcfchan#2.
11:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
11:51:33 INFO  : 'fpga -state' command is executed.
11:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:33 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
11:51:33 INFO  : 'jtag frequency' command is executed.
11:51:33 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:51:33 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
11:51:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:51:33 INFO  : 'stop' command is executed.
11:51:34 INFO  : 'ps7_init' command is executed.
11:51:34 INFO  : 'ps7_post_config' command is executed.
11:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:36 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

11:51:36 INFO  : Memory regions updated for context APU
11:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:36 INFO  : 'con' command is executed.
11:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

11:51:36 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
11:52:21 INFO  : Disconnected from the channel tcfchan#3.
11:52:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
11:52:21 INFO  : 'fpga -state' command is executed.
11:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:22 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
11:52:22 INFO  : 'jtag frequency' command is executed.
11:52:22 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:52:22 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
11:52:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:52:22 INFO  : 'stop' command is executed.
11:52:23 INFO  : 'ps7_init' command is executed.
11:52:23 INFO  : 'ps7_post_config' command is executed.
11:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:25 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

11:52:25 INFO  : Memory regions updated for context APU
11:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:25 INFO  : 'con' command is executed.
11:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

11:52:25 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
12:07:38 INFO  : Disconnected from the channel tcfchan#4.
12:07:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
12:07:38 INFO  : 'fpga -state' command is executed.
12:07:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:38 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
12:07:38 INFO  : 'jtag frequency' command is executed.
12:07:38 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:07:38 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
12:07:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:07:39 INFO  : 'stop' command is executed.
12:07:40 INFO  : 'ps7_init' command is executed.
12:07:40 INFO  : 'ps7_post_config' command is executed.
12:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:42 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

12:07:42 INFO  : Memory regions updated for context APU
12:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:42 INFO  : 'con' command is executed.
12:07:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

12:07:42 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
12:26:21 INFO  : Disconnected from the channel tcfchan#5.
12:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
12:26:21 INFO  : 'fpga -state' command is executed.
12:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:22 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
12:26:22 INFO  : 'jtag frequency' command is executed.
12:26:22 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:26:22 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
12:26:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:26:22 INFO  : 'stop' command is executed.
12:26:23 INFO  : 'ps7_init' command is executed.
12:26:23 INFO  : 'ps7_post_config' command is executed.
12:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:25 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

12:26:25 INFO  : Memory regions updated for context APU
12:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:25 INFO  : 'con' command is executed.
12:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

12:26:25 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
12:30:01 INFO  : Disconnected from the channel tcfchan#6.
12:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
12:30:01 INFO  : 'fpga -state' command is executed.
12:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:01 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
12:30:01 INFO  : 'jtag frequency' command is executed.
12:30:01 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:30:01 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
12:30:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:30:01 INFO  : 'stop' command is executed.
12:30:03 INFO  : 'ps7_init' command is executed.
12:30:03 INFO  : 'ps7_post_config' command is executed.
12:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:05 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

12:30:05 INFO  : Memory regions updated for context APU
12:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:05 INFO  : 'con' command is executed.
12:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

12:30:05 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
12:31:51 INFO  : Disconnected from the channel tcfchan#7.
12:31:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
12:31:51 INFO  : 'fpga -state' command is executed.
12:31:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:51 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
12:31:51 INFO  : 'jtag frequency' command is executed.
12:31:51 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:31:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:31:51 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
12:31:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:31:51 INFO  : 'stop' command is executed.
12:31:52 INFO  : 'ps7_init' command is executed.
12:31:52 INFO  : 'ps7_post_config' command is executed.
12:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:55 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

12:31:55 INFO  : Memory regions updated for context APU
12:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:55 INFO  : 'con' command is executed.
12:31:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

12:31:55 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:14:53 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
08:15:32 INFO  : Disconnected from the channel tcfchan#8.
08:15:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:15:32 INFO  : 'fpga -state' command is executed.
08:15:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:15:32 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:15:32 INFO  : 'jtag frequency' command is executed.
08:15:32 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:15:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:15:33 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:15:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:15:33 INFO  : 'stop' command is executed.
08:15:34 INFO  : 'ps7_init' command is executed.
08:15:34 INFO  : 'ps7_post_config' command is executed.
08:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:35 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:15:35 INFO  : Memory regions updated for context APU
08:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:35 INFO  : 'con' command is executed.
08:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:15:35 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:17:49 INFO  : Disconnected from the channel tcfchan#9.
08:17:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:17:49 INFO  : 'fpga -state' command is executed.
08:17:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:17:50 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:17:50 INFO  : 'jtag frequency' command is executed.
08:17:50 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:17:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:17:50 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:17:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:17:50 INFO  : 'stop' command is executed.
08:17:51 INFO  : 'ps7_init' command is executed.
08:17:51 INFO  : 'ps7_post_config' command is executed.
08:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:17:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:17:53 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:17:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:17:53 INFO  : Memory regions updated for context APU
08:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:17:53 INFO  : 'con' command is executed.
08:17:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:17:53 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:19:40 INFO  : Disconnected from the channel tcfchan#10.
08:19:47 INFO  : ps7_init is completed.
08:19:47 INFO  : ps7_post_config is completed.
08:19:47 INFO  : Processor reset is completed for ps7_cortexa9_0
08:22:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:22:30 INFO  : 'fpga -state' command is executed.
08:22:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:22:30 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:22:30 INFO  : 'jtag frequency' command is executed.
08:22:30 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:22:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:22:30 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:22:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:22:30 INFO  : 'stop' command is executed.
08:22:31 INFO  : 'ps7_init' command is executed.
08:22:31 INFO  : 'ps7_post_config' command is executed.
08:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:22:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:22:33 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:22:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:22:33 INFO  : Memory regions updated for context APU
08:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:22:33 INFO  : 'con' command is executed.
08:22:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:22:33 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:24:01 INFO  : Disconnected from the channel tcfchan#11.
08:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:24:02 INFO  : 'fpga -state' command is executed.
08:24:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:24:02 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:24:02 INFO  : 'jtag frequency' command is executed.
08:24:02 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:24:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:24:02 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:24:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:24:02 INFO  : 'stop' command is executed.
08:24:03 INFO  : 'ps7_init' command is executed.
08:24:03 INFO  : 'ps7_post_config' command is executed.
08:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:05 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:24:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:24:05 INFO  : Memory regions updated for context APU
08:24:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:05 INFO  : 'con' command is executed.
08:24:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:24:05 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:26:39 INFO  : Disconnected from the channel tcfchan#12.
08:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:26:39 INFO  : 'fpga -state' command is executed.
08:26:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:26:39 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:26:39 INFO  : 'jtag frequency' command is executed.
08:26:39 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:26:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:26:39 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:26:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:26:40 INFO  : 'stop' command is executed.
08:26:41 INFO  : 'ps7_init' command is executed.
08:26:41 INFO  : 'ps7_post_config' command is executed.
08:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:26:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:26:42 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:26:42 INFO  : Memory regions updated for context APU
08:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:26:42 INFO  : 'con' command is executed.
08:26:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:26:42 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:34:24 INFO  : Disconnected from the channel tcfchan#13.
08:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:34:24 INFO  : 'fpga -state' command is executed.
08:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:34:25 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:34:25 INFO  : 'jtag frequency' command is executed.
08:34:25 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:34:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:34:25 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:34:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:34:25 INFO  : 'stop' command is executed.
08:34:26 INFO  : 'ps7_init' command is executed.
08:34:26 INFO  : 'ps7_post_config' command is executed.
08:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:29 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:34:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:34:29 INFO  : Memory regions updated for context APU
08:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:29 INFO  : 'con' command is executed.
08:34:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:34:29 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:37:51 INFO  : Disconnected from the channel tcfchan#14.
08:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:37:51 INFO  : 'fpga -state' command is executed.
08:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:37:52 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:37:52 INFO  : 'jtag frequency' command is executed.
08:37:52 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:37:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:37:52 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:37:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:37:52 INFO  : 'stop' command is executed.
08:37:53 INFO  : 'ps7_init' command is executed.
08:37:53 INFO  : 'ps7_post_config' command is executed.
08:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:37:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:37:56 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:37:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:37:56 INFO  : Memory regions updated for context APU
08:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:37:56 INFO  : 'con' command is executed.
08:37:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:37:56 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:38:59 INFO  : Disconnected from the channel tcfchan#15.
08:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:39:00 INFO  : 'fpga -state' command is executed.
08:39:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:39:00 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:39:00 INFO  : 'jtag frequency' command is executed.
08:39:00 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:39:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:39:00 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:39:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:39:00 INFO  : 'stop' command is executed.
08:39:01 INFO  : 'ps7_init' command is executed.
08:39:01 INFO  : 'ps7_post_config' command is executed.
08:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:39:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:39:04 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:39:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:39:04 INFO  : Memory regions updated for context APU
08:39:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:39:04 INFO  : 'con' command is executed.
08:39:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:39:04 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:40:06 INFO  : Disconnected from the channel tcfchan#16.
08:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:40:07 INFO  : 'fpga -state' command is executed.
08:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:40:07 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:40:07 INFO  : 'jtag frequency' command is executed.
08:40:07 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:40:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:40:07 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:40:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:40:07 INFO  : 'stop' command is executed.
08:40:08 INFO  : 'ps7_init' command is executed.
08:40:08 INFO  : 'ps7_post_config' command is executed.
08:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:40:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:40:11 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:40:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:40:11 INFO  : Memory regions updated for context APU
08:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:40:11 INFO  : 'con' command is executed.
08:40:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:40:11 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:42:48 INFO  : Disconnected from the channel tcfchan#17.
08:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:42:48 INFO  : 'fpga -state' command is executed.
08:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:42:49 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:42:49 INFO  : 'jtag frequency' command is executed.
08:42:49 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:42:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:42:49 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:42:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:42:49 INFO  : 'stop' command is executed.
08:42:50 INFO  : 'ps7_init' command is executed.
08:42:50 INFO  : 'ps7_post_config' command is executed.
08:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:52 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:42:52 INFO  : Memory regions updated for context APU
08:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:52 INFO  : 'con' command is executed.
08:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:42:52 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:43:14 INFO  : Disconnected from the channel tcfchan#18.
08:43:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:43:14 INFO  : 'fpga -state' command is executed.
08:43:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:43:14 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:43:14 INFO  : 'jtag frequency' command is executed.
08:43:14 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:43:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:43:14 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:43:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:43:15 INFO  : 'stop' command is executed.
08:43:16 INFO  : 'ps7_init' command is executed.
08:43:16 INFO  : 'ps7_post_config' command is executed.
08:43:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:43:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:43:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:43:18 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:43:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:43:18 INFO  : Memory regions updated for context APU
08:43:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:43:18 INFO  : 'con' command is executed.
08:43:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:43:18 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:54:09 INFO  : Disconnected from the channel tcfchan#19.
08:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:54:10 INFO  : 'fpga -state' command is executed.
08:54:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:54:10 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:54:10 INFO  : 'jtag frequency' command is executed.
08:54:10 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:54:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:54:10 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:54:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:54:10 INFO  : 'stop' command is executed.
08:54:11 INFO  : 'ps7_init' command is executed.
08:54:11 INFO  : 'ps7_post_config' command is executed.
08:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:14 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:54:14 INFO  : Memory regions updated for context APU
08:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:14 INFO  : 'con' command is executed.
08:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:54:14 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:59:49 INFO  : Disconnected from the channel tcfchan#20.
08:59:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:59:49 INFO  : 'fpga -state' command is executed.
08:59:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:59:50 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:59:50 INFO  : 'jtag frequency' command is executed.
08:59:50 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:59:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:59:50 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:59:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:59:50 INFO  : 'stop' command is executed.
08:59:51 INFO  : 'ps7_init' command is executed.
08:59:51 INFO  : 'ps7_post_config' command is executed.
08:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:59:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:59:53 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:59:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:59:53 INFO  : Memory regions updated for context APU
08:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:59:53 INFO  : 'con' command is executed.
08:59:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:59:53 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:15:50 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
09:26:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1469689766000,  Project:1469601305000
09:26:01 INFO  : Project system_design_wrapper_hw_platform_0's source hardware specification located at /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:26:07 INFO  : Copied contents of /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf into /system_design_wrapper_hw_platform_0/system.hdf.
09:26:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:26:15 INFO  : 
09:26:16 INFO  : Updating hardware inferred compiler options for Dhrystone_FASEC.
09:26:16 INFO  : Updating hardware inferred compiler options for Hello_FASEC.
09:26:17 INFO  : Updating hardware inferred compiler options for Mem-Test_FASEC.
09:26:18 INFO  : Updating hardware inferred compiler options for Periph-Test_FASEC.
09:26:18 INFO  : Clearing existing target manager status.
09:26:18 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
09:26:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:26:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:27:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:27:23 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
09:27:32 INFO  : Disconnected from the channel tcfchan#21.
09:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:27:33 INFO  : 'fpga -state' command is executed.
09:27:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:33 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:27:33 INFO  : 'jtag frequency' command is executed.
09:27:33 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:27:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:27:33 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:27:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:27:33 INFO  : 'stop' command is executed.
09:27:34 INFO  : 'ps7_init' command is executed.
09:27:34 INFO  : 'ps7_post_config' command is executed.
09:27:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:27:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:36 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:27:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:27:36 INFO  : Memory regions updated for context APU
09:27:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:37 INFO  : 'con' command is executed.
09:27:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:27:37 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:34:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1469691224000,  Project:1469689766000
09:34:37 INFO  : Project system_design_wrapper_hw_platform_0's source hardware specification located at /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:34:39 INFO  : Copied contents of /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf into /system_design_wrapper_hw_platform_0/system.hdf.
09:34:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:34:49 INFO  : 
09:34:49 INFO  : Updating hardware inferred compiler options for Dhrystone_FASEC.
09:34:50 INFO  : Updating hardware inferred compiler options for Hello_FASEC.
09:34:51 INFO  : Updating hardware inferred compiler options for Mem-Test_FASEC.
09:34:52 INFO  : Updating hardware inferred compiler options for Periph-Test_FASEC.
09:34:52 INFO  : Clearing existing target manager status.
09:34:52 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_0
09:34:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:34:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:42:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:43:07 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
09:43:26 INFO  : Disconnected from the channel tcfchan#22.
09:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:43:27 INFO  : 'fpga -state' command is executed.
09:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:27 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:43:27 INFO  : 'jtag frequency' command is executed.
09:43:27 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:43:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:43:27 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:43:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:43:27 INFO  : 'stop' command is executed.
09:43:28 INFO  : 'ps7_init' command is executed.
09:43:28 INFO  : 'ps7_post_config' command is executed.
09:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:30 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:43:30 INFO  : Memory regions updated for context APU
09:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:30 INFO  : 'con' command is executed.
09:43:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:43:30 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:45:03 INFO  : Disconnected from the channel tcfchan#23.
09:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:45:04 INFO  : 'fpga -state' command is executed.
09:45:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:04 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:45:04 INFO  : 'jtag frequency' command is executed.
09:45:04 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:45:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:45:04 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:45:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:45:04 INFO  : 'stop' command is executed.
09:45:05 INFO  : 'ps7_init' command is executed.
09:45:05 INFO  : 'ps7_post_config' command is executed.
09:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:07 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:45:07 INFO  : Memory regions updated for context APU
09:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:08 INFO  : 'con' command is executed.
09:45:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:45:08 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:49:17 INFO  : Disconnected from the channel tcfchan#24.
09:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:49:17 INFO  : 'fpga -state' command is executed.
09:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:18 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:49:18 INFO  : 'jtag frequency' command is executed.
09:49:18 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:49:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:49:18 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:49:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:49:18 INFO  : 'stop' command is executed.
09:49:19 INFO  : 'ps7_init' command is executed.
09:49:19 INFO  : 'ps7_post_config' command is executed.
09:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:22 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:49:22 INFO  : Memory regions updated for context APU
09:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:22 INFO  : 'con' command is executed.
09:49:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:49:22 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:53:18 INFO  : Disconnected from the channel tcfchan#25.
09:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:53:19 INFO  : 'fpga -state' command is executed.
09:53:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:19 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:53:19 INFO  : 'jtag frequency' command is executed.
09:53:19 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:53:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:53:19 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:53:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:53:19 INFO  : 'stop' command is executed.
09:53:20 INFO  : 'ps7_init' command is executed.
09:53:20 INFO  : 'ps7_post_config' command is executed.
09:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:22 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:53:23 INFO  : Memory regions updated for context APU
09:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:23 INFO  : 'con' command is executed.
09:53:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:53:23 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:54:01 INFO  : Disconnected from the channel tcfchan#26.
09:54:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:54:01 INFO  : 'fpga -state' command is executed.
09:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:02 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:54:02 INFO  : 'jtag frequency' command is executed.
09:54:02 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:54:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:54:02 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:54:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:54:02 INFO  : 'stop' command is executed.
09:54:03 INFO  : 'ps7_init' command is executed.
09:54:03 INFO  : 'ps7_post_config' command is executed.
09:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:05 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:54:05 INFO  : Memory regions updated for context APU
09:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:05 INFO  : 'con' command is executed.
09:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:54:05 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:56:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:56:33 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
09:56:57 INFO  : Disconnected from the channel tcfchan#27.
09:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:56:57 INFO  : 'fpga -state' command is executed.
09:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:57 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:56:57 INFO  : 'jtag frequency' command is executed.
09:56:57 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:56:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:56:58 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:56:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:56:58 INFO  : 'stop' command is executed.
09:56:59 INFO  : 'ps7_init' command is executed.
09:56:59 INFO  : 'ps7_post_config' command is executed.
09:56:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:56:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:01 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:57:01 INFO  : Memory regions updated for context APU
09:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:01 INFO  : 'con' command is executed.
09:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:57:01 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:58:30 INFO  : Disconnected from the channel tcfchan#28.
09:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:58:30 INFO  : 'fpga -state' command is executed.
09:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:31 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:58:31 INFO  : 'jtag frequency' command is executed.
09:58:31 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:58:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:58:31 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:58:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:58:31 INFO  : 'stop' command is executed.
09:58:32 INFO  : 'ps7_init' command is executed.
09:58:32 INFO  : 'ps7_post_config' command is executed.
09:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:34 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:58:34 INFO  : Memory regions updated for context APU
09:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:34 INFO  : 'con' command is executed.
09:58:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:58:34 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:04:37 INFO  : Disconnected from the channel tcfchan#29.
10:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:04:37 INFO  : 'fpga -state' command is executed.
10:04:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:37 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:04:37 INFO  : 'jtag frequency' command is executed.
10:04:37 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:04:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:04:38 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:04:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:04:38 INFO  : 'stop' command is executed.
10:04:39 INFO  : 'ps7_init' command is executed.
10:04:39 INFO  : 'ps7_post_config' command is executed.
10:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:41 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:04:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:04:41 INFO  : Memory regions updated for context APU
10:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:41 INFO  : 'con' command is executed.
10:04:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:04:41 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:05:07 INFO  : Disconnected from the channel tcfchan#30.
10:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:05:07 INFO  : 'fpga -state' command is executed.
10:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:07 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:05:07 INFO  : 'jtag frequency' command is executed.
10:05:07 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:05:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:05:07 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:05:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:05:07 INFO  : 'stop' command is executed.
10:05:09 INFO  : 'ps7_init' command is executed.
10:05:09 INFO  : 'ps7_post_config' command is executed.
10:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:11 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:05:11 INFO  : Memory regions updated for context APU
10:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:11 INFO  : 'con' command is executed.
10:05:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:05:11 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:06:01 INFO  : Disconnected from the channel tcfchan#31.
10:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:06:02 INFO  : 'fpga -state' command is executed.
10:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:02 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:06:02 INFO  : 'jtag frequency' command is executed.
10:06:02 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:06:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:06:02 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:06:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:06:02 INFO  : 'stop' command is executed.
10:06:03 INFO  : 'ps7_init' command is executed.
10:06:03 INFO  : 'ps7_post_config' command is executed.
10:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:06 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:06:06 INFO  : Memory regions updated for context APU
10:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:06 INFO  : 'con' command is executed.
10:06:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:06:06 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:08:19 INFO  : Disconnected from the channel tcfchan#32.
10:08:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:08:19 INFO  : 'fpga -state' command is executed.
10:08:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:19 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:08:19 INFO  : 'jtag frequency' command is executed.
10:08:19 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:08:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:08:20 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:08:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:08:20 INFO  : 'stop' command is executed.
10:08:21 INFO  : 'ps7_init' command is executed.
10:08:21 INFO  : 'ps7_post_config' command is executed.
10:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:23 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:08:23 INFO  : Memory regions updated for context APU
10:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:23 INFO  : 'con' command is executed.
10:08:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:08:23 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
18:19:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:19:48 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:20:53 INFO  : Disconnected from the channel tcfchan#33.
18:20:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:20:54 INFO  : 'fpga -state' command is executed.
18:20:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:54 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:20:54 INFO  : 'jtag frequency' command is executed.
18:20:54 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:20:54 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
18:20:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:20:54 INFO  : 'stop' command is executed.
18:20:55 INFO  : 'ps7_init' command is executed.
18:20:55 INFO  : 'ps7_post_config' command is executed.
18:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:57 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

18:20:57 INFO  : Memory regions updated for context APU
18:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:57 INFO  : 'con' command is executed.
18:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:20:57 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
18:21:33 INFO  : Disconnected from the channel tcfchan#34.
18:21:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:21:33 INFO  : 'fpga -state' command is executed.
18:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:33 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:21:33 INFO  : 'jtag frequency' command is executed.
18:21:34 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:21:34 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
18:21:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:21:34 INFO  : 'stop' command is executed.
18:21:35 INFO  : 'ps7_init' command is executed.
18:21:35 INFO  : 'ps7_post_config' command is executed.
18:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:37 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

18:21:37 INFO  : Memory regions updated for context APU
18:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:37 INFO  : 'con' command is executed.
18:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:21:37 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
18:23:13 INFO  : Disconnected from the channel tcfchan#35.
18:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:23:13 INFO  : 'fpga -state' command is executed.
18:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:13 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:23:13 INFO  : 'jtag frequency' command is executed.
18:23:13 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:23:13 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
18:23:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:23:13 INFO  : 'stop' command is executed.
18:23:14 INFO  : 'ps7_init' command is executed.
18:23:14 INFO  : 'ps7_post_config' command is executed.
18:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:17 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

18:23:17 INFO  : Memory regions updated for context APU
18:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:17 INFO  : 'con' command is executed.
18:23:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:23:17 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
18:28:16 INFO  : Disconnected from the channel tcfchan#36.
18:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:28:16 INFO  : 'fpga -state' command is executed.
18:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:16 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:28:16 INFO  : 'jtag frequency' command is executed.
18:28:16 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:28:17 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
18:28:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:28:17 INFO  : 'stop' command is executed.
18:28:18 INFO  : 'ps7_init' command is executed.
18:28:18 INFO  : 'ps7_post_config' command is executed.
18:28:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:28:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:21 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

18:28:21 INFO  : Memory regions updated for context APU
18:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:21 INFO  : 'con' command is executed.
18:28:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:28:21 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
18:57:27 INFO  : Disconnected from the channel tcfchan#37.
18:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:57:27 INFO  : 'fpga -state' command is executed.
18:57:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:28 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:57:28 INFO  : 'jtag frequency' command is executed.
18:57:28 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:57:28 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
18:57:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:57:28 INFO  : 'stop' command is executed.
18:57:29 INFO  : 'ps7_init' command is executed.
18:57:29 INFO  : 'ps7_post_config' command is executed.
18:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:32 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

18:57:32 INFO  : Memory regions updated for context APU
18:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:32 INFO  : 'con' command is executed.
18:57:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:57:32 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
19:00:50 INFO  : Disconnected from the channel tcfchan#38.
19:00:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:00:50 INFO  : 'fpga -state' command is executed.
19:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:50 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:00:50 INFO  : 'jtag frequency' command is executed.
19:00:50 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:00:51 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:00:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:00:51 INFO  : 'stop' command is executed.
19:00:52 INFO  : 'ps7_init' command is executed.
19:00:52 INFO  : 'ps7_post_config' command is executed.
19:00:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:54 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

19:00:54 INFO  : Memory regions updated for context APU
19:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:54 INFO  : 'con' command is executed.
19:00:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:00:54 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
19:06:02 INFO  : Disconnected from the channel tcfchan#39.
19:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:06:02 INFO  : 'fpga -state' command is executed.
19:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:03 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:06:03 INFO  : 'jtag frequency' command is executed.
19:06:03 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:06:03 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:06:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:06:03 INFO  : 'stop' command is executed.
19:06:04 INFO  : 'ps7_init' command is executed.
19:06:04 INFO  : 'ps7_post_config' command is executed.
19:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:06 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

19:06:06 INFO  : Memory regions updated for context APU
19:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:06 INFO  : 'con' command is executed.
19:06:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:06:06 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:19:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:20:07 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
08:20:28 INFO  : Disconnected from the channel tcfchan#40.
08:20:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:20:28 INFO  : 'fpga -state' command is executed.
08:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:20:28 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:20:28 INFO  : 'jtag frequency' command is executed.
08:20:28 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:20:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:20:28 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:20:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:20:29 INFO  : 'stop' command is executed.
08:20:30 INFO  : 'ps7_init' command is executed.
08:20:30 INFO  : 'ps7_post_config' command is executed.
08:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:20:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:20:32 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:20:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:20:32 INFO  : Memory regions updated for context APU
08:20:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:20:32 INFO  : 'con' command is executed.
08:20:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:20:32 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:29:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:29:40 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
08:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:35:41 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
08:38:38 INFO  : Disconnected from the channel tcfchan#41.
08:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:38:38 INFO  : 'fpga -state' command is executed.
08:38:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:38:39 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:38:39 INFO  : 'jtag frequency' command is executed.
08:38:39 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:38:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:38:39 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:38:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:38:39 INFO  : 'stop' command is executed.
08:38:40 INFO  : 'ps7_init' command is executed.
08:38:40 INFO  : 'ps7_post_config' command is executed.
08:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:38:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:38:42 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:38:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:38:42 INFO  : Memory regions updated for context APU
08:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:38:42 INFO  : 'con' command is executed.
08:38:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:38:42 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:39:38 INFO  : Disconnected from the channel tcfchan#42.
08:39:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:39:39 INFO  : 'fpga -state' command is executed.
08:39:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:39:39 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:39:39 INFO  : 'jtag frequency' command is executed.
08:39:39 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:39:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:39:39 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:39:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:39:39 INFO  : 'stop' command is executed.
08:39:40 INFO  : 'ps7_init' command is executed.
08:39:40 INFO  : 'ps7_post_config' command is executed.
08:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:39:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:39:43 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:39:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:39:43 INFO  : Memory regions updated for context APU
08:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:39:43 INFO  : 'con' command is executed.
08:39:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:39:43 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
08:40:29 INFO  : Disconnected from the channel tcfchan#43.
08:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
08:40:29 INFO  : 'fpga -state' command is executed.
08:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:40:29 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
08:40:29 INFO  : 'jtag frequency' command is executed.
08:40:29 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:40:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:40:29 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
08:40:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
08:40:29 INFO  : 'stop' command is executed.
08:40:30 INFO  : 'ps7_init' command is executed.
08:40:30 INFO  : 'ps7_post_config' command is executed.
08:40:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:40:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:40:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:40:33 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:40:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

08:40:33 INFO  : Memory regions updated for context APU
08:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:40:33 INFO  : 'con' command is executed.
08:40:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

08:40:33 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:13:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:14:27 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
09:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:23:54 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
09:25:45 INFO  : Disconnected from the channel tcfchan#44.
09:25:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:25:45 INFO  : 'fpga -state' command is executed.
09:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:46 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:25:46 INFO  : 'jtag frequency' command is executed.
09:25:46 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:25:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:25:46 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:25:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:25:46 INFO  : 'stop' command is executed.
09:25:47 INFO  : 'ps7_init' command is executed.
09:25:47 INFO  : 'ps7_post_config' command is executed.
09:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:49 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:25:49 INFO  : Memory regions updated for context APU
09:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:49 INFO  : 'con' command is executed.
09:25:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:25:49 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:29:57 INFO  : Disconnected from the channel tcfchan#45.
09:29:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:29:57 INFO  : 'fpga -state' command is executed.
09:29:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:57 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:29:57 INFO  : 'jtag frequency' command is executed.
09:29:57 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:29:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:29:57 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:29:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:29:57 INFO  : 'stop' command is executed.
09:29:58 INFO  : 'ps7_init' command is executed.
09:29:59 INFO  : 'ps7_post_config' command is executed.
09:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:01 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:30:01 INFO  : Memory regions updated for context APU
09:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:01 INFO  : 'con' command is executed.
09:30:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:30:01 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:38:26 INFO  : Disconnected from the channel tcfchan#46.
09:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:38:26 INFO  : 'fpga -state' command is executed.
09:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:38:26 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:38:26 INFO  : 'jtag frequency' command is executed.
09:38:26 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:38:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:38:26 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:38:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:38:26 INFO  : 'stop' command is executed.
09:38:27 INFO  : 'ps7_init' command is executed.
09:38:27 INFO  : 'ps7_post_config' command is executed.
09:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:30 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:38:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:38:30 INFO  : Memory regions updated for context APU
09:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:30 INFO  : 'con' command is executed.
09:38:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:38:30 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:41:34 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
09:41:50 INFO  : Disconnected from the channel tcfchan#47.
09:41:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:41:50 INFO  : 'fpga -state' command is executed.
09:41:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:50 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:41:50 INFO  : 'jtag frequency' command is executed.
09:41:50 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:41:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:41:50 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:41:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:41:51 INFO  : 'stop' command is executed.
09:41:51 INFO  : 'ps7_init' command is executed.
09:41:51 INFO  : 'ps7_post_config' command is executed.
09:41:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:41:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:54 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:41:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:41:54 INFO  : Memory regions updated for context APU
09:41:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:54 INFO  : 'con' command is executed.
09:41:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:41:54 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:50:17 INFO  : Disconnected from the channel tcfchan#48.
09:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:50:17 INFO  : 'fpga -state' command is executed.
09:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:17 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:50:17 INFO  : 'jtag frequency' command is executed.
09:50:17 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:50:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:50:18 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:50:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:50:18 INFO  : 'stop' command is executed.
09:50:19 INFO  : 'ps7_init' command is executed.
09:50:19 INFO  : 'ps7_post_config' command is executed.
09:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:21 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:50:21 INFO  : Memory regions updated for context APU
09:50:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:21 INFO  : 'con' command is executed.
09:50:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:50:21 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:53:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:54:01 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
09:54:12 INFO  : Disconnected from the channel tcfchan#49.
09:54:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:54:12 INFO  : 'fpga -state' command is executed.
09:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:12 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:54:12 INFO  : 'jtag frequency' command is executed.
09:54:12 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:54:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:54:12 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:54:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:54:12 INFO  : 'stop' command is executed.
09:54:13 INFO  : 'ps7_init' command is executed.
09:54:13 INFO  : 'ps7_post_config' command is executed.
09:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:16 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:54:16 INFO  : Memory regions updated for context APU
09:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:16 INFO  : 'con' command is executed.
09:54:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:54:16 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:57:48 INFO  : Disconnected from the channel tcfchan#50.
09:57:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:57:48 INFO  : 'fpga -state' command is executed.
09:57:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:49 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:57:49 INFO  : 'jtag frequency' command is executed.
09:57:49 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:57:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:57:49 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:57:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:57:49 INFO  : 'stop' command is executed.
09:57:50 INFO  : 'ps7_init' command is executed.
09:57:50 INFO  : 'ps7_post_config' command is executed.
09:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:52 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:57:52 INFO  : Memory regions updated for context APU
09:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:53 INFO  : 'con' command is executed.
09:57:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:57:53 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
09:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:59:13 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
09:59:20 INFO  : Disconnected from the channel tcfchan#51.
09:59:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:59:20 INFO  : 'fpga -state' command is executed.
09:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:20 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:59:20 INFO  : 'jtag frequency' command is executed.
09:59:20 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:59:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:59:20 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:59:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:59:20 INFO  : 'stop' command is executed.
09:59:21 INFO  : 'ps7_init' command is executed.
09:59:21 INFO  : 'ps7_post_config' command is executed.
09:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:24 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:59:24 INFO  : Memory regions updated for context APU
09:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:24 INFO  : 'con' command is executed.
09:59:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:59:24 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:05:59 INFO  : Disconnected from the channel tcfchan#52.
10:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:06:00 INFO  : 'fpga -state' command is executed.
10:06:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:00 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:06:00 INFO  : 'jtag frequency' command is executed.
10:06:00 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:06:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:06:00 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:06:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:06:00 INFO  : 'stop' command is executed.
10:06:01 INFO  : 'ps7_init' command is executed.
10:06:01 INFO  : 'ps7_post_config' command is executed.
10:06:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:06:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:04 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:06:04 INFO  : Memory regions updated for context APU
10:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:04 INFO  : 'con' command is executed.
10:06:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:06:04 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:13:32 INFO  : Disconnected from the channel tcfchan#53.
10:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:13:33 INFO  : 'fpga -state' command is executed.
10:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:33 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:13:33 INFO  : 'jtag frequency' command is executed.
10:13:33 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:13:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:13:33 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:13:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:13:33 INFO  : 'stop' command is executed.
10:13:34 INFO  : 'ps7_init' command is executed.
10:13:34 INFO  : 'ps7_post_config' command is executed.
10:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:37 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:13:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:13:37 INFO  : Memory regions updated for context APU
10:13:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:37 INFO  : 'con' command is executed.
10:13:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:13:37 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:14:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:15:08 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
10:15:15 INFO  : Disconnected from the channel tcfchan#54.
10:15:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:15:16 INFO  : 'fpga -state' command is executed.
10:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:16 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:15:16 INFO  : 'jtag frequency' command is executed.
10:15:16 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:15:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:15:16 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:15:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:15:16 INFO  : 'stop' command is executed.
10:15:17 INFO  : 'ps7_init' command is executed.
10:15:17 INFO  : 'ps7_post_config' command is executed.
10:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:19 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:15:19 INFO  : Memory regions updated for context APU
10:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:20 INFO  : 'con' command is executed.
10:15:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:15:20 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:17:13 INFO  : Disconnected from the channel tcfchan#55.
10:17:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:17:13 INFO  : 'fpga -state' command is executed.
10:17:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:13 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:17:13 INFO  : 'jtag frequency' command is executed.
10:17:13 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:17:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:17:14 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:17:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:17:14 INFO  : 'stop' command is executed.
10:17:15 INFO  : 'ps7_init' command is executed.
10:17:15 INFO  : 'ps7_post_config' command is executed.
10:17:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:17:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:17 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:17:17 INFO  : Memory regions updated for context APU
10:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:17 INFO  : 'con' command is executed.
10:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:17:17 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:20:11 INFO  : Disconnected from the channel tcfchan#56.
10:20:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:20:11 INFO  : 'fpga -state' command is executed.
10:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:11 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:20:11 INFO  : 'jtag frequency' command is executed.
10:20:11 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:20:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:20:11 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:20:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:20:12 INFO  : 'stop' command is executed.
10:20:13 INFO  : 'ps7_init' command is executed.
10:20:13 INFO  : 'ps7_post_config' command is executed.
10:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:15 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:20:16 INFO  : Memory regions updated for context APU
10:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:16 INFO  : 'con' command is executed.
10:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:20:16 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:22:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:22:59 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
10:23:07 INFO  : Disconnected from the channel tcfchan#57.
10:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:23:07 INFO  : 'fpga -state' command is executed.
10:23:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:07 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:23:07 INFO  : 'jtag frequency' command is executed.
10:23:07 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:23:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:23:07 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:23:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:23:07 INFO  : 'stop' command is executed.
10:23:08 INFO  : 'ps7_init' command is executed.
10:23:08 INFO  : 'ps7_post_config' command is executed.
10:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:11 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:23:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:23:11 INFO  : Memory regions updated for context APU
10:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:11 INFO  : 'con' command is executed.
10:23:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:23:11 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:37:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:37:48 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
10:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:46:39 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
10:47:17 INFO  : Disconnected from the channel tcfchan#58.
10:47:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:47:17 INFO  : 'fpga -state' command is executed.
10:47:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:17 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:47:17 INFO  : 'jtag frequency' command is executed.
10:47:17 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:47:17 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:47:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:47:17 INFO  : 'stop' command is executed.
10:47:18 INFO  : 'ps7_init' command is executed.
10:47:18 INFO  : 'ps7_post_config' command is executed.
10:47:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:47:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:21 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:47:21 INFO  : Memory regions updated for context APU
10:47:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:21 INFO  : 'con' command is executed.
10:47:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:47:21 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:47:51 INFO  : Disconnected from the channel tcfchan#59.
10:47:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:47:51 INFO  : 'fpga -state' command is executed.
10:47:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:51 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:47:51 INFO  : 'jtag frequency' command is executed.
10:47:51 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:47:51 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:47:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:47:51 INFO  : 'stop' command is executed.
10:47:52 INFO  : 'ps7_init' command is executed.
10:47:52 INFO  : 'ps7_post_config' command is executed.
10:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:55 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:47:55 INFO  : Memory regions updated for context APU
10:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:55 INFO  : 'con' command is executed.
10:47:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:47:55 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:51:58 INFO  : Disconnected from the channel tcfchan#60.
10:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:51:58 INFO  : 'fpga -state' command is executed.
10:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:59 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:51:59 INFO  : 'jtag frequency' command is executed.
10:51:59 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:51:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:51:59 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:51:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:51:59 INFO  : 'stop' command is executed.
10:52:00 INFO  : 'ps7_init' command is executed.
10:52:00 INFO  : 'ps7_post_config' command is executed.
10:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:02 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:52:02 INFO  : Memory regions updated for context APU
10:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:02 INFO  : 'con' command is executed.
10:52:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:52:02 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:53:21 INFO  : Disconnected from the channel tcfchan#61.
10:53:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:53:21 INFO  : 'fpga -state' command is executed.
10:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:22 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:53:22 INFO  : 'jtag frequency' command is executed.
10:53:22 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:53:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:53:22 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:53:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:53:22 INFO  : 'stop' command is executed.
10:53:23 INFO  : 'ps7_init' command is executed.
10:53:23 INFO  : 'ps7_post_config' command is executed.
10:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:25 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:53:25 INFO  : Memory regions updated for context APU
10:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:26 INFO  : 'con' command is executed.
10:53:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:53:26 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:55:06 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
10:55:13 INFO  : Disconnected from the channel tcfchan#62.
10:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:55:13 INFO  : 'fpga -state' command is executed.
10:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:13 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:55:13 INFO  : 'jtag frequency' command is executed.
10:55:13 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:55:13 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:55:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:55:14 INFO  : 'stop' command is executed.
10:55:15 INFO  : 'ps7_init' command is executed.
10:55:15 INFO  : 'ps7_post_config' command is executed.
10:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:17 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:55:17 INFO  : Memory regions updated for context APU
10:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:17 INFO  : 'con' command is executed.
10:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:55:17 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:55:25 INFO  : Disconnected from the channel tcfchan#63.
10:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:55:26 INFO  : 'fpga -state' command is executed.
10:55:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:26 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:55:26 INFO  : 'jtag frequency' command is executed.
10:55:26 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:55:26 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:55:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:55:26 INFO  : 'stop' command is executed.
10:55:27 INFO  : 'ps7_init' command is executed.
10:55:27 INFO  : 'ps7_post_config' command is executed.
10:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:30 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:55:30 INFO  : Memory regions updated for context APU
10:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:30 INFO  : 'con' command is executed.
10:55:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:55:30 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:59:59 INFO  : Disconnected from the channel tcfchan#64.
10:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:59:59 INFO  : 'fpga -state' command is executed.
10:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:00 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
11:00:00 INFO  : 'jtag frequency' command is executed.
11:00:00 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:00:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:00:00 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
11:00:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:00:00 INFO  : 'stop' command is executed.
11:00:01 INFO  : 'ps7_init' command is executed.
11:00:01 INFO  : 'ps7_post_config' command is executed.
11:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:03 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

11:00:03 INFO  : Memory regions updated for context APU
11:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:03 INFO  : 'con' command is executed.
11:00:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

11:00:03 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
11:01:10 INFO  : Disconnected from the channel tcfchan#65.
11:01:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
11:01:10 INFO  : 'fpga -state' command is executed.
11:01:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:10 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
11:01:10 INFO  : 'jtag frequency' command is executed.
11:01:10 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:01:10 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
11:01:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:01:10 INFO  : 'stop' command is executed.
11:01:11 INFO  : 'ps7_init' command is executed.
11:01:11 INFO  : 'ps7_post_config' command is executed.
11:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:14 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

11:01:14 INFO  : Memory regions updated for context APU
11:01:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:14 INFO  : 'con' command is executed.
11:01:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

11:01:14 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
11:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
11:01:56 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
11:02:04 INFO  : Disconnected from the channel tcfchan#66.
11:02:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
11:02:04 INFO  : 'fpga -state' command is executed.
11:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:05 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
11:02:05 INFO  : 'jtag frequency' command is executed.
11:02:05 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:02:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:02:05 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
11:02:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:02:05 INFO  : 'stop' command is executed.
11:02:06 INFO  : 'ps7_init' command is executed.
11:02:06 INFO  : 'ps7_post_config' command is executed.
11:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:08 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

11:02:08 INFO  : Memory regions updated for context APU
11:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:08 INFO  : 'con' command is executed.
11:02:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

11:02:08 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
11:02:59 INFO  : Disconnected from the channel tcfchan#67.
11:02:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
11:02:59 INFO  : 'fpga -state' command is executed.
11:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:59 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
11:02:59 INFO  : 'jtag frequency' command is executed.
11:02:59 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:02:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:02:59 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
11:02:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:02:59 INFO  : 'stop' command is executed.
11:03:00 INFO  : 'ps7_init' command is executed.
11:03:00 INFO  : 'ps7_post_config' command is executed.
11:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:03 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

11:03:03 INFO  : Memory regions updated for context APU
11:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:03 INFO  : 'con' command is executed.
11:03:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

11:03:03 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
17:41:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
17:41:51 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
17:42:06 INFO  : Disconnected from the channel tcfchan#68.
17:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
17:42:06 INFO  : 'fpga -state' command is executed.
17:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:07 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
17:42:07 INFO  : 'jtag frequency' command is executed.
17:42:07 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
17:42:07 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
17:42:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
17:42:07 INFO  : 'stop' command is executed.
17:42:08 INFO  : 'ps7_init' command is executed.
17:42:08 INFO  : 'ps7_post_config' command is executed.
17:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:10 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

17:42:10 INFO  : Memory regions updated for context APU
17:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:10 INFO  : 'con' command is executed.
17:42:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

17:42:10 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
17:42:26 INFO  : Disconnected from the channel tcfchan#69.
17:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
17:42:26 INFO  : 'fpga -state' command is executed.
17:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:26 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
17:42:26 INFO  : 'jtag frequency' command is executed.
17:42:26 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
17:42:26 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
17:42:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
17:42:26 INFO  : 'stop' command is executed.
17:42:27 INFO  : 'ps7_init' command is executed.
17:42:27 INFO  : 'ps7_post_config' command is executed.
17:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:30 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

17:42:30 INFO  : Memory regions updated for context APU
17:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:30 INFO  : 'con' command is executed.
17:42:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

17:42:30 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
17:42:48 INFO  : Disconnected from the channel tcfchan#70.
17:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
17:42:48 INFO  : 'fpga -state' command is executed.
17:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:48 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
17:42:48 INFO  : 'jtag frequency' command is executed.
17:42:48 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
17:42:49 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
17:42:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
17:42:49 INFO  : 'stop' command is executed.
17:42:50 INFO  : 'ps7_init' command is executed.
17:42:50 INFO  : 'ps7_post_config' command is executed.
17:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:52 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

17:42:52 INFO  : Memory regions updated for context APU
17:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:52 INFO  : 'con' command is executed.
17:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

17:42:52 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
17:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
17:56:27 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
17:57:00 INFO  : Disconnected from the channel tcfchan#71.
17:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
17:57:00 INFO  : 'fpga -state' command is executed.
17:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:00 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
17:57:00 INFO  : 'jtag frequency' command is executed.
17:57:00 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
17:57:01 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
17:57:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
17:57:01 INFO  : 'stop' command is executed.
17:57:02 INFO  : 'ps7_init' command is executed.
17:57:02 INFO  : 'ps7_post_config' command is executed.
17:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:04 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

17:57:04 INFO  : Memory regions updated for context APU
17:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:04 INFO  : 'con' command is executed.
17:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

17:57:04 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
17:57:52 INFO  : Disconnected from the channel tcfchan#72.
17:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
17:57:52 INFO  : 'fpga -state' command is executed.
17:57:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:52 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
17:57:52 INFO  : 'jtag frequency' command is executed.
17:57:52 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
17:57:52 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
17:57:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
17:57:52 INFO  : 'stop' command is executed.
17:57:53 INFO  : 'ps7_init' command is executed.
17:57:53 INFO  : 'ps7_post_config' command is executed.
17:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:56 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

17:57:56 INFO  : Memory regions updated for context APU
17:57:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:56 INFO  : 'con' command is executed.
17:57:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

17:57:56 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
17:58:37 INFO  : Disconnected from the channel tcfchan#73.
17:58:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
17:58:37 INFO  : 'fpga -state' command is executed.
17:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:37 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
17:58:37 INFO  : 'jtag frequency' command is executed.
17:58:37 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
17:58:37 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
17:58:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
17:58:37 INFO  : 'stop' command is executed.
17:58:39 INFO  : 'ps7_init' command is executed.
17:58:39 INFO  : 'ps7_post_config' command is executed.
17:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:41 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

17:58:41 INFO  : Memory regions updated for context APU
17:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:41 INFO  : 'con' command is executed.
17:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

17:58:41 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
18:03:31 INFO  : Disconnected from the channel tcfchan#74.
18:03:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:03:31 INFO  : 'fpga -state' command is executed.
18:03:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:31 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:03:31 INFO  : 'jtag frequency' command is executed.
18:03:31 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:03:31 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
18:03:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:03:31 INFO  : 'stop' command is executed.
18:03:32 INFO  : 'ps7_init' command is executed.
18:03:32 INFO  : 'ps7_post_config' command is executed.
18:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:35 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

18:03:35 INFO  : Memory regions updated for context APU
18:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:35 INFO  : 'con' command is executed.
18:03:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:03:35 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
18:08:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:09:07 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:09:16 INFO  : Disconnected from the channel tcfchan#75.
18:09:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:09:16 INFO  : 'fpga -state' command is executed.
18:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:16 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:09:16 INFO  : 'jtag frequency' command is executed.
18:09:16 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:09:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:09:16 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
18:09:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:09:16 INFO  : 'stop' command is executed.
18:09:17 INFO  : 'ps7_init' command is executed.
18:09:17 INFO  : 'ps7_post_config' command is executed.
18:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:20 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

18:09:20 INFO  : Memory regions updated for context APU
18:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:20 INFO  : 'con' command is executed.
18:09:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:09:20 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
18:15:04 INFO  : Disconnected from the channel tcfchan#76.
18:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:15:05 INFO  : 'fpga -state' command is executed.
18:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:05 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:15:05 INFO  : 'jtag frequency' command is executed.
18:15:05 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:15:05 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
18:15:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:15:05 INFO  : 'stop' command is executed.
18:15:06 INFO  : 'ps7_init' command is executed.
18:15:06 INFO  : 'ps7_post_config' command is executed.
18:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:09 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

18:15:09 INFO  : Memory regions updated for context APU
18:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:09 INFO  : 'con' command is executed.
18:15:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:15:09 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
18:18:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:18:18 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:18:25 INFO  : Disconnected from the channel tcfchan#77.
18:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:18:25 INFO  : 'fpga -state' command is executed.
18:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:26 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:18:26 INFO  : 'jtag frequency' command is executed.
18:18:26 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:18:26 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
18:18:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:18:26 INFO  : 'stop' command is executed.
18:18:27 INFO  : 'ps7_init' command is executed.
18:18:27 INFO  : 'ps7_post_config' command is executed.
18:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:29 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

18:18:29 INFO  : Memory regions updated for context APU
18:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:29 INFO  : 'con' command is executed.
18:18:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:18:29 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
18:18:38 INFO  : Disconnected from the channel tcfchan#78.
18:18:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:18:38 INFO  : 'fpga -state' command is executed.
18:18:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:38 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:18:38 INFO  : 'jtag frequency' command is executed.
18:18:38 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:18:38 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
18:18:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:18:38 INFO  : 'stop' command is executed.
18:18:39 INFO  : 'ps7_init' command is executed.
18:18:40 INFO  : 'ps7_post_config' command is executed.
18:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:42 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

18:18:42 INFO  : Memory regions updated for context APU
18:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:42 INFO  : 'con' command is executed.
18:18:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:18:42 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
