#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec 16 22:04:18 2024
# Process ID: 2464
# Current directory: D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/ahb_sram.runs/synth_1
# Command line: vivado.exe -log ahb_sram_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ahb_sram_top.tcl
# Log file: D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/ahb_sram.runs/synth_1/ahb_sram_top.vds
# Journal file: D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/ahb_sram.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ahb_sram_top.tcl -notrace
