
*** Running vivado
    with args -log UART.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source UART.tcl -notrace
Command: synth_design -top UART -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33444
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1144.316 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART' [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/sources_1/new/UART.v:23]
INFO: [Synth 8-6157] synthesizing module 'Refresh_Counter' [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/sources_1/imports/new/Refresh_Counter.sv:3]
	Parameter WL bound to: 14 - type: integer 
	Parameter MAX bound to: 10415 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Refresh_Counter' (1#1) [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/sources_1/imports/new/Refresh_Counter.sv:3]
WARNING: [Synth 8-7071] port 'counter' of module 'Refresh_Counter' is unconnected for instance 'CLK_SCALE' [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/sources_1/new/UART.v:31]
WARNING: [Synth 8-7023] instance 'CLK_SCALE' of module 'Refresh_Counter' has 3 connections declared, but only 2 given [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/sources_1/new/UART.v:31]
INFO: [Synth 8-6157] synthesizing module 'UART_Rx' [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/sources_1/imports/new/UART_Rx.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'UART_Rx' (2#1) [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/sources_1/imports/new/UART_Rx.sv:23]
INFO: [Synth 8-6157] synthesizing module 'UART_Tx' [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/sources_1/imports/new/UART_Tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/sources_1/imports/new/UART_Tx.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'UART_Tx' (3#1) [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/sources_1/imports/new/UART_Tx.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'UART' (4#1) [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/sources_1/new/UART.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1188.656 ; gain = 44.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1188.656 ; gain = 44.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1188.656 ; gain = 44.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1188.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[7]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[8]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[9]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[10]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[11]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[12]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[13]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[14]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[15]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.srcs/constrs_1/new/Basys_3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1291.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1291.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1291.352 ; gain = 147.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1291.352 ; gain = 147.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1291.352 ; gain = 147.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'UART_Rx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'UART_Tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 | 00000000000000000000000000000000
               receive_0 |                             0001 | 00000000000000000000000000000001
               receive_1 |                             0010 | 00000000000000000000000000000010
               receive_2 |                             0011 | 00000000000000000000000000000011
               receive_3 |                             0100 | 00000000000000000000000000000100
               receive_4 |                             0101 | 00000000000000000000000000000101
               receive_5 |                             0110 | 00000000000000000000000000000110
               receive_6 |                             0111 | 00000000000000000000000000000111
               receive_7 |                             1000 | 00000000000000000000000000001000
                    stop |                             1001 | 00000000000000000000000000001001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'UART_Rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                      00000000001 | 00000000000000000000000000000000
                   start |                      00000000010 | 00000000000000000000000000000001
              transmit_0 |                      00000000100 | 00000000000000000000000000000010
              transmit_1 |                      00000001000 | 00000000000000000000000000000011
              transmit_2 |                      00000010000 | 00000000000000000000000000000100
              transmit_3 |                      00000100000 | 00000000000000000000000000000101
              transmit_4 |                      00001000000 | 00000000000000000000000000000110
              transmit_5 |                      00010000000 | 00000000000000000000000000000111
              transmit_6 |                      00100000000 | 00000000000000000000000000001000
              transmit_7 |                      01000000000 | 00000000000000000000000000001001
                    stop |                      10000000000 | 00000000000000000000000000001010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'UART_Tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1291.352 ; gain = 147.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   14 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1291.352 ; gain = 147.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1291.352 ; gain = 147.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1296.418 ; gain = 152.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1297.211 ; gain = 152.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1303.965 ; gain = 159.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1303.965 ; gain = 159.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1303.965 ; gain = 159.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1303.965 ; gain = 159.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1303.965 ; gain = 159.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1303.965 ; gain = 159.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT3   |     2|
|5     |LUT4   |     6|
|6     |LUT5   |     4|
|7     |LUT6   |    14|
|8     |FDRE   |    40|
|9     |FDSE   |     1|
|10    |IBUF   |     2|
|11    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1303.965 ; gain = 159.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1303.965 ; gain = 56.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1303.965 ; gain = 159.648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1316.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1316.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 34 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1316.055 ; gain = 171.738
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/dwigh/Xilinx/Basys_3_UART/Basys_3_UART.runs/synth_1/UART.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_utilization_synth.rpt -pb UART_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 26 18:19:02 2022...
