INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deneme1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
