
TI_BLOCK_LEVEL 20
TI_BUFFER_LEVEL 8
TI_HOLDOFF 1 10 0
TI_HOLDOFF 2 1 0
TI_HOLDOFF 3 1 0
TI_HOLDOFF 4 1 0
TI_INPUT_MASK 0 0 0 0 0 0
TI_INPUT_DELAY 1 0
TI_INPUT_DELAY 2 0
TI_INPUT_DELAY 3 0
TI_INPUT_DELAY 4 0
TI_INPUT_DELAY 5 0
TI_INPUT_DELAY 6 0
TI_INPUT_PRESCALE 1 0
TI_INPUT_PRESCALE 2 0
TI_INPUT_PRESCALE 3 0
TI_INPUT_PRESCALE 4 0
TI_INPUT_PRESCALE 5 0
TI_INPUT_PRESCALE 6 0
TI_RANDOM_TRIGGER 0 0
TI_FIBER_DELAY_OFFSET 128 0
FADC250_SLOT 3
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 139.500 111.346  93.154 134.269 121.846  89.423 158.654 103.000 137.500 138.308 118.269 148.000 140.654 122.154 136.000 156.346
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.188   0.172   0.164   0.199   0.176   0.168   0.176   0.156   0.184   0.180   0.133   0.121   0.133   0.141   0.145   0.141
FADC250_SLOT 4
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 139.846 117.923 137.077 120.423 109.615 176.731 162.462 142.423 151.654 127.115 151.538 128.923 154.385 141.962 152.192 125.038
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.137   0.141   0.156   0.148   0.145   0.156   0.137   0.133   0.129   0.148   0.145   0.152   0.137   0.156   0.137   0.125
FADC250_SLOT 5
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 101.308  79.385 100.192 128.692 128.385 114.885 109.808 145.462 127.462 131.115 101.192 143.500 127.346 107.692 119.500 120.885
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.133   0.133   0.133   0.129   0.129   0.137   0.145   0.137   0.141   0.125   0.141   0.133   0.137   0.141   0.133
FADC250_SLOT 6
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED  98.577 111.769 124.385 114.538 142.154 120.192  91.538  96.000 121.885 165.192 124.538 132.538  99.000 153.846 106.038 125.885
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.129   0.117   0.129   0.121   0.129   0.141   0.148   0.156   0.137   0.145   0.141   0.125   0.160   0.137   0.148   0.137
FADC250_SLOT 7
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 179.077 110.154 112.462 129.885 135.654 147.500 130.500 119.808 150.885 135.577 126.077 113.077 122.192 139.192 127.269 144.808
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.148   0.148   0.117   0.145   0.133   0.152   0.148   0.148   0.152   0.141   0.141   0.145   0.137   0.129   0.152
FADC250_SLOT 8
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 121.385 127.192  91.654 102.538 106.154  85.615 124.923 138.808  87.269 154.500 114.577  80.846 107.808  93.692  82.577  96.346
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.129   0.180   0.133   0.133   0.164   0.137   0.137   0.137   0.152   0.145   0.125   0.148   0.121   0.129   0.141
FADC250_SLOT 9
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 124.654 185.538 160.346 157.731 123.577 106.654 117.231 122.462 116.231 173.615 151.038 119.154 139.000 138.885 142.038 167.654
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.129   0.133   0.125   0.141   0.152   0.117   0.133   0.137   0.137   0.148   0.137   0.117   0.125   0.137   0.141   0.141
FADC250_SLOT 10
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2588
FADC250_W_WIDTH  128
FADC250_NSA 52
FADC250_NSB 20
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 123.444 135.889 117.667 108.611 145.500 132.778 148.833 136.111 141.722 163.222 161.056 156.222 131.056 122.500 121.500 148.722
FADC250_ALLCH_TET 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_DELAY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_GAIN   4.062   3.703   4.504   4.762   4.504   3.027   3.652   5.227   4.520   3.062   2.645   3.703   4.062   3.543   3.543   3.398
FADC250_SLOT 13
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  320
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 460.000 124.923 506.000 106.923 135.538 128.038 131.038 118.462  78.846 100.077 104.615 114.038 159.577 139.923 140.462 118.962
FADC250_ALLCH_TET 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400
FADC250_ALLCH_DELAY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_GAIN  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000
FADC250_SLOT 14
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 156.769 152.385 119.654 107.000 127.038 144.731 130.500 116.808 161.500 153.731 126.615 139.462 111.038 151.500  97.000 132.308
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.125   0.137   0.141   0.137   0.137   0.117   0.160   0.137   0.148   0.094   0.145   0.117   0.137   0.145   0.152
FADC250_SLOT 15
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 102.692 133.846  95.923  90.846 112.231 127.692 124.000 125.231 116.923 118.423 125.769  86.462 105.231 120.538 162.654  84.308
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.148   0.133   0.152   0.141   0.164   0.133   0.121   0.188   0.137   0.160   0.129   0.125   0.164   0.137   0.129   0.137
FADC250_SLOT 16
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 112.115 112.077  96.192  95.846 104.846 125.038 111.423 107.923 126.885 103.038 158.115 118.500 120.423 144.538  94.577 101.769
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.168   0.160   0.117   0.145   0.152   0.129   0.137   0.152   0.148   0.156   0.160   0.160   0.152   0.172   0.148   0.133
FADC250_SLOT 17
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 120.000 129.231 115.885 107.346 112.692 124.769 119.346 116.115 131.731 120.115 123.731 116.231 116.462 109.423 163.615 124.346
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.129   0.125   0.121   0.141   0.125   0.133   0.152   0.133   0.141   0.148   0.137   0.137   0.188   0.129   0.129   0.125
FADC250_SLOT 18
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 144.923 129.269 119.692 146.500 141.423 142.346 147.154 107.846 104.000 111.269 145.000 184.692 144.538 120.769 133.115 159.462
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.148   0.137   0.148   0.148   0.129   0.133   0.145   0.133   0.137   0.145   0.145   0.160   0.148   0.133   0.148   0.156
FADC250_SLOT 19
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 120.385 138.846 143.731 104.231  94.538 144.615  93.154  94.077  98.538 121.077 120.077  98.885 134.615 144.808 105.038 146.615
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.160   0.180   0.137   0.133   0.148   0.145   0.152   0.168   0.160   0.117   0.133   0.137   0.129   0.137   0.141   0.125
FADC250_SLOT 20
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 118.308 114.885 123.769 115.577  94.115 114.269 117.923  76.808 117.462 119.038  97.269  86.923 129.385  93.846 173.077 123.654
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 40 40 40
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.156   0.137   0.148   0.129   0.133   0.133   0.141   0.145   0.145   0.141   0.137   0.152   0.148   0.000   0.000   0.000
DSC2_SLOT 2
DSC2_WIDTH 20 40
DSC2_TEST_INPUT 0
DSC2_PULSER 0.070919
DSC2_TDCMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_TDCORMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_TRGMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_TRGORMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_CH_THRESHOLD 0 400 500
DSC2_CH_THRESHOLD 1 400 500
DSC2_CH_THRESHOLD 2 400 500
DSC2_CH_THRESHOLD 3 400 500
DSC2_CH_THRESHOLD 4 400 500
DSC2_CH_THRESHOLD 5 400 500
DSC2_CH_THRESHOLD 6 400 500
DSC2_CH_THRESHOLD 7 400 500
DSC2_CH_THRESHOLD 8 400 500
DSC2_CH_THRESHOLD 9 400 500
DSC2_CH_THRESHOLD 10 400 500
DSC2_CH_THRESHOLD 11 400 500
DSC2_CH_THRESHOLD 12 400 500
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500
DSC2_CH_THRESHOLD 15 400 500
DSC2_SCALER_REFPRESCALE 1250
DSC2_SCALER_FLAGS 1



