Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (lin64) Build 3414424 Sun Dec 19 10:57:14 MST 2021
| Date         : Mon Jan 10 15:23:34 2022
| Host         : b running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 22787 |     0 |          0 |    230400 |  9.89 |
|   LUT as Logic             | 19239 |     0 |          0 |    230400 |  8.35 |
|   LUT as Memory            |  3548 |     0 |          0 |    101760 |  3.49 |
|     LUT as Distributed RAM |  2613 |     0 |            |           |       |
|     LUT as Shift Register  |   935 |     0 |            |           |       |
| CLB Registers              | 29167 |     0 |          0 |    460800 |  6.33 |
|   Register as Flip Flop    | 29167 |     0 |          0 |    460800 |  6.33 |
|   Register as Latch        |     0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |   162 |     0 |          0 |     28800 |  0.56 |
| F7 Muxes                   |   159 |     0 |          0 |    115200 |  0.14 |
| F8 Muxes                   |     3 |     0 |          0 |     57600 | <0.01 |
| F9 Muxes                   |     0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 65    |          Yes |           - |          Set |
| 1475  |          Yes |           - |        Reset |
| 494   |          Yes |         Set |            - |
| 27133 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  5040 |     0 |          0 |     28800 | 17.50 |
|   CLBL                                     |  2797 |     0 |            |           |       |
|   CLBM                                     |  2243 |     0 |            |           |       |
| LUT as Logic                               | 19239 |     0 |          0 |    230400 |  8.35 |
|   using O5 output only                     |   526 |       |            |           |       |
|   using O6 output only                     | 13215 |       |            |           |       |
|   using O5 and O6                          |  5498 |       |            |           |       |
| LUT as Memory                              |  3548 |     0 |          0 |    101760 |  3.49 |
|   LUT as Distributed RAM                   |  2613 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     7 |       |            |           |       |
|     using O5 and O6                        |  2606 |       |            |           |       |
|   LUT as Shift Register                    |   935 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   935 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 29167 |     0 |          0 |    460800 |  6.33 |
|   Register driven from within the CLB      | 16628 |       |            |           |       |
|   Register driven from outside the CLB     | 12539 |       |            |           |       |
|     LUT in front of the register is unused |  9495 |       |            |           |       |
|     LUT in front of the register is used   |  3044 |       |            |           |       |
| Unique Control Sets                        |  1494 |       |          0 |     57600 |  2.59 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   44 |     0 |          0 |       312 | 14.10 |
|   RAMB36/FIFO*    |   44 |     0 |          0 |       312 | 14.10 |
|     RAMB36E2 only |   44 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       624 |  0.00 |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1728 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    1 |     1 |          0 |       360 |  0.28 |
| HPIOB_M          |    0 |     0 |          0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       144 |  0.00 |
| HDIOB_M          |    1 |     1 |          0 |        24 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    9 |     0 |          0 |       544 |  1.65 |
|   BUFGCE             |    0 |     0 |          0 |       208 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    9 |     0 |          0 |       144 |  6.25 |
|   BUFG_PS            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    4 |     4 |          0 |        20 |  20.00 |
| GTHE4_COMMON    |    1 |     0 |          0 |         5 |  20.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    1 |     1 |          0 |         2 |  50.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 27133 |            Register |
| LUT6          |  7623 |                 CLB |
| LUT3          |  5954 |                 CLB |
| RAMD32        |  4544 |                 CLB |
| LUT5          |  4139 |                 CLB |
| LUT4          |  3762 |                 CLB |
| LUT2          |  2807 |                 CLB |
| FDCE          |  1475 |            Register |
| SRLC32E       |   678 |                 CLB |
| RAMS32        |   675 |                 CLB |
| FDSE          |   494 |            Register |
| LUT1          |   452 |                 CLB |
| SRL16E        |   257 |                 CLB |
| CARRY8        |   162 |                 CLB |
| MUXF7         |   159 |                 CLB |
| FDPE          |    65 |            Register |
| RAMB36E2      |    44 |            BLOCKRAM |
| BUFG_GT       |     9 |               Clock |
| BUFG_GT_SYNC  |     5 |               Clock |
| GTHE4_CHANNEL |     4 |            Advanced |
| MUXF8         |     3 |                 CLB |
| PS8           |     1 |            Advanced |
| PCIE40E4      |     1 |            Advanced |
| INBUF         |     1 |                 I/O |
| IBUFDS_GTE4   |     1 |                 I/O |
| IBUFCTRL      |     1 |              Others |
| GTHE4_COMMON  |     1 |            Advanced |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_xdma_0_0            |    1 |
| design_1_util_ds_buf_0       |    1 |
| design_1_axi_smc_1_0         |    1 |
| design_1_axi_smc_0           |    1 |
+------------------------------+------+


