
project1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012164  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000112c  08012308  08012308  00013308  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013434  08013434  00015250  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013434  08013434  00014434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801343c  0801343c  00015250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801343c  0801343c  0001443c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013440  08013440  00014440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000250  20000000  08013444  00015000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006d1c  20000250  08013694  00015250  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20006f6c  08013694  00015f6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00015250  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023272  00000000  00000000  00015280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005489  00000000  00000000  000384f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f60  00000000  00000000  0003d980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018a4  00000000  00000000  0003f8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dccb  00000000  00000000  00041184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027a58  00000000  00000000  0005ee4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a6272  00000000  00000000  000868a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012cb19  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a1b0  00000000  00000000  0012cb5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00136d0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000250 	.word	0x20000250
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080122ec 	.word	0x080122ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000254 	.word	0x20000254
 80001dc:	080122ec 	.word	0x080122ec

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd6:	f000 ba09 	b.w	80010ec <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f883 	bl	8000df4 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f876 	bl	8000df4 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f865 	bl	8000df4 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f857 	bl	8000df4 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295
 8000d6c:	f000 b9be 	b.w	80010ec <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f83c 	bl	8000df4 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_d2lz>:
 8000d88:	b538      	push	{r3, r4, r5, lr}
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4604      	mov	r4, r0
 8000d90:	460d      	mov	r5, r1
 8000d92:	f7ff febb 	bl	8000b0c <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x1c>
 8000d98:	4620      	mov	r0, r4
 8000d9a:	4629      	mov	r1, r5
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4620      	mov	r0, r4
 8000da6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	4b0c      	ldr	r3, [pc, #48]	@ (8000dec <__aeabi_d2ulz+0x34>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fc31 	bl	8000628 <__aeabi_dmul>
 8000dc6:	f7ff ff07 	bl	8000bd8 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fbb2 	bl	8000534 <__aeabi_ui2d>
 8000dd0:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f7ff fc28 	bl	8000628 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff fa6a 	bl	80002b8 <__aeabi_dsub>
 8000de4:	f7ff fef8 	bl	8000bd8 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000

08000df4 <__udivmoddi4>:
 8000df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df8:	9d08      	ldr	r5, [sp, #32]
 8000dfa:	468e      	mov	lr, r1
 8000dfc:	4604      	mov	r4, r0
 8000dfe:	4688      	mov	r8, r1
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d14a      	bne.n	8000e9a <__udivmoddi4+0xa6>
 8000e04:	428a      	cmp	r2, r1
 8000e06:	4617      	mov	r7, r2
 8000e08:	d962      	bls.n	8000ed0 <__udivmoddi4+0xdc>
 8000e0a:	fab2 f682 	clz	r6, r2
 8000e0e:	b14e      	cbz	r6, 8000e24 <__udivmoddi4+0x30>
 8000e10:	f1c6 0320 	rsb	r3, r6, #32
 8000e14:	fa01 f806 	lsl.w	r8, r1, r6
 8000e18:	fa20 f303 	lsr.w	r3, r0, r3
 8000e1c:	40b7      	lsls	r7, r6
 8000e1e:	ea43 0808 	orr.w	r8, r3, r8
 8000e22:	40b4      	lsls	r4, r6
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	fa1f fc87 	uxth.w	ip, r7
 8000e2c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e30:	0c23      	lsrs	r3, r4, #16
 8000e32:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e36:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e3a:	fb01 f20c 	mul.w	r2, r1, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d909      	bls.n	8000e56 <__udivmoddi4+0x62>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e48:	f080 80ea 	bcs.w	8001020 <__udivmoddi4+0x22c>
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	f240 80e7 	bls.w	8001020 <__udivmoddi4+0x22c>
 8000e52:	3902      	subs	r1, #2
 8000e54:	443b      	add	r3, r7
 8000e56:	1a9a      	subs	r2, r3, r2
 8000e58:	b2a3      	uxth	r3, r4
 8000e5a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e5e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e66:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e6a:	459c      	cmp	ip, r3
 8000e6c:	d909      	bls.n	8000e82 <__udivmoddi4+0x8e>
 8000e6e:	18fb      	adds	r3, r7, r3
 8000e70:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e74:	f080 80d6 	bcs.w	8001024 <__udivmoddi4+0x230>
 8000e78:	459c      	cmp	ip, r3
 8000e7a:	f240 80d3 	bls.w	8001024 <__udivmoddi4+0x230>
 8000e7e:	443b      	add	r3, r7
 8000e80:	3802      	subs	r0, #2
 8000e82:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e86:	eba3 030c 	sub.w	r3, r3, ip
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	b11d      	cbz	r5, 8000e96 <__udivmoddi4+0xa2>
 8000e8e:	40f3      	lsrs	r3, r6
 8000e90:	2200      	movs	r2, #0
 8000e92:	e9c5 3200 	strd	r3, r2, [r5]
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d905      	bls.n	8000eaa <__udivmoddi4+0xb6>
 8000e9e:	b10d      	cbz	r5, 8000ea4 <__udivmoddi4+0xb0>
 8000ea0:	e9c5 0100 	strd	r0, r1, [r5]
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e7f5      	b.n	8000e96 <__udivmoddi4+0xa2>
 8000eaa:	fab3 f183 	clz	r1, r3
 8000eae:	2900      	cmp	r1, #0
 8000eb0:	d146      	bne.n	8000f40 <__udivmoddi4+0x14c>
 8000eb2:	4573      	cmp	r3, lr
 8000eb4:	d302      	bcc.n	8000ebc <__udivmoddi4+0xc8>
 8000eb6:	4282      	cmp	r2, r0
 8000eb8:	f200 8105 	bhi.w	80010c6 <__udivmoddi4+0x2d2>
 8000ebc:	1a84      	subs	r4, r0, r2
 8000ebe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	4690      	mov	r8, r2
 8000ec6:	2d00      	cmp	r5, #0
 8000ec8:	d0e5      	beq.n	8000e96 <__udivmoddi4+0xa2>
 8000eca:	e9c5 4800 	strd	r4, r8, [r5]
 8000ece:	e7e2      	b.n	8000e96 <__udivmoddi4+0xa2>
 8000ed0:	2a00      	cmp	r2, #0
 8000ed2:	f000 8090 	beq.w	8000ff6 <__udivmoddi4+0x202>
 8000ed6:	fab2 f682 	clz	r6, r2
 8000eda:	2e00      	cmp	r6, #0
 8000edc:	f040 80a4 	bne.w	8001028 <__udivmoddi4+0x234>
 8000ee0:	1a8a      	subs	r2, r1, r2
 8000ee2:	0c03      	lsrs	r3, r0, #16
 8000ee4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ee8:	b280      	uxth	r0, r0
 8000eea:	b2bc      	uxth	r4, r7
 8000eec:	2101      	movs	r1, #1
 8000eee:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ef2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ef6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000efa:	fb04 f20c 	mul.w	r2, r4, ip
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d907      	bls.n	8000f12 <__udivmoddi4+0x11e>
 8000f02:	18fb      	adds	r3, r7, r3
 8000f04:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f08:	d202      	bcs.n	8000f10 <__udivmoddi4+0x11c>
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	f200 80e0 	bhi.w	80010d0 <__udivmoddi4+0x2dc>
 8000f10:	46c4      	mov	ip, r8
 8000f12:	1a9b      	subs	r3, r3, r2
 8000f14:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f18:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f1c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f20:	fb02 f404 	mul.w	r4, r2, r4
 8000f24:	429c      	cmp	r4, r3
 8000f26:	d907      	bls.n	8000f38 <__udivmoddi4+0x144>
 8000f28:	18fb      	adds	r3, r7, r3
 8000f2a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f2e:	d202      	bcs.n	8000f36 <__udivmoddi4+0x142>
 8000f30:	429c      	cmp	r4, r3
 8000f32:	f200 80ca 	bhi.w	80010ca <__udivmoddi4+0x2d6>
 8000f36:	4602      	mov	r2, r0
 8000f38:	1b1b      	subs	r3, r3, r4
 8000f3a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f3e:	e7a5      	b.n	8000e8c <__udivmoddi4+0x98>
 8000f40:	f1c1 0620 	rsb	r6, r1, #32
 8000f44:	408b      	lsls	r3, r1
 8000f46:	fa22 f706 	lsr.w	r7, r2, r6
 8000f4a:	431f      	orrs	r7, r3
 8000f4c:	fa0e f401 	lsl.w	r4, lr, r1
 8000f50:	fa20 f306 	lsr.w	r3, r0, r6
 8000f54:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f58:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f5c:	4323      	orrs	r3, r4
 8000f5e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f62:	fa1f fc87 	uxth.w	ip, r7
 8000f66:	fbbe f0f9 	udiv	r0, lr, r9
 8000f6a:	0c1c      	lsrs	r4, r3, #16
 8000f6c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f70:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f74:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f78:	45a6      	cmp	lr, r4
 8000f7a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f7e:	d909      	bls.n	8000f94 <__udivmoddi4+0x1a0>
 8000f80:	193c      	adds	r4, r7, r4
 8000f82:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f86:	f080 809c 	bcs.w	80010c2 <__udivmoddi4+0x2ce>
 8000f8a:	45a6      	cmp	lr, r4
 8000f8c:	f240 8099 	bls.w	80010c2 <__udivmoddi4+0x2ce>
 8000f90:	3802      	subs	r0, #2
 8000f92:	443c      	add	r4, r7
 8000f94:	eba4 040e 	sub.w	r4, r4, lr
 8000f98:	fa1f fe83 	uxth.w	lr, r3
 8000f9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fa0:	fb09 4413 	mls	r4, r9, r3, r4
 8000fa4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fa8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fac:	45a4      	cmp	ip, r4
 8000fae:	d908      	bls.n	8000fc2 <__udivmoddi4+0x1ce>
 8000fb0:	193c      	adds	r4, r7, r4
 8000fb2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fb6:	f080 8082 	bcs.w	80010be <__udivmoddi4+0x2ca>
 8000fba:	45a4      	cmp	ip, r4
 8000fbc:	d97f      	bls.n	80010be <__udivmoddi4+0x2ca>
 8000fbe:	3b02      	subs	r3, #2
 8000fc0:	443c      	add	r4, r7
 8000fc2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000fc6:	eba4 040c 	sub.w	r4, r4, ip
 8000fca:	fba0 ec02 	umull	lr, ip, r0, r2
 8000fce:	4564      	cmp	r4, ip
 8000fd0:	4673      	mov	r3, lr
 8000fd2:	46e1      	mov	r9, ip
 8000fd4:	d362      	bcc.n	800109c <__udivmoddi4+0x2a8>
 8000fd6:	d05f      	beq.n	8001098 <__udivmoddi4+0x2a4>
 8000fd8:	b15d      	cbz	r5, 8000ff2 <__udivmoddi4+0x1fe>
 8000fda:	ebb8 0203 	subs.w	r2, r8, r3
 8000fde:	eb64 0409 	sbc.w	r4, r4, r9
 8000fe2:	fa04 f606 	lsl.w	r6, r4, r6
 8000fe6:	fa22 f301 	lsr.w	r3, r2, r1
 8000fea:	431e      	orrs	r6, r3
 8000fec:	40cc      	lsrs	r4, r1
 8000fee:	e9c5 6400 	strd	r6, r4, [r5]
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	e74f      	b.n	8000e96 <__udivmoddi4+0xa2>
 8000ff6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ffa:	0c01      	lsrs	r1, r0, #16
 8000ffc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001000:	b280      	uxth	r0, r0
 8001002:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001006:	463b      	mov	r3, r7
 8001008:	4638      	mov	r0, r7
 800100a:	463c      	mov	r4, r7
 800100c:	46b8      	mov	r8, r7
 800100e:	46be      	mov	lr, r7
 8001010:	2620      	movs	r6, #32
 8001012:	fbb1 f1f7 	udiv	r1, r1, r7
 8001016:	eba2 0208 	sub.w	r2, r2, r8
 800101a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800101e:	e766      	b.n	8000eee <__udivmoddi4+0xfa>
 8001020:	4601      	mov	r1, r0
 8001022:	e718      	b.n	8000e56 <__udivmoddi4+0x62>
 8001024:	4610      	mov	r0, r2
 8001026:	e72c      	b.n	8000e82 <__udivmoddi4+0x8e>
 8001028:	f1c6 0220 	rsb	r2, r6, #32
 800102c:	fa2e f302 	lsr.w	r3, lr, r2
 8001030:	40b7      	lsls	r7, r6
 8001032:	40b1      	lsls	r1, r6
 8001034:	fa20 f202 	lsr.w	r2, r0, r2
 8001038:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800103c:	430a      	orrs	r2, r1
 800103e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001042:	b2bc      	uxth	r4, r7
 8001044:	fb0e 3318 	mls	r3, lr, r8, r3
 8001048:	0c11      	lsrs	r1, r2, #16
 800104a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800104e:	fb08 f904 	mul.w	r9, r8, r4
 8001052:	40b0      	lsls	r0, r6
 8001054:	4589      	cmp	r9, r1
 8001056:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800105a:	b280      	uxth	r0, r0
 800105c:	d93e      	bls.n	80010dc <__udivmoddi4+0x2e8>
 800105e:	1879      	adds	r1, r7, r1
 8001060:	f108 3cff 	add.w	ip, r8, #4294967295
 8001064:	d201      	bcs.n	800106a <__udivmoddi4+0x276>
 8001066:	4589      	cmp	r9, r1
 8001068:	d81f      	bhi.n	80010aa <__udivmoddi4+0x2b6>
 800106a:	eba1 0109 	sub.w	r1, r1, r9
 800106e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001072:	fb09 f804 	mul.w	r8, r9, r4
 8001076:	fb0e 1119 	mls	r1, lr, r9, r1
 800107a:	b292      	uxth	r2, r2
 800107c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001080:	4542      	cmp	r2, r8
 8001082:	d229      	bcs.n	80010d8 <__udivmoddi4+0x2e4>
 8001084:	18ba      	adds	r2, r7, r2
 8001086:	f109 31ff 	add.w	r1, r9, #4294967295
 800108a:	d2c4      	bcs.n	8001016 <__udivmoddi4+0x222>
 800108c:	4542      	cmp	r2, r8
 800108e:	d2c2      	bcs.n	8001016 <__udivmoddi4+0x222>
 8001090:	f1a9 0102 	sub.w	r1, r9, #2
 8001094:	443a      	add	r2, r7
 8001096:	e7be      	b.n	8001016 <__udivmoddi4+0x222>
 8001098:	45f0      	cmp	r8, lr
 800109a:	d29d      	bcs.n	8000fd8 <__udivmoddi4+0x1e4>
 800109c:	ebbe 0302 	subs.w	r3, lr, r2
 80010a0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010a4:	3801      	subs	r0, #1
 80010a6:	46e1      	mov	r9, ip
 80010a8:	e796      	b.n	8000fd8 <__udivmoddi4+0x1e4>
 80010aa:	eba7 0909 	sub.w	r9, r7, r9
 80010ae:	4449      	add	r1, r9
 80010b0:	f1a8 0c02 	sub.w	ip, r8, #2
 80010b4:	fbb1 f9fe 	udiv	r9, r1, lr
 80010b8:	fb09 f804 	mul.w	r8, r9, r4
 80010bc:	e7db      	b.n	8001076 <__udivmoddi4+0x282>
 80010be:	4673      	mov	r3, lr
 80010c0:	e77f      	b.n	8000fc2 <__udivmoddi4+0x1ce>
 80010c2:	4650      	mov	r0, sl
 80010c4:	e766      	b.n	8000f94 <__udivmoddi4+0x1a0>
 80010c6:	4608      	mov	r0, r1
 80010c8:	e6fd      	b.n	8000ec6 <__udivmoddi4+0xd2>
 80010ca:	443b      	add	r3, r7
 80010cc:	3a02      	subs	r2, #2
 80010ce:	e733      	b.n	8000f38 <__udivmoddi4+0x144>
 80010d0:	f1ac 0c02 	sub.w	ip, ip, #2
 80010d4:	443b      	add	r3, r7
 80010d6:	e71c      	b.n	8000f12 <__udivmoddi4+0x11e>
 80010d8:	4649      	mov	r1, r9
 80010da:	e79c      	b.n	8001016 <__udivmoddi4+0x222>
 80010dc:	eba1 0109 	sub.w	r1, r1, r9
 80010e0:	46c4      	mov	ip, r8
 80010e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80010e6:	fb09 f804 	mul.w	r8, r9, r4
 80010ea:	e7c4      	b.n	8001076 <__udivmoddi4+0x282>

080010ec <__aeabi_idiv0>:
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop

080010f0 <Aiot_Task>:
int esp_is_wifi_ready(void);
void AiotClient_Init(void);   //    extern 

// Aiot_Task.c
void Aiot_Task(void *argument)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
    AiotClient_Init();
 80010f8:	f001 fe5a 	bl	8002db0 <AiotClient_Init>

    for(;;) {
        int wifi_ok = esp_is_wifi_ready();
 80010fc:	f001 ffc8 	bl	8003090 <esp_is_wifi_ready>
 8001100:	6178      	str	r0, [r7, #20]
        int tcp_ok  = esp_get_status();
 8001102:	f001 fc7f 	bl	8002a04 <esp_get_status>
 8001106:	6138      	str	r0, [r7, #16]

        if (!wifi_ok) {
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d104      	bne.n	8001118 <Aiot_Task+0x28>
            vTaskDelay(pdMS_TO_TICKS(2000));
 800110e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001112:	f009 fb87 	bl	800a824 <vTaskDelay>
            continue;
 8001116:	e01f      	b.n	8001158 <Aiot_Task+0x68>
        }

        if (tcp_ok != 0) {  //     
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d018      	beq.n	8001150 <Aiot_Task+0x60>
            printf("server connecting ...\r\n");
 800111e:	480f      	ldr	r0, [pc, #60]	@ (800115c <Aiot_Task+0x6c>)
 8001120:	f00c fdb8 	bl	800dc94 <puts>
            if (osMutexAcquire(ESP_MutexHandle, osWaitForever)==osOK) {
 8001124:	4b0e      	ldr	r3, [pc, #56]	@ (8001160 <Aiot_Task+0x70>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f04f 31ff 	mov.w	r1, #4294967295
 800112c:	4618      	mov	r0, r3
 800112e:	f008 f8cc 	bl	80092ca <osMutexAcquire>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d10b      	bne.n	8001150 <Aiot_Task+0x60>
                int rc = esp_client_conn();
 8001138:	f001 fb8e 	bl	8002858 <esp_client_conn>
 800113c:	60f8      	str	r0, [r7, #12]
                osMutexRelease(ESP_MutexHandle);
 800113e:	4b08      	ldr	r3, [pc, #32]	@ (8001160 <Aiot_Task+0x70>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4618      	mov	r0, r3
 8001144:	f008 f90c 	bl	8009360 <osMutexRelease>
                printf("[AIOT] conn rc=%d\r\n", rc);
 8001148:	68f9      	ldr	r1, [r7, #12]
 800114a:	4806      	ldr	r0, [pc, #24]	@ (8001164 <Aiot_Task+0x74>)
 800114c:	f00c fd32 	bl	800dbb4 <iprintf>
            }
        }

        vTaskDelay(pdMS_TO_TICKS(10000));
 8001150:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001154:	f009 fb66 	bl	800a824 <vTaskDelay>
    for(;;) {
 8001158:	e7d0      	b.n	80010fc <Aiot_Task+0xc>
 800115a:	bf00      	nop
 800115c:	08012308 	.word	0x08012308
 8001160:	20002494 	.word	0x20002494
 8001164:	08012320 	.word	0x08012320

08001168 <LED_ON>:
#define LED_Pin         GPIO_PIN_5

#define FAN_GPIO_Port   GPIOB
#define FAN_Pin         GPIO_PIN_4

static inline void LED_ON(void){  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); }
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
 800116c:	2201      	movs	r2, #1
 800116e:	2120      	movs	r1, #32
 8001170:	4802      	ldr	r0, [pc, #8]	@ (800117c <LED_ON+0x14>)
 8001172:	f003 fda9 	bl	8004cc8 <HAL_GPIO_WritePin>
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40020800 	.word	0x40020800

08001180 <LED_OFF>:
static inline void LED_OFF(void){ HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET); }
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
 8001184:	2200      	movs	r2, #0
 8001186:	2120      	movs	r1, #32
 8001188:	4802      	ldr	r0, [pc, #8]	@ (8001194 <LED_OFF+0x14>)
 800118a:	f003 fd9d 	bl	8004cc8 <HAL_GPIO_WritePin>
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40020800 	.word	0x40020800

08001198 <FAN_ON>:
static inline void FAN_ON(void){  HAL_GPIO_WritePin(FAN_GPIO_Port, FAN_Pin, GPIO_PIN_SET); }
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
 800119c:	2201      	movs	r2, #1
 800119e:	2110      	movs	r1, #16
 80011a0:	4802      	ldr	r0, [pc, #8]	@ (80011ac <FAN_ON+0x14>)
 80011a2:	f003 fd91 	bl	8004cc8 <HAL_GPIO_WritePin>
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40020400 	.word	0x40020400

080011b0 <FAN_OFF>:
static inline void FAN_OFF(void){ HAL_GPIO_WritePin(FAN_GPIO_Port, FAN_Pin, GPIO_PIN_RESET); }
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	2200      	movs	r2, #0
 80011b6:	2110      	movs	r1, #16
 80011b8:	4802      	ldr	r0, [pc, #8]	@ (80011c4 <FAN_OFF+0x14>)
 80011ba:	f003 fd85 	bl	8004cc8 <HAL_GPIO_WritePin>
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40020400 	.word	0x40020400

080011c8 <esp_event>:
extern osMutexId_t ESP_MutexHandle;
extern cb_data_t cb_data;
void esp_event(const char *recvBuf);

void esp_event(const char *recvBuf)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b0aa      	sub	sp, #168	@ 0xa8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
    char strBuff[128];
    char *pArray[4] = {0,};
 80011d0:	f107 030c 	add.w	r3, r7, #12
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]

    // 1)   ( )
    strncpy(strBuff, recvBuf, sizeof(strBuff)-1);
 80011de:	f107 031c 	add.w	r3, r7, #28
 80011e2:	227f      	movs	r2, #127	@ 0x7f
 80011e4:	6879      	ldr	r1, [r7, #4]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f00c ff1c 	bl	800e024 <strncpy>
    strBuff[sizeof(strBuff)-1] = '\0';
 80011ec:	2300      	movs	r3, #0
 80011ee:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

    // 2)  
    char *newline = strchr(strBuff, '\n');
 80011f2:	f107 031c 	add.w	r3, r7, #28
 80011f6:	210a      	movs	r1, #10
 80011f8:	4618      	mov	r0, r3
 80011fa:	f00c fee3 	bl	800dfc4 <strchr>
 80011fe:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
    if (newline) *newline = '\0';
 8001202:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <esp_event+0x4a>
 800120a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800120e:	2200      	movs	r2, #0
 8001210:	701a      	strb	r2, [r3, #0]
    newline = strchr(strBuff, '\r');
 8001212:	f107 031c 	add.w	r3, r7, #28
 8001216:	210d      	movs	r1, #13
 8001218:	4618      	mov	r0, r3
 800121a:	f00c fed3 	bl	800dfc4 <strchr>
 800121e:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
    if (newline) *newline = '\0';
 8001222:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001226:	2b00      	cmp	r3, #0
 8001228:	d003      	beq.n	8001232 <esp_event+0x6a>
 800122a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800122e:	2200      	movs	r2, #0
 8001230:	701a      	strb	r2, [r3, #0]

    // 3)  ( @, , [, ] )
    int idx = 0;
 8001232:	2300      	movs	r3, #0
 8001234:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    char *token = strtok(strBuff, "[]@ ");
 8001238:	f107 031c 	add.w	r3, r7, #28
 800123c:	4952      	ldr	r1, [pc, #328]	@ (8001388 <esp_event+0x1c0>)
 800123e:	4618      	mov	r0, r3
 8001240:	f00c ff04 	bl	800e04c <strtok>
 8001244:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    while (token != NULL && idx < 4)
 8001248:	e011      	b.n	800126e <esp_event+0xa6>
    {
        pArray[idx++] = token;
 800124a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800124e:	1c5a      	adds	r2, r3, #1
 8001250:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	33a8      	adds	r3, #168	@ 0xa8
 8001258:	443b      	add	r3, r7
 800125a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800125e:	f843 2c9c 	str.w	r2, [r3, #-156]
        token = strtok(NULL, "[]@ ");
 8001262:	4949      	ldr	r1, [pc, #292]	@ (8001388 <esp_event+0x1c0>)
 8001264:	2000      	movs	r0, #0
 8001266:	f00c fef1 	bl	800e04c <strtok>
 800126a:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    while (token != NULL && idx < 4)
 800126e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d003      	beq.n	800127e <esp_event+0xb6>
 8001276:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800127a:	2b03      	cmp	r3, #3
 800127c:	dde5      	ble.n	800124a <esp_event+0x82>
           pArray[0] ? pArray[0] : "NULL",
           pArray[1] ? pArray[1] : "NULL",
           pArray[2] ? pArray[2] : "NULL");
    */
    // 4)  
    if (pArray[1] && pArray[2])
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d076      	beq.n	8001372 <esp_event+0x1aa>
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d073      	beq.n	8001372 <esp_event+0x1aa>
    {
        if (strcmp(pArray[1], "LED") == 0)
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	493f      	ldr	r1, [pc, #252]	@ (800138c <esp_event+0x1c4>)
 800128e:	4618      	mov	r0, r3
 8001290:	f7fe ffa6 	bl	80001e0 <strcmp>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d11b      	bne.n	80012d2 <esp_event+0x10a>
        {
            if (strcmp(pArray[2], "ON") == 0) {
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	493c      	ldr	r1, [pc, #240]	@ (8001390 <esp_event+0x1c8>)
 800129e:	4618      	mov	r0, r3
 80012a0:	f7fe ff9e 	bl	80001e0 <strcmp>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d105      	bne.n	80012b6 <esp_event+0xee>
                LED_ON();
 80012aa:	f7ff ff5d 	bl	8001168 <LED_ON>
                printf("LED turned ON\r\n");
 80012ae:	4839      	ldr	r0, [pc, #228]	@ (8001394 <esp_event+0x1cc>)
 80012b0:	f00c fcf0 	bl	800dc94 <puts>
        if (strcmp(pArray[1], "LED") == 0)
 80012b4:	e062      	b.n	800137c <esp_event+0x1b4>
            }
            else if (strcmp(pArray[2], "OFF") == 0) {
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	4937      	ldr	r1, [pc, #220]	@ (8001398 <esp_event+0x1d0>)
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7fe ff90 	bl	80001e0 <strcmp>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d15a      	bne.n	800137c <esp_event+0x1b4>
                LED_OFF();
 80012c6:	f7ff ff5b 	bl	8001180 <LED_OFF>
                printf("LED turned OFF\r\n");
 80012ca:	4834      	ldr	r0, [pc, #208]	@ (800139c <esp_event+0x1d4>)
 80012cc:	f00c fce2 	bl	800dc94 <puts>
        if (strcmp(pArray[1], "LED") == 0)
 80012d0:	e054      	b.n	800137c <esp_event+0x1b4>
            }
        }
        else if (strcmp(pArray[1], "FAN") == 0)
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	4932      	ldr	r1, [pc, #200]	@ (80013a0 <esp_event+0x1d8>)
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7fe ff82 	bl	80001e0 <strcmp>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d11b      	bne.n	800131a <esp_event+0x152>
        {
            if (strcmp(pArray[2], "ON") == 0) {
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	492a      	ldr	r1, [pc, #168]	@ (8001390 <esp_event+0x1c8>)
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7fe ff7a 	bl	80001e0 <strcmp>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d105      	bne.n	80012fe <esp_event+0x136>
                FAN_ON();
 80012f2:	f7ff ff51 	bl	8001198 <FAN_ON>
                printf("FAN turned ON\r\n");
 80012f6:	482b      	ldr	r0, [pc, #172]	@ (80013a4 <esp_event+0x1dc>)
 80012f8:	f00c fccc 	bl	800dc94 <puts>
        if (strcmp(pArray[1], "LED") == 0)
 80012fc:	e03e      	b.n	800137c <esp_event+0x1b4>
            }
            else if (strcmp(pArray[2], "OFF") == 0) {
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	4925      	ldr	r1, [pc, #148]	@ (8001398 <esp_event+0x1d0>)
 8001302:	4618      	mov	r0, r3
 8001304:	f7fe ff6c 	bl	80001e0 <strcmp>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d136      	bne.n	800137c <esp_event+0x1b4>
                FAN_OFF();
 800130e:	f7ff ff4f 	bl	80011b0 <FAN_OFF>
                printf("FAN turned OFF\r\n");
 8001312:	4825      	ldr	r0, [pc, #148]	@ (80013a8 <esp_event+0x1e0>)
 8001314:	f00c fcbe 	bl	800dc94 <puts>
        if (strcmp(pArray[1], "LED") == 0)
 8001318:	e030      	b.n	800137c <esp_event+0x1b4>
            }
        }
        else if (strcmp(pArray[1], "SERVO") == 0)   //  
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	4923      	ldr	r1, [pc, #140]	@ (80013ac <esp_event+0x1e4>)
 800131e:	4618      	mov	r0, r3
 8001320:	f7fe ff5e 	bl	80001e0 <strcmp>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d11d      	bne.n	8001366 <esp_event+0x19e>
        {
            if (strcmp(pArray[2], "ON") == 0) {
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	4918      	ldr	r1, [pc, #96]	@ (8001390 <esp_event+0x1c8>)
 800132e:	4618      	mov	r0, r3
 8001330:	f7fe ff56 	bl	80001e0 <strcmp>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d106      	bne.n	8001348 <esp_event+0x180>
                Servo_SetAngle(90);  // 90
 800133a:	205a      	movs	r0, #90	@ 0x5a
 800133c:	f000 fbe0 	bl	8001b00 <Servo_SetAngle>
                printf("SERVO -> 90 deg\r\n");
 8001340:	481b      	ldr	r0, [pc, #108]	@ (80013b0 <esp_event+0x1e8>)
 8001342:	f00c fca7 	bl	800dc94 <puts>
        if (strcmp(pArray[1], "LED") == 0)
 8001346:	e019      	b.n	800137c <esp_event+0x1b4>
            }
            else if (strcmp(pArray[2], "OFF") == 0) {
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	4913      	ldr	r1, [pc, #76]	@ (8001398 <esp_event+0x1d0>)
 800134c:	4618      	mov	r0, r3
 800134e:	f7fe ff47 	bl	80001e0 <strcmp>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d111      	bne.n	800137c <esp_event+0x1b4>
                Servo_SetAngle(0);   // 0
 8001358:	2000      	movs	r0, #0
 800135a:	f000 fbd1 	bl	8001b00 <Servo_SetAngle>
                printf("SERVO -> 0 deg\r\n");
 800135e:	4815      	ldr	r0, [pc, #84]	@ (80013b4 <esp_event+0x1ec>)
 8001360:	f00c fc98 	bl	800dc94 <puts>
        if (strcmp(pArray[1], "LED") == 0)
 8001364:	e00a      	b.n	800137c <esp_event+0x1b4>
            }
        }
        else
        {
            printf("Unknown device: %s\r\n", pArray[1]);
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	4619      	mov	r1, r3
 800136a:	4813      	ldr	r0, [pc, #76]	@ (80013b8 <esp_event+0x1f0>)
 800136c:	f00c fc22 	bl	800dbb4 <iprintf>
        if (strcmp(pArray[1], "LED") == 0)
 8001370:	e004      	b.n	800137c <esp_event+0x1b4>
        }
    }
    else
    {
        printf("Invalid command format: %s\r\n", recvBuf);
 8001372:	6879      	ldr	r1, [r7, #4]
 8001374:	4811      	ldr	r0, [pc, #68]	@ (80013bc <esp_event+0x1f4>)
 8001376:	f00c fc1d 	bl	800dbb4 <iprintf>
    }
}
 800137a:	e000      	b.n	800137e <esp_event+0x1b6>
        if (strcmp(pArray[1], "LED") == 0)
 800137c:	bf00      	nop
}
 800137e:	bf00      	nop
 8001380:	37a8      	adds	r7, #168	@ 0xa8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	08012334 	.word	0x08012334
 800138c:	0801233c 	.word	0x0801233c
 8001390:	08012340 	.word	0x08012340
 8001394:	08012344 	.word	0x08012344
 8001398:	08012354 	.word	0x08012354
 800139c:	08012358 	.word	0x08012358
 80013a0:	08012368 	.word	0x08012368
 80013a4:	0801236c 	.word	0x0801236c
 80013a8:	0801237c 	.word	0x0801237c
 80013ac:	0801238c 	.word	0x0801238c
 80013b0:	08012394 	.word	0x08012394
 80013b4:	080123a8 	.word	0x080123a8
 80013b8:	080123b8 	.word	0x080123b8
 80013bc:	080123d0 	.word	0x080123d0

080013c0 <try_extract_ipd_payload>:

// +IPD,<len>:...   (CIPMUX=0)
// +IPD,<id>,<len>:...  (CIPMUX=1)
static int try_extract_ipd_payload(char *dst, int dst_sz)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b092      	sub	sp, #72	@ 0x48
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]
    int copied = 0, consumed = 0;
 80013ca:	2300      	movs	r3, #0
 80013cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80013ce:	2300      	movs	r3, #0
 80013d0:	643b      	str	r3, [r7, #64]	@ 0x40

    taskENTER_CRITICAL();
 80013d2:	f00a fd29 	bl	800be28 <vPortEnterCritical>
    int n = cb_data.length;
 80013d6:	4b70      	ldr	r3, [pc, #448]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 80013d8:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 80013dc:	623b      	str	r3, [r7, #32]
    if (n > 0) {
 80013de:	6a3b      	ldr	r3, [r7, #32]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	f340 80d2 	ble.w	800158a <try_extract_ipd_payload+0x1ca>
        int start = -1;
 80013e6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (int i = 0; i + 4 < n; ++i) {
 80013ec:	2300      	movs	r3, #0
 80013ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80013f0:	e023      	b.n	800143a <try_extract_ipd_payload+0x7a>
            if (cb_data.buf[i]=='+' && cb_data.buf[i+1]=='I' && cb_data.buf[i+2]=='P' &&
 80013f2:	4a69      	ldr	r2, [pc, #420]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 80013f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013f6:	4413      	add	r3, r2
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	2b2b      	cmp	r3, #43	@ 0x2b
 80013fc:	d11a      	bne.n	8001434 <try_extract_ipd_payload+0x74>
 80013fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001400:	3301      	adds	r3, #1
 8001402:	4a65      	ldr	r2, [pc, #404]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 8001404:	5cd3      	ldrb	r3, [r2, r3]
 8001406:	2b49      	cmp	r3, #73	@ 0x49
 8001408:	d114      	bne.n	8001434 <try_extract_ipd_payload+0x74>
 800140a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800140c:	3302      	adds	r3, #2
 800140e:	4a62      	ldr	r2, [pc, #392]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 8001410:	5cd3      	ldrb	r3, [r2, r3]
 8001412:	2b50      	cmp	r3, #80	@ 0x50
 8001414:	d10e      	bne.n	8001434 <try_extract_ipd_payload+0x74>
                cb_data.buf[i+3]=='D' && cb_data.buf[i+4]==',') { start = i; break; }
 8001416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001418:	3303      	adds	r3, #3
 800141a:	4a5f      	ldr	r2, [pc, #380]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 800141c:	5cd3      	ldrb	r3, [r2, r3]
            if (cb_data.buf[i]=='+' && cb_data.buf[i+1]=='I' && cb_data.buf[i+2]=='P' &&
 800141e:	2b44      	cmp	r3, #68	@ 0x44
 8001420:	d108      	bne.n	8001434 <try_extract_ipd_payload+0x74>
                cb_data.buf[i+3]=='D' && cb_data.buf[i+4]==',') { start = i; break; }
 8001422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001424:	3304      	adds	r3, #4
 8001426:	4a5c      	ldr	r2, [pc, #368]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 8001428:	5cd3      	ldrb	r3, [r2, r3]
 800142a:	2b2c      	cmp	r3, #44	@ 0x2c
 800142c:	d102      	bne.n	8001434 <try_extract_ipd_payload+0x74>
 800142e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001430:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001432:	e007      	b.n	8001444 <try_extract_ipd_payload+0x84>
        for (int i = 0; i + 4 < n; ++i) {
 8001434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001436:	3301      	adds	r3, #1
 8001438:	63bb      	str	r3, [r7, #56]	@ 0x38
 800143a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800143c:	3304      	adds	r3, #4
 800143e:	6a3a      	ldr	r2, [r7, #32]
 8001440:	429a      	cmp	r2, r3
 8001442:	dcd6      	bgt.n	80013f2 <try_extract_ipd_payload+0x32>
        }
        if (start >= 0) {
 8001444:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001446:	2b00      	cmp	r3, #0
 8001448:	f2c0 8088 	blt.w	800155c <try_extract_ipd_payload+0x19c>
            int p = start + 5;
 800144c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800144e:	3305      	adds	r3, #5
 8001450:	637b      	str	r3, [r7, #52]	@ 0x34

            // (1) optional link id
            int q = p;
 8001452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001454:	633b      	str	r3, [r7, #48]	@ 0x30
            while (q < n && cb_data.buf[q]>='0' && cb_data.buf[q]<='9') q++;
 8001456:	e002      	b.n	800145e <try_extract_ipd_payload+0x9e>
 8001458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800145a:	3301      	adds	r3, #1
 800145c:	633b      	str	r3, [r7, #48]	@ 0x30
 800145e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001460:	6a3b      	ldr	r3, [r7, #32]
 8001462:	429a      	cmp	r2, r3
 8001464:	da0b      	bge.n	800147e <try_extract_ipd_payload+0xbe>
 8001466:	4a4c      	ldr	r2, [pc, #304]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 8001468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800146a:	4413      	add	r3, r2
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001470:	d905      	bls.n	800147e <try_extract_ipd_payload+0xbe>
 8001472:	4a49      	ldr	r2, [pc, #292]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 8001474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001476:	4413      	add	r3, r2
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b39      	cmp	r3, #57	@ 0x39
 800147c:	d9ec      	bls.n	8001458 <try_extract_ipd_payload+0x98>
            if (q < n && cb_data.buf[q] == ',') {
 800147e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001480:	6a3b      	ldr	r3, [r7, #32]
 8001482:	429a      	cmp	r2, r3
 8001484:	da08      	bge.n	8001498 <try_extract_ipd_payload+0xd8>
 8001486:	4a44      	ldr	r2, [pc, #272]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 8001488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800148a:	4413      	add	r3, r2
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	2b2c      	cmp	r3, #44	@ 0x2c
 8001490:	d102      	bne.n	8001498 <try_extract_ipd_payload+0xd8>
                p = q + 1; // had link id -> p now at len
 8001492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001494:	3301      	adds	r3, #1
 8001496:	637b      	str	r3, [r7, #52]	@ 0x34
            } // else: single mode, p already at len

            // (2) parse length until ':'
            int len_start = p, colon = -1;
 8001498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800149a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800149c:	f04f 33ff 	mov.w	r3, #4294967295
 80014a0:	62bb      	str	r3, [r7, #40]	@ 0x28
            for (int i = len_start; i < n && i < len_start + 10; ++i) {
 80014a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80014a6:	e01b      	b.n	80014e0 <try_extract_ipd_payload+0x120>
                if (cb_data.buf[i] == ':') { colon = i; break; }
 80014a8:	4a3b      	ldr	r2, [pc, #236]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 80014aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ac:	4413      	add	r3, r2
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2b3a      	cmp	r3, #58	@ 0x3a
 80014b2:	d102      	bne.n	80014ba <try_extract_ipd_payload+0xfa>
 80014b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014b8:	e01b      	b.n	80014f2 <try_extract_ipd_payload+0x132>
                if (cb_data.buf[i] < '0' || cb_data.buf[i] > '9') { len_start = -1; break; }
 80014ba:	4a37      	ldr	r2, [pc, #220]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 80014bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014be:	4413      	add	r3, r2
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	2b2f      	cmp	r3, #47	@ 0x2f
 80014c4:	d905      	bls.n	80014d2 <try_extract_ipd_payload+0x112>
 80014c6:	4a34      	ldr	r2, [pc, #208]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 80014c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ca:	4413      	add	r3, r2
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	2b39      	cmp	r3, #57	@ 0x39
 80014d0:	d903      	bls.n	80014da <try_extract_ipd_payload+0x11a>
 80014d2:	f04f 33ff 	mov.w	r3, #4294967295
 80014d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014d8:	e00b      	b.n	80014f2 <try_extract_ipd_payload+0x132>
            for (int i = len_start; i < n && i < len_start + 10; ++i) {
 80014da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014dc:	3301      	adds	r3, #1
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
 80014e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014e2:	6a3b      	ldr	r3, [r7, #32]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	da04      	bge.n	80014f2 <try_extract_ipd_payload+0x132>
 80014e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014ea:	3309      	adds	r3, #9
 80014ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014ee:	429a      	cmp	r2, r3
 80014f0:	ddda      	ble.n	80014a8 <try_extract_ipd_payload+0xe8>
            }
            if (len_start >= 0 && colon > 0) {
 80014f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	db31      	blt.n	800155c <try_extract_ipd_payload+0x19c>
 80014f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	dd2e      	ble.n	800155c <try_extract_ipd_payload+0x19c>
                int ipd_len = atoi((const char*)&cb_data.buf[len_start]);
 80014fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001500:	4a25      	ldr	r2, [pc, #148]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 8001502:	4413      	add	r3, r2
 8001504:	4618      	mov	r0, r3
 8001506:	f00a ffa2 	bl	800c44e <atoi>
 800150a:	61f8      	str	r0, [r7, #28]
                int payload_start = colon + 1;
 800150c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800150e:	3301      	adds	r3, #1
 8001510:	61bb      	str	r3, [r7, #24]
                int bytes_avail = n - payload_start;
 8001512:	6a3a      	ldr	r2, [r7, #32]
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	617b      	str	r3, [r7, #20]
                if (ipd_len > 0 && bytes_avail >= ipd_len) {
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	2b00      	cmp	r3, #0
 800151e:	dd1d      	ble.n	800155c <try_extract_ipd_payload+0x19c>
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	429a      	cmp	r2, r3
 8001526:	db19      	blt.n	800155c <try_extract_ipd_payload+0x19c>
                    int cpy = (ipd_len < (dst_sz-1)) ? ipd_len : (dst_sz-1);
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	3b01      	subs	r3, #1
 800152c:	69fa      	ldr	r2, [r7, #28]
 800152e:	4293      	cmp	r3, r2
 8001530:	bfa8      	it	ge
 8001532:	4613      	movge	r3, r2
 8001534:	613b      	str	r3, [r7, #16]
                    memcpy(dst, &cb_data.buf[payload_start], cpy);
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	4a17      	ldr	r2, [pc, #92]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 800153a:	4413      	add	r3, r2
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	4619      	mov	r1, r3
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f00d fd2e 	bl	800efa2 <memcpy>
                    dst[cpy] = 0;
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	4413      	add	r3, r2
 800154c:	2200      	movs	r2, #0
 800154e:	701a      	strb	r2, [r3, #0]
                    copied = cpy;
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	647b      	str	r3, [r7, #68]	@ 0x44
                    consumed = payload_start + ipd_len;
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	4413      	add	r3, r2
 800155a:	643b      	str	r3, [r7, #64]	@ 0x40
                }
            }
        }
        if (consumed > 0) {
 800155c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800155e:	2b00      	cmp	r3, #0
 8001560:	dd13      	ble.n	800158a <try_extract_ipd_payload+0x1ca>
            int left = n - consumed;
 8001562:	6a3a      	ldr	r2, [r7, #32]
 8001564:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	60fb      	str	r3, [r7, #12]
            if (left > 0) memmove(cb_data.buf, &cb_data.buf[consumed], left);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2b00      	cmp	r3, #0
 800156e:	dd07      	ble.n	8001580 <try_extract_ipd_payload+0x1c0>
 8001570:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001572:	4a09      	ldr	r2, [pc, #36]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 8001574:	4413      	add	r3, r2
 8001576:	68fa      	ldr	r2, [r7, #12]
 8001578:	4619      	mov	r1, r3
 800157a:	4807      	ldr	r0, [pc, #28]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 800157c:	f00c fd00 	bl	800df80 <memmove>
            cb_data.length = left;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	b29a      	uxth	r2, r3
 8001584:	4b04      	ldr	r3, [pc, #16]	@ (8001598 <try_extract_ipd_payload+0x1d8>)
 8001586:	f8a3 2800 	strh.w	r2, [r3, #2048]	@ 0x800
        }
    }
    taskEXIT_CRITICAL();
 800158a:	f00a fc7f 	bl	800be8c <vPortExitCritical>
    return copied;
 800158e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8001590:	4618      	mov	r0, r3
 8001592:	3748      	adds	r7, #72	@ 0x48
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20001ac4 	.word	0x20001ac4

0800159c <Command_Task>:

void Command_Task(void *argument)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b0c4      	sub	sp, #272	@ 0x110
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80015a6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80015aa:	6018      	str	r0, [r3, #0]
    char payload[256];
    for(;;)
    {
		if (osMutexAcquire(ESP_MutexHandle, 0) == osOK) {
 80015ac:	4b18      	ldr	r3, [pc, #96]	@ (8001610 <Command_Task+0x74>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2100      	movs	r1, #0
 80015b2:	4618      	mov	r0, r3
 80015b4:	f007 fe89 	bl	80092ca <osMutexAcquire>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d123      	bne.n	8001606 <Command_Task+0x6a>
			int got = try_extract_ipd_payload(payload, sizeof(payload));
 80015be:	f107 030c 	add.w	r3, r7, #12
 80015c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7ff fefa 	bl	80013c0 <try_extract_ipd_payload>
 80015cc:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
			osMutexRelease(ESP_MutexHandle);
 80015d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001610 <Command_Task+0x74>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f007 fec3 	bl	8009360 <osMutexRelease>
			if (got > 0) {
 80015da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80015de:	2b00      	cmp	r3, #0
 80015e0:	dd11      	ble.n	8001606 <Command_Task+0x6a>
				// strip CR/LF
				payload[strcspn(payload, "\r\n")] = '\0';
 80015e2:	f107 030c 	add.w	r3, r7, #12
 80015e6:	490b      	ldr	r1, [pc, #44]	@ (8001614 <Command_Task+0x78>)
 80015e8:	4618      	mov	r0, r3
 80015ea:	f00c fcf8 	bl	800dfde <strcspn>
 80015ee:	4602      	mov	r2, r0
 80015f0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80015f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80015f8:	2100      	movs	r1, #0
 80015fa:	5499      	strb	r1, [r3, r2]
				esp_event(payload);
 80015fc:	f107 030c 	add.w	r3, r7, #12
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fde1 	bl	80011c8 <esp_event>
			}
		}
        // UART2 console (already in your code) can stay elsewhere
        vTaskDelay(pdMS_TO_TICKS(10));
 8001606:	200a      	movs	r0, #10
 8001608:	f009 f90c 	bl	800a824 <vTaskDelay>
		if (osMutexAcquire(ESP_MutexHandle, 0) == osOK) {
 800160c:	e7ce      	b.n	80015ac <Command_Task+0x10>
 800160e:	bf00      	nop
 8001610:	20002494 	.word	0x20002494
 8001614:	080123f0 	.word	0x080123f0

08001618 <pty_text>:
extern volatile float g_t1h;  // C
extern volatile int   g_reh;  // %
extern volatile int   g_pty;  // PTY 

//  
static const char* pty_text(int code) {
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
    switch (code) {
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b07      	cmp	r3, #7
 8001624:	d822      	bhi.n	800166c <pty_text+0x54>
 8001626:	a201      	add	r2, pc, #4	@ (adr r2, 800162c <pty_text+0x14>)
 8001628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800162c:	0800164d 	.word	0x0800164d
 8001630:	08001651 	.word	0x08001651
 8001634:	08001655 	.word	0x08001655
 8001638:	08001659 	.word	0x08001659
 800163c:	0800165d 	.word	0x0800165d
 8001640:	08001661 	.word	0x08001661
 8001644:	08001665 	.word	0x08001665
 8001648:	08001669 	.word	0x08001669
        case 0: return "SUN";
 800164c:	4b0b      	ldr	r3, [pc, #44]	@ (800167c <pty_text+0x64>)
 800164e:	e00e      	b.n	800166e <pty_text+0x56>
        case 1: return "RAIN";
 8001650:	4b0b      	ldr	r3, [pc, #44]	@ (8001680 <pty_text+0x68>)
 8001652:	e00c      	b.n	800166e <pty_text+0x56>
        case 2: return "R/S";
 8001654:	4b0b      	ldr	r3, [pc, #44]	@ (8001684 <pty_text+0x6c>)
 8001656:	e00a      	b.n	800166e <pty_text+0x56>
        case 3: return "SNOW";
 8001658:	4b0b      	ldr	r3, [pc, #44]	@ (8001688 <pty_text+0x70>)
 800165a:	e008      	b.n	800166e <pty_text+0x56>
        case 4: return "SHWR";
 800165c:	4b0b      	ldr	r3, [pc, #44]	@ (800168c <pty_text+0x74>)
 800165e:	e006      	b.n	800166e <pty_text+0x56>
        case 5: return "DROP";
 8001660:	4b0b      	ldr	r3, [pc, #44]	@ (8001690 <pty_text+0x78>)
 8001662:	e004      	b.n	800166e <pty_text+0x56>
        case 6: return "D/S";
 8001664:	4b0b      	ldr	r3, [pc, #44]	@ (8001694 <pty_text+0x7c>)
 8001666:	e002      	b.n	800166e <pty_text+0x56>
        case 7: return "SFLT";
 8001668:	4b0b      	ldr	r3, [pc, #44]	@ (8001698 <pty_text+0x80>)
 800166a:	e000      	b.n	800166e <pty_text+0x56>
        default: return "?";
 800166c:	4b0b      	ldr	r3, [pc, #44]	@ (800169c <pty_text+0x84>)
    }
}
 800166e:	4618      	mov	r0, r3
 8001670:	370c      	adds	r7, #12
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	080123f4 	.word	0x080123f4
 8001680:	080123f8 	.word	0x080123f8
 8001684:	08012400 	.word	0x08012400
 8001688:	08012404 	.word	0x08012404
 800168c:	0801240c 	.word	0x0801240c
 8001690:	08012414 	.word	0x08012414
 8001694:	0801241c 	.word	0x0801241c
 8001698:	08012420 	.word	0x08012420
 800169c:	08012428 	.word	0x08012428

080016a0 <LCD_Task>:

void LCD_Task(void *argument)
{
 80016a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016a4:	b09d      	sub	sp, #116	@ 0x74
 80016a6:	af04      	add	r7, sp, #16
 80016a8:	6078      	str	r0, [r7, #4]
    LCD_Init();
 80016aa:	f001 fd3d 	bl	8003128 <LCD_Init>
    LCD_Clear();
 80016ae:	f001 fd65 	bl	800317c <LCD_Clear>

    time_t base_epoch = 0;
 80016b2:	f04f 0200 	mov.w	r2, #0
 80016b6:	f04f 0300 	mov.w	r3, #0
 80016ba:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
    uint32_t tick = 0;
 80016be:	2300      	movs	r3, #0
 80016c0:	657b      	str	r3, [r7, #84]	@ 0x54
    uint32_t last_sync_sec = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	653b      	str	r3, [r7, #80]	@ 0x50

    //  
    if (osMutexAcquire(NTP_MutexHandle, pdMS_TO_TICKS(200)) == osOK) {
 80016c6:	4b67      	ldr	r3, [pc, #412]	@ (8001864 <LCD_Task+0x1c4>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	21c8      	movs	r1, #200	@ 0xc8
 80016cc:	4618      	mov	r0, r3
 80016ce:	f007 fdfc 	bl	80092ca <osMutexAcquire>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d10a      	bne.n	80016ee <LCD_Task+0x4e>
        base_epoch = ntp_time;
 80016d8:	4b63      	ldr	r3, [pc, #396]	@ (8001868 <LCD_Task+0x1c8>)
 80016da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016de:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        osMutexRelease(NTP_MutexHandle);
 80016e2:	4b60      	ldr	r3, [pc, #384]	@ (8001864 <LCD_Task+0x1c4>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f007 fe3a 	bl	8009360 <osMutexRelease>
 80016ec:	e004      	b.n	80016f8 <LCD_Task+0x58>
    } else {
        base_epoch = time(NULL);
 80016ee:	2000      	movs	r0, #0
 80016f0:	f00d f8c0 	bl	800e874 <time>
 80016f4:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
    }
    last_sync_sec = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	653b      	str	r3, [r7, #80]	@ 0x50
    tick = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	657b      	str	r3, [r7, #84]	@ 0x54

    TickType_t last = xTaskGetTickCount();
 8001700:	f009 f9da 	bl	800aab8 <xTaskGetTickCount>
 8001704:	4603      	mov	r3, r0
 8001706:	63bb      	str	r3, [r7, #56]	@ 0x38
    const TickType_t period = pdMS_TO_TICKS(1000);
 8001708:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800170c:	643b      	str	r3, [r7, #64]	@ 0x40

    for (;;)
    {
        // 40 NTP 
        if ((tick - last_sync_sec) >= 40) {
 800170e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001710:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	2b27      	cmp	r3, #39	@ 0x27
 8001716:	d91a      	bls.n	800174e <LCD_Task+0xae>
            if (osMutexAcquire(NTP_MutexHandle, pdMS_TO_TICKS(50)) == osOK) {
 8001718:	4b52      	ldr	r3, [pc, #328]	@ (8001864 <LCD_Task+0x1c4>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2132      	movs	r1, #50	@ 0x32
 800171e:	4618      	mov	r0, r3
 8001720:	f007 fdd3 	bl	80092ca <osMutexAcquire>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d10a      	bne.n	8001740 <LCD_Task+0xa0>
                base_epoch = ntp_time;
 800172a:	4b4f      	ldr	r3, [pc, #316]	@ (8001868 <LCD_Task+0x1c8>)
 800172c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001730:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
                osMutexRelease(NTP_MutexHandle);
 8001734:	4b4b      	ldr	r3, [pc, #300]	@ (8001864 <LCD_Task+0x1c4>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4618      	mov	r0, r3
 800173a:	f007 fe11 	bl	8009360 <osMutexRelease>
 800173e:	e004      	b.n	800174a <LCD_Task+0xaa>
            } else {
                base_epoch = time(NULL);
 8001740:	2000      	movs	r0, #0
 8001742:	f00d f897 	bl	800e874 <time>
 8001746:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
            }
            last_sync_sec = tick;
 800174a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800174c:	653b      	str	r3, [r7, #80]	@ 0x50
        }

        //   
        time_t now = base_epoch + (time_t)(tick - last_sync_sec);
 800174e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001750:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	2200      	movs	r2, #0
 8001756:	461c      	mov	r4, r3
 8001758:	4615      	mov	r5, r2
 800175a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800175e:	eb14 0802 	adds.w	r8, r4, r2
 8001762:	eb45 0903 	adc.w	r9, r5, r3
 8001766:	e9c7 890c 	strd	r8, r9, [r7, #48]	@ 0x30
        struct tm *k = localtime(&now);
 800176a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800176e:	4618      	mov	r0, r3
 8001770:	f00c fce6 	bl	800e140 <localtime>
 8001774:	63f8      	str	r0, [r7, #60]	@ 0x3c

        // 1:    
        char line1[17];
        snprintf(line1, sizeof(line1), "%02d-%02d %02d:%02d:%02d",
                 (k->tm_mon + 1), k->tm_mday, k->tm_hour, k->tm_min, k->tm_sec);
 8001776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001778:	691b      	ldr	r3, [r3, #16]
        snprintf(line1, sizeof(line1), "%02d-%02d %02d:%02d:%02d",
 800177a:	f103 0c01 	add.w	ip, r3, #1
 800177e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001780:	68db      	ldr	r3, [r3, #12]
 8001782:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001784:	6892      	ldr	r2, [r2, #8]
 8001786:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001788:	6849      	ldr	r1, [r1, #4]
 800178a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800178c:	6800      	ldr	r0, [r0, #0]
 800178e:	f107 061c 	add.w	r6, r7, #28
 8001792:	9003      	str	r0, [sp, #12]
 8001794:	9102      	str	r1, [sp, #8]
 8001796:	9201      	str	r2, [sp, #4]
 8001798:	9300      	str	r3, [sp, #0]
 800179a:	4663      	mov	r3, ip
 800179c:	4a33      	ldr	r2, [pc, #204]	@ (800186c <LCD_Task+0x1cc>)
 800179e:	2111      	movs	r1, #17
 80017a0:	4630      	mov	r0, r6
 80017a2:	f00c fa7f 	bl	800dca4 <sniprintf>
        LCD_SetCursor(0, 0);
 80017a6:	2100      	movs	r1, #0
 80017a8:	2000      	movs	r0, #0
 80017aa:	f001 fcf1 	bl	8003190 <LCD_SetCursor>
        LCD_Print(line1);
 80017ae:	f107 031c 	add.w	r3, r7, #28
 80017b2:	4618      	mov	r0, r3
 80017b4:	f001 fd0e 	bl	80031d4 <LCD_Print>

        // 2:  
        float t_c = 0.0f; int rh = -1; int pty = -1;
 80017b8:	f04f 0300 	mov.w	r3, #0
 80017bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80017be:	f04f 33ff 	mov.w	r3, #4294967295
 80017c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80017c4:	f04f 33ff 	mov.w	r3, #4294967295
 80017c8:	647b      	str	r3, [r7, #68]	@ 0x44
        if (osMutexAcquire(Weather_MutexHandle, pdMS_TO_TICKS(10)) == osOK) {
 80017ca:	4b29      	ldr	r3, [pc, #164]	@ (8001870 <LCD_Task+0x1d0>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	210a      	movs	r1, #10
 80017d0:	4618      	mov	r0, r3
 80017d2:	f007 fd7a 	bl	80092ca <osMutexAcquire>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d10d      	bne.n	80017f8 <LCD_Task+0x158>
            t_c = g_t1h; rh = g_reh; pty = g_pty;
 80017dc:	4b25      	ldr	r3, [pc, #148]	@ (8001874 <LCD_Task+0x1d4>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80017e2:	4b25      	ldr	r3, [pc, #148]	@ (8001878 <LCD_Task+0x1d8>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80017e8:	4b24      	ldr	r3, [pc, #144]	@ (800187c <LCD_Task+0x1dc>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	647b      	str	r3, [r7, #68]	@ 0x44
            osMutexRelease(Weather_MutexHandle);
 80017ee:	4b20      	ldr	r3, [pc, #128]	@ (8001870 <LCD_Task+0x1d0>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f007 fdb4 	bl	8009360 <osMutexRelease>
        }

        char line2[17];
        if (rh >= 0 && pty >= 0) {
 80017f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	db17      	blt.n	800182e <LCD_Task+0x18e>
 80017fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001800:	2b00      	cmp	r3, #0
 8001802:	db14      	blt.n	800182e <LCD_Task+0x18e>
            snprintf(line2, sizeof(line2), "T=%2.1f H=%d %s", t_c, rh, pty_text(pty));
 8001804:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001806:	f7fe feb7 	bl	8000578 <__aeabi_f2d>
 800180a:	4682      	mov	sl, r0
 800180c:	468b      	mov	fp, r1
 800180e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001810:	f7ff ff02 	bl	8001618 <pty_text>
 8001814:	4603      	mov	r3, r0
 8001816:	f107 0008 	add.w	r0, r7, #8
 800181a:	9303      	str	r3, [sp, #12]
 800181c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800181e:	9302      	str	r3, [sp, #8]
 8001820:	e9cd ab00 	strd	sl, fp, [sp]
 8001824:	4a16      	ldr	r2, [pc, #88]	@ (8001880 <LCD_Task+0x1e0>)
 8001826:	2111      	movs	r1, #17
 8001828:	f00c fa3c 	bl	800dca4 <sniprintf>
 800182c:	e006      	b.n	800183c <LCD_Task+0x19c>
        } else {
            snprintf(line2, sizeof(line2), "Weather: --");
 800182e:	f107 0308 	add.w	r3, r7, #8
 8001832:	4a14      	ldr	r2, [pc, #80]	@ (8001884 <LCD_Task+0x1e4>)
 8001834:	2111      	movs	r1, #17
 8001836:	4618      	mov	r0, r3
 8001838:	f00c fa34 	bl	800dca4 <sniprintf>
        }
        LCD_SetCursor(1, 0);
 800183c:	2100      	movs	r1, #0
 800183e:	2001      	movs	r0, #1
 8001840:	f001 fca6 	bl	8003190 <LCD_SetCursor>
        LCD_Print(line2);
 8001844:	f107 0308 	add.w	r3, r7, #8
 8001848:	4618      	mov	r0, r3
 800184a:	f001 fcc3 	bl	80031d4 <LCD_Print>

        tick++;
 800184e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001850:	3301      	adds	r3, #1
 8001852:	657b      	str	r3, [r7, #84]	@ 0x54
        vTaskDelayUntil(&last, period); //  1Hz 
 8001854:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001858:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800185a:	4618      	mov	r0, r3
 800185c:	f008 ff62 	bl	800a724 <vTaskDelayUntil>
    {
 8001860:	e755      	b.n	800170e <LCD_Task+0x6e>
 8001862:	bf00      	nop
 8001864:	20002498 	.word	0x20002498
 8001868:	200022d0 	.word	0x200022d0
 800186c:	0801242c 	.word	0x0801242c
 8001870:	2000249c 	.word	0x2000249c
 8001874:	20000278 	.word	0x20000278
 8001878:	20000000 	.word	0x20000000
 800187c:	20000004 	.word	0x20000004
 8001880:	08012448 	.word	0x08012448
 8001884:	08012458 	.word	0x08012458

08001888 <NTP_Task>:
#define NTPTIME_TASK_PERIOD_MS 20000

int esp_is_wifi_ready(void);

void NTP_Task(void *argument)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b088      	sub	sp, #32
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
    static time_t epoch;
    uint16_t length = 0;
 8001890:	2300      	movs	r3, #0
 8001892:	827b      	strh	r3, [r7, #18]
    TickType_t last = xTaskGetTickCount();
 8001894:	f009 f910 	bl	800aab8 <xTaskGetTickCount>
 8001898:	4603      	mov	r3, r0
 800189a:	60fb      	str	r3, [r7, #12]
    const TickType_t period = pdMS_TO_TICKS(NTPTIME_TASK_PERIOD_MS);
 800189c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80018a0:	61bb      	str	r3, [r7, #24]
    static int s_ntp_cfg_ok = 0;
    int toggle = 0;
 80018a2:	2300      	movs	r3, #0
 80018a4:	617b      	str	r3, [r7, #20]

    for(;;)
    {
    	if (!esp_is_wifi_ready()) { vTaskDelay(pdMS_TO_TICKS(2000)); continue; }
 80018a6:	f001 fbf3 	bl	8003090 <esp_is_wifi_ready>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d104      	bne.n	80018ba <NTP_Task+0x32>
 80018b0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80018b4:	f008 ffb6 	bl	800a824 <vTaskDelay>
 80018b8:	e060      	b.n	800197c <NTP_Task+0xf4>
		if (osMutexAcquire(ESP_MutexHandle, osWaitForever) == osOK) {
 80018ba:	4b31      	ldr	r3, [pc, #196]	@ (8001980 <NTP_Task+0xf8>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f04f 31ff 	mov.w	r1, #4294967295
 80018c2:	4618      	mov	r0, r3
 80018c4:	f007 fd01 	bl	80092ca <osMutexAcquire>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d150      	bne.n	8001970 <NTP_Task+0xe8>
			if (!s_ntp_cfg_ok) {
 80018ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001984 <NTP_Task+0xfc>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d107      	bne.n	80018e6 <NTP_Task+0x5e>
				if (esp_ntp_config() == 0) s_ntp_cfg_ok = 1;
 80018d6:	f001 fbb1 	bl	800303c <esp_ntp_config>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d102      	bne.n	80018e6 <NTP_Task+0x5e>
 80018e0:	4b28      	ldr	r3, [pc, #160]	@ (8001984 <NTP_Task+0xfc>)
 80018e2:	2201      	movs	r2, #1
 80018e4:	601a      	str	r2, [r3, #0]
				}
			if (esp_at_command((uint8_t*)"AT+CIPSNTPTIME?\r\n", (uint8_t*)response, &length, 5000) == 0) {
 80018e6:	f107 0212 	add.w	r2, r7, #18
 80018ea:	f241 3388 	movw	r3, #5000	@ 0x1388
 80018ee:	4926      	ldr	r1, [pc, #152]	@ (8001988 <NTP_Task+0x100>)
 80018f0:	4826      	ldr	r0, [pc, #152]	@ (800198c <NTP_Task+0x104>)
 80018f2:	f000 fe3f 	bl	8002574 <esp_at_command>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d134      	bne.n	8001966 <NTP_Task+0xde>
				char *p = strtok(response, "\r\n");
 80018fc:	4924      	ldr	r1, [pc, #144]	@ (8001990 <NTP_Task+0x108>)
 80018fe:	4822      	ldr	r0, [pc, #136]	@ (8001988 <NTP_Task+0x100>)
 8001900:	f00c fba4 	bl	800e04c <strtok>
 8001904:	61f8      	str	r0, [r7, #28]
				//printf("NTP connected!\r\n");
				while (p) {
 8001906:	e029      	b.n	800195c <NTP_Task+0xd4>
					if (parse_cipsntptime_line(p, &epoch) == 0) {
 8001908:	4922      	ldr	r1, [pc, #136]	@ (8001994 <NTP_Task+0x10c>)
 800190a:	69f8      	ldr	r0, [r7, #28]
 800190c:	f001 fa9a 	bl	8002e44 <parse_cipsntptime_line>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d11d      	bne.n	8001952 <NTP_Task+0xca>
						printf("NTP Time (KST): %s\r", ctime(&epoch));
 8001916:	481f      	ldr	r0, [pc, #124]	@ (8001994 <NTP_Task+0x10c>)
 8001918:	f00c fc0a 	bl	800e130 <ctime>
 800191c:	4603      	mov	r3, r0
 800191e:	4619      	mov	r1, r3
 8001920:	481d      	ldr	r0, [pc, #116]	@ (8001998 <NTP_Task+0x110>)
 8001922:	f00c f947 	bl	800dbb4 <iprintf>
						} else {
							Servo_SetAngle(0);
							printf("[SERVO TEST] -> 0 deg\r\n");
						}
						*/
						if (osMutexAcquire(NTP_MutexHandle, osWaitForever) == osOK) {
 8001926:	4b1d      	ldr	r3, [pc, #116]	@ (800199c <NTP_Task+0x114>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f04f 31ff 	mov.w	r1, #4294967295
 800192e:	4618      	mov	r0, r3
 8001930:	f007 fccb 	bl	80092ca <osMutexAcquire>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d114      	bne.n	8001964 <NTP_Task+0xdc>
							ntp_time = epoch;
 800193a:	4b16      	ldr	r3, [pc, #88]	@ (8001994 <NTP_Task+0x10c>)
 800193c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001940:	4917      	ldr	r1, [pc, #92]	@ (80019a0 <NTP_Task+0x118>)
 8001942:	e9c1 2300 	strd	r2, r3, [r1]
							osMutexRelease(NTP_MutexHandle);
 8001946:	4b15      	ldr	r3, [pc, #84]	@ (800199c <NTP_Task+0x114>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4618      	mov	r0, r3
 800194c:	f007 fd08 	bl	8009360 <osMutexRelease>
						}
						break;
 8001950:	e008      	b.n	8001964 <NTP_Task+0xdc>
					}
					p = strtok(NULL, "\r\n");
 8001952:	490f      	ldr	r1, [pc, #60]	@ (8001990 <NTP_Task+0x108>)
 8001954:	2000      	movs	r0, #0
 8001956:	f00c fb79 	bl	800e04c <strtok>
 800195a:	61f8      	str	r0, [r7, #28]
				while (p) {
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1d2      	bne.n	8001908 <NTP_Task+0x80>
 8001962:	e000      	b.n	8001966 <NTP_Task+0xde>
						break;
 8001964:	bf00      	nop
				}
		}
			osMutexRelease(ESP_MutexHandle);
 8001966:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <NTP_Task+0xf8>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f007 fcf8 	bl	8009360 <osMutexRelease>
		}

        vTaskDelayUntil(&last, period);
 8001970:	f107 030c 	add.w	r3, r7, #12
 8001974:	69b9      	ldr	r1, [r7, #24]
 8001976:	4618      	mov	r0, r3
 8001978:	f008 fed4 	bl	800a724 <vTaskDelayUntil>
    	if (!esp_is_wifi_ready()) { vTaskDelay(pdMS_TO_TICKS(2000)); continue; }
 800197c:	e793      	b.n	80018a6 <NTP_Task+0x1e>
 800197e:	bf00      	nop
 8001980:	20002494 	.word	0x20002494
 8001984:	2000026c 	.word	0x2000026c
 8001988:	2000128c 	.word	0x2000128c
 800198c:	08012464 	.word	0x08012464
 8001990:	08012478 	.word	0x08012478
 8001994:	20000270 	.word	0x20000270
 8001998:	0801247c 	.word	0x0801247c
 800199c:	20002498 	.word	0x20002498
 80019a0:	200022d0 	.word	0x200022d0

080019a4 <LED_ON>:
static inline void LED_ON(void){  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); }
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	2201      	movs	r2, #1
 80019aa:	2120      	movs	r1, #32
 80019ac:	4802      	ldr	r0, [pc, #8]	@ (80019b8 <LED_ON+0x14>)
 80019ae:	f003 f98b 	bl	8004cc8 <HAL_GPIO_WritePin>
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40020800 	.word	0x40020800

080019bc <LED_OFF>:
static inline void LED_OFF(void){ HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET); }
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
 80019c0:	2200      	movs	r2, #0
 80019c2:	2120      	movs	r1, #32
 80019c4:	4802      	ldr	r0, [pc, #8]	@ (80019d0 <LED_OFF+0x14>)
 80019c6:	f003 f97f 	bl	8004cc8 <HAL_GPIO_WritePin>
 80019ca:	bf00      	nop
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40020800 	.word	0x40020800

080019d4 <FAN_ON>:
static inline void FAN_ON(void){  HAL_GPIO_WritePin(FAN_GPIO_Port, FAN_Pin, GPIO_PIN_SET); }
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	2201      	movs	r2, #1
 80019da:	2110      	movs	r1, #16
 80019dc:	4802      	ldr	r0, [pc, #8]	@ (80019e8 <FAN_ON+0x14>)
 80019de:	f003 f973 	bl	8004cc8 <HAL_GPIO_WritePin>
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40020400 	.word	0x40020400

080019ec <FAN_OFF>:
static inline void FAN_OFF(void){ HAL_GPIO_WritePin(FAN_GPIO_Port, FAN_Pin, GPIO_PIN_RESET); }
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	2200      	movs	r2, #0
 80019f2:	2110      	movs	r1, #16
 80019f4:	4802      	ldr	r0, [pc, #8]	@ (8001a00 <FAN_OFF+0x14>)
 80019f6:	f003 f967 	bl	8004cc8 <HAL_GPIO_WritePin>
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40020400 	.word	0x40020400

08001a04 <is_allowed>:
//  UID (: 5, BCC )  UART    
static const uint8_t allowed[][5] = {
	{0x3D,0xD6,0xBA,0x01,0x50},
};

static int is_allowed(const uint8_t *uid5) {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  for (size_t i=0;i<sizeof(allowed)/sizeof(allowed[0]);++i)
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	e012      	b.n	8001a38 <is_allowed+0x34>
    if (memcmp(uid5, allowed[i], 5)==0) return 1;
 8001a12:	68fa      	ldr	r2, [r7, #12]
 8001a14:	4613      	mov	r3, r2
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	4413      	add	r3, r2
 8001a1a:	4a0b      	ldr	r2, [pc, #44]	@ (8001a48 <is_allowed+0x44>)
 8001a1c:	4413      	add	r3, r2
 8001a1e:	2205      	movs	r2, #5
 8001a20:	4619      	mov	r1, r3
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f00c fa9c 	bl	800df60 <memcmp>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d101      	bne.n	8001a32 <is_allowed+0x2e>
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e006      	b.n	8001a40 <is_allowed+0x3c>
  for (size_t i=0;i<sizeof(allowed)/sizeof(allowed[0]);++i)
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	3301      	adds	r3, #1
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d0e9      	beq.n	8001a12 <is_allowed+0xe>
  return 0;
 8001a3e:	2300      	movs	r3, #0
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	08012c5c 	.word	0x08012c5c

08001a4c <RFID_Task>:

void RFID_Task(void *argument)
{
 8001a4c:	b590      	push	{r4, r7, lr}
 8001a4e:	b089      	sub	sp, #36	@ 0x24
 8001a50:	af02      	add	r7, sp, #8
 8001a52:	6078      	str	r0, [r7, #4]
  MFRC522_Init();
 8001a54:	f002 f88e 	bl	8003b74 <MFRC522_Init>
  for(;;){
    uint8_t atqa[2];
    if (MFRC522_Request(PICC_REQIDL, atqa) == MI_OK) {
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	2026      	movs	r0, #38	@ 0x26
 8001a60:	f002 f9d8 	bl	8003e14 <MFRC522_Request>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d12a      	bne.n	8001ac0 <RFID_Task+0x74>
      uint8_t uid[5];
      if (MFRC522_Anticoll(uid) == MI_OK) {
 8001a6a:	f107 030c 	add.w	r3, r7, #12
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f002 f9f7 	bl	8003e62 <MFRC522_Anticoll>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d122      	bne.n	8001ac0 <RFID_Task+0x74>
        printf("[RFID] UID=%02X %02X %02X %02X %02X\r\n",
               uid[0],uid[1],uid[2],uid[3],uid[4]);
 8001a7a:	7b3b      	ldrb	r3, [r7, #12]
        printf("[RFID] UID=%02X %02X %02X %02X %02X\r\n",
 8001a7c:	4619      	mov	r1, r3
               uid[0],uid[1],uid[2],uid[3],uid[4]);
 8001a7e:	7b7b      	ldrb	r3, [r7, #13]
        printf("[RFID] UID=%02X %02X %02X %02X %02X\r\n",
 8001a80:	4618      	mov	r0, r3
               uid[0],uid[1],uid[2],uid[3],uid[4]);
 8001a82:	7bbb      	ldrb	r3, [r7, #14]
        printf("[RFID] UID=%02X %02X %02X %02X %02X\r\n",
 8001a84:	461c      	mov	r4, r3
               uid[0],uid[1],uid[2],uid[3],uid[4]);
 8001a86:	7bfb      	ldrb	r3, [r7, #15]
 8001a88:	7c3a      	ldrb	r2, [r7, #16]
        printf("[RFID] UID=%02X %02X %02X %02X %02X\r\n",
 8001a8a:	9201      	str	r2, [sp, #4]
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	4623      	mov	r3, r4
 8001a90:	4602      	mov	r2, r0
 8001a92:	480e      	ldr	r0, [pc, #56]	@ (8001acc <RFID_Task+0x80>)
 8001a94:	f00c f88e 	bl	800dbb4 <iprintf>

        if (is_allowed(uid)) {
 8001a98:	f107 030c 	add.w	r3, r7, #12
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff ffb1 	bl	8001a04 <is_allowed>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d00b      	beq.n	8001ac0 <RFID_Task+0x74>
          //    PC4 LED, FAN ON (: 5)
          LED_ON();
 8001aa8:	f7ff ff7c 	bl	80019a4 <LED_ON>
          FAN_ON();
 8001aac:	f7ff ff92 	bl	80019d4 <FAN_ON>
          osDelay(5000);
 8001ab0:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001ab4:	f007 fb68 	bl	8009188 <osDelay>
          LED_OFF();
 8001ab8:	f7ff ff80 	bl	80019bc <LED_OFF>
          FAN_OFF();
 8001abc:	f7ff ff96 	bl	80019ec <FAN_OFF>
        }
      }
    }
    osDelay(500); //  
 8001ac0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ac4:	f007 fb60 	bl	8009188 <osDelay>
  for(;;){
 8001ac8:	e7c6      	b.n	8001a58 <RFID_Task+0xc>
 8001aca:	bf00      	nop
 8001acc:	08012490 	.word	0x08012490

08001ad0 <Servo_Init>:
#define SERVO_MIN_US   500    // 0
#define SERVO_MID_US   1500   // 90
#define SERVO_MAX_US   2500   // 180

void Servo_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	4809      	ldr	r0, [pc, #36]	@ (8001afc <Servo_Init+0x2c>)
 8001ad8:	f005 fc0e 	bl	80072f8 <HAL_TIM_PWM_Start>

    //  (TIM1/8)    MOE    
    // ( HAL_TIM_PWM_Start ,      )
    __HAL_TIM_MOE_ENABLE(&htim1);
 8001adc:	4b07      	ldr	r3, [pc, #28]	@ (8001afc <Servo_Init+0x2c>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001ae2:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <Servo_Init+0x2c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001aea:	645a      	str	r2, [r3, #68]	@ 0x44

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, SERVO_MIN_US); //  0
 8001aec:	4b03      	ldr	r3, [pc, #12]	@ (8001afc <Servo_Init+0x2c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001af4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	200023a4 	.word	0x200023a4

08001b00 <Servo_SetAngle>:

void Servo_SetAngle(int angle)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
    if (angle < 0) angle = 0;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	da01      	bge.n	8001b12 <Servo_SetAngle+0x12>
 8001b0e:	2300      	movs	r3, #0
 8001b10:	607b      	str	r3, [r7, #4]
    if (angle > 180) angle = 180;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2bb4      	cmp	r3, #180	@ 0xb4
 8001b16:	dd01      	ble.n	8001b1c <Servo_SetAngle+0x1c>
 8001b18:	23b4      	movs	r3, #180	@ 0xb4
 8001b1a:	607b      	str	r3, [r7, #4]

    uint32_t pulse = SERVO_MIN_US + (angle * (SERVO_MAX_US - SERVO_MIN_US) / 180);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001b22:	fb02 f303 	mul.w	r3, r2, r3
 8001b26:	4a0a      	ldr	r2, [pc, #40]	@ (8001b50 <Servo_SetAngle+0x50>)
 8001b28:	fb82 1203 	smull	r1, r2, r2, r3
 8001b2c:	441a      	add	r2, r3
 8001b2e:	11d2      	asrs	r2, r2, #7
 8001b30:	17db      	asrs	r3, r3, #31
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001b38:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse);
 8001b3a:	4b06      	ldr	r3, [pc, #24]	@ (8001b54 <Servo_SetAngle+0x54>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001b42:	bf00      	nop
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	b60b60b7 	.word	0xb60b60b7
 8001b54:	200023a4 	.word	0x200023a4

08001b58 <set_ryg>:
extern char response[MAX_ESP_RX_BUFFER];

int esp_is_wifi_ready(void);

static void set_ryg(int r, int y, int g)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, r ? GPIO_PIN_SET : GPIO_PIN_RESET); // RED
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	bf14      	ite	ne
 8001b6a:	2301      	movne	r3, #1
 8001b6c:	2300      	moveq	r3, #0
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	461a      	mov	r2, r3
 8001b72:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b76:	480f      	ldr	r0, [pc, #60]	@ (8001bb4 <set_ryg+0x5c>)
 8001b78:	f003 f8a6 	bl	8004cc8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, y ? GPIO_PIN_SET : GPIO_PIN_RESET); // YELLOW
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	bf14      	ite	ne
 8001b82:	2301      	movne	r3, #1
 8001b84:	2300      	moveq	r3, #0
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	461a      	mov	r2, r3
 8001b8a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b8e:	4809      	ldr	r0, [pc, #36]	@ (8001bb4 <set_ryg+0x5c>)
 8001b90:	f003 f89a 	bl	8004cc8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, g ? GPIO_PIN_SET : GPIO_PIN_RESET); // GREEN
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	bf14      	ite	ne
 8001b9a:	2301      	movne	r3, #1
 8001b9c:	2300      	moveq	r3, #0
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ba6:	4803      	ldr	r0, [pc, #12]	@ (8001bb4 <set_ryg+0x5c>)
 8001ba8:	f003 f88e 	bl	8004cc8 <HAL_GPIO_WritePin>
}
 8001bac:	bf00      	nop
 8001bae:	3710      	adds	r7, #16
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40020400 	.word	0x40020400

08001bb8 <json_pick_value>:
//  esp.c    
int esp_link1_tcp_probe(const char *ip_or_host, int port);

//  JSON : "category":"T1H" ... "obsrValue": 27   "obsrValue":"27"
static int json_pick_value(const char *json, const char *cat, char *out, int out_sz)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b098      	sub	sp, #96	@ 0x60
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	607a      	str	r2, [r7, #4]
 8001bc4:	603b      	str	r3, [r7, #0]
    char key[64];
    snprintf(key, sizeof(key), "\"category\":\"%s\"", cat);
 8001bc6:	f107 0010 	add.w	r0, r7, #16
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	4a3a      	ldr	r2, [pc, #232]	@ (8001cb8 <json_pick_value+0x100>)
 8001bce:	2140      	movs	r1, #64	@ 0x40
 8001bd0:	f00c f868 	bl	800dca4 <sniprintf>
    const char *p = strstr(json, key);
 8001bd4:	f107 0310 	add.w	r3, r7, #16
 8001bd8:	4619      	mov	r1, r3
 8001bda:	68f8      	ldr	r0, [r7, #12]
 8001bdc:	f00c fa92 	bl	800e104 <strstr>
 8001be0:	6538      	str	r0, [r7, #80]	@ 0x50
    if (!p) return -1;
 8001be2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d102      	bne.n	8001bee <json_pick_value+0x36>
 8001be8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bec:	e05f      	b.n	8001cae <json_pick_value+0xf6>

    const char *v = strstr(p, "\"obsrValue\"");
 8001bee:	4933      	ldr	r1, [pc, #204]	@ (8001cbc <json_pick_value+0x104>)
 8001bf0:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8001bf2:	f00c fa87 	bl	800e104 <strstr>
 8001bf6:	65f8      	str	r0, [r7, #92]	@ 0x5c
    if (!v) return -1;
 8001bf8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d102      	bne.n	8001c04 <json_pick_value+0x4c>
 8001bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8001c02:	e054      	b.n	8001cae <json_pick_value+0xf6>
    v = strchr(v, ':');
 8001c04:	213a      	movs	r1, #58	@ 0x3a
 8001c06:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8001c08:	f00c f9dc 	bl	800dfc4 <strchr>
 8001c0c:	65f8      	str	r0, [r7, #92]	@ 0x5c
    if (!v) return -1;
 8001c0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d102      	bne.n	8001c1a <json_pick_value+0x62>
 8001c14:	f04f 33ff 	mov.w	r3, #4294967295
 8001c18:	e049      	b.n	8001cae <json_pick_value+0xf6>
    v++; // skip ':'
 8001c1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	65fb      	str	r3, [r7, #92]	@ 0x5c

    // / 
    while (*v==' ' || *v=='\"') v++;
 8001c20:	e002      	b.n	8001c28 <json_pick_value+0x70>
 8001c22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c24:	3301      	adds	r3, #1
 8001c26:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001c28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b20      	cmp	r3, #32
 8001c2e:	d0f8      	beq.n	8001c22 <json_pick_value+0x6a>
 8001c30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2b22      	cmp	r3, #34	@ 0x22
 8001c36:	d0f4      	beq.n	8001c22 <json_pick_value+0x6a>

    // /  
    const char *e = v;
 8001c38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c3a:	65bb      	str	r3, [r7, #88]	@ 0x58
    while (*e && *e!='\"' && *e!='\r' && *e!='\n' && *e!=',' && *e!='}') e++;
 8001c3c:	e002      	b.n	8001c44 <json_pick_value+0x8c>
 8001c3e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c40:	3301      	adds	r3, #1
 8001c42:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001c44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d013      	beq.n	8001c74 <json_pick_value+0xbc>
 8001c4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b22      	cmp	r3, #34	@ 0x22
 8001c52:	d00f      	beq.n	8001c74 <json_pick_value+0xbc>
 8001c54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	2b0d      	cmp	r3, #13
 8001c5a:	d00b      	beq.n	8001c74 <json_pick_value+0xbc>
 8001c5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	2b0a      	cmp	r3, #10
 8001c62:	d007      	beq.n	8001c74 <json_pick_value+0xbc>
 8001c64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	2b2c      	cmp	r3, #44	@ 0x2c
 8001c6a:	d003      	beq.n	8001c74 <json_pick_value+0xbc>
 8001c6c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b7d      	cmp	r3, #125	@ 0x7d
 8001c72:	d1e4      	bne.n	8001c3e <json_pick_value+0x86>

    int len = (int)(e - v);
 8001c74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001c76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (len <= 0) return -1;
 8001c7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	dc02      	bgt.n	8001c88 <json_pick_value+0xd0>
 8001c82:	f04f 33ff 	mov.w	r3, #4294967295
 8001c86:	e012      	b.n	8001cae <json_pick_value+0xf6>
    if (len >= out_sz) len = out_sz - 1;
 8001c88:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	db02      	blt.n	8001c96 <json_pick_value+0xde>
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	3b01      	subs	r3, #1
 8001c94:	657b      	str	r3, [r7, #84]	@ 0x54
    memcpy(out, v, len);
 8001c96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c98:	461a      	mov	r2, r3
 8001c9a:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f00d f980 	bl	800efa2 <memcpy>
    out[len] = 0;
 8001ca2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	2200      	movs	r2, #0
 8001caa:	701a      	strb	r2, [r3, #0]
    return 0;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3760      	adds	r7, #96	@ 0x60
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	080124b8 	.word	0x080124b8
 8001cbc:	080124c8 	.word	0x080124c8

08001cc0 <strip_ipd_markers>:

// ESP01 "+IPD,<link>,<len>:"     HTTP/JSON 
static int strip_ipd_markers(const char *in, char *out, int out_sz)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b08a      	sub	sp, #40	@ 0x28
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	607a      	str	r2, [r7, #4]
    int w = 0;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	627b      	str	r3, [r7, #36]	@ 0x24
    const char *p = in;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	623b      	str	r3, [r7, #32]
    while (*p && w < out_sz - 1) {
 8001cd4:	e077      	b.n	8001dc6 <strip_ipd_markers+0x106>
        const char *tag = strstr(p, "+IPD,");
 8001cd6:	4946      	ldr	r1, [pc, #280]	@ (8001df0 <strip_ipd_markers+0x130>)
 8001cd8:	6a38      	ldr	r0, [r7, #32]
 8001cda:	f00c fa13 	bl	800e104 <strstr>
 8001cde:	6138      	str	r0, [r7, #16]
        if (!tag) {
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d11d      	bne.n	8001d22 <strip_ipd_markers+0x62>
            int remain = (int)strlen(p);
 8001ce6:	6a38      	ldr	r0, [r7, #32]
 8001ce8:	f7fe fada 	bl	80002a0 <strlen>
 8001cec:	4603      	mov	r3, r0
 8001cee:	61fb      	str	r3, [r7, #28]
            if (remain > out_sz - 1 - w) remain = out_sz - 1 - w;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	1e5a      	subs	r2, r3, #1
 8001cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	69fa      	ldr	r2, [r7, #28]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	dd04      	ble.n	8001d08 <strip_ipd_markers+0x48>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	1e5a      	subs	r2, r3, #1
 8001d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	61fb      	str	r3, [r7, #28]
            memcpy(out + w, p, remain);
 8001d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d0a:	68ba      	ldr	r2, [r7, #8]
 8001d0c:	4413      	add	r3, r2
 8001d0e:	69fa      	ldr	r2, [r7, #28]
 8001d10:	6a39      	ldr	r1, [r7, #32]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f00d f945 	bl	800efa2 <memcpy>
            w += remain;
 8001d18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d20:	e05b      	b.n	8001dda <strip_ipd_markers+0x11a>
        }
        int seg = (int)(tag - p);
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	6a3b      	ldr	r3, [r7, #32]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	61bb      	str	r3, [r7, #24]
        if (seg > 0) {
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	dd17      	ble.n	8001d60 <strip_ipd_markers+0xa0>
            if (seg > out_sz - 1 - w) seg = out_sz - 1 - w;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	1e5a      	subs	r2, r3, #1
 8001d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	69ba      	ldr	r2, [r7, #24]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	dd04      	ble.n	8001d48 <strip_ipd_markers+0x88>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	1e5a      	subs	r2, r3, #1
 8001d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	61bb      	str	r3, [r7, #24]
            memcpy(out + w, p, seg);
 8001d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4a:	68ba      	ldr	r2, [r7, #8]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	6a39      	ldr	r1, [r7, #32]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f00d f925 	bl	800efa2 <memcpy>
            w += seg;
 8001d58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        const char *q = tag + 5; // after "+IPD,"
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	3305      	adds	r3, #5
 8001d64:	617b      	str	r3, [r7, #20]
        while (*q && *q>='0' && *q<='9') q++; // link
 8001d66:	e002      	b.n	8001d6e <strip_ipd_markers+0xae>
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	617b      	str	r3, [r7, #20]
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d007      	beq.n	8001d86 <strip_ipd_markers+0xc6>
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b2f      	cmp	r3, #47	@ 0x2f
 8001d7c:	d903      	bls.n	8001d86 <strip_ipd_markers+0xc6>
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	2b39      	cmp	r3, #57	@ 0x39
 8001d84:	d9f0      	bls.n	8001d68 <strip_ipd_markers+0xa8>
        if (*q==',') q++;
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b2c      	cmp	r3, #44	@ 0x2c
 8001d8c:	d106      	bne.n	8001d9c <strip_ipd_markers+0xdc>
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	3301      	adds	r3, #1
 8001d92:	617b      	str	r3, [r7, #20]
        while (*q && *q>='0' && *q<='9') q++; // len
 8001d94:	e002      	b.n	8001d9c <strip_ipd_markers+0xdc>
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	617b      	str	r3, [r7, #20]
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d007      	beq.n	8001db4 <strip_ipd_markers+0xf4>
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	2b2f      	cmp	r3, #47	@ 0x2f
 8001daa:	d903      	bls.n	8001db4 <strip_ipd_markers+0xf4>
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b39      	cmp	r3, #57	@ 0x39
 8001db2:	d9f0      	bls.n	8001d96 <strip_ipd_markers+0xd6>
        if (*q==':') q++;
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b3a      	cmp	r3, #58	@ 0x3a
 8001dba:	d102      	bne.n	8001dc2 <strip_ipd_markers+0x102>
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	617b      	str	r3, [r7, #20]
        p = q;
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	623b      	str	r3, [r7, #32]
    while (*p && w < out_sz - 1) {
 8001dc6:	6a3b      	ldr	r3, [r7, #32]
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d005      	beq.n	8001dda <strip_ipd_markers+0x11a>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	f6ff af7e 	blt.w	8001cd6 <strip_ipd_markers+0x16>
    }
    out[w] = 0;
 8001dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ddc:	68ba      	ldr	r2, [r7, #8]
 8001dde:	4413      	add	r3, r2
 8001de0:	2200      	movs	r2, #0
 8001de2:	701a      	strb	r2, [r3, #0]
    return w;
 8001de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3728      	adds	r7, #40	@ 0x28
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	080124d4 	.word	0x080124d4

08001df4 <dechunk_simple>:

// Transfer-Encoding: chunked  
static int dechunk_simple(const char *in, char *out, int out_sz)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b088      	sub	sp, #32
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
    int w = 0;
 8001e00:	2300      	movs	r3, #0
 8001e02:	61fb      	str	r3, [r7, #28]
    const char *p = in;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	61bb      	str	r3, [r7, #24]
    while (*p) {
 8001e08:	e044      	b.n	8001e94 <dechunk_simple+0xa0>
        int sz = 0;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	613b      	str	r3, [r7, #16]
        if (sscanf(p, "%x", &sz) != 1) break;
 8001e0e:	f107 0310 	add.w	r3, r7, #16
 8001e12:	461a      	mov	r2, r3
 8001e14:	492a      	ldr	r1, [pc, #168]	@ (8001ec0 <dechunk_simple+0xcc>)
 8001e16:	69b8      	ldr	r0, [r7, #24]
 8001e18:	f00b ff9c 	bl	800dd54 <siscanf>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d13d      	bne.n	8001e9e <dechunk_simple+0xaa>
        const char *nl = strstr(p, "\r\n");
 8001e22:	4928      	ldr	r1, [pc, #160]	@ (8001ec4 <dechunk_simple+0xd0>)
 8001e24:	69b8      	ldr	r0, [r7, #24]
 8001e26:	f00c f96d 	bl	800e104 <strstr>
 8001e2a:	6178      	str	r0, [r7, #20]
        if (!nl) break;
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d037      	beq.n	8001ea2 <dechunk_simple+0xae>
        p = nl + 2;
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	3302      	adds	r3, #2
 8001e36:	61bb      	str	r3, [r7, #24]
        if (sz == 0) break;
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d033      	beq.n	8001ea6 <dechunk_simple+0xb2>
        if (w + sz > out_sz - 1) sz = out_sz - 1 - w;
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	4413      	add	r3, r2
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	dc04      	bgt.n	8001e54 <dechunk_simple+0x60>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	1e5a      	subs	r2, r3, #1
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	613b      	str	r3, [r7, #16]
        if (sz <= 0) break;
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	dd27      	ble.n	8001eaa <dechunk_simple+0xb6>
        memcpy(out + w, p, sz);
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	68ba      	ldr	r2, [r7, #8]
 8001e5e:	4413      	add	r3, r2
 8001e60:	693a      	ldr	r2, [r7, #16]
 8001e62:	69b9      	ldr	r1, [r7, #24]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f00d f89c 	bl	800efa2 <memcpy>
        w += sz;
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	69fa      	ldr	r2, [r7, #28]
 8001e6e:	4413      	add	r3, r2
 8001e70:	61fb      	str	r3, [r7, #28]
        p += sz;
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	461a      	mov	r2, r3
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	4413      	add	r3, r2
 8001e7a:	61bb      	str	r3, [r7, #24]
        if (p[0]=='\r' && p[1]=='\n') p += 2;
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	2b0d      	cmp	r3, #13
 8001e82:	d107      	bne.n	8001e94 <dechunk_simple+0xa0>
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	3301      	adds	r3, #1
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b0a      	cmp	r3, #10
 8001e8c:	d102      	bne.n	8001e94 <dechunk_simple+0xa0>
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	3302      	adds	r3, #2
 8001e92:	61bb      	str	r3, [r7, #24]
    while (*p) {
 8001e94:	69bb      	ldr	r3, [r7, #24]
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1b6      	bne.n	8001e0a <dechunk_simple+0x16>
 8001e9c:	e006      	b.n	8001eac <dechunk_simple+0xb8>
        if (sscanf(p, "%x", &sz) != 1) break;
 8001e9e:	bf00      	nop
 8001ea0:	e004      	b.n	8001eac <dechunk_simple+0xb8>
        if (!nl) break;
 8001ea2:	bf00      	nop
 8001ea4:	e002      	b.n	8001eac <dechunk_simple+0xb8>
        if (sz == 0) break;
 8001ea6:	bf00      	nop
 8001ea8:	e000      	b.n	8001eac <dechunk_simple+0xb8>
        if (sz <= 0) break;
 8001eaa:	bf00      	nop
    }
    out[w] = 0;
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	68ba      	ldr	r2, [r7, #8]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	701a      	strb	r2, [r3, #0]
    return w;
 8001eb6:	69fb      	ldr	r3, [r7, #28]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3720      	adds	r7, #32
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	080124dc 	.word	0x080124dc
 8001ec4:	080124e0 	.word	0x080124e0

08001ec8 <kma_ultra_fcst_base>:

static int kma_ultra_fcst_base(char *date8, char *time4)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08c      	sub	sp, #48	@ 0x30
 8001ecc:	af02      	add	r7, sp, #8
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
    time_t t;
    // NTP  epoch 
    if (osMutexAcquire(NTP_MutexHandle, osWaitForever) == osOK) {
 8001ed2:	4b2c      	ldr	r3, [pc, #176]	@ (8001f84 <kma_ultra_fcst_base+0xbc>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f04f 31ff 	mov.w	r1, #4294967295
 8001eda:	4618      	mov	r0, r3
 8001edc:	f007 f9f5 	bl	80092ca <osMutexAcquire>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d10a      	bne.n	8001efc <kma_ultra_fcst_base+0x34>
        t = ntp_time;
 8001ee6:	4b28      	ldr	r3, [pc, #160]	@ (8001f88 <kma_ultra_fcst_base+0xc0>)
 8001ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eec:	e9c7 2302 	strd	r2, r3, [r7, #8]
        osMutexRelease(NTP_MutexHandle);
 8001ef0:	4b24      	ldr	r3, [pc, #144]	@ (8001f84 <kma_ultra_fcst_base+0xbc>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f007 fa33 	bl	8009360 <osMutexRelease>
 8001efa:	e006      	b.n	8001f0a <kma_ultra_fcst_base+0x42>
    } else {
        t = time(NULL); // fallback
 8001efc:	2000      	movs	r0, #0
 8001efe:	f00c fcb9 	bl	800e874 <time>
 8001f02:	4602      	mov	r2, r0
 8001f04:	460b      	mov	r3, r1
 8001f06:	e9c7 2302 	strd	r2, r3, [r7, #8]
    }

    struct tm *k = localtime(&t);
 8001f0a:	f107 0308 	add.w	r3, r7, #8
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f00c f916 	bl	800e140 <localtime>
 8001f14:	6278      	str	r0, [r7, #36]	@ 0x24
    int yyyy = k->tm_year + 1900;
 8001f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f18:	695b      	ldr	r3, [r3, #20]
 8001f1a:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 8001f1e:	623b      	str	r3, [r7, #32]
    int mm   = k->tm_mon + 1;
 8001f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f22:	691b      	ldr	r3, [r3, #16]
 8001f24:	3301      	adds	r3, #1
 8001f26:	61fb      	str	r3, [r7, #28]
    int dd   = k->tm_mday;
 8001f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	61bb      	str	r3, [r7, #24]
    int hh   = k->tm_hour;
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	617b      	str	r3, [r7, #20]
    int mi   = k->tm_min;
 8001f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	613b      	str	r3, [r7, #16]

    mi = (mi / 10) * 10; //10 
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	4a13      	ldr	r2, [pc, #76]	@ (8001f8c <kma_ultra_fcst_base+0xc4>)
 8001f3e:	fb82 1203 	smull	r1, r2, r2, r3
 8001f42:	1092      	asrs	r2, r2, #2
 8001f44:	17db      	asrs	r3, r3, #31
 8001f46:	1ad2      	subs	r2, r2, r3
 8001f48:	4613      	mov	r3, r2
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	4413      	add	r3, r2
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	613b      	str	r3, [r7, #16]

    // 1   
    sprintf(date8, "%04d%02d%02d", yyyy, mm, dd);
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	9300      	str	r3, [sp, #0]
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	6a3a      	ldr	r2, [r7, #32]
 8001f5a:	490d      	ldr	r1, [pc, #52]	@ (8001f90 <kma_ultra_fcst_base+0xc8>)
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f00b fed7 	bl	800dd10 <siprintf>
    sprintf(time4, "%02d%02d", hh, mi);   // hh 
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	697a      	ldr	r2, [r7, #20]
 8001f66:	490b      	ldr	r1, [pc, #44]	@ (8001f94 <kma_ultra_fcst_base+0xcc>)
 8001f68:	6838      	ldr	r0, [r7, #0]
 8001f6a:	f00b fed1 	bl	800dd10 <siprintf>
    printf("%02d:%02d:00->", hh, mi);
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	6979      	ldr	r1, [r7, #20]
 8001f72:	4809      	ldr	r0, [pc, #36]	@ (8001f98 <kma_ultra_fcst_base+0xd0>)
 8001f74:	f00b fe1e 	bl	800dbb4 <iprintf>
    return 1;
 8001f78:	2301      	movs	r3, #1
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3728      	adds	r7, #40	@ 0x28
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20002498 	.word	0x20002498
 8001f88:	200022d0 	.word	0x200022d0
 8001f8c:	66666667 	.word	0x66666667
 8001f90:	080124e4 	.word	0x080124e4
 8001f94:	080124f4 	.word	0x080124f4
 8001f98:	08012500 	.word	0x08012500

08001f9c <pty_text>:

static const char* pty_text(int code)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
    switch (code) {
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2b07      	cmp	r3, #7
 8001fa8:	d822      	bhi.n	8001ff0 <pty_text+0x54>
 8001faa:	a201      	add	r2, pc, #4	@ (adr r2, 8001fb0 <pty_text+0x14>)
 8001fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fb0:	08001fd1 	.word	0x08001fd1
 8001fb4:	08001fd5 	.word	0x08001fd5
 8001fb8:	08001fd9 	.word	0x08001fd9
 8001fbc:	08001fdd 	.word	0x08001fdd
 8001fc0:	08001fe1 	.word	0x08001fe1
 8001fc4:	08001fe5 	.word	0x08001fe5
 8001fc8:	08001fe9 	.word	0x08001fe9
 8001fcc:	08001fed 	.word	0x08001fed
        case 0: return "NO Rain";
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002000 <pty_text+0x64>)
 8001fd2:	e00e      	b.n	8001ff2 <pty_text+0x56>
        case 1: return "Rain";
 8001fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8002004 <pty_text+0x68>)
 8001fd6:	e00c      	b.n	8001ff2 <pty_text+0x56>
        case 2: return "Rain/Snow";
 8001fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002008 <pty_text+0x6c>)
 8001fda:	e00a      	b.n	8001ff2 <pty_text+0x56>
        case 3: return "Snow";
 8001fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800200c <pty_text+0x70>)
 8001fde:	e008      	b.n	8001ff2 <pty_text+0x56>
        case 4: return "Shower";
 8001fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <pty_text+0x74>)
 8001fe2:	e006      	b.n	8001ff2 <pty_text+0x56>
        case 5: return "RainDrop";
 8001fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8002014 <pty_text+0x78>)
 8001fe6:	e004      	b.n	8001ff2 <pty_text+0x56>
        case 6: return "RainDrop/SnowFlying";
 8001fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8002018 <pty_text+0x7c>)
 8001fea:	e002      	b.n	8001ff2 <pty_text+0x56>
        case 7: return "SnowFlying";
 8001fec:	4b0b      	ldr	r3, [pc, #44]	@ (800201c <pty_text+0x80>)
 8001fee:	e000      	b.n	8001ff2 <pty_text+0x56>
        default: return "?";
 8001ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8002020 <pty_text+0x84>)
    }
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	08012510 	.word	0x08012510
 8002004:	08012518 	.word	0x08012518
 8002008:	08012520 	.word	0x08012520
 800200c:	0801252c 	.word	0x0801252c
 8002010:	08012534 	.word	0x08012534
 8002014:	0801253c 	.word	0x0801253c
 8002018:	08012548 	.word	0x08012548
 800201c:	0801255c 	.word	0x0801255c
 8002020:	08012568 	.word	0x08012568

08002024 <Weather_Task>:


void Weather_Task(void *argument)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	f5ad 6d3b 	sub.w	sp, sp, #2992	@ 0xbb0
 800202a:	af04      	add	r7, sp, #16
 800202c:	f507 633a 	add.w	r3, r7, #2976	@ 0xba0
 8002030:	f6a3 339c 	subw	r3, r3, #2972	@ 0xb9c
 8002034:	6018      	str	r0, [r3, #0]
    const char *KMA_HOST = "apihub.kma.go.kr";
 8002036:	4b7c      	ldr	r3, [pc, #496]	@ (8002228 <Weather_Task+0x204>)
 8002038:	f8c7 3b84 	str.w	r3, [r7, #2948]	@ 0xb84
    const char *KMA_IP   = "203.247.96.25";   // nslookup 
 800203c:	4b7b      	ldr	r3, [pc, #492]	@ (800222c <Weather_Task+0x208>)
 800203e:	f8c7 3b80 	str.w	r3, [r7, #2944]	@ 0xb80
    const int NX = 55, NY = 126;              //  ( )
 8002042:	2337      	movs	r3, #55	@ 0x37
 8002044:	f8c7 3b7c 	str.w	r3, [r7, #2940]	@ 0xb7c
 8002048:	237e      	movs	r3, #126	@ 0x7e
 800204a:	f8c7 3b78 	str.w	r3, [r7, #2936]	@ 0xb78
    int prev = -1;
 800204e:	f04f 33ff 	mov.w	r3, #4294967295
 8002052:	f8c7 3b9c 	str.w	r3, [r7, #2972]	@ 0xb9c
    uint16_t length;

    for (;;)
    {
    	if (!esp_is_wifi_ready()) { vTaskDelay(pdMS_TO_TICKS(2000)); continue; }
 8002056:	f001 f81b 	bl	8003090 <esp_is_wifi_ready>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d104      	bne.n	800206a <Weather_Task+0x46>
 8002060:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002064:	f008 fbde 	bl	800a824 <vTaskDelay>
 8002068:	e256      	b.n	8002518 <Weather_Task+0x4f4>
        if (osMutexAcquire(ESP_MutexHandle, osWaitForever) == osOK) {
 800206a:	4b71      	ldr	r3, [pc, #452]	@ (8002230 <Weather_Task+0x20c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f04f 31ff 	mov.w	r1, #4294967295
 8002072:	4618      	mov	r0, r3
 8002074:	f007 f929 	bl	80092ca <osMutexAcquire>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	f040 8248 	bne.w	8002510 <Weather_Task+0x4ec>
            // 1) 1 
            char cmd[128];
            sprintf(cmd, "AT+CIPSTART=1,\"TCP\",\"%s\",80\r\n", KMA_IP);
 8002080:	f107 0308 	add.w	r3, r7, #8
 8002084:	f8d7 2b80 	ldr.w	r2, [r7, #2944]	@ 0xb80
 8002088:	496a      	ldr	r1, [pc, #424]	@ (8002234 <Weather_Task+0x210>)
 800208a:	4618      	mov	r0, r3
 800208c:	f00b fe40 	bl	800dd10 <siprintf>
            if (esp_at_command((uint8_t*)cmd, (uint8_t*)response, &length, 5000) == 0) {
 8002090:	f607 325a 	addw	r2, r7, #2906	@ 0xb5a
 8002094:	f107 0008 	add.w	r0, r7, #8
 8002098:	f241 3388 	movw	r3, #5000	@ 0x1388
 800209c:	4966      	ldr	r1, [pc, #408]	@ (8002238 <Weather_Task+0x214>)
 800209e:	f000 fa69 	bl	8002574 <esp_at_command>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f040 822b 	bne.w	8002500 <Weather_Task+0x4dc>
                //printf("[WEATHER] Link1 TCP connect OK\r\n");

                // 2) HTTP GET  
                char http_req[640];
                char base_date[9], base_time[5];
                kma_ultra_fcst_base(base_date, base_time);
 80020aa:	f607 3248 	addw	r2, r7, #2888	@ 0xb48
 80020ae:	f507 6335 	add.w	r3, r7, #2896	@ 0xb50
 80020b2:	4611      	mov	r1, r2
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7ff ff07 	bl	8001ec8 <kma_ultra_fcst_base>

                sprintf(http_req,
 80020ba:	f607 3148 	addw	r1, r7, #2888	@ 0xb48
 80020be:	f507 6235 	add.w	r2, r7, #2896	@ 0xb50
 80020c2:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 80020c6:	f8d7 3b84 	ldr.w	r3, [r7, #2948]	@ 0xb84
 80020ca:	9302      	str	r3, [sp, #8]
 80020cc:	f8d7 3b78 	ldr.w	r3, [r7, #2936]	@ 0xb78
 80020d0:	9301      	str	r3, [sp, #4]
 80020d2:	f8d7 3b7c 	ldr.w	r3, [r7, #2940]	@ 0xb7c
 80020d6:	9300      	str	r3, [sp, #0]
 80020d8:	460b      	mov	r3, r1
 80020da:	4958      	ldr	r1, [pc, #352]	@ (800223c <Weather_Task+0x218>)
 80020dc:	f00b fe18 	bl	800dd10 <siprintf>
                    "Connection: close\r\n\r\n",
                    base_date, base_time, NX, NY, KMA_HOST);


                // 3) AT+CIPSEND=1,<len>
                sprintf(cmd, "AT+CIPSEND=1,%d\r\n", (int)strlen(http_req));
 80020e0:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7fe f8db 	bl	80002a0 <strlen>
 80020ea:	4603      	mov	r3, r0
 80020ec:	461a      	mov	r2, r3
 80020ee:	f107 0308 	add.w	r3, r7, #8
 80020f2:	4953      	ldr	r1, [pc, #332]	@ (8002240 <Weather_Task+0x21c>)
 80020f4:	4618      	mov	r0, r3
 80020f6:	f00b fe0b 	bl	800dd10 <siprintf>
                if (esp_at_command((uint8_t*)cmd, (uint8_t*)response, &length, 2000) == 0) {
 80020fa:	f607 325a 	addw	r2, r7, #2906	@ 0xb5a
 80020fe:	f107 0008 	add.w	r0, r7, #8
 8002102:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002106:	494c      	ldr	r1, [pc, #304]	@ (8002238 <Weather_Task+0x214>)
 8002108:	f000 fa34 	bl	8002574 <esp_at_command>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	f040 81ed 	bne.w	80024ee <Weather_Task+0x4ca>
                    // ()  
                    vTaskDelay(pdMS_TO_TICKS(50));
 8002114:	2032      	movs	r0, #50	@ 0x32
 8002116:	f008 fb85 	bl	800a824 <vTaskDelay>

                    // 4) payload  ( )
                    HAL_UART_Transmit(&huart6, (uint8_t*)http_req, strlen(http_req), 500);
 800211a:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800211e:	4618      	mov	r0, r3
 8002120:	f7fe f8be 	bl	80002a0 <strlen>
 8002124:	4603      	mov	r3, r0
 8002126:	b29a      	uxth	r2, r3
 8002128:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 800212c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002130:	4844      	ldr	r0, [pc, #272]	@ (8002244 <Weather_Task+0x220>)
 8002132:	f005 fefd 	bl	8007f30 <HAL_UART_Transmit>

                    // 5)  : cb_data rx   ( 8, CLOSED    )
                    char rx[MAX_ESP_RX_BUFFER];
                    int  copied = 0, elapsed = 0;
 8002136:	2300      	movs	r3, #0
 8002138:	f8c7 3b98 	str.w	r3, [r7, #2968]	@ 0xb98
 800213c:	2300      	movs	r3, #0
 800213e:	f8c7 3b94 	str.w	r3, [r7, #2964]	@ 0xb94
                    memset(rx, 0, sizeof(rx));
 8002142:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8002146:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800214a:	2100      	movs	r1, #0
 800214c:	4618      	mov	r0, r3
 800214e:	f00b ff31 	bl	800dfb4 <memset>

                    for (;;) {
                        // CLOSED       
                        if (strstr((char*)cb_data.buf, "CLOSED")) break;
 8002152:	493d      	ldr	r1, [pc, #244]	@ (8002248 <Weather_Task+0x224>)
 8002154:	483d      	ldr	r0, [pc, #244]	@ (800224c <Weather_Task+0x228>)
 8002156:	f00b ffd5 	bl	800e104 <strstr>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d142      	bne.n	80021e6 <Weather_Task+0x1c2>

                        if (cb_data.length > 0) {
 8002160:	4b3a      	ldr	r3, [pc, #232]	@ (800224c <Weather_Task+0x228>)
 8002162:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 8002166:	2b00      	cmp	r3, #0
 8002168:	d02f      	beq.n	80021ca <Weather_Task+0x1a6>
                            taskENTER_CRITICAL();
 800216a:	f009 fe5d 	bl	800be28 <vPortEnterCritical>
                            int n = cb_data.length;
 800216e:	4b37      	ldr	r3, [pc, #220]	@ (800224c <Weather_Task+0x228>)
 8002170:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 8002174:	f8c7 3b90 	str.w	r3, [r7, #2960]	@ 0xb90
                            if (n > (int)sizeof(rx) - 1 - copied) n = sizeof(rx) - 1 - copied;
 8002178:	f8d7 3b98 	ldr.w	r3, [r7, #2968]	@ 0xb98
 800217c:	f5c3 63ff 	rsb	r3, r3, #2040	@ 0x7f8
 8002180:	3307      	adds	r3, #7
 8002182:	f8d7 2b90 	ldr.w	r2, [r7, #2960]	@ 0xb90
 8002186:	429a      	cmp	r2, r3
 8002188:	dd06      	ble.n	8002198 <Weather_Task+0x174>
 800218a:	f8d7 3b98 	ldr.w	r3, [r7, #2968]	@ 0xb98
 800218e:	f5c3 63ff 	rsb	r3, r3, #2040	@ 0x7f8
 8002192:	3307      	adds	r3, #7
 8002194:	f8c7 3b90 	str.w	r3, [r7, #2960]	@ 0xb90
                            memcpy(rx + copied, cb_data.buf, n);
 8002198:	f8d7 3b98 	ldr.w	r3, [r7, #2968]	@ 0xb98
 800219c:	f507 7242 	add.w	r2, r7, #776	@ 0x308
 80021a0:	4413      	add	r3, r2
 80021a2:	f8d7 2b90 	ldr.w	r2, [r7, #2960]	@ 0xb90
 80021a6:	4929      	ldr	r1, [pc, #164]	@ (800224c <Weather_Task+0x228>)
 80021a8:	4618      	mov	r0, r3
 80021aa:	f00c fefa 	bl	800efa2 <memcpy>
                            cb_data.length = 0;   // 
 80021ae:	4b27      	ldr	r3, [pc, #156]	@ (800224c <Weather_Task+0x228>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	f8a3 2800 	strh.w	r2, [r3, #2048]	@ 0x800
                            taskEXIT_CRITICAL();
 80021b6:	f009 fe69 	bl	800be8c <vPortExitCritical>
                            copied += n;
 80021ba:	f8d7 2b98 	ldr.w	r2, [r7, #2968]	@ 0xb98
 80021be:	f8d7 3b90 	ldr.w	r3, [r7, #2960]	@ 0xb90
 80021c2:	4413      	add	r3, r2
 80021c4:	f8c7 3b98 	str.w	r3, [r7, #2968]	@ 0xb98
 80021c8:	e7c3      	b.n	8002152 <Weather_Task+0x12e>
                        } else {
                            vTaskDelay(pdMS_TO_TICKS(20));
 80021ca:	2014      	movs	r0, #20
 80021cc:	f008 fb2a 	bl	800a824 <vTaskDelay>
                            elapsed += 20;
 80021d0:	f8d7 3b94 	ldr.w	r3, [r7, #2964]	@ 0xb94
 80021d4:	3314      	adds	r3, #20
 80021d6:	f8c7 3b94 	str.w	r3, [r7, #2964]	@ 0xb94
                            if (elapsed >= 8000) break;  //  8 
 80021da:	f8d7 3b94 	ldr.w	r3, [r7, #2964]	@ 0xb94
 80021de:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80021e2:	da02      	bge.n	80021ea <Weather_Task+0x1c6>
                        if (strstr((char*)cb_data.buf, "CLOSED")) break;
 80021e4:	e7b5      	b.n	8002152 <Weather_Task+0x12e>
 80021e6:	bf00      	nop
 80021e8:	e000      	b.n	80021ec <Weather_Task+0x1c8>
                            if (elapsed >= 8000) break;  //  8 
 80021ea:	bf00      	nop
                    // :  
                   // { char head[200]={0}; snprintf(head,sizeof(head)-1,"%.*s",180,rx);
                   //   printf("[WEATHER] RAW head: %s\r\n", head); }

					// ---- HTTP /  ----
					char *http = strstr(rx, "HTTP/1.1 ");
 80021ec:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 80021f0:	4917      	ldr	r1, [pc, #92]	@ (8002250 <Weather_Task+0x22c>)
 80021f2:	4618      	mov	r0, r3
 80021f4:	f00b ff86 	bl	800e104 <strstr>
 80021f8:	f8c7 0b74 	str.w	r0, [r7, #2932]	@ 0xb74
					char *hdr_end = http ? strstr(http, "\r\n\r\n") : NULL;
 80021fc:	f8d7 3b74 	ldr.w	r3, [r7, #2932]	@ 0xb74
 8002200:	2b00      	cmp	r3, #0
 8002202:	d006      	beq.n	8002212 <Weather_Task+0x1ee>
 8002204:	4913      	ldr	r1, [pc, #76]	@ (8002254 <Weather_Task+0x230>)
 8002206:	f8d7 0b74 	ldr.w	r0, [r7, #2932]	@ 0xb74
 800220a:	f00b ff7b 	bl	800e104 <strstr>
 800220e:	4603      	mov	r3, r0
 8002210:	e000      	b.n	8002214 <Weather_Task+0x1f0>
 8002212:	2300      	movs	r3, #0
 8002214:	f8c7 3b70 	str.w	r3, [r7, #2928]	@ 0xb70
					char *body = hdr_end ? (hdr_end + 4) : rx;
 8002218:	f8d7 3b70 	ldr.w	r3, [r7, #2928]	@ 0xb70
 800221c:	2b00      	cmp	r3, #0
 800221e:	d01b      	beq.n	8002258 <Weather_Task+0x234>
 8002220:	f8d7 3b70 	ldr.w	r3, [r7, #2928]	@ 0xb70
 8002224:	3304      	adds	r3, #4
 8002226:	e019      	b.n	800225c <Weather_Task+0x238>
 8002228:	0801256c 	.word	0x0801256c
 800222c:	08012580 	.word	0x08012580
 8002230:	20002494 	.word	0x20002494
 8002234:	08012590 	.word	0x08012590
 8002238:	2000128c 	.word	0x2000128c
 800223c:	080125b0 	.word	0x080125b0
 8002240:	08012684 	.word	0x08012684
 8002244:	20002434 	.word	0x20002434
 8002248:	08012698 	.word	0x08012698
 800224c:	20001ac4 	.word	0x20001ac4
 8002250:	080126a0 	.word	0x080126a0
 8002254:	080126ac 	.word	0x080126ac
 8002258:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 800225c:	f8c7 3b6c 	str.w	r3, [r7, #2924]	@ 0xb6c

					//  chunked  
					int is_chunked = 0;
 8002260:	2300      	movs	r3, #0
 8002262:	f8c7 3b8c 	str.w	r3, [r7, #2956]	@ 0xb8c
					if (http && hdr_end) {
 8002266:	f8d7 3b74 	ldr.w	r3, [r7, #2932]	@ 0xb74
 800226a:	2b00      	cmp	r3, #0
 800226c:	d01e      	beq.n	80022ac <Weather_Task+0x288>
 800226e:	f8d7 3b70 	ldr.w	r3, [r7, #2928]	@ 0xb70
 8002272:	2b00      	cmp	r3, #0
 8002274:	d01a      	beq.n	80022ac <Weather_Task+0x288>
						char save = *hdr_end; *hdr_end = 0;
 8002276:	f8d7 3b70 	ldr.w	r3, [r7, #2928]	@ 0xb70
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	f887 3b6b 	strb.w	r3, [r7, #2923]	@ 0xb6b
 8002280:	f8d7 3b70 	ldr.w	r3, [r7, #2928]	@ 0xb70
 8002284:	2200      	movs	r2, #0
 8002286:	701a      	strb	r2, [r3, #0]
						is_chunked = (strstr(http, "Transfer-Encoding: chunked") != NULL);
 8002288:	49a4      	ldr	r1, [pc, #656]	@ (800251c <Weather_Task+0x4f8>)
 800228a:	f8d7 0b74 	ldr.w	r0, [r7, #2932]	@ 0xb74
 800228e:	f00b ff39 	bl	800e104 <strstr>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	bf14      	ite	ne
 8002298:	2301      	movne	r3, #1
 800229a:	2300      	moveq	r3, #0
 800229c:	b2db      	uxtb	r3, r3
 800229e:	f8c7 3b8c 	str.w	r3, [r7, #2956]	@ 0xb8c
						*hdr_end = save;
 80022a2:	f8d7 3b70 	ldr.w	r3, [r7, #2928]	@ 0xb70
 80022a6:	f897 2b6b 	ldrb.w	r2, [r7, #2923]	@ 0xb6b
 80022aa:	701a      	strb	r2, [r3, #0]
					}

					// 1) +IPD  
					static char no_ipd[MAX_ESP_RX_BUFFER];
					strip_ipd_markers(body, no_ipd, sizeof(no_ipd));
 80022ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80022b0:	499b      	ldr	r1, [pc, #620]	@ (8002520 <Weather_Task+0x4fc>)
 80022b2:	f8d7 0b6c 	ldr.w	r0, [r7, #2924]	@ 0xb6c
 80022b6:	f7ff fd03 	bl	8001cc0 <strip_ipd_markers>

					// 2) () 
					static char json_buf[MAX_ESP_RX_BUFFER];
					const char *json_src = no_ipd;
 80022ba:	4b99      	ldr	r3, [pc, #612]	@ (8002520 <Weather_Task+0x4fc>)
 80022bc:	f8c7 3b88 	str.w	r3, [r7, #2952]	@ 0xb88
					if (is_chunked) {
 80022c0:	f8d7 3b8c 	ldr.w	r3, [r7, #2956]	@ 0xb8c
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d008      	beq.n	80022da <Weather_Task+0x2b6>
						dechunk_simple(no_ipd, json_buf, sizeof(json_buf));
 80022c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80022cc:	4995      	ldr	r1, [pc, #596]	@ (8002524 <Weather_Task+0x500>)
 80022ce:	4894      	ldr	r0, [pc, #592]	@ (8002520 <Weather_Task+0x4fc>)
 80022d0:	f7ff fd90 	bl	8001df4 <dechunk_simple>
						json_src = json_buf;
 80022d4:	4b93      	ldr	r3, [pc, #588]	@ (8002524 <Weather_Task+0x500>)
 80022d6:	f8c7 3b88 	str.w	r3, [r7, #2952]	@ 0xb88
					}

                    if (strstr(rx, "HTTP/1.1 200")) {
 80022da:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 80022de:	4992      	ldr	r1, [pc, #584]	@ (8002528 <Weather_Task+0x504>)
 80022e0:	4618      	mov	r0, r3
 80022e2:	f00b ff0f 	bl	800e104 <strstr>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f000 80fb 	beq.w	80024e4 <Weather_Task+0x4c0>
                        char t1h[16] = "?", reh[16] = "?", pty[16] = "?", rn1[16] = "?";
 80022ee:	233f      	movs	r3, #63	@ 0x3f
 80022f0:	f8c7 3b38 	str.w	r3, [r7, #2872]	@ 0xb38
 80022f4:	f607 333c 	addw	r3, r7, #2876	@ 0xb3c
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]
 80022fc:	605a      	str	r2, [r3, #4]
 80022fe:	609a      	str	r2, [r3, #8]
 8002300:	233f      	movs	r3, #63	@ 0x3f
 8002302:	f8c7 3b28 	str.w	r3, [r7, #2856]	@ 0xb28
 8002306:	f607 332c 	addw	r3, r7, #2860	@ 0xb2c
 800230a:	2200      	movs	r2, #0
 800230c:	601a      	str	r2, [r3, #0]
 800230e:	605a      	str	r2, [r3, #4]
 8002310:	609a      	str	r2, [r3, #8]
 8002312:	233f      	movs	r3, #63	@ 0x3f
 8002314:	f8c7 3b18 	str.w	r3, [r7, #2840]	@ 0xb18
 8002318:	f607 331c 	addw	r3, r7, #2844	@ 0xb1c
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	605a      	str	r2, [r3, #4]
 8002322:	609a      	str	r2, [r3, #8]
 8002324:	233f      	movs	r3, #63	@ 0x3f
 8002326:	f8c7 3b08 	str.w	r3, [r7, #2824]	@ 0xb08
 800232a:	f607 330c 	addw	r3, r7, #2828	@ 0xb0c
 800232e:	2200      	movs	r2, #0
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	605a      	str	r2, [r3, #4]
 8002334:	609a      	str	r2, [r3, #8]
                        json_pick_value(json_src, "T1H", t1h, sizeof(t1h));
 8002336:	f607 3238 	addw	r2, r7, #2872	@ 0xb38
 800233a:	2310      	movs	r3, #16
 800233c:	497b      	ldr	r1, [pc, #492]	@ (800252c <Weather_Task+0x508>)
 800233e:	f8d7 0b88 	ldr.w	r0, [r7, #2952]	@ 0xb88
 8002342:	f7ff fc39 	bl	8001bb8 <json_pick_value>
                        json_pick_value(json_src, "REH", reh, sizeof(reh));
 8002346:	f607 3228 	addw	r2, r7, #2856	@ 0xb28
 800234a:	2310      	movs	r3, #16
 800234c:	4978      	ldr	r1, [pc, #480]	@ (8002530 <Weather_Task+0x50c>)
 800234e:	f8d7 0b88 	ldr.w	r0, [r7, #2952]	@ 0xb88
 8002352:	f7ff fc31 	bl	8001bb8 <json_pick_value>
                        json_pick_value(json_src, "PTY", pty, sizeof(pty));
 8002356:	f607 3218 	addw	r2, r7, #2840	@ 0xb18
 800235a:	2310      	movs	r3, #16
 800235c:	4975      	ldr	r1, [pc, #468]	@ (8002534 <Weather_Task+0x510>)
 800235e:	f8d7 0b88 	ldr.w	r0, [r7, #2952]	@ 0xb88
 8002362:	f7ff fc29 	bl	8001bb8 <json_pick_value>
                        json_pick_value(json_src, "RN1", rn1, sizeof(rn1));
 8002366:	f607 3208 	addw	r2, r7, #2824	@ 0xb08
 800236a:	2310      	movs	r3, #16
 800236c:	4972      	ldr	r1, [pc, #456]	@ (8002538 <Weather_Task+0x514>)
 800236e:	f8d7 0b88 	ldr.w	r0, [r7, #2952]	@ 0xb88
 8002372:	f7ff fc21 	bl	8001bb8 <json_pick_value>

                        int pty_code = atoi(pty);
 8002376:	f607 3318 	addw	r3, r7, #2840	@ 0xb18
 800237a:	4618      	mov	r0, r3
 800237c:	f00a f867 	bl	800c44e <atoi>
 8002380:	f8c7 0b64 	str.w	r0, [r7, #2916]	@ 0xb64
                        float temp_c  = atof(t1h);  // 
 8002384:	f607 3338 	addw	r3, r7, #2872	@ 0xb38
 8002388:	4618      	mov	r0, r3
 800238a:	f00a f85d 	bl	800c448 <atof>
 800238e:	ec53 2b10 	vmov	r2, r3, d0
 8002392:	4610      	mov	r0, r2
 8002394:	4619      	mov	r1, r3
 8002396:	f7fe fc3f 	bl	8000c18 <__aeabi_d2f>
 800239a:	4603      	mov	r3, r0
 800239c:	f507 6236 	add.w	r2, r7, #2912	@ 0xb60
 80023a0:	6013      	str	r3, [r2, #0]

                        printf("[WEATHER][Gangseo-gu] T=%sC, H=%s%%, RAIN=%s, RN1=%smm\r\n",
 80023a2:	f8d7 0b64 	ldr.w	r0, [r7, #2916]	@ 0xb64
 80023a6:	f7ff fdf9 	bl	8001f9c <pty_text>
 80023aa:	f607 3228 	addw	r2, r7, #2856	@ 0xb28
 80023ae:	f607 3138 	addw	r1, r7, #2872	@ 0xb38
 80023b2:	f607 3308 	addw	r3, r7, #2824	@ 0xb08
 80023b6:	9300      	str	r3, [sp, #0]
 80023b8:	4603      	mov	r3, r0
 80023ba:	4860      	ldr	r0, [pc, #384]	@ (800253c <Weather_Task+0x518>)
 80023bc:	f00b fbfa 	bl	800dbb4 <iprintf>
                               t1h, reh, pty_text(pty_code), rn1);

                        if (prev != pty_code) {
 80023c0:	f8d7 2b9c 	ldr.w	r2, [r7, #2972]	@ 0xb9c
 80023c4:	f8d7 3b64 	ldr.w	r3, [r7, #2916]	@ 0xb64
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d00d      	beq.n	80023e8 <Weather_Task+0x3c4>
                             prev = pty_code;
 80023cc:	f8d7 3b64 	ldr.w	r3, [r7, #2916]	@ 0xb64
 80023d0:	f8c7 3b9c 	str.w	r3, [r7, #2972]	@ 0xb9c
                             Servo_SetAngle(pty_code ? 90 : 0);
 80023d4:	f8d7 3b64 	ldr.w	r3, [r7, #2916]	@ 0xb64
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <Weather_Task+0x3bc>
 80023dc:	235a      	movs	r3, #90	@ 0x5a
 80023de:	e000      	b.n	80023e2 <Weather_Task+0x3be>
 80023e0:	2300      	movs	r3, #0
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7ff fb8c 	bl	8001b00 <Servo_SetAngle>
                         }

                        //  LCD   
                        if (osMutexAcquire(Weather_MutexHandle, osWaitForever) == osOK) {
 80023e8:	4b55      	ldr	r3, [pc, #340]	@ (8002540 <Weather_Task+0x51c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f04f 31ff 	mov.w	r1, #4294967295
 80023f0:	4618      	mov	r0, r3
 80023f2:	f006 ff6a 	bl	80092ca <osMutexAcquire>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d11e      	bne.n	800243a <Weather_Task+0x416>
                            g_t1h = (float)atof(t1h);
 80023fc:	f607 3338 	addw	r3, r7, #2872	@ 0xb38
 8002400:	4618      	mov	r0, r3
 8002402:	f00a f821 	bl	800c448 <atof>
 8002406:	ec53 2b10 	vmov	r2, r3, d0
 800240a:	4610      	mov	r0, r2
 800240c:	4619      	mov	r1, r3
 800240e:	f7fe fc03 	bl	8000c18 <__aeabi_d2f>
 8002412:	4603      	mov	r3, r0
 8002414:	4a4b      	ldr	r2, [pc, #300]	@ (8002544 <Weather_Task+0x520>)
 8002416:	6013      	str	r3, [r2, #0]
                            g_reh = atoi(reh);
 8002418:	f607 3328 	addw	r3, r7, #2856	@ 0xb28
 800241c:	4618      	mov	r0, r3
 800241e:	f00a f816 	bl	800c44e <atoi>
 8002422:	4603      	mov	r3, r0
 8002424:	4a48      	ldr	r2, [pc, #288]	@ (8002548 <Weather_Task+0x524>)
 8002426:	6013      	str	r3, [r2, #0]
                            g_pty = pty_code;
 8002428:	4a48      	ldr	r2, [pc, #288]	@ (800254c <Weather_Task+0x528>)
 800242a:	f8d7 3b64 	ldr.w	r3, [r7, #2916]	@ 0xb64
 800242e:	6013      	str	r3, [r2, #0]
                            osMutexRelease(Weather_MutexHandle);
 8002430:	4b43      	ldr	r3, [pc, #268]	@ (8002540 <Weather_Task+0x51c>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4618      	mov	r0, r3
 8002436:	f006 ff93 	bl	8009360 <osMutexRelease>
                        }

                        int is_precip = (pty_code != 0);
 800243a:	f8d7 3b64 	ldr.w	r3, [r7, #2916]	@ 0xb64
 800243e:	2b00      	cmp	r3, #0
 8002440:	bf14      	ite	ne
 8002442:	2301      	movne	r3, #1
 8002444:	2300      	moveq	r3, #0
 8002446:	b2db      	uxtb	r3, r3
 8002448:	f8c7 3b5c 	str.w	r3, [r7, #2908]	@ 0xb5c

                        if (is_precip || temp_c >= 35.0f) {
 800244c:	f8d7 3b5c 	ldr.w	r3, [r7, #2908]	@ 0xb5c
 8002450:	2b00      	cmp	r3, #0
 8002452:	d10a      	bne.n	800246a <Weather_Task+0x446>
 8002454:	f507 6336 	add.w	r3, r7, #2912	@ 0xb60
 8002458:	edd3 7a00 	vldr	s15, [r3]
 800245c:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002550 <Weather_Task+0x52c>
 8002460:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002468:	db11      	blt.n	800248e <Weather_Task+0x46a>
                            set_ryg(1, 0, 0);  // RED
 800246a:	2200      	movs	r2, #0
 800246c:	2100      	movs	r1, #0
 800246e:	2001      	movs	r0, #1
 8002470:	f7ff fb72 	bl	8001b58 <set_ryg>
                            printf("[RYG] RED ON (precip=%d, T=%.1f)\r\n", is_precip, temp_c);
 8002474:	f507 6336 	add.w	r3, r7, #2912	@ 0xb60
 8002478:	6818      	ldr	r0, [r3, #0]
 800247a:	f7fe f87d 	bl	8000578 <__aeabi_f2d>
 800247e:	4602      	mov	r2, r0
 8002480:	460b      	mov	r3, r1
 8002482:	f8d7 1b5c 	ldr.w	r1, [r7, #2908]	@ 0xb5c
 8002486:	4833      	ldr	r0, [pc, #204]	@ (8002554 <Weather_Task+0x530>)
 8002488:	f00b fb94 	bl	800dbb4 <iprintf>
 800248c:	e02f      	b.n	80024ee <Weather_Task+0x4ca>
                        } else if (temp_c >= 30.0f) {
 800248e:	f507 6336 	add.w	r3, r7, #2912	@ 0xb60
 8002492:	edd3 7a00 	vldr	s15, [r3]
 8002496:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800249a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800249e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a2:	db0f      	blt.n	80024c4 <Weather_Task+0x4a0>
                            set_ryg(0, 1, 0);  // YELLOW
 80024a4:	2200      	movs	r2, #0
 80024a6:	2101      	movs	r1, #1
 80024a8:	2000      	movs	r0, #0
 80024aa:	f7ff fb55 	bl	8001b58 <set_ryg>
                            printf("[RYG] YELLOW ON (T=%.1f)\r\n", temp_c);
 80024ae:	f507 6336 	add.w	r3, r7, #2912	@ 0xb60
 80024b2:	6818      	ldr	r0, [r3, #0]
 80024b4:	f7fe f860 	bl	8000578 <__aeabi_f2d>
 80024b8:	4602      	mov	r2, r0
 80024ba:	460b      	mov	r3, r1
 80024bc:	4826      	ldr	r0, [pc, #152]	@ (8002558 <Weather_Task+0x534>)
 80024be:	f00b fb79 	bl	800dbb4 <iprintf>
 80024c2:	e014      	b.n	80024ee <Weather_Task+0x4ca>
                        } else {
                            set_ryg(0, 0, 1);  // GREEN
 80024c4:	2201      	movs	r2, #1
 80024c6:	2100      	movs	r1, #0
 80024c8:	2000      	movs	r0, #0
 80024ca:	f7ff fb45 	bl	8001b58 <set_ryg>
                            printf("[RYG] GREEN ON (T=%.1f)\r\n", temp_c);
 80024ce:	f507 6336 	add.w	r3, r7, #2912	@ 0xb60
 80024d2:	6818      	ldr	r0, [r3, #0]
 80024d4:	f7fe f850 	bl	8000578 <__aeabi_f2d>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	481f      	ldr	r0, [pc, #124]	@ (800255c <Weather_Task+0x538>)
 80024de:	f00b fb69 	bl	800dbb4 <iprintf>
 80024e2:	e004      	b.n	80024ee <Weather_Task+0x4ca>
                        }

                    } else {
                        printf("[WEATHER] HTTP not 200 (len=%d)\r\n", copied);
 80024e4:	f8d7 1b98 	ldr.w	r1, [r7, #2968]	@ 0xb98
 80024e8:	481d      	ldr	r0, [pc, #116]	@ (8002560 <Weather_Task+0x53c>)
 80024ea:	f00b fb63 	bl	800dbb4 <iprintf>
                    }
                }
                // 6) 1 
                esp_at_command((uint8_t*)"AT+CIPCLOSE=1\r\n", (uint8_t*)response, &length, 1000);
 80024ee:	f607 325a 	addw	r2, r7, #2906	@ 0xb5a
 80024f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024f6:	491b      	ldr	r1, [pc, #108]	@ (8002564 <Weather_Task+0x540>)
 80024f8:	481b      	ldr	r0, [pc, #108]	@ (8002568 <Weather_Task+0x544>)
 80024fa:	f000 f83b 	bl	8002574 <esp_at_command>
 80024fe:	e002      	b.n	8002506 <Weather_Task+0x4e2>
            } else {
                printf("[WEATHER] Link1 TCP connect FAIL\r\n");
 8002500:	481a      	ldr	r0, [pc, #104]	@ (800256c <Weather_Task+0x548>)
 8002502:	f00b fbc7 	bl	800dc94 <puts>
            }

            osMutexRelease(ESP_MutexHandle);
 8002506:	4b1a      	ldr	r3, [pc, #104]	@ (8002570 <Weather_Task+0x54c>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f006 ff28 	bl	8009360 <osMutexRelease>
        }

        vTaskDelay(pdMS_TO_TICKS(30000));  // 60 
 8002510:	f247 5030 	movw	r0, #30000	@ 0x7530
 8002514:	f008 f986 	bl	800a824 <vTaskDelay>
    	if (!esp_is_wifi_ready()) { vTaskDelay(pdMS_TO_TICKS(2000)); continue; }
 8002518:	e59d      	b.n	8002056 <Weather_Task+0x32>
 800251a:	bf00      	nop
 800251c:	080126b4 	.word	0x080126b4
 8002520:	2000027c 	.word	0x2000027c
 8002524:	20000a7c 	.word	0x20000a7c
 8002528:	080126d0 	.word	0x080126d0
 800252c:	080126e0 	.word	0x080126e0
 8002530:	080126e4 	.word	0x080126e4
 8002534:	080126e8 	.word	0x080126e8
 8002538:	080126ec 	.word	0x080126ec
 800253c:	080126f0 	.word	0x080126f0
 8002540:	2000249c 	.word	0x2000249c
 8002544:	20000278 	.word	0x20000278
 8002548:	20000000 	.word	0x20000000
 800254c:	20000004 	.word	0x20000004
 8002550:	420c0000 	.word	0x420c0000
 8002554:	0801272c 	.word	0x0801272c
 8002558:	08012750 	.word	0x08012750
 800255c:	0801276c 	.word	0x0801276c
 8002560:	08012788 	.word	0x08012788
 8002564:	2000128c 	.word	0x2000128c
 8002568:	080127ac 	.word	0x080127ac
 800256c:	080127bc 	.word	0x080127bc
 8002570:	20002494 	.word	0x20002494

08002574 <esp_at_command>:
//==================uart6=========================
static uint8_t data;
cb_data_t cb_data;

int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	607a      	str	r2, [r7, #4]
 8002580:	807b      	strh	r3, [r7, #2]
	*length = 0;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	801a      	strh	r2, [r3, #0]
	memset(resp, 0x00, MAX_UART_RX_BUFFER);
 8002588:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800258c:	2100      	movs	r1, #0
 800258e:	68b8      	ldr	r0, [r7, #8]
 8002590:	f00b fd10 	bl	800dfb4 <memset>
	memset(&cb_data, 0x00, sizeof(cb_data_t));  //   
 8002594:	f640 0204 	movw	r2, #2052	@ 0x804
 8002598:	2100      	movs	r1, #0
 800259a:	482f      	ldr	r0, [pc, #188]	@ (8002658 <esp_at_command+0xe4>)
 800259c:	f00b fd0a 	bl	800dfb4 <memset>

    cb_data.length = 0;
 80025a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002658 <esp_at_command+0xe4>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	f8a3 2800 	strh.w	r2, [r3, #2048]	@ 0x800

	//  
	if (HAL_UART_Transmit(&huart6, cmd, strlen((char *)cmd), 100) != HAL_OK)
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	f7fd fe79 	bl	80002a0 <strlen>
 80025ae:	4603      	mov	r3, r0
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	2364      	movs	r3, #100	@ 0x64
 80025b4:	68f9      	ldr	r1, [r7, #12]
 80025b6:	4829      	ldr	r0, [pc, #164]	@ (800265c <esp_at_command+0xe8>)
 80025b8:	f005 fcba 	bl	8007f30 <HAL_UART_Transmit>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d03f      	beq.n	8002642 <esp_at_command+0xce>
		return -1;
 80025c2:	f04f 33ff 	mov.w	r3, #4294967295
 80025c6:	e042      	b.n	800264e <esp_at_command+0xda>

	while (time_out > 0)
	{
		if (cb_data.length >= MAX_UART_RX_BUFFER) return -2;
 80025c8:	4b23      	ldr	r3, [pc, #140]	@ (8002658 <esp_at_command+0xe4>)
 80025ca:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 80025ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025d2:	d302      	bcc.n	80025da <esp_at_command+0x66>
 80025d4:	f06f 0301 	mvn.w	r3, #1
 80025d8:	e039      	b.n	800264e <esp_at_command+0xda>
		else if (strstr((char *)cb_data.buf, "ERROR") != NULL) return -3;
 80025da:	4921      	ldr	r1, [pc, #132]	@ (8002660 <esp_at_command+0xec>)
 80025dc:	481e      	ldr	r0, [pc, #120]	@ (8002658 <esp_at_command+0xe4>)
 80025de:	f00b fd91 	bl	800e104 <strstr>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d002      	beq.n	80025ee <esp_at_command+0x7a>
 80025e8:	f06f 0302 	mvn.w	r3, #2
 80025ec:	e02f      	b.n	800264e <esp_at_command+0xda>
		else if (strstr((char *)cb_data.buf, "CLOSED") != NULL)   //  TCP  
 80025ee:	491d      	ldr	r1, [pc, #116]	@ (8002664 <esp_at_command+0xf0>)
 80025f0:	4819      	ldr	r0, [pc, #100]	@ (8002658 <esp_at_command+0xe4>)
 80025f2:	f00b fd87 	bl	800e104 <strstr>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d005      	beq.n	8002608 <esp_at_command+0x94>
		{
			printf("ESP: TCP connection closed.\r\n");
 80025fc:	481a      	ldr	r0, [pc, #104]	@ (8002668 <esp_at_command+0xf4>)
 80025fe:	f00b fb49 	bl	800dc94 <puts>
			//esp_client_conn();   //  
			return -5;
 8002602:	f06f 0304 	mvn.w	r3, #4
 8002606:	e022      	b.n	800264e <esp_at_command+0xda>
		}
		else if (strstr((char *)cb_data.buf, "OK") != NULL)
 8002608:	4918      	ldr	r1, [pc, #96]	@ (800266c <esp_at_command+0xf8>)
 800260a:	4813      	ldr	r0, [pc, #76]	@ (8002658 <esp_at_command+0xe4>)
 800260c:	f00b fd7a 	bl	800e104 <strstr>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00e      	beq.n	8002634 <esp_at_command+0xc0>
		{
			memcpy(resp, cb_data.buf, cb_data.length);
 8002616:	4b10      	ldr	r3, [pc, #64]	@ (8002658 <esp_at_command+0xe4>)
 8002618:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 800261c:	461a      	mov	r2, r3
 800261e:	490e      	ldr	r1, [pc, #56]	@ (8002658 <esp_at_command+0xe4>)
 8002620:	68b8      	ldr	r0, [r7, #8]
 8002622:	f00c fcbe 	bl	800efa2 <memcpy>
			*length = cb_data.length;
 8002626:	4b0c      	ldr	r3, [pc, #48]	@ (8002658 <esp_at_command+0xe4>)
 8002628:	f8b3 2800 	ldrh.w	r2, [r3, #2048]	@ 0x800
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	801a      	strh	r2, [r3, #0]
			return 0;
 8002630:	2300      	movs	r3, #0
 8002632:	e00c      	b.n	800264e <esp_at_command+0xda>
		}

		time_out -= 10;
 8002634:	887b      	ldrh	r3, [r7, #2]
 8002636:	3b0a      	subs	r3, #10
 8002638:	b29b      	uxth	r3, r3
 800263a:	807b      	strh	r3, [r7, #2]
		HAL_Delay(10);
 800263c:	200a      	movs	r0, #10
 800263e:	f001 fff7 	bl	8004630 <HAL_Delay>
	while (time_out > 0)
 8002642:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002646:	2b00      	cmp	r3, #0
 8002648:	dcbe      	bgt.n	80025c8 <esp_at_command+0x54>
	}
	return -4; // Timeout
 800264a:	f06f 0303 	mvn.w	r3, #3
}
 800264e:	4618      	mov	r0, r3
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20001ac4 	.word	0x20001ac4
 800265c:	20002434 	.word	0x20002434
 8002660:	080127e0 	.word	0x080127e0
 8002664:	080127e8 	.word	0x080127e8
 8002668:	080127f0 	.word	0x080127f0
 800266c:	08012810 	.word	0x08012810

08002670 <esp_read_line>:

//   ESP  

int esp_read_line(char *buf, int buf_size, int timeout_ms)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b088      	sub	sp, #32
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	607a      	str	r2, [r7, #4]
    int i = 0;
 800267c:	2300      	movs	r3, #0
 800267e:	61fb      	str	r3, [r7, #28]
    int elapsed = 0;
 8002680:	2300      	movs	r3, #0
 8002682:	61bb      	str	r3, [r7, #24]

    memset(buf, 0, buf_size);
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	461a      	mov	r2, r3
 8002688:	2100      	movs	r1, #0
 800268a:	68f8      	ldr	r0, [r7, #12]
 800268c:	f00b fc92 	bl	800dfb4 <memset>

    while (elapsed < timeout_ms)
 8002690:	e03e      	b.n	8002710 <esp_read_line+0xa0>
    {
        if (cb_data.length > 0)
 8002692:	4b24      	ldr	r3, [pc, #144]	@ (8002724 <esp_read_line+0xb4>)
 8002694:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 8002698:	2b00      	cmp	r3, #0
 800269a:	d031      	beq.n	8002700 <esp_read_line+0x90>
        {
            char c = cb_data.buf[0];
 800269c:	4b21      	ldr	r3, [pc, #132]	@ (8002724 <esp_read_line+0xb4>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	75fb      	strb	r3, [r7, #23]

            //   
            memmove(cb_data.buf, cb_data.buf + 1, cb_data.length - 1);
 80026a2:	4921      	ldr	r1, [pc, #132]	@ (8002728 <esp_read_line+0xb8>)
 80026a4:	4b1f      	ldr	r3, [pc, #124]	@ (8002724 <esp_read_line+0xb4>)
 80026a6:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 80026aa:	3b01      	subs	r3, #1
 80026ac:	461a      	mov	r2, r3
 80026ae:	481d      	ldr	r0, [pc, #116]	@ (8002724 <esp_read_line+0xb4>)
 80026b0:	f00b fc66 	bl	800df80 <memmove>
            cb_data.length--;
 80026b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002724 <esp_read_line+0xb4>)
 80026b6:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 80026ba:	3b01      	subs	r3, #1
 80026bc:	b29a      	uxth	r2, r3
 80026be:	4b19      	ldr	r3, [pc, #100]	@ (8002724 <esp_read_line+0xb4>)
 80026c0:	f8a3 2800 	strh.w	r2, [r3, #2048]	@ 0x800

            if (c == '\n' || c == '\r')
 80026c4:	7dfb      	ldrb	r3, [r7, #23]
 80026c6:	2b0a      	cmp	r3, #10
 80026c8:	d002      	beq.n	80026d0 <esp_read_line+0x60>
 80026ca:	7dfb      	ldrb	r3, [r7, #23]
 80026cc:	2b0d      	cmp	r3, #13
 80026ce:	d109      	bne.n	80026e4 <esp_read_line+0x74>
            {
                if (i == 0) //   
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d01b      	beq.n	800270e <esp_read_line+0x9e>
                    continue;
                buf[i] = 0;
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	68fa      	ldr	r2, [r7, #12]
 80026da:	4413      	add	r3, r2
 80026dc:	2200      	movs	r2, #0
 80026de:	701a      	strb	r2, [r3, #0]
                return i; //   
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	e01a      	b.n	800271a <esp_read_line+0xaa>
            }

            if (i < buf_size - 1)
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	3b01      	subs	r3, #1
 80026e8:	69fa      	ldr	r2, [r7, #28]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	da10      	bge.n	8002710 <esp_read_line+0xa0>
                buf[i++] = c;
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	1c5a      	adds	r2, r3, #1
 80026f2:	61fa      	str	r2, [r7, #28]
 80026f4:	461a      	mov	r2, r3
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	4413      	add	r3, r2
 80026fa:	7dfa      	ldrb	r2, [r7, #23]
 80026fc:	701a      	strb	r2, [r3, #0]
 80026fe:	e007      	b.n	8002710 <esp_read_line+0xa0>
        }
        else
        {
            HAL_Delay(1);
 8002700:	2001      	movs	r0, #1
 8002702:	f001 ff95 	bl	8004630 <HAL_Delay>
            elapsed += 1;
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	3301      	adds	r3, #1
 800270a:	61bb      	str	r3, [r7, #24]
 800270c:	e000      	b.n	8002710 <esp_read_line+0xa0>
                    continue;
 800270e:	bf00      	nop
    while (elapsed < timeout_ms)
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	429a      	cmp	r2, r3
 8002716:	dbbc      	blt.n	8002692 <esp_read_line+0x22>
        }
    }
    return 0; // 
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3720      	adds	r7, #32
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	20001ac4 	.word	0x20001ac4
 8002728:	20001ac5 	.word	0x20001ac5

0800272c <esp_reset>:


static int esp_reset(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 8002732:	2300      	movs	r3, #0
 8002734:	80fb      	strh	r3, [r7, #6]
    if(esp_at_command((uint8_t *)"AT+RST\r\n", (uint8_t *)response, &length, 1000) != 0)
 8002736:	1dba      	adds	r2, r7, #6
 8002738:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800273c:	4909      	ldr	r1, [pc, #36]	@ (8002764 <esp_reset+0x38>)
 800273e:	480a      	ldr	r0, [pc, #40]	@ (8002768 <esp_reset+0x3c>)
 8002740:	f7ff ff18 	bl	8002574 <esp_at_command>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d002      	beq.n	8002750 <esp_reset+0x24>
    {
    	return -1;
 800274a:	f04f 33ff 	mov.w	r3, #4294967295
 800274e:	e004      	b.n	800275a <esp_reset+0x2e>
    }
    else
    	HAL_Delay(500);	//reboot
 8002750:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002754:	f001 ff6c 	bl	8004630 <HAL_Delay>
    return 0;
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	2000128c 	.word	0x2000128c
 8002768:	08012814 	.word	0x08012814

0800276c <request_ip_addr>:

    return 0;
}

static int request_ip_addr(uint8_t is_debug)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	71fb      	strb	r3, [r7, #7]
    uint16_t length = 0;
 8002776:	2300      	movs	r3, #0
 8002778:	817b      	strh	r3, [r7, #10]

    if(esp_at_command((uint8_t *)"AT+CIFSR\r\n", (uint8_t *)response, &length, 1000) != 0)
 800277a:	f107 020a 	add.w	r2, r7, #10
 800277e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002782:	492d      	ldr	r1, [pc, #180]	@ (8002838 <request_ip_addr+0xcc>)
 8002784:	482d      	ldr	r0, [pc, #180]	@ (800283c <request_ip_addr+0xd0>)
 8002786:	f7ff fef5 	bl	8002574 <esp_at_command>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d003      	beq.n	8002798 <request_ip_addr+0x2c>
        printf("request ip_addr command fail\r\n");
 8002790:	482b      	ldr	r0, [pc, #172]	@ (8002840 <request_ip_addr+0xd4>)
 8002792:	f00b fa7f 	bl	800dc94 <puts>
 8002796:	e049      	b.n	800282c <request_ip_addr+0xc0>
    else
    {
        char *line = strtok(response, "\r\n");
 8002798:	492a      	ldr	r1, [pc, #168]	@ (8002844 <request_ip_addr+0xd8>)
 800279a:	4827      	ldr	r0, [pc, #156]	@ (8002838 <request_ip_addr+0xcc>)
 800279c:	f00b fc56 	bl	800e04c <strtok>
 80027a0:	6178      	str	r0, [r7, #20]

        if(is_debug)
 80027a2:	79fb      	ldrb	r3, [r7, #7]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d03e      	beq.n	8002826 <request_ip_addr+0xba>
        {
            for(int i = 0 ; i < length ; i++)
 80027a8:	2300      	movs	r3, #0
 80027aa:	613b      	str	r3, [r7, #16]
 80027ac:	e009      	b.n	80027c2 <request_ip_addr+0x56>
                printf("%c", response[i]);
 80027ae:	4a22      	ldr	r2, [pc, #136]	@ (8002838 <request_ip_addr+0xcc>)
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	4413      	add	r3, r2
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f00b fa0e 	bl	800dbd8 <putchar>
            for(int i = 0 ; i < length ; i++)
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	3301      	adds	r3, #1
 80027c0:	613b      	str	r3, [r7, #16]
 80027c2:	897b      	ldrh	r3, [r7, #10]
 80027c4:	461a      	mov	r2, r3
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	4293      	cmp	r3, r2
 80027ca:	dbf0      	blt.n	80027ae <request_ip_addr+0x42>
        }

        while(line != NULL)
 80027cc:	e02b      	b.n	8002826 <request_ip_addr+0xba>
        {
            if(strstr(line, "CIFSR:STAIP") != NULL)
 80027ce:	491e      	ldr	r1, [pc, #120]	@ (8002848 <request_ip_addr+0xdc>)
 80027d0:	6978      	ldr	r0, [r7, #20]
 80027d2:	f00b fc97 	bl	800e104 <strstr>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d01f      	beq.n	800281c <request_ip_addr+0xb0>
            {
                char *ip;

                strtok(line, "\"");
 80027dc:	491b      	ldr	r1, [pc, #108]	@ (800284c <request_ip_addr+0xe0>)
 80027de:	6978      	ldr	r0, [r7, #20]
 80027e0:	f00b fc34 	bl	800e04c <strtok>
                ip = strtok(NULL, "\"");
 80027e4:	4919      	ldr	r1, [pc, #100]	@ (800284c <request_ip_addr+0xe0>)
 80027e6:	2000      	movs	r0, #0
 80027e8:	f00b fc30 	bl	800e04c <strtok>
 80027ec:	60f8      	str	r0, [r7, #12]
                if(strcmp(ip, "0.0.0.0") != 0)
 80027ee:	4918      	ldr	r1, [pc, #96]	@ (8002850 <request_ip_addr+0xe4>)
 80027f0:	68f8      	ldr	r0, [r7, #12]
 80027f2:	f7fd fcf5 	bl	80001e0 <strcmp>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d00f      	beq.n	800281c <request_ip_addr+0xb0>
                {
                    memset(ip_addr, 0x00, sizeof(ip_addr));
 80027fc:	2210      	movs	r2, #16
 80027fe:	2100      	movs	r1, #0
 8002800:	4814      	ldr	r0, [pc, #80]	@ (8002854 <request_ip_addr+0xe8>)
 8002802:	f00b fbd7 	bl	800dfb4 <memset>
                    memcpy(ip_addr, ip, strlen(ip));
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	f7fd fd4a 	bl	80002a0 <strlen>
 800280c:	4603      	mov	r3, r0
 800280e:	461a      	mov	r2, r3
 8002810:	68f9      	ldr	r1, [r7, #12]
 8002812:	4810      	ldr	r0, [pc, #64]	@ (8002854 <request_ip_addr+0xe8>)
 8002814:	f00c fbc5 	bl	800efa2 <memcpy>
                    return 0;
 8002818:	2300      	movs	r3, #0
 800281a:	e009      	b.n	8002830 <request_ip_addr+0xc4>
                }
            }
            line = strtok(NULL, "\r\n");
 800281c:	4909      	ldr	r1, [pc, #36]	@ (8002844 <request_ip_addr+0xd8>)
 800281e:	2000      	movs	r0, #0
 8002820:	f00b fc14 	bl	800e04c <strtok>
 8002824:	6178      	str	r0, [r7, #20]
        while(line != NULL)
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d1d0      	bne.n	80027ce <request_ip_addr+0x62>
        }
    }
    return -1;
 800282c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002830:	4618      	mov	r0, r3
 8002832:	3718      	adds	r7, #24
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	2000128c 	.word	0x2000128c
 800283c:	0801285c 	.word	0x0801285c
 8002840:	08012868 	.word	0x08012868
 8002844:	08012850 	.word	0x08012850
 8002848:	08012888 	.word	0x08012888
 800284c:	08012858 	.word	0x08012858
 8002850:	08012820 	.word	0x08012820
 8002854:	2000127c 	.word	0x2000127c

08002858 <esp_client_conn>:

int esp_client_conn(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b0ce      	sub	sp, #312	@ 0x138
 800285c:	af02      	add	r7, sp, #8
    char at_cmd[96]; uint16_t length=0;
 800285e:	2300      	movs	r3, #0
 8002860:	f8a7 30c2 	strh.w	r3, [r7, #194]	@ 0xc2
    char line[128]; int n;

    // 1) TCP connect
    sprintf(at_cmd, "AT+CIPSTART=0,\"TCP\",\"%s\",%d\r\n", DST_IP, DST_PORT);
 8002864:	f107 00c4 	add.w	r0, r7, #196	@ 0xc4
 8002868:	f241 3388 	movw	r3, #5000	@ 0x1388
 800286c:	4a58      	ldr	r2, [pc, #352]	@ (80029d0 <esp_client_conn+0x178>)
 800286e:	4959      	ldr	r1, [pc, #356]	@ (80029d4 <esp_client_conn+0x17c>)
 8002870:	f00b fa4e 	bl	800dd10 <siprintf>
    if (esp_at_command((uint8_t*)at_cmd,(uint8_t*)response,&length,8000)!=0) return -1;
 8002874:	f107 02c2 	add.w	r2, r7, #194	@ 0xc2
 8002878:	f107 00c4 	add.w	r0, r7, #196	@ 0xc4
 800287c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002880:	4955      	ldr	r1, [pc, #340]	@ (80029d8 <esp_client_conn+0x180>)
 8002882:	f7ff fe77 	bl	8002574 <esp_at_command>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d002      	beq.n	8002892 <esp_client_conn+0x3a>
 800288c:	f04f 33ff 	mov.w	r3, #4294967295
 8002890:	e098      	b.n	80029c4 <esp_client_conn+0x16c>

    // 2) "CONNECT" or "ALREADY"  ( 5)
    TickType_t deadline = xTaskGetTickCount() + pdMS_TO_TICKS(5000);
 8002892:	f008 f911 	bl	800aab8 <xTaskGetTickCount>
 8002896:	4603      	mov	r3, r0
 8002898:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 800289c:	3308      	adds	r3, #8
 800289e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    int connected = 0;
 80028a2:	2300      	movs	r3, #0
 80028a4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    while (xTaskGetTickCount() < deadline) {
 80028a8:	e03a      	b.n	8002920 <esp_client_conn+0xc8>
        n = esp_read_line(line, sizeof(line), 200);    // cb_data   
 80028aa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80028ae:	22c8      	movs	r2, #200	@ 0xc8
 80028b0:	2180      	movs	r1, #128	@ 0x80
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7ff fedc 	bl	8002670 <esp_read_line>
 80028b8:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
        if (n > 0) {
 80028bc:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	dd2a      	ble.n	800291a <esp_client_conn+0xc2>
            if (strstr(line, "CONNECT") || strstr(line, "ALREADY")) { connected = 1; break; }
 80028c4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80028c8:	4944      	ldr	r1, [pc, #272]	@ (80029dc <esp_client_conn+0x184>)
 80028ca:	4618      	mov	r0, r3
 80028cc:	f00b fc1a 	bl	800e104 <strstr>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d108      	bne.n	80028e8 <esp_client_conn+0x90>
 80028d6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80028da:	4941      	ldr	r1, [pc, #260]	@ (80029e0 <esp_client_conn+0x188>)
 80028dc:	4618      	mov	r0, r3
 80028de:	f00b fc11 	bl	800e104 <strstr>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <esp_client_conn+0x98>
 80028e8:	2301      	movs	r3, #1
 80028ea:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80028ee:	e01e      	b.n	800292e <esp_client_conn+0xd6>
            if (strstr(line, "ERROR") || strstr(line, "FAIL")) return -2; //  
 80028f0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80028f4:	493b      	ldr	r1, [pc, #236]	@ (80029e4 <esp_client_conn+0x18c>)
 80028f6:	4618      	mov	r0, r3
 80028f8:	f00b fc04 	bl	800e104 <strstr>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d108      	bne.n	8002914 <esp_client_conn+0xbc>
 8002902:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002906:	4938      	ldr	r1, [pc, #224]	@ (80029e8 <esp_client_conn+0x190>)
 8002908:	4618      	mov	r0, r3
 800290a:	f00b fbfb 	bl	800e104 <strstr>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d005      	beq.n	8002920 <esp_client_conn+0xc8>
 8002914:	f06f 0301 	mvn.w	r3, #1
 8002918:	e054      	b.n	80029c4 <esp_client_conn+0x16c>
        } else {
            //    
            vTaskDelay(pdMS_TO_TICKS(50));
 800291a:	2032      	movs	r0, #50	@ 0x32
 800291c:	f007 ff82 	bl	800a824 <vTaskDelay>
    while (xTaskGetTickCount() < deadline) {
 8002920:	f008 f8ca 	bl	800aab8 <xTaskGetTickCount>
 8002924:	4602      	mov	r2, r0
 8002926:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800292a:	4293      	cmp	r3, r2
 800292c:	d8bd      	bhi.n	80028aa <esp_client_conn+0x52>
        }
    }
    if (!connected) {
 800292e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002932:	2b00      	cmp	r3, #0
 8002934:	d114      	bne.n	8002960 <esp_client_conn+0x108>
        //  :    
        if (esp_at_command((uint8_t*)"AT+CIPSTATUS\r\n",(uint8_t*)response,&length,700)!=0 ||
 8002936:	f107 02c2 	add.w	r2, r7, #194	@ 0xc2
 800293a:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 800293e:	4926      	ldr	r1, [pc, #152]	@ (80029d8 <esp_client_conn+0x180>)
 8002940:	482a      	ldr	r0, [pc, #168]	@ (80029ec <esp_client_conn+0x194>)
 8002942:	f7ff fe17 	bl	8002574 <esp_at_command>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d106      	bne.n	800295a <esp_client_conn+0x102>
            !strstr((char*)response,"STATUS:3")) {
 800294c:	4928      	ldr	r1, [pc, #160]	@ (80029f0 <esp_client_conn+0x198>)
 800294e:	4822      	ldr	r0, [pc, #136]	@ (80029d8 <esp_client_conn+0x180>)
 8002950:	f00b fbd8 	bl	800e104 <strstr>
 8002954:	4603      	mov	r3, r0
        if (esp_at_command((uint8_t*)"AT+CIPSTATUS\r\n",(uint8_t*)response,&length,700)!=0 ||
 8002956:	2b00      	cmp	r3, #0
 8002958:	d102      	bne.n	8002960 <esp_client_conn+0x108>
            return -3; //  
 800295a:	f06f 0302 	mvn.w	r3, #2
 800295e:	e031      	b.n	80029c4 <esp_client_conn+0x16c>
        }
    }

    // 3)  payload 
    char payload[64];
    snprintf(payload,sizeof(payload),"[%s:%s]", LOGID, PASSWD);
 8002960:	4638      	mov	r0, r7
 8002962:	4b24      	ldr	r3, [pc, #144]	@ (80029f4 <esp_client_conn+0x19c>)
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	4b24      	ldr	r3, [pc, #144]	@ (80029f8 <esp_client_conn+0x1a0>)
 8002968:	4a24      	ldr	r2, [pc, #144]	@ (80029fc <esp_client_conn+0x1a4>)
 800296a:	2140      	movs	r1, #64	@ 0x40
 800296c:	f00b f99a 	bl	800dca4 <sniprintf>

    sprintf(at_cmd,"AT+CIPSEND=0,%d\r\n",(int)strlen(payload));
 8002970:	463b      	mov	r3, r7
 8002972:	4618      	mov	r0, r3
 8002974:	f7fd fc94 	bl	80002a0 <strlen>
 8002978:	4603      	mov	r3, r0
 800297a:	461a      	mov	r2, r3
 800297c:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8002980:	491f      	ldr	r1, [pc, #124]	@ (8002a00 <esp_client_conn+0x1a8>)
 8002982:	4618      	mov	r0, r3
 8002984:	f00b f9c4 	bl	800dd10 <siprintf>
    if (esp_at_command((uint8_t*)at_cmd,(uint8_t*)response,&length,3000)!=0) return -4;
 8002988:	f107 02c2 	add.w	r2, r7, #194	@ 0xc2
 800298c:	f107 00c4 	add.w	r0, r7, #196	@ 0xc4
 8002990:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8002994:	4910      	ldr	r1, [pc, #64]	@ (80029d8 <esp_client_conn+0x180>)
 8002996:	f7ff fded 	bl	8002574 <esp_at_command>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <esp_client_conn+0x14e>
 80029a0:	f06f 0303 	mvn.w	r3, #3
 80029a4:	e00e      	b.n	80029c4 <esp_client_conn+0x16c>
    if (esp_at_command((uint8_t*)payload,(uint8_t*)response,&length,3000)!=0) return -5;
 80029a6:	f107 02c2 	add.w	r2, r7, #194	@ 0xc2
 80029aa:	4638      	mov	r0, r7
 80029ac:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80029b0:	4909      	ldr	r1, [pc, #36]	@ (80029d8 <esp_client_conn+0x180>)
 80029b2:	f7ff fddf 	bl	8002574 <esp_at_command>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d002      	beq.n	80029c2 <esp_client_conn+0x16a>
 80029bc:	f06f 0304 	mvn.w	r3, #4
 80029c0:	e000      	b.n	80029c4 <esp_client_conn+0x16c>

    return 0;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	08012894 	.word	0x08012894
 80029d4:	080128a0 	.word	0x080128a0
 80029d8:	2000128c 	.word	0x2000128c
 80029dc:	080128c0 	.word	0x080128c0
 80029e0:	080128c8 	.word	0x080128c8
 80029e4:	080127e0 	.word	0x080127e0
 80029e8:	080128d0 	.word	0x080128d0
 80029ec:	080128d8 	.word	0x080128d8
 80029f0:	080128e8 	.word	0x080128e8
 80029f4:	08012904 	.word	0x08012904
 80029f8:	080128f4 	.word	0x080128f4
 80029fc:	080128fc 	.word	0x080128fc
 8002a00:	0801290c 	.word	0x0801290c

08002a04 <esp_get_status>:


int esp_get_status(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
    // 0 : Link0 connected
    // -1: Link0 not connected
    uint16_t length = 0;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	807b      	strh	r3, [r7, #2]
    int ret = -1;
 8002a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a12:	607b      	str	r3, [r7, #4]

    if (osMutexAcquire(ESP_MutexHandle, 1000) == osOK) {
 8002a14:	4b1c      	ldr	r3, [pc, #112]	@ (8002a88 <esp_get_status+0x84>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f006 fc54 	bl	80092ca <osMutexAcquire>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d129      	bne.n	8002a7c <esp_get_status+0x78>
        if (esp_at_command((uint8_t*)"AT+CIPSTATUS\r\n", (uint8_t*)response, &length, 1500) == 0) {
 8002a28:	1cba      	adds	r2, r7, #2
 8002a2a:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8002a2e:	4917      	ldr	r1, [pc, #92]	@ (8002a8c <esp_get_status+0x88>)
 8002a30:	4817      	ldr	r0, [pc, #92]	@ (8002a90 <esp_get_status+0x8c>)
 8002a32:	f7ff fd9f 	bl	8002574 <esp_at_command>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d11a      	bne.n	8002a72 <esp_get_status+0x6e>
            // MUX=1  "+CIPSTATUS:0,..."   Link0   
            if (strstr((char*)response, "+CIPSTATUS:0") &&
 8002a3c:	4915      	ldr	r1, [pc, #84]	@ (8002a94 <esp_get_status+0x90>)
 8002a3e:	4813      	ldr	r0, [pc, #76]	@ (8002a8c <esp_get_status+0x88>)
 8002a40:	f00b fb60 	bl	800e104 <strstr>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d010      	beq.n	8002a6c <esp_get_status+0x68>
                (strstr((char*)response, "\"TCP\"") || strstr((char*)response, "\"UDP\""))) {
 8002a4a:	4913      	ldr	r1, [pc, #76]	@ (8002a98 <esp_get_status+0x94>)
 8002a4c:	480f      	ldr	r0, [pc, #60]	@ (8002a8c <esp_get_status+0x88>)
 8002a4e:	f00b fb59 	bl	800e104 <strstr>
 8002a52:	4603      	mov	r3, r0
            if (strstr((char*)response, "+CIPSTATUS:0") &&
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d106      	bne.n	8002a66 <esp_get_status+0x62>
                (strstr((char*)response, "\"TCP\"") || strstr((char*)response, "\"UDP\""))) {
 8002a58:	4910      	ldr	r1, [pc, #64]	@ (8002a9c <esp_get_status+0x98>)
 8002a5a:	480c      	ldr	r0, [pc, #48]	@ (8002a8c <esp_get_status+0x88>)
 8002a5c:	f00b fb52 	bl	800e104 <strstr>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d002      	beq.n	8002a6c <esp_get_status+0x68>
                ret = 0;
 8002a66:	2300      	movs	r3, #0
 8002a68:	607b      	str	r3, [r7, #4]
 8002a6a:	e002      	b.n	8002a72 <esp_get_status+0x6e>
            } else {
                ret = -1;
 8002a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a70:	607b      	str	r3, [r7, #4]
            }
        }
        osMutexRelease(ESP_MutexHandle);
 8002a72:	4b05      	ldr	r3, [pc, #20]	@ (8002a88 <esp_get_status+0x84>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f006 fc72 	bl	8009360 <osMutexRelease>
    }
    return ret;
 8002a7c:	687b      	ldr	r3, [r7, #4]
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	20002494 	.word	0x20002494
 8002a8c:	2000128c 	.word	0x2000128c
 8002a90:	080128d8 	.word	0x080128d8
 8002a94:	08012920 	.word	0x08012920
 8002a98:	08012930 	.word	0x08012930
 8002a9c:	08012938 	.word	0x08012938

08002aa0 <drv_esp_init>:

 int drv_esp_init(void)
 {
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
     memset(ip_addr, 0x00, sizeof(ip_addr));
 8002aa6:	2210      	movs	r2, #16
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	4817      	ldr	r0, [pc, #92]	@ (8002b08 <drv_esp_init+0x68>)
 8002aac:	f00b fa82 	bl	800dfb4 <memset>
     memset(&cb_data, 0, sizeof(cb_data));
 8002ab0:	f640 0204 	movw	r2, #2052	@ 0x804
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	4815      	ldr	r0, [pc, #84]	@ (8002b0c <drv_esp_init+0x6c>)
 8002ab8:	f00b fa7c 	bl	800dfb4 <memset>
     HAL_UART_Receive_IT(&huart6, &data, 1);
 8002abc:	2201      	movs	r2, #1
 8002abe:	4914      	ldr	r1, [pc, #80]	@ (8002b10 <drv_esp_init+0x70>)
 8002ac0:	4814      	ldr	r0, [pc, #80]	@ (8002b14 <drv_esp_init+0x74>)
 8002ac2:	f005 fac0 	bl	8008046 <HAL_UART_Receive_IT>

     //   : "AT"  1~3
     for (int i=0 ; i<3 ; i++) {
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	607b      	str	r3, [r7, #4]
 8002aca:	e011      	b.n	8002af0 <drv_esp_init+0x50>
         uint16_t len=0;
 8002acc:	2300      	movs	r3, #0
 8002ace:	807b      	strh	r3, [r7, #2]
         if (esp_at_command((uint8_t*)"AT\r\n",(uint8_t*)response,&len,500)==0) break;
 8002ad0:	1cba      	adds	r2, r7, #2
 8002ad2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002ad6:	4910      	ldr	r1, [pc, #64]	@ (8002b18 <drv_esp_init+0x78>)
 8002ad8:	4810      	ldr	r0, [pc, #64]	@ (8002b1c <drv_esp_init+0x7c>)
 8002ada:	f7ff fd4b 	bl	8002574 <esp_at_command>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d009      	beq.n	8002af8 <drv_esp_init+0x58>
         HAL_Delay(100);
 8002ae4:	2064      	movs	r0, #100	@ 0x64
 8002ae6:	f001 fda3 	bl	8004630 <HAL_Delay>
     for (int i=0 ; i<3 ; i++) {
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	3301      	adds	r3, #1
 8002aee:	607b      	str	r3, [r7, #4]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	ddea      	ble.n	8002acc <drv_esp_init+0x2c>
 8002af6:	e000      	b.n	8002afa <drv_esp_init+0x5a>
         if (esp_at_command((uint8_t*)"AT\r\n",(uint8_t*)response,&len,500)==0) break;
 8002af8:	bf00      	nop
     }
     return esp_reset();
 8002afa:	f7ff fe17 	bl	800272c <esp_reset>
 8002afe:	4603      	mov	r3, r0
 }
 8002b00:	4618      	mov	r0, r3
 8002b02:	3708      	adds	r7, #8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	2000127c 	.word	0x2000127c
 8002b0c:	20001ac4 	.word	0x20001ac4
 8002b10:	20001ac3 	.word	0x20001ac3
 8002b14:	20002434 	.word	0x20002434
 8002b18:	2000128c 	.word	0x2000128c
 8002b1c:	08012940 	.word	0x08012940

08002b20 <reset_func>:

void reset_func()
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
	printf("esp reset... ");
 8002b24:	4808      	ldr	r0, [pc, #32]	@ (8002b48 <reset_func+0x28>)
 8002b26:	f00b f845 	bl	800dbb4 <iprintf>
	if(esp_reset() == 0)
 8002b2a:	f7ff fdff 	bl	800272c <esp_reset>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d103      	bne.n	8002b3c <reset_func+0x1c>
			printf("OK\r\n");
 8002b34:	4805      	ldr	r0, [pc, #20]	@ (8002b4c <reset_func+0x2c>)
 8002b36:	f00b f8ad 	bl	800dc94 <puts>
	else
			printf("fail\r\n");
}
 8002b3a:	e002      	b.n	8002b42 <reset_func+0x22>
			printf("fail\r\n");
 8002b3c:	4804      	ldr	r0, [pc, #16]	@ (8002b50 <reset_func+0x30>)
 8002b3e:	f00b f8a9 	bl	800dc94 <puts>
}
 8002b42:	bf00      	nop
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	08012948 	.word	0x08012948
 8002b4c:	08012958 	.word	0x08012958
 8002b50:	0801295c 	.word	0x0801295c

08002b54 <version_func>:

void version_func()
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
  uint16_t length = 0;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	807b      	strh	r3, [r7, #2]
  printf("esp firmware version\r\n");
 8002b5e:	4813      	ldr	r0, [pc, #76]	@ (8002bac <version_func+0x58>)
 8002b60:	f00b f898 	bl	800dc94 <puts>
  if(esp_at_command((uint8_t *)"AT+GMR\r\n", (uint8_t *)response, &length, 1000) != 0)
 8002b64:	1cba      	adds	r2, r7, #2
 8002b66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b6a:	4911      	ldr	r1, [pc, #68]	@ (8002bb0 <version_func+0x5c>)
 8002b6c:	4811      	ldr	r0, [pc, #68]	@ (8002bb4 <version_func+0x60>)
 8002b6e:	f7ff fd01 	bl	8002574 <esp_at_command>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <version_func+0x2c>
      printf("ap scan command fail\r\n");
 8002b78:	480f      	ldr	r0, [pc, #60]	@ (8002bb8 <version_func+0x64>)
 8002b7a:	f00b f88b 	bl	800dc94 <puts>
  else
  {
      for(int i = 0 ; i < length ; i++)
          printf("%c", response[i]);
  }
}
 8002b7e:	e011      	b.n	8002ba4 <version_func+0x50>
      for(int i = 0 ; i < length ; i++)
 8002b80:	2300      	movs	r3, #0
 8002b82:	607b      	str	r3, [r7, #4]
 8002b84:	e009      	b.n	8002b9a <version_func+0x46>
          printf("%c", response[i]);
 8002b86:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb0 <version_func+0x5c>)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	4413      	add	r3, r2
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f00b f822 	bl	800dbd8 <putchar>
      for(int i = 0 ; i < length ; i++)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	3301      	adds	r3, #1
 8002b98:	607b      	str	r3, [r7, #4]
 8002b9a:	887b      	ldrh	r3, [r7, #2]
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	dbf0      	blt.n	8002b86 <version_func+0x32>
}
 8002ba4:	bf00      	nop
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	08012964 	.word	0x08012964
 8002bb0:	2000128c 	.word	0x2000128c
 8002bb4:	0801297c 	.word	0x0801297c
 8002bb8:	08012988 	.word	0x08012988

08002bbc <ap_conn_func>:

void ap_conn_func(char *ssid, char *passwd)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b096      	sub	sp, #88	@ 0x58
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]
  uint16_t length=0; char at_cmd[MAX_ESP_COMMAND_LEN]={0};
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8002bcc:	f107 0308 	add.w	r3, r7, #8
 8002bd0:	2240      	movs	r2, #64	@ 0x40
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f00b f9ed 	bl	800dfb4 <memset>
  if(!ssid || !passwd){ printf("invalid command : ap_conn <ssid> <passwd>\r\n"); return; }
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d002      	beq.n	8002be6 <ap_conn_func+0x2a>
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d103      	bne.n	8002bee <ap_conn_func+0x32>
 8002be6:	4838      	ldr	r0, [pc, #224]	@ (8002cc8 <ap_conn_func+0x10c>)
 8002be8:	f00b f854 	bl	800dc94 <puts>
 8002bec:	e069      	b.n	8002cc2 <ap_conn_func+0x106>

  esp_at_command((uint8_t*)"AT+CWMODE=1\r\n",(uint8_t*)response,&length,1500);
 8002bee:	f107 024a 	add.w	r2, r7, #74	@ 0x4a
 8002bf2:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8002bf6:	4935      	ldr	r1, [pc, #212]	@ (8002ccc <ap_conn_func+0x110>)
 8002bf8:	4835      	ldr	r0, [pc, #212]	@ (8002cd0 <ap_conn_func+0x114>)
 8002bfa:	f7ff fcbb 	bl	8002574 <esp_at_command>
  esp_at_command((uint8_t*)"AT+CWQAP\r\n",(uint8_t*)response,&length,1500); HAL_Delay(200);
 8002bfe:	f107 024a 	add.w	r2, r7, #74	@ 0x4a
 8002c02:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8002c06:	4931      	ldr	r1, [pc, #196]	@ (8002ccc <ap_conn_func+0x110>)
 8002c08:	4832      	ldr	r0, [pc, #200]	@ (8002cd4 <ap_conn_func+0x118>)
 8002c0a:	f7ff fcb3 	bl	8002574 <esp_at_command>
 8002c0e:	20c8      	movs	r0, #200	@ 0xc8
 8002c10:	f001 fd0e 	bl	8004630 <HAL_Delay>

  sprintf(at_cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, passwd);
 8002c14:	f107 0008 	add.w	r0, r7, #8
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	492e      	ldr	r1, [pc, #184]	@ (8002cd8 <ap_conn_func+0x11c>)
 8002c1e:	f00b f877 	bl	800dd10 <siprintf>
  int rc = esp_at_command((uint8_t*)at_cmd,(uint8_t*)response,&length,30000);
 8002c22:	f107 024a 	add.w	r2, r7, #74	@ 0x4a
 8002c26:	f107 0008 	add.w	r0, r7, #8
 8002c2a:	f247 5330 	movw	r3, #30000	@ 0x7530
 8002c2e:	4927      	ldr	r1, [pc, #156]	@ (8002ccc <ap_conn_func+0x110>)
 8002c30:	f7ff fca0 	bl	8002574 <esp_at_command>
 8002c34:	64f8      	str	r0, [r7, #76]	@ 0x4c
  if (rc!=0) {
 8002c36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d03f      	beq.n	8002cbc <ap_conn_func+0x100>
    int ok=0;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	657b      	str	r3, [r7, #84]	@ 0x54
    for (int i=0;i<10 && !ok;i++){
 8002c40:	2300      	movs	r3, #0
 8002c42:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c44:	e02d      	b.n	8002ca2 <ap_conn_func+0xe6>
      if (esp_at_command((uint8_t*)"AT+CWJAP?\r\n",(uint8_t*)response,&length,1000)==0 &&
 8002c46:	f107 024a 	add.w	r2, r7, #74	@ 0x4a
 8002c4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c4e:	491f      	ldr	r1, [pc, #124]	@ (8002ccc <ap_conn_func+0x110>)
 8002c50:	4822      	ldr	r0, [pc, #136]	@ (8002cdc <ap_conn_func+0x120>)
 8002c52:	f7ff fc8f 	bl	8002574 <esp_at_command>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d11b      	bne.n	8002c94 <ap_conn_func+0xd8>
          strstr(response, "+CWJAP:")) {
 8002c5c:	4920      	ldr	r1, [pc, #128]	@ (8002ce0 <ap_conn_func+0x124>)
 8002c5e:	481b      	ldr	r0, [pc, #108]	@ (8002ccc <ap_conn_func+0x110>)
 8002c60:	f00b fa50 	bl	800e104 <strstr>
 8002c64:	4603      	mov	r3, r0
      if (esp_at_command((uint8_t*)"AT+CWJAP?\r\n",(uint8_t*)response,&length,1000)==0 &&
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d014      	beq.n	8002c94 <ap_conn_func+0xd8>
        if (esp_at_command((uint8_t*)"AT+CIPSTA?\r\n",(uint8_t*)response,&length,1000)==0 &&
 8002c6a:	f107 024a 	add.w	r2, r7, #74	@ 0x4a
 8002c6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c72:	4916      	ldr	r1, [pc, #88]	@ (8002ccc <ap_conn_func+0x110>)
 8002c74:	481b      	ldr	r0, [pc, #108]	@ (8002ce4 <ap_conn_func+0x128>)
 8002c76:	f7ff fc7d 	bl	8002574 <esp_at_command>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d109      	bne.n	8002c94 <ap_conn_func+0xd8>
            !strstr(response, "ip:\"0.0.0.0\"")) { ok=1; break; }
 8002c80:	4919      	ldr	r1, [pc, #100]	@ (8002ce8 <ap_conn_func+0x12c>)
 8002c82:	4812      	ldr	r0, [pc, #72]	@ (8002ccc <ap_conn_func+0x110>)
 8002c84:	f00b fa3e 	bl	800e104 <strstr>
 8002c88:	4603      	mov	r3, r0
        if (esp_at_command((uint8_t*)"AT+CIPSTA?\r\n",(uint8_t*)response,&length,1000)==0 &&
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d102      	bne.n	8002c94 <ap_conn_func+0xd8>
            !strstr(response, "ip:\"0.0.0.0\"")) { ok=1; break; }
 8002c8e:	2301      	movs	r3, #1
 8002c90:	657b      	str	r3, [r7, #84]	@ 0x54
 8002c92:	e00c      	b.n	8002cae <ap_conn_func+0xf2>
      }
      HAL_Delay(1000);
 8002c94:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002c98:	f001 fcca 	bl	8004630 <HAL_Delay>
    for (int i=0;i<10 && !ok;i++){
 8002c9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ca2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ca4:	2b09      	cmp	r3, #9
 8002ca6:	dc02      	bgt.n	8002cae <ap_conn_func+0xf2>
 8002ca8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d0cb      	beq.n	8002c46 <ap_conn_func+0x8a>
    }
    if (!ok){ printf("ap join failed (no SSID/IP)\r\n"); return; }
 8002cae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d103      	bne.n	8002cbc <ap_conn_func+0x100>
 8002cb4:	480d      	ldr	r0, [pc, #52]	@ (8002cec <ap_conn_func+0x130>)
 8002cb6:	f00a ffed 	bl	800dc94 <puts>
 8002cba:	e002      	b.n	8002cc2 <ap_conn_func+0x106>
  }
  printf("WIFI GOT IP\r\n");
 8002cbc:	480c      	ldr	r0, [pc, #48]	@ (8002cf0 <ap_conn_func+0x134>)
 8002cbe:	f00a ffe9 	bl	800dc94 <puts>
}
 8002cc2:	3758      	adds	r7, #88	@ 0x58
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	080129a0 	.word	0x080129a0
 8002ccc:	2000128c 	.word	0x2000128c
 8002cd0:	080129cc 	.word	0x080129cc
 8002cd4:	080129dc 	.word	0x080129dc
 8002cd8:	080129e8 	.word	0x080129e8
 8002cdc:	08012a00 	.word	0x08012a00
 8002ce0:	08012a0c 	.word	0x08012a0c
 8002ce4:	08012828 	.word	0x08012828
 8002ce8:	08012a14 	.word	0x08012a14
 8002cec:	08012a24 	.word	0x08012a24
 8002cf0:	08012a44 	.word	0x08012a44

08002cf4 <HAL_UART_RxCpltCallback>:
  if(esp_get_ip_addr(1) == 0)
      printf("ip_addr = [%s]\r\n", ip_addr);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART6)  // ESP
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a23      	ldr	r2, [pc, #140]	@ (8002d90 <HAL_UART_RxCpltCallback+0x9c>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d117      	bne.n	8002d36 <HAL_UART_RxCpltCallback+0x42>
    {
        if(cb_data.length < MAX_ESP_RX_BUFFER)
 8002d06:	4b23      	ldr	r3, [pc, #140]	@ (8002d94 <HAL_UART_RxCpltCallback+0xa0>)
 8002d08:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 8002d0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d10:	d20c      	bcs.n	8002d2c <HAL_UART_RxCpltCallback+0x38>
        {
            cb_data.buf[cb_data.length++] = data;
 8002d12:	4b20      	ldr	r3, [pc, #128]	@ (8002d94 <HAL_UART_RxCpltCallback+0xa0>)
 8002d14:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 8002d18:	1c5a      	adds	r2, r3, #1
 8002d1a:	b291      	uxth	r1, r2
 8002d1c:	4a1d      	ldr	r2, [pc, #116]	@ (8002d94 <HAL_UART_RxCpltCallback+0xa0>)
 8002d1e:	f8a2 1800 	strh.w	r1, [r2, #2048]	@ 0x800
 8002d22:	461a      	mov	r2, r3
 8002d24:	4b1c      	ldr	r3, [pc, #112]	@ (8002d98 <HAL_UART_RxCpltCallback+0xa4>)
 8002d26:	7819      	ldrb	r1, [r3, #0]
 8002d28:	4b1a      	ldr	r3, [pc, #104]	@ (8002d94 <HAL_UART_RxCpltCallback+0xa0>)
 8002d2a:	5499      	strb	r1, [r3, r2]
        }
        HAL_UART_Receive_IT(huart, &data, 1);
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	491a      	ldr	r1, [pc, #104]	@ (8002d98 <HAL_UART_RxCpltCallback+0xa4>)
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f005 f988 	bl	8008046 <HAL_UART_Receive_IT>
    }

    if(huart->Instance == USART2)  // 
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a18      	ldr	r2, [pc, #96]	@ (8002d9c <HAL_UART_RxCpltCallback+0xa8>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d122      	bne.n	8002d86 <HAL_UART_RxCpltCallback+0x92>
    {
        static int i = 0;
        rx2Data[i] = cdata;
 8002d40:	4b17      	ldr	r3, [pc, #92]	@ (8002da0 <HAL_UART_RxCpltCallback+0xac>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a17      	ldr	r2, [pc, #92]	@ (8002da4 <HAL_UART_RxCpltCallback+0xb0>)
 8002d46:	7811      	ldrb	r1, [r2, #0]
 8002d48:	4a17      	ldr	r2, [pc, #92]	@ (8002da8 <HAL_UART_RxCpltCallback+0xb4>)
 8002d4a:	54d1      	strb	r1, [r2, r3]
        if(rx2Data[i] == '\r')
 8002d4c:	4b14      	ldr	r3, [pc, #80]	@ (8002da0 <HAL_UART_RxCpltCallback+0xac>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a15      	ldr	r2, [pc, #84]	@ (8002da8 <HAL_UART_RxCpltCallback+0xb4>)
 8002d52:	5cd3      	ldrb	r3, [r2, r3]
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b0d      	cmp	r3, #13
 8002d58:	d10b      	bne.n	8002d72 <HAL_UART_RxCpltCallback+0x7e>
        {
            rx2Data[i] = '\0';
 8002d5a:	4b11      	ldr	r3, [pc, #68]	@ (8002da0 <HAL_UART_RxCpltCallback+0xac>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a12      	ldr	r2, [pc, #72]	@ (8002da8 <HAL_UART_RxCpltCallback+0xb4>)
 8002d60:	2100      	movs	r1, #0
 8002d62:	54d1      	strb	r1, [r2, r3]
            rx2Flag = 1;
 8002d64:	4b11      	ldr	r3, [pc, #68]	@ (8002dac <HAL_UART_RxCpltCallback+0xb8>)
 8002d66:	2201      	movs	r2, #1
 8002d68:	701a      	strb	r2, [r3, #0]
            i = 0;
 8002d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8002da0 <HAL_UART_RxCpltCallback+0xac>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]
 8002d70:	e004      	b.n	8002d7c <HAL_UART_RxCpltCallback+0x88>
        }
        else
        {
            i++;
 8002d72:	4b0b      	ldr	r3, [pc, #44]	@ (8002da0 <HAL_UART_RxCpltCallback+0xac>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	3301      	adds	r3, #1
 8002d78:	4a09      	ldr	r2, [pc, #36]	@ (8002da0 <HAL_UART_RxCpltCallback+0xac>)
 8002d7a:	6013      	str	r3, [r2, #0]
        }
        HAL_UART_Receive_IT(huart, &cdata, 1);
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	4909      	ldr	r1, [pc, #36]	@ (8002da4 <HAL_UART_RxCpltCallback+0xb0>)
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f005 f960 	bl	8008046 <HAL_UART_Receive_IT>
    }
}
 8002d86:	bf00      	nop
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	40011400 	.word	0x40011400
 8002d94:	20001ac4 	.word	0x20001ac4
 8002d98:	20001ac3 	.word	0x20001ac3
 8002d9c:	40004400 	.word	0x40004400
 8002da0:	200022c8 	.word	0x200022c8
 8002da4:	20001ac2 	.word	0x20001ac2
 8002da8:	20001a90 	.word	0x20001a90
 8002dac:	20001a8c 	.word	0x20001a8c

08002db0 <AiotClient_Init>:



void AiotClient_Init()
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
	reset_func();
 8002db6:	f7ff feb3 	bl	8002b20 <reset_func>
	version_func();
 8002dba:	f7ff fecb 	bl	8002b54 <version_func>
	//ip_state_func();
	ap_conn_func(SSID,PASS);
 8002dbe:	490a      	ldr	r1, [pc, #40]	@ (8002de8 <AiotClient_Init+0x38>)
 8002dc0:	480a      	ldr	r0, [pc, #40]	@ (8002dec <AiotClient_Init+0x3c>)
 8002dc2:	f7ff fefb 	bl	8002bbc <ap_conn_func>
	request_ip_addr(1);
 8002dc6:	2001      	movs	r0, #1
 8002dc8:	f7ff fcd0 	bl	800276c <request_ip_addr>

    //   ON
	uint16_t length = 0;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	80fb      	strh	r3, [r7, #6]
	esp_at_command((uint8_t*)"AT+CIPMUX=1\r\n", (uint8_t*)response, &length, 1000);
 8002dd0:	1dba      	adds	r2, r7, #6
 8002dd2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dd6:	4906      	ldr	r1, [pc, #24]	@ (8002df0 <AiotClient_Init+0x40>)
 8002dd8:	4806      	ldr	r0, [pc, #24]	@ (8002df4 <AiotClient_Init+0x44>)
 8002dda:	f7ff fbcb 	bl	8002574 <esp_at_command>

	//esp_client_conn();
	//esp_get_status();
}
 8002dde:	bf00      	nop
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	08012a8c 	.word	0x08012a8c
 8002dec:	08012a98 	.word	0x08012a98
 8002df0:	2000128c 	.word	0x2000128c
 8002df4:	08012aa0 	.word	0x08012aa0

08002df8 <drv_uart_init>:
}


//==================uart2=========================
int drv_uart_init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, &cdata,1);
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	4903      	ldr	r1, [pc, #12]	@ (8002e0c <drv_uart_init+0x14>)
 8002e00:	4803      	ldr	r0, [pc, #12]	@ (8002e10 <drv_uart_init+0x18>)
 8002e02:	f005 f920 	bl	8008046 <HAL_UART_Receive_IT>
    return 0;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	20001ac2 	.word	0x20001ac2
 8002e10:	200023ec 	.word	0x200023ec

08002e14 <__io_putchar>:
        return -1;

    return 0;
}
int __io_putchar(int ch)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
    if(HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
 8002e1c:	1d39      	adds	r1, r7, #4
 8002e1e:	230a      	movs	r3, #10
 8002e20:	2201      	movs	r2, #1
 8002e22:	4807      	ldr	r0, [pc, #28]	@ (8002e40 <__io_putchar+0x2c>)
 8002e24:	f005 f884 	bl	8007f30 <HAL_UART_Transmit>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <__io_putchar+0x1e>
        return ch;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	e001      	b.n	8002e36 <__io_putchar+0x22>
    return -1;
 8002e32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	200023ec 	.word	0x200023ec

08002e44 <parse_cipsntptime_line>:

// AT+CIPSNTPTIME?    
int parse_cipsntptime_line(const char *line, time_t *epoch_out)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b09a      	sub	sp, #104	@ 0x68
 8002e48:	af06      	add	r7, sp, #24
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	6039      	str	r1, [r7, #0]
    // : +CIPSNTPTIME:Thu Aug 17 15:24:30 2023
    struct tm tm_info;
    memset(&tm_info, 0, sizeof(struct tm));
 8002e4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e52:	2224      	movs	r2, #36	@ 0x24
 8002e54:	2100      	movs	r1, #0
 8002e56:	4618      	mov	r0, r3
 8002e58:	f00b f8ac 	bl	800dfb4 <memset>

    if (strstr(line, "+CIPSNTPTIME:") == NULL)
 8002e5c:	4969      	ldr	r1, [pc, #420]	@ (8003004 <parse_cipsntptime_line+0x1c0>)
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f00b f950 	bl	800e104 <strstr>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d102      	bne.n	8002e70 <parse_cipsntptime_line+0x2c>
        return -1;
 8002e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e6e:	e0c5      	b.n	8002ffc <parse_cipsntptime_line+0x1b8>

    //  
    char weekday[4], month[4];
    int day, year, hour, min, sec;

    int ret = sscanf(line, "+CIPSNTPTIME:%3s %3s %d %d:%d:%d %d",
 8002e70:	f107 0120 	add.w	r1, r7, #32
 8002e74:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8002e78:	f107 0318 	add.w	r3, r7, #24
 8002e7c:	9304      	str	r3, [sp, #16]
 8002e7e:	f107 030c 	add.w	r3, r7, #12
 8002e82:	9303      	str	r3, [sp, #12]
 8002e84:	f107 0310 	add.w	r3, r7, #16
 8002e88:	9302      	str	r3, [sp, #8]
 8002e8a:	f107 0314 	add.w	r3, r7, #20
 8002e8e:	9301      	str	r3, [sp, #4]
 8002e90:	f107 031c 	add.w	r3, r7, #28
 8002e94:	9300      	str	r3, [sp, #0]
 8002e96:	460b      	mov	r3, r1
 8002e98:	495b      	ldr	r1, [pc, #364]	@ (8003008 <parse_cipsntptime_line+0x1c4>)
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f00a ff5a 	bl	800dd54 <siscanf>
 8002ea0:	64f8      	str	r0, [r7, #76]	@ 0x4c
                     weekday, month, &day, &hour, &min, &sec, &year);

    if (ret == 7)
 8002ea2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ea4:	2b07      	cmp	r3, #7
 8002ea6:	f040 80a7 	bne.w	8002ff8 <parse_cipsntptime_line+0x1b4>
    {
        if (strcmp(month, "Jan") == 0) tm_info.tm_mon = 0;
 8002eaa:	f107 0320 	add.w	r3, r7, #32
 8002eae:	4957      	ldr	r1, [pc, #348]	@ (800300c <parse_cipsntptime_line+0x1c8>)
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7fd f995 	bl	80001e0 <strcmp>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d102      	bne.n	8002ec2 <parse_cipsntptime_line+0x7e>
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ec0:	e082      	b.n	8002fc8 <parse_cipsntptime_line+0x184>
        else if (strcmp(month, "Feb") == 0) tm_info.tm_mon = 1;
 8002ec2:	f107 0320 	add.w	r3, r7, #32
 8002ec6:	4952      	ldr	r1, [pc, #328]	@ (8003010 <parse_cipsntptime_line+0x1cc>)
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7fd f989 	bl	80001e0 <strcmp>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d102      	bne.n	8002eda <parse_cipsntptime_line+0x96>
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ed8:	e076      	b.n	8002fc8 <parse_cipsntptime_line+0x184>
        else if (strcmp(month, "Mar") == 0) tm_info.tm_mon = 2;
 8002eda:	f107 0320 	add.w	r3, r7, #32
 8002ede:	494d      	ldr	r1, [pc, #308]	@ (8003014 <parse_cipsntptime_line+0x1d0>)
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7fd f97d 	bl	80001e0 <strcmp>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d102      	bne.n	8002ef2 <parse_cipsntptime_line+0xae>
 8002eec:	2302      	movs	r3, #2
 8002eee:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ef0:	e06a      	b.n	8002fc8 <parse_cipsntptime_line+0x184>
        else if (strcmp(month, "Apr") == 0) tm_info.tm_mon = 3;
 8002ef2:	f107 0320 	add.w	r3, r7, #32
 8002ef6:	4948      	ldr	r1, [pc, #288]	@ (8003018 <parse_cipsntptime_line+0x1d4>)
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7fd f971 	bl	80001e0 <strcmp>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d102      	bne.n	8002f0a <parse_cipsntptime_line+0xc6>
 8002f04:	2303      	movs	r3, #3
 8002f06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f08:	e05e      	b.n	8002fc8 <parse_cipsntptime_line+0x184>
        else if (strcmp(month, "May") == 0) tm_info.tm_mon = 4;
 8002f0a:	f107 0320 	add.w	r3, r7, #32
 8002f0e:	4943      	ldr	r1, [pc, #268]	@ (800301c <parse_cipsntptime_line+0x1d8>)
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7fd f965 	bl	80001e0 <strcmp>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d102      	bne.n	8002f22 <parse_cipsntptime_line+0xde>
 8002f1c:	2304      	movs	r3, #4
 8002f1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f20:	e052      	b.n	8002fc8 <parse_cipsntptime_line+0x184>
        else if (strcmp(month, "Jun") == 0) tm_info.tm_mon = 5;
 8002f22:	f107 0320 	add.w	r3, r7, #32
 8002f26:	493e      	ldr	r1, [pc, #248]	@ (8003020 <parse_cipsntptime_line+0x1dc>)
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7fd f959 	bl	80001e0 <strcmp>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d102      	bne.n	8002f3a <parse_cipsntptime_line+0xf6>
 8002f34:	2305      	movs	r3, #5
 8002f36:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f38:	e046      	b.n	8002fc8 <parse_cipsntptime_line+0x184>
        else if (strcmp(month, "Jul") == 0) tm_info.tm_mon = 6;
 8002f3a:	f107 0320 	add.w	r3, r7, #32
 8002f3e:	4939      	ldr	r1, [pc, #228]	@ (8003024 <parse_cipsntptime_line+0x1e0>)
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7fd f94d 	bl	80001e0 <strcmp>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d102      	bne.n	8002f52 <parse_cipsntptime_line+0x10e>
 8002f4c:	2306      	movs	r3, #6
 8002f4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f50:	e03a      	b.n	8002fc8 <parse_cipsntptime_line+0x184>
        else if (strcmp(month, "Aug") == 0) tm_info.tm_mon = 7;
 8002f52:	f107 0320 	add.w	r3, r7, #32
 8002f56:	4934      	ldr	r1, [pc, #208]	@ (8003028 <parse_cipsntptime_line+0x1e4>)
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7fd f941 	bl	80001e0 <strcmp>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d102      	bne.n	8002f6a <parse_cipsntptime_line+0x126>
 8002f64:	2307      	movs	r3, #7
 8002f66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f68:	e02e      	b.n	8002fc8 <parse_cipsntptime_line+0x184>
        else if (strcmp(month, "Sep") == 0) tm_info.tm_mon = 8;
 8002f6a:	f107 0320 	add.w	r3, r7, #32
 8002f6e:	492f      	ldr	r1, [pc, #188]	@ (800302c <parse_cipsntptime_line+0x1e8>)
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7fd f935 	bl	80001e0 <strcmp>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d102      	bne.n	8002f82 <parse_cipsntptime_line+0x13e>
 8002f7c:	2308      	movs	r3, #8
 8002f7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f80:	e022      	b.n	8002fc8 <parse_cipsntptime_line+0x184>
        else if (strcmp(month, "Oct") == 0) tm_info.tm_mon = 9;
 8002f82:	f107 0320 	add.w	r3, r7, #32
 8002f86:	492a      	ldr	r1, [pc, #168]	@ (8003030 <parse_cipsntptime_line+0x1ec>)
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7fd f929 	bl	80001e0 <strcmp>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d102      	bne.n	8002f9a <parse_cipsntptime_line+0x156>
 8002f94:	2309      	movs	r3, #9
 8002f96:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f98:	e016      	b.n	8002fc8 <parse_cipsntptime_line+0x184>
        else if (strcmp(month, "Nov") == 0) tm_info.tm_mon = 10;
 8002f9a:	f107 0320 	add.w	r3, r7, #32
 8002f9e:	4925      	ldr	r1, [pc, #148]	@ (8003034 <parse_cipsntptime_line+0x1f0>)
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7fd f91d 	bl	80001e0 <strcmp>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d102      	bne.n	8002fb2 <parse_cipsntptime_line+0x16e>
 8002fac:	230a      	movs	r3, #10
 8002fae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002fb0:	e00a      	b.n	8002fc8 <parse_cipsntptime_line+0x184>
        else if (strcmp(month, "Dec") == 0) tm_info.tm_mon = 11;
 8002fb2:	f107 0320 	add.w	r3, r7, #32
 8002fb6:	4920      	ldr	r1, [pc, #128]	@ (8003038 <parse_cipsntptime_line+0x1f4>)
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7fd f911 	bl	80001e0 <strcmp>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d101      	bne.n	8002fc8 <parse_cipsntptime_line+0x184>
 8002fc4:	230b      	movs	r3, #11
 8002fc6:	63bb      	str	r3, [r7, #56]	@ 0x38

        tm_info.tm_mday = day;
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	637b      	str	r3, [r7, #52]	@ 0x34
        tm_info.tm_hour = hour;
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	633b      	str	r3, [r7, #48]	@ 0x30
        tm_info.tm_min  = min;
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        tm_info.tm_sec  = sec;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
        tm_info.tm_year = year - 1900;
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	f2a3 736c 	subw	r3, r3, #1900	@ 0x76c
 8002fde:	63fb      	str	r3, [r7, #60]	@ 0x3c

        *epoch_out = mktime(&tm_info);
 8002fe0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f00b fa8d 	bl	800e504 <mktime>
 8002fea:	4602      	mov	r2, r0
 8002fec:	460b      	mov	r3, r1
 8002fee:	6839      	ldr	r1, [r7, #0]
 8002ff0:	e9c1 2300 	strd	r2, r3, [r1]
        return 0;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	e001      	b.n	8002ffc <parse_cipsntptime_line+0x1b8>
    }
    return -1;
 8002ff8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3750      	adds	r7, #80	@ 0x50
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	08012ab0 	.word	0x08012ab0
 8003008:	08012ac0 	.word	0x08012ac0
 800300c:	08012ae4 	.word	0x08012ae4
 8003010:	08012ae8 	.word	0x08012ae8
 8003014:	08012aec 	.word	0x08012aec
 8003018:	08012af0 	.word	0x08012af0
 800301c:	08012af4 	.word	0x08012af4
 8003020:	08012af8 	.word	0x08012af8
 8003024:	08012afc 	.word	0x08012afc
 8003028:	08012b00 	.word	0x08012b00
 800302c:	08012b04 	.word	0x08012b04
 8003030:	08012b08 	.word	0x08012b08
 8003034:	08012b0c 	.word	0x08012b0c
 8003038:	08012b10 	.word	0x08012b10

0800303c <esp_ntp_config>:

int esp_ntp_config(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b0a0      	sub	sp, #128	@ 0x80
 8003040:	af00      	add	r7, sp, #0
    char cmd[128];
    sprintf(cmd, "AT+CIPSNTPCFG=1,9,\"%s\"\r\n", NTP_SERVER);
 8003042:	463b      	mov	r3, r7
 8003044:	4a0f      	ldr	r2, [pc, #60]	@ (8003084 <esp_ntp_config+0x48>)
 8003046:	4910      	ldr	r1, [pc, #64]	@ (8003088 <esp_ntp_config+0x4c>)
 8003048:	4618      	mov	r0, r3
 800304a:	f00a fe61 	bl	800dd10 <siprintf>
    if(HAL_UART_Transmit(&huart6, (uint8_t *)cmd, strlen(cmd), 100) != HAL_OK)
 800304e:	463b      	mov	r3, r7
 8003050:	4618      	mov	r0, r3
 8003052:	f7fd f925 	bl	80002a0 <strlen>
 8003056:	4603      	mov	r3, r0
 8003058:	b29a      	uxth	r2, r3
 800305a:	4639      	mov	r1, r7
 800305c:	2364      	movs	r3, #100	@ 0x64
 800305e:	480b      	ldr	r0, [pc, #44]	@ (800308c <esp_ntp_config+0x50>)
 8003060:	f004 ff66 	bl	8007f30 <HAL_UART_Transmit>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d002      	beq.n	8003070 <esp_ntp_config+0x34>
        return -1;
 800306a:	f04f 33ff 	mov.w	r3, #4294967295
 800306e:	e004      	b.n	800307a <esp_ntp_config+0x3e>

    vTaskDelay(pdMS_TO_TICKS(2000)); //   
 8003070:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003074:	f007 fbd6 	bl	800a824 <vTaskDelay>
    return 0;
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3780      	adds	r7, #128	@ 0x80
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	08012b14 	.word	0x08012b14
 8003088:	08012b28 	.word	0x08012b28
 800308c:	20002434 	.word	0x20002434

08003090 <esp_is_wifi_ready>:
    return 0;
}

// esp.c
int esp_is_wifi_ready(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 8003096:	2300      	movs	r3, #0
 8003098:	807b      	strh	r3, [r7, #2]
    int ok = 0;
 800309a:	2300      	movs	r3, #0
 800309c:	607b      	str	r3, [r7, #4]

    if (osMutexAcquire(ESP_MutexHandle, 1000) == osOK) {
 800309e:	4b1c      	ldr	r3, [pc, #112]	@ (8003110 <esp_is_wifi_ready+0x80>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80030a6:	4618      	mov	r0, r3
 80030a8:	f006 f90f 	bl	80092ca <osMutexAcquire>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d128      	bne.n	8003104 <esp_is_wifi_ready+0x74>
        if (esp_at_command((uint8_t*)"AT+CWJAP?\r\n",(uint8_t*)response,&length,1000)==0 &&
 80030b2:	1cba      	adds	r2, r7, #2
 80030b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030b8:	4916      	ldr	r1, [pc, #88]	@ (8003114 <esp_is_wifi_ready+0x84>)
 80030ba:	4817      	ldr	r0, [pc, #92]	@ (8003118 <esp_is_wifi_ready+0x88>)
 80030bc:	f7ff fa5a 	bl	8002574 <esp_at_command>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d119      	bne.n	80030fa <esp_is_wifi_ready+0x6a>
            strstr((char*)response, "+CWJAP:")) {
 80030c6:	4915      	ldr	r1, [pc, #84]	@ (800311c <esp_is_wifi_ready+0x8c>)
 80030c8:	4812      	ldr	r0, [pc, #72]	@ (8003114 <esp_is_wifi_ready+0x84>)
 80030ca:	f00b f81b 	bl	800e104 <strstr>
 80030ce:	4603      	mov	r3, r0
        if (esp_at_command((uint8_t*)"AT+CWJAP?\r\n",(uint8_t*)response,&length,1000)==0 &&
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d012      	beq.n	80030fa <esp_is_wifi_ready+0x6a>
            if (esp_at_command((uint8_t*)"AT+CIPSTA?\r\n",(uint8_t*)response,&length,1000)==0 &&
 80030d4:	1cba      	adds	r2, r7, #2
 80030d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030da:	490e      	ldr	r1, [pc, #56]	@ (8003114 <esp_is_wifi_ready+0x84>)
 80030dc:	4810      	ldr	r0, [pc, #64]	@ (8003120 <esp_is_wifi_ready+0x90>)
 80030de:	f7ff fa49 	bl	8002574 <esp_at_command>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d108      	bne.n	80030fa <esp_is_wifi_ready+0x6a>
                !strstr((char*)response, "ip:\"0.0.0.0\"")) {
 80030e8:	490e      	ldr	r1, [pc, #56]	@ (8003124 <esp_is_wifi_ready+0x94>)
 80030ea:	480a      	ldr	r0, [pc, #40]	@ (8003114 <esp_is_wifi_ready+0x84>)
 80030ec:	f00b f80a 	bl	800e104 <strstr>
 80030f0:	4603      	mov	r3, r0
            if (esp_at_command((uint8_t*)"AT+CIPSTA?\r\n",(uint8_t*)response,&length,1000)==0 &&
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <esp_is_wifi_ready+0x6a>
                ok = 1;
 80030f6:	2301      	movs	r3, #1
 80030f8:	607b      	str	r3, [r7, #4]
            }
        }
        osMutexRelease(ESP_MutexHandle);
 80030fa:	4b05      	ldr	r3, [pc, #20]	@ (8003110 <esp_is_wifi_ready+0x80>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4618      	mov	r0, r3
 8003100:	f006 f92e 	bl	8009360 <osMutexRelease>
    }
    return ok;
 8003104:	687b      	ldr	r3, [r7, #4]
}
 8003106:	4618      	mov	r0, r3
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	20002494 	.word	0x20002494
 8003114:	2000128c 	.word	0x2000128c
 8003118:	08012a00 	.word	0x08012a00
 800311c:	08012a0c 	.word	0x08012a0c
 8003120:	08012828 	.word	0x08012828
 8003124:	08012a14 	.word	0x08012a14

08003128 <LCD_Init>:
//  
static uint8_t backlight = 0x08; //   ON

// 
void LCD_Init(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
    HAL_Delay(50);  //   
 800312c:	2032      	movs	r0, #50	@ 0x32
 800312e:	f001 fa7f 	bl	8004630 <HAL_Delay>

    // 4   
    LCD_Write4Bits(0x30);
 8003132:	2030      	movs	r0, #48	@ 0x30
 8003134:	f000 f8b1 	bl	800329a <LCD_Write4Bits>
    HAL_Delay(5);
 8003138:	2005      	movs	r0, #5
 800313a:	f001 fa79 	bl	8004630 <HAL_Delay>
    LCD_Write4Bits(0x30);
 800313e:	2030      	movs	r0, #48	@ 0x30
 8003140:	f000 f8ab 	bl	800329a <LCD_Write4Bits>
    HAL_Delay(5);
 8003144:	2005      	movs	r0, #5
 8003146:	f001 fa73 	bl	8004630 <HAL_Delay>
    LCD_Write4Bits(0x30);
 800314a:	2030      	movs	r0, #48	@ 0x30
 800314c:	f000 f8a5 	bl	800329a <LCD_Write4Bits>
    HAL_Delay(5);
 8003150:	2005      	movs	r0, #5
 8003152:	f001 fa6d 	bl	8004630 <HAL_Delay>
    LCD_Write4Bits(0x20);  // 4bit 
 8003156:	2020      	movs	r0, #32
 8003158:	f000 f89f 	bl	800329a <LCD_Write4Bits>

    //  
    LCD_SendCmd(LCD_CMD_FUNCTION_SET | LCD_FUNCTION_2LINE | LCD_FUNCTION_5x8);
 800315c:	2028      	movs	r0, #40	@ 0x28
 800315e:	f000 f84f 	bl	8003200 <LCD_SendCmd>
    //  
    LCD_SendCmd(LCD_CMD_DISPLAY_CTRL | LCD_DISPLAY_ON | LCD_CURSOR_OFF | LCD_BLINK_OFF);
 8003162:	200c      	movs	r0, #12
 8003164:	f000 f84c 	bl	8003200 <LCD_SendCmd>
    //  
    LCD_Clear();
 8003168:	f000 f808 	bl	800317c <LCD_Clear>
    //   
    LCD_SendCmd(LCD_CMD_ENTRY_MODE | LCD_ENTRY_LEFT | LCD_ENTRY_SHIFT_DEC);
 800316c:	2006      	movs	r0, #6
 800316e:	f000 f847 	bl	8003200 <LCD_SendCmd>

    HAL_Delay(100);
 8003172:	2064      	movs	r0, #100	@ 0x64
 8003174:	f001 fa5c 	bl	8004630 <HAL_Delay>
}
 8003178:	bf00      	nop
 800317a:	bd80      	pop	{r7, pc}

0800317c <LCD_Clear>:

void LCD_Clear(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
    LCD_SendCmd(LCD_CMD_CLEAR);
 8003180:	2001      	movs	r0, #1
 8003182:	f000 f83d 	bl	8003200 <LCD_SendCmd>
    HAL_Delay(2);
 8003186:	2002      	movs	r0, #2
 8003188:	f001 fa52 	bl	8004630 <HAL_Delay>
}
 800318c:	bf00      	nop
 800318e:	bd80      	pop	{r7, pc}

08003190 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	4603      	mov	r3, r0
 8003198:	460a      	mov	r2, r1
 800319a:	71fb      	strb	r3, [r7, #7]
 800319c:	4613      	mov	r3, r2
 800319e:	71bb      	strb	r3, [r7, #6]
    static uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
    if (row > 1) row = 1; // 1602 2
 80031a0:	79fb      	ldrb	r3, [r7, #7]
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d901      	bls.n	80031aa <LCD_SetCursor+0x1a>
 80031a6:	2301      	movs	r3, #1
 80031a8:	71fb      	strb	r3, [r7, #7]
    LCD_SendCmd(LCD_CMD_SET_DDRAM | (col + row_offsets[row]));
 80031aa:	79fb      	ldrb	r3, [r7, #7]
 80031ac:	4a08      	ldr	r2, [pc, #32]	@ (80031d0 <LCD_SetCursor+0x40>)
 80031ae:	5cd2      	ldrb	r2, [r2, r3]
 80031b0:	79bb      	ldrb	r3, [r7, #6]
 80031b2:	4413      	add	r3, r2
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	b25b      	sxtb	r3, r3
 80031b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80031bc:	b25b      	sxtb	r3, r3
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	4618      	mov	r0, r3
 80031c2:	f000 f81d 	bl	8003200 <LCD_SendCmd>
}
 80031c6:	bf00      	nop
 80031c8:	3708      	adds	r7, #8
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	2000000c 	.word	0x2000000c

080031d4 <LCD_Print>:

void LCD_Print(const char *str)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
    while (*str) {
 80031dc:	e007      	b.n	80031ee <LCD_Print+0x1a>
        LCD_SendData((uint8_t)(*str));
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f000 f81a 	bl	800321c <LCD_SendData>
        str++;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	3301      	adds	r3, #1
 80031ec:	607b      	str	r3, [r7, #4]
    while (*str) {
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d1f3      	bne.n	80031de <LCD_Print+0xa>
    }
}
 80031f6:	bf00      	nop
 80031f8:	bf00      	nop
 80031fa:	3708      	adds	r7, #8
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <LCD_SendCmd>:
    LCD_Print(buf);
}

//   ===========================
static void LCD_SendCmd(uint8_t cmd)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	4603      	mov	r3, r0
 8003208:	71fb      	strb	r3, [r7, #7]
    LCD_Send(cmd, 0);
 800320a:	79fb      	ldrb	r3, [r7, #7]
 800320c:	2100      	movs	r1, #0
 800320e:	4618      	mov	r0, r3
 8003210:	f000 f812 	bl	8003238 <LCD_Send>
}
 8003214:	bf00      	nop
 8003216:	3708      	adds	r7, #8
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <LCD_SendData>:

static void LCD_SendData(uint8_t data)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	4603      	mov	r3, r0
 8003224:	71fb      	strb	r3, [r7, #7]
    LCD_Send(data, 1);
 8003226:	79fb      	ldrb	r3, [r7, #7]
 8003228:	2101      	movs	r1, #1
 800322a:	4618      	mov	r0, r3
 800322c:	f000 f804 	bl	8003238 <LCD_Send>
}
 8003230:	bf00      	nop
 8003232:	3708      	adds	r7, #8
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <LCD_Send>:

static void LCD_Send(uint8_t data, uint8_t mode)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	4603      	mov	r3, r0
 8003240:	460a      	mov	r2, r1
 8003242:	71fb      	strb	r3, [r7, #7]
 8003244:	4613      	mov	r3, r2
 8003246:	71bb      	strb	r3, [r7, #6]
    uint8_t highNib = data & 0xF0;
 8003248:	79fb      	ldrb	r3, [r7, #7]
 800324a:	f023 030f 	bic.w	r3, r3, #15
 800324e:	73fb      	strb	r3, [r7, #15]
    uint8_t lowNib  = (data << 4) & 0xF0;
 8003250:	79fb      	ldrb	r3, [r7, #7]
 8003252:	011b      	lsls	r3, r3, #4
 8003254:	73bb      	strb	r3, [r7, #14]

    LCD_Write4Bits(highNib | (mode ? 0x01 : 0x00));
 8003256:	79bb      	ldrb	r3, [r7, #6]
 8003258:	2b00      	cmp	r3, #0
 800325a:	bf14      	ite	ne
 800325c:	2301      	movne	r3, #1
 800325e:	2300      	moveq	r3, #0
 8003260:	b2db      	uxtb	r3, r3
 8003262:	b25a      	sxtb	r2, r3
 8003264:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003268:	4313      	orrs	r3, r2
 800326a:	b25b      	sxtb	r3, r3
 800326c:	b2db      	uxtb	r3, r3
 800326e:	4618      	mov	r0, r3
 8003270:	f000 f813 	bl	800329a <LCD_Write4Bits>
    LCD_Write4Bits(lowNib  | (mode ? 0x01 : 0x00));
 8003274:	79bb      	ldrb	r3, [r7, #6]
 8003276:	2b00      	cmp	r3, #0
 8003278:	bf14      	ite	ne
 800327a:	2301      	movne	r3, #1
 800327c:	2300      	moveq	r3, #0
 800327e:	b2db      	uxtb	r3, r3
 8003280:	b25a      	sxtb	r2, r3
 8003282:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003286:	4313      	orrs	r3, r2
 8003288:	b25b      	sxtb	r3, r3
 800328a:	b2db      	uxtb	r3, r3
 800328c:	4618      	mov	r0, r3
 800328e:	f000 f804 	bl	800329a <LCD_Write4Bits>
}
 8003292:	bf00      	nop
 8003294:	3710      	adds	r7, #16
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}

0800329a <LCD_Write4Bits>:

static void LCD_Write4Bits(uint8_t data)
{
 800329a:	b580      	push	{r7, lr}
 800329c:	b082      	sub	sp, #8
 800329e:	af00      	add	r7, sp, #0
 80032a0:	4603      	mov	r3, r0
 80032a2:	71fb      	strb	r3, [r7, #7]
    LCD_ExpanderWrite(data);
 80032a4:	79fb      	ldrb	r3, [r7, #7]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f000 f808 	bl	80032bc <LCD_ExpanderWrite>
    LCD_PulseEnable(data);
 80032ac:	79fb      	ldrb	r3, [r7, #7]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f000 f820 	bl	80032f4 <LCD_PulseEnable>
}
 80032b4:	bf00      	nop
 80032b6:	3708      	adds	r7, #8
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <LCD_ExpanderWrite>:

static void LCD_ExpanderWrite(uint8_t data)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b086      	sub	sp, #24
 80032c0:	af02      	add	r7, sp, #8
 80032c2:	4603      	mov	r3, r0
 80032c4:	71fb      	strb	r3, [r7, #7]
    uint8_t val = data | backlight;
 80032c6:	4b09      	ldr	r3, [pc, #36]	@ (80032ec <LCD_ExpanderWrite+0x30>)
 80032c8:	781a      	ldrb	r2, [r3, #0]
 80032ca:	79fb      	ldrb	r3, [r7, #7]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(&hi2c1, LCD_I2C_ADDR, &val, 1, 10);
 80032d2:	f107 020f 	add.w	r2, r7, #15
 80032d6:	230a      	movs	r3, #10
 80032d8:	9300      	str	r3, [sp, #0]
 80032da:	2301      	movs	r3, #1
 80032dc:	214e      	movs	r1, #78	@ 0x4e
 80032de:	4804      	ldr	r0, [pc, #16]	@ (80032f0 <LCD_ExpanderWrite+0x34>)
 80032e0:	f001 fe50 	bl	8004f84 <HAL_I2C_Master_Transmit>
}
 80032e4:	bf00      	nop
 80032e6:	3710      	adds	r7, #16
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	20000008 	.word	0x20000008
 80032f0:	200022d8 	.word	0x200022d8

080032f4 <LCD_PulseEnable>:

static void LCD_PulseEnable(uint8_t data)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	4603      	mov	r3, r0
 80032fc:	71fb      	strb	r3, [r7, #7]
    LCD_ExpanderWrite(data | 0x04); // EN=1
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	f043 0304 	orr.w	r3, r3, #4
 8003304:	b2db      	uxtb	r3, r3
 8003306:	4618      	mov	r0, r3
 8003308:	f7ff ffd8 	bl	80032bc <LCD_ExpanderWrite>
    HAL_Delay(1);
 800330c:	2001      	movs	r0, #1
 800330e:	f001 f98f 	bl	8004630 <HAL_Delay>
    LCD_ExpanderWrite(data & ~0x04); // EN=0
 8003312:	79fb      	ldrb	r3, [r7, #7]
 8003314:	f023 0304 	bic.w	r3, r3, #4
 8003318:	b2db      	uxtb	r3, r3
 800331a:	4618      	mov	r0, r3
 800331c:	f7ff ffce 	bl	80032bc <LCD_ExpanderWrite>
    HAL_Delay(1);
 8003320:	2001      	movs	r0, #1
 8003322:	f001 f985 	bl	8004630 <HAL_Delay>
}
 8003326:	bf00      	nop
 8003328:	3708      	adds	r7, #8
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
	...

08003330 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  int ret = 0;
 8003336:	2300      	movs	r3, #0
 8003338:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800333a:	f001 f907 	bl	800454c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800333e:	f000 f8ad 	bl	800349c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003342:	f000 fafd 	bl	8003940 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003346:	f000 faa7 	bl	8003898 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 800334a:	f000 facf 	bl	80038ec <MX_USART6_UART_Init>
  MX_RTC_Init();
 800334e:	f000 f93f 	bl	80035d0 <MX_RTC_Init>
  MX_I2C1_Init();
 8003352:	f000 f90f 	bl	8003574 <MX_I2C1_Init>
  MX_TIM1_Init();
 8003356:	f000 f9fd 	bl	8003754 <MX_TIM1_Init>
  MX_SPI1_Init();
 800335a:	f000 f9c5 	bl	80036e8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  Servo_Init();
 800335e:	f7fe fbb7 	bl	8001ad0 <Servo_Init>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003362:	2100      	movs	r1, #0
 8003364:	4832      	ldr	r0, [pc, #200]	@ (8003430 <main+0x100>)
 8003366:	f003 ffc7 	bl	80072f8 <HAL_TIM_PWM_Start>
  printf("Start main() - wifi\r\n");
 800336a:	4832      	ldr	r0, [pc, #200]	@ (8003434 <main+0x104>)
 800336c:	f00a fc92 	bl	800dc94 <puts>
  ret |= drv_uart_init();
 8003370:	f7ff fd42 	bl	8002df8 <drv_uart_init>
 8003374:	4602      	mov	r2, r0
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4313      	orrs	r3, r2
 800337a:	607b      	str	r3, [r7, #4]
  ret |= drv_esp_init();
 800337c:	f7ff fb90 	bl	8002aa0 <drv_esp_init>
 8003380:	4602      	mov	r2, r0
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4313      	orrs	r3, r2
 8003386:	607b      	str	r3, [r7, #4]
  if(ret != 0)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d004      	beq.n	8003398 <main+0x68>
  {
	  printf("Esp response error\r\n");
 800338e:	482a      	ldr	r0, [pc, #168]	@ (8003438 <main+0x108>)
 8003390:	f00a fc80 	bl	800dc94 <puts>
	  Error_Handler();
 8003394:	f000 fb6c 	bl	8003a70 <Error_Handler>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003398:	f005 fe1a 	bl	8008fd0 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of ESP_Mutex */
  ESP_MutexHandle = osMutexNew(&ESP_Mutex_attributes);
 800339c:	4827      	ldr	r0, [pc, #156]	@ (800343c <main+0x10c>)
 800339e:	f005 ff0e 	bl	80091be <osMutexNew>
 80033a2:	4603      	mov	r3, r0
 80033a4:	4a26      	ldr	r2, [pc, #152]	@ (8003440 <main+0x110>)
 80033a6:	6013      	str	r3, [r2, #0]

  /* creation of NTP_Mutex */
  NTP_MutexHandle = osMutexNew(&NTP_Mutex_attributes);
 80033a8:	4826      	ldr	r0, [pc, #152]	@ (8003444 <main+0x114>)
 80033aa:	f005 ff08 	bl	80091be <osMutexNew>
 80033ae:	4603      	mov	r3, r0
 80033b0:	4a25      	ldr	r2, [pc, #148]	@ (8003448 <main+0x118>)
 80033b2:	6013      	str	r3, [r2, #0]

  /* creation of Weather_Mutex */
  Weather_MutexHandle = osMutexNew(&Weather_Mutex_attributes);
 80033b4:	4825      	ldr	r0, [pc, #148]	@ (800344c <main+0x11c>)
 80033b6:	f005 ff02 	bl	80091be <osMutexNew>
 80033ba:	4603      	mov	r3, r0
 80033bc:	4a24      	ldr	r2, [pc, #144]	@ (8003450 <main+0x120>)
 80033be:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of AiotTask */
  AiotTaskHandle = osThreadNew(Aiot_Task, NULL, &AiotTask_attributes);
 80033c0:	4a24      	ldr	r2, [pc, #144]	@ (8003454 <main+0x124>)
 80033c2:	2100      	movs	r1, #0
 80033c4:	4824      	ldr	r0, [pc, #144]	@ (8003458 <main+0x128>)
 80033c6:	f005 fe4d 	bl	8009064 <osThreadNew>
 80033ca:	4603      	mov	r3, r0
 80033cc:	4a23      	ldr	r2, [pc, #140]	@ (800345c <main+0x12c>)
 80033ce:	6013      	str	r3, [r2, #0]

  /* creation of NTPTask */
  NTPTaskHandle = osThreadNew(NTP_Task, NULL, &NTPTask_attributes);
 80033d0:	4a23      	ldr	r2, [pc, #140]	@ (8003460 <main+0x130>)
 80033d2:	2100      	movs	r1, #0
 80033d4:	4823      	ldr	r0, [pc, #140]	@ (8003464 <main+0x134>)
 80033d6:	f005 fe45 	bl	8009064 <osThreadNew>
 80033da:	4603      	mov	r3, r0
 80033dc:	4a22      	ldr	r2, [pc, #136]	@ (8003468 <main+0x138>)
 80033de:	6013      	str	r3, [r2, #0]

  /* creation of WeatherTask */
  WeatherTaskHandle = osThreadNew(Weather_Task, NULL, &WeatherTask_attributes);
 80033e0:	4a22      	ldr	r2, [pc, #136]	@ (800346c <main+0x13c>)
 80033e2:	2100      	movs	r1, #0
 80033e4:	4822      	ldr	r0, [pc, #136]	@ (8003470 <main+0x140>)
 80033e6:	f005 fe3d 	bl	8009064 <osThreadNew>
 80033ea:	4603      	mov	r3, r0
 80033ec:	4a21      	ldr	r2, [pc, #132]	@ (8003474 <main+0x144>)
 80033ee:	6013      	str	r3, [r2, #0]

  /* creation of CommandTask */
  CommandTaskHandle = osThreadNew(Command_Task, NULL, &CommandTask_attributes);
 80033f0:	4a21      	ldr	r2, [pc, #132]	@ (8003478 <main+0x148>)
 80033f2:	2100      	movs	r1, #0
 80033f4:	4821      	ldr	r0, [pc, #132]	@ (800347c <main+0x14c>)
 80033f6:	f005 fe35 	bl	8009064 <osThreadNew>
 80033fa:	4603      	mov	r3, r0
 80033fc:	4a20      	ldr	r2, [pc, #128]	@ (8003480 <main+0x150>)
 80033fe:	6013      	str	r3, [r2, #0]

  /* creation of LCDTask */
  LCDTaskHandle = osThreadNew(LCD_Task, NULL, &LCDTask_attributes);
 8003400:	4a20      	ldr	r2, [pc, #128]	@ (8003484 <main+0x154>)
 8003402:	2100      	movs	r1, #0
 8003404:	4820      	ldr	r0, [pc, #128]	@ (8003488 <main+0x158>)
 8003406:	f005 fe2d 	bl	8009064 <osThreadNew>
 800340a:	4603      	mov	r3, r0
 800340c:	4a1f      	ldr	r2, [pc, #124]	@ (800348c <main+0x15c>)
 800340e:	6013      	str	r3, [r2, #0]

  /* creation of RFIDTask */
  RFIDTaskHandle = osThreadNew(RFID_Task, NULL, &RFIDTask_attributes);
 8003410:	4a1f      	ldr	r2, [pc, #124]	@ (8003490 <main+0x160>)
 8003412:	2100      	movs	r1, #0
 8003414:	481f      	ldr	r0, [pc, #124]	@ (8003494 <main+0x164>)
 8003416:	f005 fe25 	bl	8009064 <osThreadNew>
 800341a:	4603      	mov	r3, r0
 800341c:	4a1e      	ldr	r2, [pc, #120]	@ (8003498 <main+0x168>)
 800341e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8003420:	f005 fdfa 	bl	8009018 <osKernelStart>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	// main()     
	//   FreeRTOS Task 
	osDelay(1000); //   1 
 8003424:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003428:	f005 feae 	bl	8009188 <osDelay>
 800342c:	e7fa      	b.n	8003424 <main+0xf4>
 800342e:	bf00      	nop
 8003430:	200023a4 	.word	0x200023a4
 8003434:	08012c0c 	.word	0x08012c0c
 8003438:	08012c24 	.word	0x08012c24
 800343c:	08012d3c 	.word	0x08012d3c
 8003440:	20002494 	.word	0x20002494
 8003444:	08012d4c 	.word	0x08012d4c
 8003448:	20002498 	.word	0x20002498
 800344c:	08012d5c 	.word	0x08012d5c
 8003450:	2000249c 	.word	0x2000249c
 8003454:	08012c64 	.word	0x08012c64
 8003458:	080010f1 	.word	0x080010f1
 800345c:	2000247c 	.word	0x2000247c
 8003460:	08012c88 	.word	0x08012c88
 8003464:	08001889 	.word	0x08001889
 8003468:	20002480 	.word	0x20002480
 800346c:	08012cac 	.word	0x08012cac
 8003470:	08002025 	.word	0x08002025
 8003474:	20002484 	.word	0x20002484
 8003478:	08012cd0 	.word	0x08012cd0
 800347c:	0800159d 	.word	0x0800159d
 8003480:	20002488 	.word	0x20002488
 8003484:	08012cf4 	.word	0x08012cf4
 8003488:	080016a1 	.word	0x080016a1
 800348c:	2000248c 	.word	0x2000248c
 8003490:	08012d18 	.word	0x08012d18
 8003494:	08001a4d 	.word	0x08001a4d
 8003498:	20002490 	.word	0x20002490

0800349c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b094      	sub	sp, #80	@ 0x50
 80034a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034a2:	f107 0320 	add.w	r3, r7, #32
 80034a6:	2230      	movs	r2, #48	@ 0x30
 80034a8:	2100      	movs	r1, #0
 80034aa:	4618      	mov	r0, r3
 80034ac:	f00a fd82 	bl	800dfb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034b0:	f107 030c 	add.w	r3, r7, #12
 80034b4:	2200      	movs	r2, #0
 80034b6:	601a      	str	r2, [r3, #0]
 80034b8:	605a      	str	r2, [r3, #4]
 80034ba:	609a      	str	r2, [r3, #8]
 80034bc:	60da      	str	r2, [r3, #12]
 80034be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80034c0:	2300      	movs	r3, #0
 80034c2:	60bb      	str	r3, [r7, #8]
 80034c4:	4b29      	ldr	r3, [pc, #164]	@ (800356c <SystemClock_Config+0xd0>)
 80034c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c8:	4a28      	ldr	r2, [pc, #160]	@ (800356c <SystemClock_Config+0xd0>)
 80034ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80034d0:	4b26      	ldr	r3, [pc, #152]	@ (800356c <SystemClock_Config+0xd0>)
 80034d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d8:	60bb      	str	r3, [r7, #8]
 80034da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80034dc:	2300      	movs	r3, #0
 80034de:	607b      	str	r3, [r7, #4]
 80034e0:	4b23      	ldr	r3, [pc, #140]	@ (8003570 <SystemClock_Config+0xd4>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a22      	ldr	r2, [pc, #136]	@ (8003570 <SystemClock_Config+0xd4>)
 80034e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034ea:	6013      	str	r3, [r2, #0]
 80034ec:	4b20      	ldr	r3, [pc, #128]	@ (8003570 <SystemClock_Config+0xd4>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80034f4:	607b      	str	r3, [r7, #4]
 80034f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80034f8:	2309      	movs	r3, #9
 80034fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80034fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003500:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003502:	2301      	movs	r3, #1
 8003504:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003506:	2302      	movs	r3, #2
 8003508:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800350a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800350e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003510:	2308      	movs	r3, #8
 8003512:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003514:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8003518:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800351a:	2304      	movs	r3, #4
 800351c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800351e:	2304      	movs	r3, #4
 8003520:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003522:	f107 0320 	add.w	r3, r7, #32
 8003526:	4618      	mov	r0, r3
 8003528:	f002 f886 	bl	8005638 <HAL_RCC_OscConfig>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d001      	beq.n	8003536 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8003532:	f000 fa9d 	bl	8003a70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003536:	230f      	movs	r3, #15
 8003538:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800353a:	2302      	movs	r3, #2
 800353c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800353e:	2300      	movs	r3, #0
 8003540:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003542:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003546:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003548:	2300      	movs	r3, #0
 800354a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800354c:	f107 030c 	add.w	r3, r7, #12
 8003550:	2102      	movs	r1, #2
 8003552:	4618      	mov	r0, r3
 8003554:	f002 fae8 	bl	8005b28 <HAL_RCC_ClockConfig>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800355e:	f000 fa87 	bl	8003a70 <Error_Handler>
  }
}
 8003562:	bf00      	nop
 8003564:	3750      	adds	r7, #80	@ 0x50
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	40023800 	.word	0x40023800
 8003570:	40007000 	.word	0x40007000

08003574 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003578:	4b12      	ldr	r3, [pc, #72]	@ (80035c4 <MX_I2C1_Init+0x50>)
 800357a:	4a13      	ldr	r2, [pc, #76]	@ (80035c8 <MX_I2C1_Init+0x54>)
 800357c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800357e:	4b11      	ldr	r3, [pc, #68]	@ (80035c4 <MX_I2C1_Init+0x50>)
 8003580:	4a12      	ldr	r2, [pc, #72]	@ (80035cc <MX_I2C1_Init+0x58>)
 8003582:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003584:	4b0f      	ldr	r3, [pc, #60]	@ (80035c4 <MX_I2C1_Init+0x50>)
 8003586:	2200      	movs	r2, #0
 8003588:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800358a:	4b0e      	ldr	r3, [pc, #56]	@ (80035c4 <MX_I2C1_Init+0x50>)
 800358c:	2200      	movs	r2, #0
 800358e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003590:	4b0c      	ldr	r3, [pc, #48]	@ (80035c4 <MX_I2C1_Init+0x50>)
 8003592:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003596:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003598:	4b0a      	ldr	r3, [pc, #40]	@ (80035c4 <MX_I2C1_Init+0x50>)
 800359a:	2200      	movs	r2, #0
 800359c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800359e:	4b09      	ldr	r3, [pc, #36]	@ (80035c4 <MX_I2C1_Init+0x50>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035a4:	4b07      	ldr	r3, [pc, #28]	@ (80035c4 <MX_I2C1_Init+0x50>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80035aa:	4b06      	ldr	r3, [pc, #24]	@ (80035c4 <MX_I2C1_Init+0x50>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80035b0:	4804      	ldr	r0, [pc, #16]	@ (80035c4 <MX_I2C1_Init+0x50>)
 80035b2:	f001 fba3 	bl	8004cfc <HAL_I2C_Init>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d001      	beq.n	80035c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80035bc:	f000 fa58 	bl	8003a70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80035c0:	bf00      	nop
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	200022d8 	.word	0x200022d8
 80035c8:	40005400 	.word	0x40005400
 80035cc:	000186a0 	.word	0x000186a0

080035d0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b090      	sub	sp, #64	@ 0x40
 80035d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80035d6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80035da:	2200      	movs	r2, #0
 80035dc:	601a      	str	r2, [r3, #0]
 80035de:	605a      	str	r2, [r3, #4]
 80035e0:	609a      	str	r2, [r3, #8]
 80035e2:	60da      	str	r2, [r3, #12]
 80035e4:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80035e6:	2300      	movs	r3, #0
 80035e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 80035ea:	463b      	mov	r3, r7
 80035ec:	2228      	movs	r2, #40	@ 0x28
 80035ee:	2100      	movs	r1, #0
 80035f0:	4618      	mov	r0, r3
 80035f2:	f00a fcdf 	bl	800dfb4 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80035f6:	4b3a      	ldr	r3, [pc, #232]	@ (80036e0 <MX_RTC_Init+0x110>)
 80035f8:	4a3a      	ldr	r2, [pc, #232]	@ (80036e4 <MX_RTC_Init+0x114>)
 80035fa:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80035fc:	4b38      	ldr	r3, [pc, #224]	@ (80036e0 <MX_RTC_Init+0x110>)
 80035fe:	2200      	movs	r2, #0
 8003600:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003602:	4b37      	ldr	r3, [pc, #220]	@ (80036e0 <MX_RTC_Init+0x110>)
 8003604:	227f      	movs	r2, #127	@ 0x7f
 8003606:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003608:	4b35      	ldr	r3, [pc, #212]	@ (80036e0 <MX_RTC_Init+0x110>)
 800360a:	22ff      	movs	r2, #255	@ 0xff
 800360c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800360e:	4b34      	ldr	r3, [pc, #208]	@ (80036e0 <MX_RTC_Init+0x110>)
 8003610:	2200      	movs	r2, #0
 8003612:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003614:	4b32      	ldr	r3, [pc, #200]	@ (80036e0 <MX_RTC_Init+0x110>)
 8003616:	2200      	movs	r2, #0
 8003618:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800361a:	4b31      	ldr	r3, [pc, #196]	@ (80036e0 <MX_RTC_Init+0x110>)
 800361c:	2200      	movs	r2, #0
 800361e:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003620:	482f      	ldr	r0, [pc, #188]	@ (80036e0 <MX_RTC_Init+0x110>)
 8003622:	f002 fd91 	bl	8006148 <HAL_RTC_Init>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d001      	beq.n	8003630 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 800362c:	f000 fa20 	bl	8003a70 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003630:	2300      	movs	r3, #0
 8003632:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8003636:	2300      	movs	r3, #0
 8003638:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 800363c:	2300      	movs	r3, #0
 800363e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003642:	2300      	movs	r3, #0
 8003644:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003646:	2300      	movs	r3, #0
 8003648:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800364a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800364e:	2201      	movs	r2, #1
 8003650:	4619      	mov	r1, r3
 8003652:	4823      	ldr	r0, [pc, #140]	@ (80036e0 <MX_RTC_Init+0x110>)
 8003654:	f002 fdf9 	bl	800624a <HAL_RTC_SetTime>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 800365e:	f000 fa07 	bl	8003a70 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003662:	2301      	movs	r3, #1
 8003664:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8003668:	2301      	movs	r3, #1
 800366a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 800366e:	2301      	movs	r3, #1
 8003670:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8003674:	2300      	movs	r3, #0
 8003676:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800367a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800367e:	2201      	movs	r2, #1
 8003680:	4619      	mov	r1, r3
 8003682:	4817      	ldr	r0, [pc, #92]	@ (80036e0 <MX_RTC_Init+0x110>)
 8003684:	f002 fe7b 	bl	800637e <HAL_RTC_SetDate>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 800368e:	f000 f9ef 	bl	8003a70 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8003692:	2300      	movs	r3, #0
 8003694:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8003696:	2300      	movs	r3, #0
 8003698:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 800369a:	2300      	movs	r3, #0
 800369c:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800369e:	2300      	movs	r3, #0
 80036a0:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80036a2:	2300      	movs	r3, #0
 80036a4:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80036a6:	2300      	movs	r3, #0
 80036a8:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80036aa:	2300      	movs	r3, #0
 80036ac:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80036ae:	2300      	movs	r3, #0
 80036b0:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80036b2:	2300      	movs	r3, #0
 80036b4:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80036b6:	2301      	movs	r3, #1
 80036b8:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80036bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80036c2:	463b      	mov	r3, r7
 80036c4:	2201      	movs	r2, #1
 80036c6:	4619      	mov	r1, r3
 80036c8:	4805      	ldr	r0, [pc, #20]	@ (80036e0 <MX_RTC_Init+0x110>)
 80036ca:	f002 fedd 	bl	8006488 <HAL_RTC_SetAlarm_IT>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 80036d4:	f000 f9cc 	bl	8003a70 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80036d8:	bf00      	nop
 80036da:	3740      	adds	r7, #64	@ 0x40
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	2000232c 	.word	0x2000232c
 80036e4:	40002800 	.word	0x40002800

080036e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80036ec:	4b17      	ldr	r3, [pc, #92]	@ (800374c <MX_SPI1_Init+0x64>)
 80036ee:	4a18      	ldr	r2, [pc, #96]	@ (8003750 <MX_SPI1_Init+0x68>)
 80036f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80036f2:	4b16      	ldr	r3, [pc, #88]	@ (800374c <MX_SPI1_Init+0x64>)
 80036f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80036f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80036fa:	4b14      	ldr	r3, [pc, #80]	@ (800374c <MX_SPI1_Init+0x64>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003700:	4b12      	ldr	r3, [pc, #72]	@ (800374c <MX_SPI1_Init+0x64>)
 8003702:	2200      	movs	r2, #0
 8003704:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003706:	4b11      	ldr	r3, [pc, #68]	@ (800374c <MX_SPI1_Init+0x64>)
 8003708:	2200      	movs	r2, #0
 800370a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800370c:	4b0f      	ldr	r3, [pc, #60]	@ (800374c <MX_SPI1_Init+0x64>)
 800370e:	2200      	movs	r2, #0
 8003710:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003712:	4b0e      	ldr	r3, [pc, #56]	@ (800374c <MX_SPI1_Init+0x64>)
 8003714:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003718:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800371a:	4b0c      	ldr	r3, [pc, #48]	@ (800374c <MX_SPI1_Init+0x64>)
 800371c:	2218      	movs	r2, #24
 800371e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003720:	4b0a      	ldr	r3, [pc, #40]	@ (800374c <MX_SPI1_Init+0x64>)
 8003722:	2200      	movs	r2, #0
 8003724:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003726:	4b09      	ldr	r3, [pc, #36]	@ (800374c <MX_SPI1_Init+0x64>)
 8003728:	2200      	movs	r2, #0
 800372a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800372c:	4b07      	ldr	r3, [pc, #28]	@ (800374c <MX_SPI1_Init+0x64>)
 800372e:	2200      	movs	r2, #0
 8003730:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003732:	4b06      	ldr	r3, [pc, #24]	@ (800374c <MX_SPI1_Init+0x64>)
 8003734:	220a      	movs	r2, #10
 8003736:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003738:	4804      	ldr	r0, [pc, #16]	@ (800374c <MX_SPI1_Init+0x64>)
 800373a:	f003 f8e3 	bl	8006904 <HAL_SPI_Init>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003744:	f000 f994 	bl	8003a70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003748:	bf00      	nop
 800374a:	bd80      	pop	{r7, pc}
 800374c:	2000234c 	.word	0x2000234c
 8003750:	40013000 	.word	0x40013000

08003754 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b096      	sub	sp, #88	@ 0x58
 8003758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800375a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800375e:	2200      	movs	r2, #0
 8003760:	601a      	str	r2, [r3, #0]
 8003762:	605a      	str	r2, [r3, #4]
 8003764:	609a      	str	r2, [r3, #8]
 8003766:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003768:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003772:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003776:	2200      	movs	r2, #0
 8003778:	601a      	str	r2, [r3, #0]
 800377a:	605a      	str	r2, [r3, #4]
 800377c:	609a      	str	r2, [r3, #8]
 800377e:	60da      	str	r2, [r3, #12]
 8003780:	611a      	str	r2, [r3, #16]
 8003782:	615a      	str	r2, [r3, #20]
 8003784:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003786:	1d3b      	adds	r3, r7, #4
 8003788:	2220      	movs	r2, #32
 800378a:	2100      	movs	r1, #0
 800378c:	4618      	mov	r0, r3
 800378e:	f00a fc11 	bl	800dfb4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003792:	4b3f      	ldr	r3, [pc, #252]	@ (8003890 <MX_TIM1_Init+0x13c>)
 8003794:	4a3f      	ldr	r2, [pc, #252]	@ (8003894 <MX_TIM1_Init+0x140>)
 8003796:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8003798:	4b3d      	ldr	r3, [pc, #244]	@ (8003890 <MX_TIM1_Init+0x13c>)
 800379a:	2253      	movs	r2, #83	@ 0x53
 800379c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800379e:	4b3c      	ldr	r3, [pc, #240]	@ (8003890 <MX_TIM1_Init+0x13c>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 80037a4:	4b3a      	ldr	r3, [pc, #232]	@ (8003890 <MX_TIM1_Init+0x13c>)
 80037a6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80037aa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037ac:	4b38      	ldr	r3, [pc, #224]	@ (8003890 <MX_TIM1_Init+0x13c>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80037b2:	4b37      	ldr	r3, [pc, #220]	@ (8003890 <MX_TIM1_Init+0x13c>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80037b8:	4b35      	ldr	r3, [pc, #212]	@ (8003890 <MX_TIM1_Init+0x13c>)
 80037ba:	2280      	movs	r2, #128	@ 0x80
 80037bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80037be:	4834      	ldr	r0, [pc, #208]	@ (8003890 <MX_TIM1_Init+0x13c>)
 80037c0:	f003 fcf2 	bl	80071a8 <HAL_TIM_Base_Init>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d001      	beq.n	80037ce <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80037ca:	f000 f951 	bl	8003a70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80037d4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80037d8:	4619      	mov	r1, r3
 80037da:	482d      	ldr	r0, [pc, #180]	@ (8003890 <MX_TIM1_Init+0x13c>)
 80037dc:	f003 fefe 	bl	80075dc <HAL_TIM_ConfigClockSource>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d001      	beq.n	80037ea <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80037e6:	f000 f943 	bl	8003a70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80037ea:	4829      	ldr	r0, [pc, #164]	@ (8003890 <MX_TIM1_Init+0x13c>)
 80037ec:	f003 fd2b 	bl	8007246 <HAL_TIM_PWM_Init>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80037f6:	f000 f93b 	bl	8003a70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037fa:	2300      	movs	r3, #0
 80037fc:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037fe:	2300      	movs	r3, #0
 8003800:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003802:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003806:	4619      	mov	r1, r3
 8003808:	4821      	ldr	r0, [pc, #132]	@ (8003890 <MX_TIM1_Init+0x13c>)
 800380a:	f004 fa81 	bl	8007d10 <HAL_TIMEx_MasterConfigSynchronization>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003814:	f000 f92c 	bl	8003a70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003818:	2360      	movs	r3, #96	@ 0x60
 800381a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 500;
 800381c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003820:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003822:	2300      	movs	r3, #0
 8003824:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003826:	2300      	movs	r3, #0
 8003828:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800382a:	2300      	movs	r3, #0
 800382c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800382e:	2300      	movs	r3, #0
 8003830:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003832:	2300      	movs	r3, #0
 8003834:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003836:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800383a:	2200      	movs	r2, #0
 800383c:	4619      	mov	r1, r3
 800383e:	4814      	ldr	r0, [pc, #80]	@ (8003890 <MX_TIM1_Init+0x13c>)
 8003840:	f003 fe0a 	bl	8007458 <HAL_TIM_PWM_ConfigChannel>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d001      	beq.n	800384e <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 800384a:	f000 f911 	bl	8003a70 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800384e:	2300      	movs	r3, #0
 8003850:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003852:	2300      	movs	r3, #0
 8003854:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003856:	2300      	movs	r3, #0
 8003858:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800385a:	2300      	movs	r3, #0
 800385c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800385e:	2300      	movs	r3, #0
 8003860:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003862:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003866:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003868:	2300      	movs	r3, #0
 800386a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800386c:	1d3b      	adds	r3, r7, #4
 800386e:	4619      	mov	r1, r3
 8003870:	4807      	ldr	r0, [pc, #28]	@ (8003890 <MX_TIM1_Init+0x13c>)
 8003872:	f004 fabb 	bl	8007dec <HAL_TIMEx_ConfigBreakDeadTime>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d001      	beq.n	8003880 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 800387c:	f000 f8f8 	bl	8003a70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003880:	4803      	ldr	r0, [pc, #12]	@ (8003890 <MX_TIM1_Init+0x13c>)
 8003882:	f000 fc3d 	bl	8004100 <HAL_TIM_MspPostInit>

}
 8003886:	bf00      	nop
 8003888:	3758      	adds	r7, #88	@ 0x58
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	200023a4 	.word	0x200023a4
 8003894:	40010000 	.word	0x40010000

08003898 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800389c:	4b11      	ldr	r3, [pc, #68]	@ (80038e4 <MX_USART2_UART_Init+0x4c>)
 800389e:	4a12      	ldr	r2, [pc, #72]	@ (80038e8 <MX_USART2_UART_Init+0x50>)
 80038a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80038a2:	4b10      	ldr	r3, [pc, #64]	@ (80038e4 <MX_USART2_UART_Init+0x4c>)
 80038a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80038a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80038aa:	4b0e      	ldr	r3, [pc, #56]	@ (80038e4 <MX_USART2_UART_Init+0x4c>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80038b0:	4b0c      	ldr	r3, [pc, #48]	@ (80038e4 <MX_USART2_UART_Init+0x4c>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80038b6:	4b0b      	ldr	r3, [pc, #44]	@ (80038e4 <MX_USART2_UART_Init+0x4c>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80038bc:	4b09      	ldr	r3, [pc, #36]	@ (80038e4 <MX_USART2_UART_Init+0x4c>)
 80038be:	220c      	movs	r2, #12
 80038c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038c2:	4b08      	ldr	r3, [pc, #32]	@ (80038e4 <MX_USART2_UART_Init+0x4c>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80038c8:	4b06      	ldr	r3, [pc, #24]	@ (80038e4 <MX_USART2_UART_Init+0x4c>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80038ce:	4805      	ldr	r0, [pc, #20]	@ (80038e4 <MX_USART2_UART_Init+0x4c>)
 80038d0:	f004 fade 	bl	8007e90 <HAL_UART_Init>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d001      	beq.n	80038de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80038da:	f000 f8c9 	bl	8003a70 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80038de:	bf00      	nop
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	200023ec 	.word	0x200023ec
 80038e8:	40004400 	.word	0x40004400

080038ec <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80038f0:	4b11      	ldr	r3, [pc, #68]	@ (8003938 <MX_USART6_UART_Init+0x4c>)
 80038f2:	4a12      	ldr	r2, [pc, #72]	@ (800393c <MX_USART6_UART_Init+0x50>)
 80038f4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 38400;
 80038f6:	4b10      	ldr	r3, [pc, #64]	@ (8003938 <MX_USART6_UART_Init+0x4c>)
 80038f8:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80038fc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80038fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003938 <MX_USART6_UART_Init+0x4c>)
 8003900:	2200      	movs	r2, #0
 8003902:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003904:	4b0c      	ldr	r3, [pc, #48]	@ (8003938 <MX_USART6_UART_Init+0x4c>)
 8003906:	2200      	movs	r2, #0
 8003908:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800390a:	4b0b      	ldr	r3, [pc, #44]	@ (8003938 <MX_USART6_UART_Init+0x4c>)
 800390c:	2200      	movs	r2, #0
 800390e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003910:	4b09      	ldr	r3, [pc, #36]	@ (8003938 <MX_USART6_UART_Init+0x4c>)
 8003912:	220c      	movs	r2, #12
 8003914:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003916:	4b08      	ldr	r3, [pc, #32]	@ (8003938 <MX_USART6_UART_Init+0x4c>)
 8003918:	2200      	movs	r2, #0
 800391a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800391c:	4b06      	ldr	r3, [pc, #24]	@ (8003938 <MX_USART6_UART_Init+0x4c>)
 800391e:	2200      	movs	r2, #0
 8003920:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003922:	4805      	ldr	r0, [pc, #20]	@ (8003938 <MX_USART6_UART_Init+0x4c>)
 8003924:	f004 fab4 	bl	8007e90 <HAL_UART_Init>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800392e:	f000 f89f 	bl	8003a70 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003932:	bf00      	nop
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	20002434 	.word	0x20002434
 800393c:	40011400 	.word	0x40011400

08003940 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b08a      	sub	sp, #40	@ 0x28
 8003944:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003946:	f107 0314 	add.w	r3, r7, #20
 800394a:	2200      	movs	r2, #0
 800394c:	601a      	str	r2, [r3, #0]
 800394e:	605a      	str	r2, [r3, #4]
 8003950:	609a      	str	r2, [r3, #8]
 8003952:	60da      	str	r2, [r3, #12]
 8003954:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003956:	2300      	movs	r3, #0
 8003958:	613b      	str	r3, [r7, #16]
 800395a:	4b41      	ldr	r3, [pc, #260]	@ (8003a60 <MX_GPIO_Init+0x120>)
 800395c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395e:	4a40      	ldr	r2, [pc, #256]	@ (8003a60 <MX_GPIO_Init+0x120>)
 8003960:	f043 0304 	orr.w	r3, r3, #4
 8003964:	6313      	str	r3, [r2, #48]	@ 0x30
 8003966:	4b3e      	ldr	r3, [pc, #248]	@ (8003a60 <MX_GPIO_Init+0x120>)
 8003968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800396a:	f003 0304 	and.w	r3, r3, #4
 800396e:	613b      	str	r3, [r7, #16]
 8003970:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003972:	2300      	movs	r3, #0
 8003974:	60fb      	str	r3, [r7, #12]
 8003976:	4b3a      	ldr	r3, [pc, #232]	@ (8003a60 <MX_GPIO_Init+0x120>)
 8003978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800397a:	4a39      	ldr	r2, [pc, #228]	@ (8003a60 <MX_GPIO_Init+0x120>)
 800397c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003980:	6313      	str	r3, [r2, #48]	@ 0x30
 8003982:	4b37      	ldr	r3, [pc, #220]	@ (8003a60 <MX_GPIO_Init+0x120>)
 8003984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800398a:	60fb      	str	r3, [r7, #12]
 800398c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800398e:	2300      	movs	r3, #0
 8003990:	60bb      	str	r3, [r7, #8]
 8003992:	4b33      	ldr	r3, [pc, #204]	@ (8003a60 <MX_GPIO_Init+0x120>)
 8003994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003996:	4a32      	ldr	r2, [pc, #200]	@ (8003a60 <MX_GPIO_Init+0x120>)
 8003998:	f043 0301 	orr.w	r3, r3, #1
 800399c:	6313      	str	r3, [r2, #48]	@ 0x30
 800399e:	4b30      	ldr	r3, [pc, #192]	@ (8003a60 <MX_GPIO_Init+0x120>)
 80039a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	60bb      	str	r3, [r7, #8]
 80039a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80039aa:	2300      	movs	r3, #0
 80039ac:	607b      	str	r3, [r7, #4]
 80039ae:	4b2c      	ldr	r3, [pc, #176]	@ (8003a60 <MX_GPIO_Init+0x120>)
 80039b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039b2:	4a2b      	ldr	r2, [pc, #172]	@ (8003a60 <MX_GPIO_Init+0x120>)
 80039b4:	f043 0302 	orr.w	r3, r3, #2
 80039b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80039ba:	4b29      	ldr	r3, [pc, #164]	@ (8003a60 <MX_GPIO_Init+0x120>)
 80039bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	607b      	str	r3, [r7, #4]
 80039c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TH_Sensor_Pin|RFID_SDA_Pin, GPIO_PIN_RESET);
 80039c6:	2200      	movs	r2, #0
 80039c8:	2112      	movs	r1, #18
 80039ca:	4826      	ldr	r0, [pc, #152]	@ (8003a64 <MX_GPIO_Init+0x124>)
 80039cc:	f001 f97c 	bl	8004cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RFID_RST_Pin|LED_Pin, GPIO_PIN_RESET);
 80039d0:	2200      	movs	r2, #0
 80039d2:	2130      	movs	r1, #48	@ 0x30
 80039d4:	4824      	ldr	r0, [pc, #144]	@ (8003a68 <MX_GPIO_Init+0x128>)
 80039d6:	f001 f977 	bl	8004cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|FAN_Pin, GPIO_PIN_RESET);
 80039da:	2200      	movs	r2, #0
 80039dc:	f24e 0110 	movw	r1, #57360	@ 0xe010
 80039e0:	4822      	ldr	r0, [pc, #136]	@ (8003a6c <MX_GPIO_Init+0x12c>)
 80039e2:	f001 f971 	bl	8004cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80039e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80039ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80039ec:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80039f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f2:	2300      	movs	r3, #0
 80039f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80039f6:	f107 0314 	add.w	r3, r7, #20
 80039fa:	4619      	mov	r1, r3
 80039fc:	481a      	ldr	r0, [pc, #104]	@ (8003a68 <MX_GPIO_Init+0x128>)
 80039fe:	f000 ffdf 	bl	80049c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : TH_Sensor_Pin RFID_SDA_Pin */
  GPIO_InitStruct.Pin = TH_Sensor_Pin|RFID_SDA_Pin;
 8003a02:	2312      	movs	r3, #18
 8003a04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a06:	2301      	movs	r3, #1
 8003a08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a12:	f107 0314 	add.w	r3, r7, #20
 8003a16:	4619      	mov	r1, r3
 8003a18:	4812      	ldr	r0, [pc, #72]	@ (8003a64 <MX_GPIO_Init+0x124>)
 8003a1a:	f000 ffd1 	bl	80049c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RFID_RST_Pin LED_Pin */
  GPIO_InitStruct.Pin = RFID_RST_Pin|LED_Pin;
 8003a1e:	2330      	movs	r3, #48	@ 0x30
 8003a20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a22:	2301      	movs	r3, #1
 8003a24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a26:	2300      	movs	r3, #0
 8003a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a2e:	f107 0314 	add.w	r3, r7, #20
 8003a32:	4619      	mov	r1, r3
 8003a34:	480c      	ldr	r0, [pc, #48]	@ (8003a68 <MX_GPIO_Init+0x128>)
 8003a36:	f000 ffc3 	bl	80049c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 FAN_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|FAN_Pin;
 8003a3a:	f24e 0310 	movw	r3, #57360	@ 0xe010
 8003a3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a40:	2301      	movs	r3, #1
 8003a42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a44:	2300      	movs	r3, #0
 8003a46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a4c:	f107 0314 	add.w	r3, r7, #20
 8003a50:	4619      	mov	r1, r3
 8003a52:	4806      	ldr	r0, [pc, #24]	@ (8003a6c <MX_GPIO_Init+0x12c>)
 8003a54:	f000 ffb4 	bl	80049c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003a58:	bf00      	nop
 8003a5a:	3728      	adds	r7, #40	@ 0x28
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	40023800 	.word	0x40023800
 8003a64:	40020000 	.word	0x40020000
 8003a68:	40020800 	.word	0x40020800
 8003a6c:	40020400 	.word	0x40020400

08003a70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a74:	b672      	cpsid	i
}
 8003a76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a78:	bf00      	nop
 8003a7a:	e7fd      	b.n	8003a78 <Error_Handler+0x8>

08003a7c <CS_LOW>:
#include "mfrc522.h"
#include <string.h>

// =====   =====
static inline void CS_LOW(void)  { HAL_GPIO_WritePin(MFRC522_CS_GPIO_Port,  MFRC522_CS_Pin,  GPIO_PIN_RESET); }
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	2200      	movs	r2, #0
 8003a82:	2110      	movs	r1, #16
 8003a84:	4802      	ldr	r0, [pc, #8]	@ (8003a90 <CS_LOW+0x14>)
 8003a86:	f001 f91f 	bl	8004cc8 <HAL_GPIO_WritePin>
 8003a8a:	bf00      	nop
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	40020000 	.word	0x40020000

08003a94 <CS_HIGH>:
static inline void CS_HIGH(void) { HAL_GPIO_WritePin(MFRC522_CS_GPIO_Port,  MFRC522_CS_Pin,  GPIO_PIN_SET);   }
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	2201      	movs	r2, #1
 8003a9a:	2110      	movs	r1, #16
 8003a9c:	4802      	ldr	r0, [pc, #8]	@ (8003aa8 <CS_HIGH+0x14>)
 8003a9e:	f001 f913 	bl	8004cc8 <HAL_GPIO_WritePin>
 8003aa2:	bf00      	nop
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	40020000 	.word	0x40020000

08003aac <RST_HIGH>:
static inline void RST_LOW(void) { HAL_GPIO_WritePin(MFRC522_RST_GPIO_Port, MFRC522_RST_Pin, GPIO_PIN_RESET); }
static inline void RST_HIGH(void){ HAL_GPIO_WritePin(MFRC522_RST_GPIO_Port, MFRC522_RST_Pin, GPIO_PIN_SET);   }
 8003aac:	b580      	push	{r7, lr}
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	2110      	movs	r1, #16
 8003ab4:	4802      	ldr	r0, [pc, #8]	@ (8003ac0 <RST_HIGH+0x14>)
 8003ab6:	f001 f907 	bl	8004cc8 <HAL_GPIO_WritePin>
 8003aba:	bf00      	nop
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	40020800 	.word	0x40020800

08003ac4 <MFRC522_ReadReg>:
static void     MFRC522_CalcCRC(uint8_t *data, uint8_t len, uint8_t *out);


// =====  R/W =====
uint8_t MFRC522_ReadReg(uint8_t reg)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b086      	sub	sp, #24
 8003ac8:	af02      	add	r7, sp, #8
 8003aca:	4603      	mov	r3, r0
 8003acc:	71fb      	strb	r3, [r7, #7]
    uint8_t addr = ((reg << 1) & 0x7E) | 0x80; // read bit=1
 8003ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	b25b      	sxtb	r3, r3
 8003ad6:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8003ada:	b25b      	sxtb	r3, r3
 8003adc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003ae0:	b25b      	sxtb	r3, r3
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	73fb      	strb	r3, [r7, #15]
    uint8_t rx=0, dummy=0;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	73bb      	strb	r3, [r7, #14]
 8003aea:	2300      	movs	r3, #0
 8003aec:	737b      	strb	r3, [r7, #13]
    CS_LOW();
 8003aee:	f7ff ffc5 	bl	8003a7c <CS_LOW>
    HAL_SPI_Transmit(&hspi1, &addr, 1, 10);
 8003af2:	f107 010f 	add.w	r1, r7, #15
 8003af6:	230a      	movs	r3, #10
 8003af8:	2201      	movs	r2, #1
 8003afa:	480a      	ldr	r0, [pc, #40]	@ (8003b24 <MFRC522_ReadReg+0x60>)
 8003afc:	f002 ff8b 	bl	8006a16 <HAL_SPI_Transmit>
    HAL_SPI_TransmitReceive(&hspi1, &dummy, &rx, 1, 10);
 8003b00:	f107 020e 	add.w	r2, r7, #14
 8003b04:	f107 010d 	add.w	r1, r7, #13
 8003b08:	230a      	movs	r3, #10
 8003b0a:	9300      	str	r3, [sp, #0]
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	4805      	ldr	r0, [pc, #20]	@ (8003b24 <MFRC522_ReadReg+0x60>)
 8003b10:	f003 f8c5 	bl	8006c9e <HAL_SPI_TransmitReceive>
    CS_HIGH();
 8003b14:	f7ff ffbe 	bl	8003a94 <CS_HIGH>
    return rx;
 8003b18:	7bbb      	ldrb	r3, [r7, #14]
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	2000234c 	.word	0x2000234c

08003b28 <MFRC522_WriteReg>:

void MFRC522_WriteReg(uint8_t reg, uint8_t val)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b084      	sub	sp, #16
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	4603      	mov	r3, r0
 8003b30:	460a      	mov	r2, r1
 8003b32:	71fb      	strb	r3, [r7, #7]
 8003b34:	4613      	mov	r3, r2
 8003b36:	71bb      	strb	r3, [r7, #6]
    uint8_t addr = ((reg << 1) & 0x7E); // write bit=0
 8003b38:	79fb      	ldrb	r3, [r7, #7]
 8003b3a:	005b      	lsls	r3, r3, #1
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	73fb      	strb	r3, [r7, #15]
    CS_LOW();
 8003b46:	f7ff ff99 	bl	8003a7c <CS_LOW>
    HAL_SPI_Transmit(&hspi1, &addr, 1, 10);
 8003b4a:	f107 010f 	add.w	r1, r7, #15
 8003b4e:	230a      	movs	r3, #10
 8003b50:	2201      	movs	r2, #1
 8003b52:	4807      	ldr	r0, [pc, #28]	@ (8003b70 <MFRC522_WriteReg+0x48>)
 8003b54:	f002 ff5f 	bl	8006a16 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, &val, 1, 10);
 8003b58:	1db9      	adds	r1, r7, #6
 8003b5a:	230a      	movs	r3, #10
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	4804      	ldr	r0, [pc, #16]	@ (8003b70 <MFRC522_WriteReg+0x48>)
 8003b60:	f002 ff59 	bl	8006a16 <HAL_SPI_Transmit>
    CS_HIGH();
 8003b64:	f7ff ff96 	bl	8003a94 <CS_HIGH>
}
 8003b68:	bf00      	nop
 8003b6a:	3710      	adds	r7, #16
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	2000234c 	.word	0x2000234c

08003b74 <MFRC522_Init>:

// =====  =====
void MFRC522_Init(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	af00      	add	r7, sp, #0
    //   
    CS_HIGH();
 8003b78:	f7ff ff8c 	bl	8003a94 <CS_HIGH>
    RST_HIGH();
 8003b7c:	f7ff ff96 	bl	8003aac <RST_HIGH>
    HAL_Delay(50);
 8003b80:	2032      	movs	r0, #50	@ 0x32
 8003b82:	f000 fd55 	bl	8004630 <HAL_Delay>

    PCD_Reset();
 8003b86:	f000 f81c 	bl	8003bc2 <PCD_Reset>

    // Timer: TModeReg, TPrescalerReg, TReloadReg  ()
    MFRC522_WriteReg(TModeReg,      0x8D);   // TAuto=1, TAutoRestart
 8003b8a:	218d      	movs	r1, #141	@ 0x8d
 8003b8c:	202a      	movs	r0, #42	@ 0x2a
 8003b8e:	f7ff ffcb 	bl	8003b28 <MFRC522_WriteReg>
    MFRC522_WriteReg(TPrescalerReg, 0x3E);
 8003b92:	213e      	movs	r1, #62	@ 0x3e
 8003b94:	202b      	movs	r0, #43	@ 0x2b
 8003b96:	f7ff ffc7 	bl	8003b28 <MFRC522_WriteReg>
    MFRC522_WriteReg(TReloadRegL,   30);
 8003b9a:	211e      	movs	r1, #30
 8003b9c:	202d      	movs	r0, #45	@ 0x2d
 8003b9e:	f7ff ffc3 	bl	8003b28 <MFRC522_WriteReg>
    MFRC522_WriteReg(TReloadRegH,   0);
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	202c      	movs	r0, #44	@ 0x2c
 8003ba6:	f7ff ffbf 	bl	8003b28 <MFRC522_WriteReg>

    MFRC522_WriteReg(TxASKReg,      0x40);   // 100%ASK
 8003baa:	2140      	movs	r1, #64	@ 0x40
 8003bac:	2015      	movs	r0, #21
 8003bae:	f7ff ffbb 	bl	8003b28 <MFRC522_WriteReg>
    MFRC522_WriteReg(ModeReg,       0x3D);   // CRC  0x6363
 8003bb2:	213d      	movs	r1, #61	@ 0x3d
 8003bb4:	2011      	movs	r0, #17
 8003bb6:	f7ff ffb7 	bl	8003b28 <MFRC522_WriteReg>

    MFRC522_AntennaOn();
 8003bba:	f000 f80d 	bl	8003bd8 <MFRC522_AntennaOn>
}
 8003bbe:	bf00      	nop
 8003bc0:	bd80      	pop	{r7, pc}

08003bc2 <PCD_Reset>:

static void PCD_Reset(void)
{
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	af00      	add	r7, sp, #0
    MFRC522_WriteReg(CommandReg, PCD_SoftReset);
 8003bc6:	210f      	movs	r1, #15
 8003bc8:	2001      	movs	r0, #1
 8003bca:	f7ff ffad 	bl	8003b28 <MFRC522_WriteReg>
    HAL_Delay(50);
 8003bce:	2032      	movs	r0, #50	@ 0x32
 8003bd0:	f000 fd2e 	bl	8004630 <HAL_Delay>
    //   RST   Low/High    
    // RST_LOW(); HAL_Delay(2); RST_HIGH(); HAL_Delay(50);
}
 8003bd4:	bf00      	nop
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
    uint8_t v = MFRC522_ReadReg(TxControlReg);
 8003bde:	2014      	movs	r0, #20
 8003be0:	f7ff ff70 	bl	8003ac4 <MFRC522_ReadReg>
 8003be4:	4603      	mov	r3, r0
 8003be6:	71fb      	strb	r3, [r7, #7]
    if (!(v & 0x03)) {
 8003be8:	79fb      	ldrb	r3, [r7, #7]
 8003bea:	f003 0303 	and.w	r3, r3, #3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d107      	bne.n	8003c02 <MFRC522_AntennaOn+0x2a>
        MFRC522_WriteReg(TxControlReg, v | 0x03);
 8003bf2:	79fb      	ldrb	r3, [r7, #7]
 8003bf4:	f043 0303 	orr.w	r3, r3, #3
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	2014      	movs	r0, #20
 8003bfe:	f7ff ff93 	bl	8003b28 <MFRC522_WriteReg>
    }
}
 8003c02:	bf00      	nop
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <SetBitMask>:
    ClearBitMask(TxControlReg, 0x03);
}

// =====   =====
static void SetBitMask(uint8_t reg, uint8_t mask)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b084      	sub	sp, #16
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	4603      	mov	r3, r0
 8003c12:	460a      	mov	r2, r1
 8003c14:	71fb      	strb	r3, [r7, #7]
 8003c16:	4613      	mov	r3, r2
 8003c18:	71bb      	strb	r3, [r7, #6]
    uint8_t tmp = MFRC522_ReadReg(reg);
 8003c1a:	79fb      	ldrb	r3, [r7, #7]
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7ff ff51 	bl	8003ac4 <MFRC522_ReadReg>
 8003c22:	4603      	mov	r3, r0
 8003c24:	73fb      	strb	r3, [r7, #15]
    MFRC522_WriteReg(reg, tmp | mask);
 8003c26:	7bfa      	ldrb	r2, [r7, #15]
 8003c28:	79bb      	ldrb	r3, [r7, #6]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	b2da      	uxtb	r2, r3
 8003c2e:	79fb      	ldrb	r3, [r7, #7]
 8003c30:	4611      	mov	r1, r2
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7ff ff78 	bl	8003b28 <MFRC522_WriteReg>
}
 8003c38:	bf00      	nop
 8003c3a:	3710      	adds	r7, #16
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <ClearBitMask>:

static void ClearBitMask(uint8_t reg, uint8_t mask)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b084      	sub	sp, #16
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	4603      	mov	r3, r0
 8003c48:	460a      	mov	r2, r1
 8003c4a:	71fb      	strb	r3, [r7, #7]
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	71bb      	strb	r3, [r7, #6]
    uint8_t tmp = MFRC522_ReadReg(reg);
 8003c50:	79fb      	ldrb	r3, [r7, #7]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7ff ff36 	bl	8003ac4 <MFRC522_ReadReg>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	73fb      	strb	r3, [r7, #15]
    MFRC522_WriteReg(reg, tmp & (~mask));
 8003c5c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003c60:	43db      	mvns	r3, r3
 8003c62:	b25a      	sxtb	r2, r3
 8003c64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c68:	4013      	ands	r3, r2
 8003c6a:	b25b      	sxtb	r3, r3
 8003c6c:	b2da      	uxtb	r2, r3
 8003c6e:	79fb      	ldrb	r3, [r7, #7]
 8003c70:	4611      	mov	r1, r2
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7ff ff58 	bl	8003b28 <MFRC522_WriteReg>
}
 8003c78:	bf00      	nop
 8003c7a:	3710      	adds	r7, #16
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <PCD_ToCard>:
}

// =====   =====
static uint8_t PCD_ToCard(uint8_t command, uint8_t *sendData, uint8_t sendLen,
                          uint8_t *backData, uint16_t *backLen)
{
 8003c80:	b590      	push	{r4, r7, lr}
 8003c82:	b089      	sub	sp, #36	@ 0x24
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	60b9      	str	r1, [r7, #8]
 8003c88:	607b      	str	r3, [r7, #4]
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	73fb      	strb	r3, [r7, #15]
 8003c8e:	4613      	mov	r3, r2
 8003c90:	73bb      	strb	r3, [r7, #14]
    uint8_t status = MI_ERR;
 8003c92:	2302      	movs	r3, #2
 8003c94:	77fb      	strb	r3, [r7, #31]
    uint8_t irqEn = 0x00;
 8003c96:	2300      	movs	r3, #0
 8003c98:	77bb      	strb	r3, [r7, #30]
    uint8_t waitIRq = 0x00;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	777b      	strb	r3, [r7, #29]

    if (command == PCD_MFAuthent) {
 8003c9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ca0:	2b0e      	cmp	r3, #14
 8003ca2:	d104      	bne.n	8003cae <PCD_ToCard+0x2e>
        irqEn   = 0x12;
 8003ca4:	2312      	movs	r3, #18
 8003ca6:	77bb      	strb	r3, [r7, #30]
        waitIRq = 0x10;
 8003ca8:	2310      	movs	r3, #16
 8003caa:	777b      	strb	r3, [r7, #29]
 8003cac:	e006      	b.n	8003cbc <PCD_ToCard+0x3c>
    } else if (command == PCD_Transceive) {
 8003cae:	7bfb      	ldrb	r3, [r7, #15]
 8003cb0:	2b0c      	cmp	r3, #12
 8003cb2:	d103      	bne.n	8003cbc <PCD_ToCard+0x3c>
        irqEn   = 0x77;
 8003cb4:	2377      	movs	r3, #119	@ 0x77
 8003cb6:	77bb      	strb	r3, [r7, #30]
        waitIRq = 0x30;
 8003cb8:	2330      	movs	r3, #48	@ 0x30
 8003cba:	777b      	strb	r3, [r7, #29]
    }

    MFRC522_WriteReg(ComIEnReg, irqEn | 0x80);
 8003cbc:	7fbb      	ldrb	r3, [r7, #30]
 8003cbe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	2002      	movs	r0, #2
 8003cc8:	f7ff ff2e 	bl	8003b28 <MFRC522_WriteReg>
    ClearBitMask(ComIrqReg, 0x80);      // Clear all IRQ
 8003ccc:	2180      	movs	r1, #128	@ 0x80
 8003cce:	2004      	movs	r0, #4
 8003cd0:	f7ff ffb6 	bl	8003c40 <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);     // Flush FIFO
 8003cd4:	2180      	movs	r1, #128	@ 0x80
 8003cd6:	200a      	movs	r0, #10
 8003cd8:	f7ff ff97 	bl	8003c0a <SetBitMask>
    MFRC522_WriteReg(CommandReg, PCD_Idle);
 8003cdc:	2100      	movs	r1, #0
 8003cde:	2001      	movs	r0, #1
 8003ce0:	f7ff ff22 	bl	8003b28 <MFRC522_WriteReg>

    for (uint8_t i=0;i<sendLen;i++) MFRC522_WriteReg(FIFODataReg, sendData[i]);
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	773b      	strb	r3, [r7, #28]
 8003ce8:	e00a      	b.n	8003d00 <PCD_ToCard+0x80>
 8003cea:	7f3b      	ldrb	r3, [r7, #28]
 8003cec:	68ba      	ldr	r2, [r7, #8]
 8003cee:	4413      	add	r3, r2
 8003cf0:	781b      	ldrb	r3, [r3, #0]
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	2009      	movs	r0, #9
 8003cf6:	f7ff ff17 	bl	8003b28 <MFRC522_WriteReg>
 8003cfa:	7f3b      	ldrb	r3, [r7, #28]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	773b      	strb	r3, [r7, #28]
 8003d00:	7f3a      	ldrb	r2, [r7, #28]
 8003d02:	7bbb      	ldrb	r3, [r7, #14]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d3f0      	bcc.n	8003cea <PCD_ToCard+0x6a>
    MFRC522_WriteReg(CommandReg, command);
 8003d08:	7bfb      	ldrb	r3, [r7, #15]
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	2001      	movs	r0, #1
 8003d0e:	f7ff ff0b 	bl	8003b28 <MFRC522_WriteReg>
    if (command == PCD_Transceive) SetBitMask(BitFramingReg, 0x80); // StartSend
 8003d12:	7bfb      	ldrb	r3, [r7, #15]
 8003d14:	2b0c      	cmp	r3, #12
 8003d16:	d103      	bne.n	8003d20 <PCD_ToCard+0xa0>
 8003d18:	2180      	movs	r1, #128	@ 0x80
 8003d1a:	200d      	movs	r0, #13
 8003d1c:	f7ff ff75 	bl	8003c0a <SetBitMask>

    // 
    uint16_t i = 2000;
 8003d20:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003d24:	837b      	strh	r3, [r7, #26]
    do {
        uint8_t n = MFRC522_ReadReg(ComIrqReg);
 8003d26:	2004      	movs	r0, #4
 8003d28:	f7ff fecc 	bl	8003ac4 <MFRC522_ReadReg>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	763b      	strb	r3, [r7, #24]
        if (n & waitIRq) break;
 8003d30:	7e3a      	ldrb	r2, [r7, #24]
 8003d32:	7f7b      	ldrb	r3, [r7, #29]
 8003d34:	4013      	ands	r3, r2
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d10b      	bne.n	8003d54 <PCD_ToCard+0xd4>
        if (n & 0x01)    break; // Timer
 8003d3c:	7e3b      	ldrb	r3, [r7, #24]
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d108      	bne.n	8003d58 <PCD_ToCard+0xd8>
    } while (--i);
 8003d46:	8b7b      	ldrh	r3, [r7, #26]
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	837b      	strh	r3, [r7, #26]
 8003d4c:	8b7b      	ldrh	r3, [r7, #26]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1e9      	bne.n	8003d26 <PCD_ToCard+0xa6>
 8003d52:	e002      	b.n	8003d5a <PCD_ToCard+0xda>
        if (n & waitIRq) break;
 8003d54:	bf00      	nop
 8003d56:	e000      	b.n	8003d5a <PCD_ToCard+0xda>
        if (n & 0x01)    break; // Timer
 8003d58:	bf00      	nop

    ClearBitMask(BitFramingReg, 0x80);
 8003d5a:	2180      	movs	r1, #128	@ 0x80
 8003d5c:	200d      	movs	r0, #13
 8003d5e:	f7ff ff6f 	bl	8003c40 <ClearBitMask>

    if (i) {
 8003d62:	8b7b      	ldrh	r3, [r7, #26]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d04e      	beq.n	8003e06 <PCD_ToCard+0x186>
        if (!(MFRC522_ReadReg(ErrorReg) & 0x1B)) {
 8003d68:	2006      	movs	r0, #6
 8003d6a:	f7ff feab 	bl	8003ac4 <MFRC522_ReadReg>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	f003 031b 	and.w	r3, r3, #27
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d143      	bne.n	8003e00 <PCD_ToCard+0x180>
            status = MI_OK;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	77fb      	strb	r3, [r7, #31]
            if (backData && backLen) {
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d043      	beq.n	8003e0a <PCD_ToCard+0x18a>
 8003d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d040      	beq.n	8003e0a <PCD_ToCard+0x18a>
                uint8_t n = MFRC522_ReadReg(FIFOLevelReg);
 8003d88:	200a      	movs	r0, #10
 8003d8a:	f7ff fe9b 	bl	8003ac4 <MFRC522_ReadReg>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	75fb      	strb	r3, [r7, #23]
                uint8_t lastBits = MFRC522_ReadReg(ControlReg) & 0x07;
 8003d92:	200c      	movs	r0, #12
 8003d94:	f7ff fe96 	bl	8003ac4 <MFRC522_ReadReg>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	f003 0307 	and.w	r3, r3, #7
 8003d9e:	75bb      	strb	r3, [r7, #22]
                if (lastBits) *backLen = (n-1)*8 + lastBits;
 8003da0:	7dbb      	ldrb	r3, [r7, #22]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00b      	beq.n	8003dbe <PCD_ToCard+0x13e>
 8003da6:	7dfb      	ldrb	r3, [r7, #23]
 8003da8:	3b01      	subs	r3, #1
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	00db      	lsls	r3, r3, #3
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	7dbb      	ldrb	r3, [r7, #22]
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	4413      	add	r3, r2
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dba:	801a      	strh	r2, [r3, #0]
 8003dbc:	e005      	b.n	8003dca <PCD_ToCard+0x14a>
                else          *backLen =  n   *8;
 8003dbe:	7dfb      	ldrb	r3, [r7, #23]
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	00db      	lsls	r3, r3, #3
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc8:	801a      	strh	r2, [r3, #0]

                //   
                uint8_t bytes = (*backLen + 7) / 8;
 8003dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dcc:	881b      	ldrh	r3, [r3, #0]
 8003dce:	3307      	adds	r3, #7
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	da00      	bge.n	8003dd6 <PCD_ToCard+0x156>
 8003dd4:	3307      	adds	r3, #7
 8003dd6:	10db      	asrs	r3, r3, #3
 8003dd8:	757b      	strb	r3, [r7, #21]
                for (uint8_t j=0;j<bytes;j++)
 8003dda:	2300      	movs	r3, #0
 8003ddc:	767b      	strb	r3, [r7, #25]
 8003dde:	e00a      	b.n	8003df6 <PCD_ToCard+0x176>
                    backData[j] = MFRC522_ReadReg(FIFODataReg);
 8003de0:	7e7b      	ldrb	r3, [r7, #25]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	18d4      	adds	r4, r2, r3
 8003de6:	2009      	movs	r0, #9
 8003de8:	f7ff fe6c 	bl	8003ac4 <MFRC522_ReadReg>
 8003dec:	4603      	mov	r3, r0
 8003dee:	7023      	strb	r3, [r4, #0]
                for (uint8_t j=0;j<bytes;j++)
 8003df0:	7e7b      	ldrb	r3, [r7, #25]
 8003df2:	3301      	adds	r3, #1
 8003df4:	767b      	strb	r3, [r7, #25]
 8003df6:	7e7a      	ldrb	r2, [r7, #25]
 8003df8:	7d7b      	ldrb	r3, [r7, #21]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d3f0      	bcc.n	8003de0 <PCD_ToCard+0x160>
 8003dfe:	e004      	b.n	8003e0a <PCD_ToCard+0x18a>
            }
        } else status = MI_ERR;
 8003e00:	2302      	movs	r3, #2
 8003e02:	77fb      	strb	r3, [r7, #31]
 8003e04:	e001      	b.n	8003e0a <PCD_ToCard+0x18a>
    } else {
        status = MI_ERR;
 8003e06:	2302      	movs	r3, #2
 8003e08:	77fb      	strb	r3, [r7, #31]
    }
    return status;
 8003e0a:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3724      	adds	r7, #36	@ 0x24
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd90      	pop	{r4, r7, pc}

08003e14 <MFRC522_Request>:

// =====   (REQA/ALL) =====
uint8_t MFRC522_Request(uint8_t reqMode, uint8_t *ATQA)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b086      	sub	sp, #24
 8003e18:	af02      	add	r7, sp, #8
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	6039      	str	r1, [r7, #0]
 8003e1e:	71fb      	strb	r3, [r7, #7]
    MFRC522_WriteReg(BitFramingReg, 0x07); // 7bits send
 8003e20:	2107      	movs	r1, #7
 8003e22:	200d      	movs	r0, #13
 8003e24:	f7ff fe80 	bl	8003b28 <MFRC522_WriteReg>
    uint8_t buf[1] = { reqMode };
 8003e28:	79fb      	ldrb	r3, [r7, #7]
 8003e2a:	733b      	strb	r3, [r7, #12]
    uint16_t backBits = 0;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	817b      	strh	r3, [r7, #10]

    uint8_t status = PCD_ToCard(PCD_Transceive, buf, 1, ATQA, &backBits);
 8003e30:	f107 010c 	add.w	r1, r7, #12
 8003e34:	f107 030a 	add.w	r3, r7, #10
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	200c      	movs	r0, #12
 8003e40:	f7ff ff1e 	bl	8003c80 <PCD_ToCard>
 8003e44:	4603      	mov	r3, r0
 8003e46:	73fb      	strb	r3, [r7, #15]
    if (status != MI_OK || backBits != 0x10) return MI_ERR;
 8003e48:	7bfb      	ldrb	r3, [r7, #15]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d102      	bne.n	8003e54 <MFRC522_Request+0x40>
 8003e4e:	897b      	ldrh	r3, [r7, #10]
 8003e50:	2b10      	cmp	r3, #16
 8003e52:	d001      	beq.n	8003e58 <MFRC522_Request+0x44>
 8003e54:	2302      	movs	r3, #2
 8003e56:	e000      	b.n	8003e5a <MFRC522_Request+0x46>
    return MI_OK;
 8003e58:	2300      	movs	r3, #0
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3710      	adds	r7, #16
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}

08003e62 <MFRC522_Anticoll>:

// =====   & UID  =====
uint8_t MFRC522_Anticoll(uint8_t *uid)
{
 8003e62:	b580      	push	{r7, lr}
 8003e64:	b08a      	sub	sp, #40	@ 0x28
 8003e66:	af02      	add	r7, sp, #8
 8003e68:	6078      	str	r0, [r7, #4]
    MFRC522_WriteReg(BitFramingReg, 0x00); // 8bits
 8003e6a:	2100      	movs	r1, #0
 8003e6c:	200d      	movs	r0, #13
 8003e6e:	f7ff fe5b 	bl	8003b28 <MFRC522_WriteReg>

    uint8_t serBuf[2] = { PICC_ANTICOLL, 0x20 };
 8003e72:	f242 0393 	movw	r3, #8339	@ 0x2093
 8003e76:	833b      	strh	r3, [r7, #24]
    uint8_t backData[10] = {0};
 8003e78:	f107 030c 	add.w	r3, r7, #12
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	605a      	str	r2, [r3, #4]
 8003e82:	811a      	strh	r2, [r3, #8]
    uint16_t backBits = 0;
 8003e84:	2300      	movs	r3, #0
 8003e86:	817b      	strh	r3, [r7, #10]

    uint8_t status = PCD_ToCard(PCD_Transceive, serBuf, 2, backData, &backBits);
 8003e88:	f107 020c 	add.w	r2, r7, #12
 8003e8c:	f107 0118 	add.w	r1, r7, #24
 8003e90:	f107 030a 	add.w	r3, r7, #10
 8003e94:	9300      	str	r3, [sp, #0]
 8003e96:	4613      	mov	r3, r2
 8003e98:	2202      	movs	r2, #2
 8003e9a:	200c      	movs	r0, #12
 8003e9c:	f7ff fef0 	bl	8003c80 <PCD_ToCard>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	76fb      	strb	r3, [r7, #27]
    if (status != MI_OK) return MI_ERR;
 8003ea4:	7efb      	ldrb	r3, [r7, #27]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <MFRC522_Anticoll+0x4c>
 8003eaa:	2302      	movs	r3, #2
 8003eac:	e012      	b.n	8003ed4 <MFRC522_Anticoll+0x72>

    // backData[0..4] (4 UID + BCC)
    //  UID  ( 5)
    for (int i=0;i<5;i++) uid[i] = backData[i];
 8003eae:	2300      	movs	r3, #0
 8003eb0:	61fb      	str	r3, [r7, #28]
 8003eb2:	e00b      	b.n	8003ecc <MFRC522_Anticoll+0x6a>
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	4413      	add	r3, r2
 8003eba:	f107 010c 	add.w	r1, r7, #12
 8003ebe:	69fa      	ldr	r2, [r7, #28]
 8003ec0:	440a      	add	r2, r1
 8003ec2:	7812      	ldrb	r2, [r2, #0]
 8003ec4:	701a      	strb	r2, [r3, #0]
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	3301      	adds	r3, #1
 8003eca:	61fb      	str	r3, [r7, #28]
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	2b04      	cmp	r3, #4
 8003ed0:	ddf0      	ble.n	8003eb4 <MFRC522_Anticoll+0x52>
    return MI_OK;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3720      	adds	r7, #32
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	607b      	str	r3, [r7, #4]
 8003ee6:	4b12      	ldr	r3, [pc, #72]	@ (8003f30 <HAL_MspInit+0x54>)
 8003ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eea:	4a11      	ldr	r2, [pc, #68]	@ (8003f30 <HAL_MspInit+0x54>)
 8003eec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ef0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8003f30 <HAL_MspInit+0x54>)
 8003ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ef6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003efa:	607b      	str	r3, [r7, #4]
 8003efc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003efe:	2300      	movs	r3, #0
 8003f00:	603b      	str	r3, [r7, #0]
 8003f02:	4b0b      	ldr	r3, [pc, #44]	@ (8003f30 <HAL_MspInit+0x54>)
 8003f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f06:	4a0a      	ldr	r2, [pc, #40]	@ (8003f30 <HAL_MspInit+0x54>)
 8003f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f0e:	4b08      	ldr	r3, [pc, #32]	@ (8003f30 <HAL_MspInit+0x54>)
 8003f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f16:	603b      	str	r3, [r7, #0]
 8003f18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	210f      	movs	r1, #15
 8003f1e:	f06f 0001 	mvn.w	r0, #1
 8003f22:	f000 fc84 	bl	800482e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f26:	bf00      	nop
 8003f28:	3708      	adds	r7, #8
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	40023800 	.word	0x40023800

08003f34 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b08a      	sub	sp, #40	@ 0x28
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f3c:	f107 0314 	add.w	r3, r7, #20
 8003f40:	2200      	movs	r2, #0
 8003f42:	601a      	str	r2, [r3, #0]
 8003f44:	605a      	str	r2, [r3, #4]
 8003f46:	609a      	str	r2, [r3, #8]
 8003f48:	60da      	str	r2, [r3, #12]
 8003f4a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a19      	ldr	r2, [pc, #100]	@ (8003fb8 <HAL_I2C_MspInit+0x84>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d12c      	bne.n	8003fb0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f56:	2300      	movs	r3, #0
 8003f58:	613b      	str	r3, [r7, #16]
 8003f5a:	4b18      	ldr	r3, [pc, #96]	@ (8003fbc <HAL_I2C_MspInit+0x88>)
 8003f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5e:	4a17      	ldr	r2, [pc, #92]	@ (8003fbc <HAL_I2C_MspInit+0x88>)
 8003f60:	f043 0302 	orr.w	r3, r3, #2
 8003f64:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f66:	4b15      	ldr	r3, [pc, #84]	@ (8003fbc <HAL_I2C_MspInit+0x88>)
 8003f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	613b      	str	r3, [r7, #16]
 8003f70:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003f72:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003f76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f78:	2312      	movs	r3, #18
 8003f7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f80:	2303      	movs	r3, #3
 8003f82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003f84:	2304      	movs	r3, #4
 8003f86:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f88:	f107 0314 	add.w	r3, r7, #20
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	480c      	ldr	r0, [pc, #48]	@ (8003fc0 <HAL_I2C_MspInit+0x8c>)
 8003f90:	f000 fd16 	bl	80049c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003f94:	2300      	movs	r3, #0
 8003f96:	60fb      	str	r3, [r7, #12]
 8003f98:	4b08      	ldr	r3, [pc, #32]	@ (8003fbc <HAL_I2C_MspInit+0x88>)
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9c:	4a07      	ldr	r2, [pc, #28]	@ (8003fbc <HAL_I2C_MspInit+0x88>)
 8003f9e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003fa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fa4:	4b05      	ldr	r3, [pc, #20]	@ (8003fbc <HAL_I2C_MspInit+0x88>)
 8003fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fac:	60fb      	str	r3, [r7, #12]
 8003fae:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003fb0:	bf00      	nop
 8003fb2:	3728      	adds	r7, #40	@ 0x28
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	40005400 	.word	0x40005400
 8003fbc:	40023800 	.word	0x40023800
 8003fc0:	40020400 	.word	0x40020400

08003fc4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b088      	sub	sp, #32
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003fcc:	f107 0308 	add.w	r3, r7, #8
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	601a      	str	r2, [r3, #0]
 8003fd4:	605a      	str	r2, [r3, #4]
 8003fd6:	609a      	str	r2, [r3, #8]
 8003fd8:	60da      	str	r2, [r3, #12]
 8003fda:	611a      	str	r2, [r3, #16]
 8003fdc:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a10      	ldr	r2, [pc, #64]	@ (8004024 <HAL_RTC_MspInit+0x60>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d119      	bne.n	800401c <HAL_RTC_MspInit+0x58>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003fe8:	2302      	movs	r3, #2
 8003fea:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003fec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ff0:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ff2:	f107 0308 	add.w	r3, r7, #8
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f001 ffb6 	bl	8005f68 <HAL_RCCEx_PeriphCLKConfig>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8004002:	f7ff fd35 	bl	8003a70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004006:	4b08      	ldr	r3, [pc, #32]	@ (8004028 <HAL_RTC_MspInit+0x64>)
 8004008:	2201      	movs	r2, #1
 800400a:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 800400c:	2200      	movs	r2, #0
 800400e:	2105      	movs	r1, #5
 8004010:	2029      	movs	r0, #41	@ 0x29
 8004012:	f000 fc0c 	bl	800482e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8004016:	2029      	movs	r0, #41	@ 0x29
 8004018:	f000 fc25 	bl	8004866 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800401c:	bf00      	nop
 800401e:	3720      	adds	r7, #32
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	40002800 	.word	0x40002800
 8004028:	42470e3c 	.word	0x42470e3c

0800402c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b08a      	sub	sp, #40	@ 0x28
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004034:	f107 0314 	add.w	r3, r7, #20
 8004038:	2200      	movs	r2, #0
 800403a:	601a      	str	r2, [r3, #0]
 800403c:	605a      	str	r2, [r3, #4]
 800403e:	609a      	str	r2, [r3, #8]
 8004040:	60da      	str	r2, [r3, #12]
 8004042:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a19      	ldr	r2, [pc, #100]	@ (80040b0 <HAL_SPI_MspInit+0x84>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d12b      	bne.n	80040a6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800404e:	2300      	movs	r3, #0
 8004050:	613b      	str	r3, [r7, #16]
 8004052:	4b18      	ldr	r3, [pc, #96]	@ (80040b4 <HAL_SPI_MspInit+0x88>)
 8004054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004056:	4a17      	ldr	r2, [pc, #92]	@ (80040b4 <HAL_SPI_MspInit+0x88>)
 8004058:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800405c:	6453      	str	r3, [r2, #68]	@ 0x44
 800405e:	4b15      	ldr	r3, [pc, #84]	@ (80040b4 <HAL_SPI_MspInit+0x88>)
 8004060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004062:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004066:	613b      	str	r3, [r7, #16]
 8004068:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800406a:	2300      	movs	r3, #0
 800406c:	60fb      	str	r3, [r7, #12]
 800406e:	4b11      	ldr	r3, [pc, #68]	@ (80040b4 <HAL_SPI_MspInit+0x88>)
 8004070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004072:	4a10      	ldr	r2, [pc, #64]	@ (80040b4 <HAL_SPI_MspInit+0x88>)
 8004074:	f043 0301 	orr.w	r3, r3, #1
 8004078:	6313      	str	r3, [r2, #48]	@ 0x30
 800407a:	4b0e      	ldr	r3, [pc, #56]	@ (80040b4 <HAL_SPI_MspInit+0x88>)
 800407c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407e:	f003 0301 	and.w	r3, r3, #1
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004086:	23e0      	movs	r3, #224	@ 0xe0
 8004088:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800408a:	2302      	movs	r3, #2
 800408c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800408e:	2300      	movs	r3, #0
 8004090:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004092:	2303      	movs	r3, #3
 8004094:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004096:	2305      	movs	r3, #5
 8004098:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800409a:	f107 0314 	add.w	r3, r7, #20
 800409e:	4619      	mov	r1, r3
 80040a0:	4805      	ldr	r0, [pc, #20]	@ (80040b8 <HAL_SPI_MspInit+0x8c>)
 80040a2:	f000 fc8d 	bl	80049c0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80040a6:	bf00      	nop
 80040a8:	3728      	adds	r7, #40	@ 0x28
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	40013000 	.word	0x40013000
 80040b4:	40023800 	.word	0x40023800
 80040b8:	40020000 	.word	0x40020000

080040bc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80040bc:	b480      	push	{r7}
 80040be:	b085      	sub	sp, #20
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a0b      	ldr	r2, [pc, #44]	@ (80040f8 <HAL_TIM_Base_MspInit+0x3c>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d10d      	bne.n	80040ea <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80040ce:	2300      	movs	r3, #0
 80040d0:	60fb      	str	r3, [r7, #12]
 80040d2:	4b0a      	ldr	r3, [pc, #40]	@ (80040fc <HAL_TIM_Base_MspInit+0x40>)
 80040d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d6:	4a09      	ldr	r2, [pc, #36]	@ (80040fc <HAL_TIM_Base_MspInit+0x40>)
 80040d8:	f043 0301 	orr.w	r3, r3, #1
 80040dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80040de:	4b07      	ldr	r3, [pc, #28]	@ (80040fc <HAL_TIM_Base_MspInit+0x40>)
 80040e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	60fb      	str	r3, [r7, #12]
 80040e8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80040ea:	bf00      	nop
 80040ec:	3714      	adds	r7, #20
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	40010000 	.word	0x40010000
 80040fc:	40023800 	.word	0x40023800

08004100 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b088      	sub	sp, #32
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004108:	f107 030c 	add.w	r3, r7, #12
 800410c:	2200      	movs	r2, #0
 800410e:	601a      	str	r2, [r3, #0]
 8004110:	605a      	str	r2, [r3, #4]
 8004112:	609a      	str	r2, [r3, #8]
 8004114:	60da      	str	r2, [r3, #12]
 8004116:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a12      	ldr	r2, [pc, #72]	@ (8004168 <HAL_TIM_MspPostInit+0x68>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d11e      	bne.n	8004160 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004122:	2300      	movs	r3, #0
 8004124:	60bb      	str	r3, [r7, #8]
 8004126:	4b11      	ldr	r3, [pc, #68]	@ (800416c <HAL_TIM_MspPostInit+0x6c>)
 8004128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412a:	4a10      	ldr	r2, [pc, #64]	@ (800416c <HAL_TIM_MspPostInit+0x6c>)
 800412c:	f043 0301 	orr.w	r3, r3, #1
 8004130:	6313      	str	r3, [r2, #48]	@ 0x30
 8004132:	4b0e      	ldr	r3, [pc, #56]	@ (800416c <HAL_TIM_MspPostInit+0x6c>)
 8004134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	60bb      	str	r3, [r7, #8]
 800413c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800413e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004142:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004144:	2302      	movs	r3, #2
 8004146:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004148:	2300      	movs	r3, #0
 800414a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800414c:	2300      	movs	r3, #0
 800414e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004150:	2301      	movs	r3, #1
 8004152:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004154:	f107 030c 	add.w	r3, r7, #12
 8004158:	4619      	mov	r1, r3
 800415a:	4805      	ldr	r0, [pc, #20]	@ (8004170 <HAL_TIM_MspPostInit+0x70>)
 800415c:	f000 fc30 	bl	80049c0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004160:	bf00      	nop
 8004162:	3720      	adds	r7, #32
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	40010000 	.word	0x40010000
 800416c:	40023800 	.word	0x40023800
 8004170:	40020000 	.word	0x40020000

08004174 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b08c      	sub	sp, #48	@ 0x30
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800417c:	f107 031c 	add.w	r3, r7, #28
 8004180:	2200      	movs	r2, #0
 8004182:	601a      	str	r2, [r3, #0]
 8004184:	605a      	str	r2, [r3, #4]
 8004186:	609a      	str	r2, [r3, #8]
 8004188:	60da      	str	r2, [r3, #12]
 800418a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a3a      	ldr	r2, [pc, #232]	@ (800427c <HAL_UART_MspInit+0x108>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d134      	bne.n	8004200 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004196:	2300      	movs	r3, #0
 8004198:	61bb      	str	r3, [r7, #24]
 800419a:	4b39      	ldr	r3, [pc, #228]	@ (8004280 <HAL_UART_MspInit+0x10c>)
 800419c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419e:	4a38      	ldr	r2, [pc, #224]	@ (8004280 <HAL_UART_MspInit+0x10c>)
 80041a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80041a6:	4b36      	ldr	r3, [pc, #216]	@ (8004280 <HAL_UART_MspInit+0x10c>)
 80041a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ae:	61bb      	str	r3, [r7, #24]
 80041b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041b2:	2300      	movs	r3, #0
 80041b4:	617b      	str	r3, [r7, #20]
 80041b6:	4b32      	ldr	r3, [pc, #200]	@ (8004280 <HAL_UART_MspInit+0x10c>)
 80041b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ba:	4a31      	ldr	r2, [pc, #196]	@ (8004280 <HAL_UART_MspInit+0x10c>)
 80041bc:	f043 0301 	orr.w	r3, r3, #1
 80041c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80041c2:	4b2f      	ldr	r3, [pc, #188]	@ (8004280 <HAL_UART_MspInit+0x10c>)
 80041c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80041ce:	230c      	movs	r3, #12
 80041d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041d2:	2302      	movs	r3, #2
 80041d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041d6:	2300      	movs	r3, #0
 80041d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041da:	2303      	movs	r3, #3
 80041dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80041de:	2307      	movs	r3, #7
 80041e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041e2:	f107 031c 	add.w	r3, r7, #28
 80041e6:	4619      	mov	r1, r3
 80041e8:	4826      	ldr	r0, [pc, #152]	@ (8004284 <HAL_UART_MspInit+0x110>)
 80041ea:	f000 fbe9 	bl	80049c0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80041ee:	2200      	movs	r2, #0
 80041f0:	2105      	movs	r1, #5
 80041f2:	2026      	movs	r0, #38	@ 0x26
 80041f4:	f000 fb1b 	bl	800482e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80041f8:	2026      	movs	r0, #38	@ 0x26
 80041fa:	f000 fb34 	bl	8004866 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 80041fe:	e038      	b.n	8004272 <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a20      	ldr	r2, [pc, #128]	@ (8004288 <HAL_UART_MspInit+0x114>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d133      	bne.n	8004272 <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 800420a:	2300      	movs	r3, #0
 800420c:	613b      	str	r3, [r7, #16]
 800420e:	4b1c      	ldr	r3, [pc, #112]	@ (8004280 <HAL_UART_MspInit+0x10c>)
 8004210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004212:	4a1b      	ldr	r2, [pc, #108]	@ (8004280 <HAL_UART_MspInit+0x10c>)
 8004214:	f043 0320 	orr.w	r3, r3, #32
 8004218:	6453      	str	r3, [r2, #68]	@ 0x44
 800421a:	4b19      	ldr	r3, [pc, #100]	@ (8004280 <HAL_UART_MspInit+0x10c>)
 800421c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800421e:	f003 0320 	and.w	r3, r3, #32
 8004222:	613b      	str	r3, [r7, #16]
 8004224:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004226:	2300      	movs	r3, #0
 8004228:	60fb      	str	r3, [r7, #12]
 800422a:	4b15      	ldr	r3, [pc, #84]	@ (8004280 <HAL_UART_MspInit+0x10c>)
 800422c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422e:	4a14      	ldr	r2, [pc, #80]	@ (8004280 <HAL_UART_MspInit+0x10c>)
 8004230:	f043 0304 	orr.w	r3, r3, #4
 8004234:	6313      	str	r3, [r2, #48]	@ 0x30
 8004236:	4b12      	ldr	r3, [pc, #72]	@ (8004280 <HAL_UART_MspInit+0x10c>)
 8004238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423a:	f003 0304 	and.w	r3, r3, #4
 800423e:	60fb      	str	r3, [r7, #12]
 8004240:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004242:	23c0      	movs	r3, #192	@ 0xc0
 8004244:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004246:	2302      	movs	r3, #2
 8004248:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800424a:	2300      	movs	r3, #0
 800424c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800424e:	2303      	movs	r3, #3
 8004250:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004252:	2308      	movs	r3, #8
 8004254:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004256:	f107 031c 	add.w	r3, r7, #28
 800425a:	4619      	mov	r1, r3
 800425c:	480b      	ldr	r0, [pc, #44]	@ (800428c <HAL_UART_MspInit+0x118>)
 800425e:	f000 fbaf 	bl	80049c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8004262:	2200      	movs	r2, #0
 8004264:	2105      	movs	r1, #5
 8004266:	2047      	movs	r0, #71	@ 0x47
 8004268:	f000 fae1 	bl	800482e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800426c:	2047      	movs	r0, #71	@ 0x47
 800426e:	f000 fafa 	bl	8004866 <HAL_NVIC_EnableIRQ>
}
 8004272:	bf00      	nop
 8004274:	3730      	adds	r7, #48	@ 0x30
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	40004400 	.word	0x40004400
 8004280:	40023800 	.word	0x40023800
 8004284:	40020000 	.word	0x40020000
 8004288:	40011400 	.word	0x40011400
 800428c:	40020800 	.word	0x40020800

08004290 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004290:	b480      	push	{r7}
 8004292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004294:	bf00      	nop
 8004296:	e7fd      	b.n	8004294 <NMI_Handler+0x4>

08004298 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800429c:	bf00      	nop
 800429e:	e7fd      	b.n	800429c <HardFault_Handler+0x4>

080042a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80042a0:	b480      	push	{r7}
 80042a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80042a4:	bf00      	nop
 80042a6:	e7fd      	b.n	80042a4 <MemManage_Handler+0x4>

080042a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80042a8:	b480      	push	{r7}
 80042aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80042ac:	bf00      	nop
 80042ae:	e7fd      	b.n	80042ac <BusFault_Handler+0x4>

080042b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80042b4:	bf00      	nop
 80042b6:	e7fd      	b.n	80042b4 <UsageFault_Handler+0x4>

080042b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80042b8:	b480      	push	{r7}
 80042ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80042bc:	bf00      	nop
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr

080042c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80042c6:	b580      	push	{r7, lr}
 80042c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80042ca:	f000 f991 	bl	80045f0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80042ce:	f006 ff3d 	bl	800b14c <xTaskGetSchedulerState>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d001      	beq.n	80042dc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80042d8:	f007 fe36 	bl	800bf48 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80042dc:	bf00      	nop
 80042de:	bd80      	pop	{r7, pc}

080042e0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80042e4:	4802      	ldr	r0, [pc, #8]	@ (80042f0 <USART2_IRQHandler+0x10>)
 80042e6:	f003 fed3 	bl	8008090 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80042ea:	bf00      	nop
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	200023ec 	.word	0x200023ec

080042f4 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80042f8:	4802      	ldr	r0, [pc, #8]	@ (8004304 <RTC_Alarm_IRQHandler+0x10>)
 80042fa:	f002 fa09 	bl	8006710 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80042fe:	bf00      	nop
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	2000232c 	.word	0x2000232c

08004308 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800430c:	4802      	ldr	r0, [pc, #8]	@ (8004318 <USART6_IRQHandler+0x10>)
 800430e:	f003 febf 	bl	8008090 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8004312:	bf00      	nop
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	20002434 	.word	0x20002434

0800431c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800431c:	b480      	push	{r7}
 800431e:	af00      	add	r7, sp, #0
  return 1;
 8004320:	2301      	movs	r3, #1
}
 8004322:	4618      	mov	r0, r3
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <_kill>:

int _kill(int pid, int sig)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004336:	f00a fdfd 	bl	800ef34 <__errno>
 800433a:	4603      	mov	r3, r0
 800433c:	2216      	movs	r2, #22
 800433e:	601a      	str	r2, [r3, #0]
  return -1;
 8004340:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004344:	4618      	mov	r0, r3
 8004346:	3708      	adds	r7, #8
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <_exit>:

void _exit (int status)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004354:	f04f 31ff 	mov.w	r1, #4294967295
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f7ff ffe7 	bl	800432c <_kill>
  while (1) {}    /* Make sure we hang here */
 800435e:	bf00      	nop
 8004360:	e7fd      	b.n	800435e <_exit+0x12>

08004362 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004362:	b580      	push	{r7, lr}
 8004364:	b086      	sub	sp, #24
 8004366:	af00      	add	r7, sp, #0
 8004368:	60f8      	str	r0, [r7, #12]
 800436a:	60b9      	str	r1, [r7, #8]
 800436c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800436e:	2300      	movs	r3, #0
 8004370:	617b      	str	r3, [r7, #20]
 8004372:	e00a      	b.n	800438a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004374:	f3af 8000 	nop.w
 8004378:	4601      	mov	r1, r0
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	1c5a      	adds	r2, r3, #1
 800437e:	60ba      	str	r2, [r7, #8]
 8004380:	b2ca      	uxtb	r2, r1
 8004382:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	3301      	adds	r3, #1
 8004388:	617b      	str	r3, [r7, #20]
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	429a      	cmp	r2, r3
 8004390:	dbf0      	blt.n	8004374 <_read+0x12>
  }

  return len;
 8004392:	687b      	ldr	r3, [r7, #4]
}
 8004394:	4618      	mov	r0, r3
 8004396:	3718      	adds	r7, #24
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b086      	sub	sp, #24
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043a8:	2300      	movs	r3, #0
 80043aa:	617b      	str	r3, [r7, #20]
 80043ac:	e009      	b.n	80043c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	1c5a      	adds	r2, r3, #1
 80043b2:	60ba      	str	r2, [r7, #8]
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7fe fd2c 	bl	8002e14 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	3301      	adds	r3, #1
 80043c0:	617b      	str	r3, [r7, #20]
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	dbf1      	blt.n	80043ae <_write+0x12>
  }
  return len;
 80043ca:	687b      	ldr	r3, [r7, #4]
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3718      	adds	r7, #24
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <_close>:

int _close(int file)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80043dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80043fc:	605a      	str	r2, [r3, #4]
  return 0;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <_isatty>:

int _isatty(int file)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004414:	2301      	movs	r3, #1
}
 8004416:	4618      	mov	r0, r3
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr

08004422 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004422:	b480      	push	{r7}
 8004424:	b085      	sub	sp, #20
 8004426:	af00      	add	r7, sp, #0
 8004428:	60f8      	str	r0, [r7, #12]
 800442a:	60b9      	str	r1, [r7, #8]
 800442c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800442e:	2300      	movs	r3, #0
}
 8004430:	4618      	mov	r0, r3
 8004432:	3714      	adds	r7, #20
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <_gettimeofday>:
  (void)env;
  errno = ENOMEM;
  return -1;
}

int _gettimeofday(struct timeval *tv, void *tzvp) {
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
    tv->tv_sec = 0;
 8004446:	6879      	ldr	r1, [r7, #4]
 8004448:	f04f 0200 	mov.w	r2, #0
 800444c:	f04f 0300 	mov.w	r3, #0
 8004450:	e9c1 2300 	strd	r2, r3, [r1]
    tv->tv_usec = 0;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	609a      	str	r2, [r3, #8]
    return 0;
 800445a:	2300      	movs	r3, #0
}
 800445c:	4618      	mov	r0, r3
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b086      	sub	sp, #24
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004470:	4a14      	ldr	r2, [pc, #80]	@ (80044c4 <_sbrk+0x5c>)
 8004472:	4b15      	ldr	r3, [pc, #84]	@ (80044c8 <_sbrk+0x60>)
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800447c:	4b13      	ldr	r3, [pc, #76]	@ (80044cc <_sbrk+0x64>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d102      	bne.n	800448a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004484:	4b11      	ldr	r3, [pc, #68]	@ (80044cc <_sbrk+0x64>)
 8004486:	4a12      	ldr	r2, [pc, #72]	@ (80044d0 <_sbrk+0x68>)
 8004488:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800448a:	4b10      	ldr	r3, [pc, #64]	@ (80044cc <_sbrk+0x64>)
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4413      	add	r3, r2
 8004492:	693a      	ldr	r2, [r7, #16]
 8004494:	429a      	cmp	r2, r3
 8004496:	d207      	bcs.n	80044a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004498:	f00a fd4c 	bl	800ef34 <__errno>
 800449c:	4603      	mov	r3, r0
 800449e:	220c      	movs	r2, #12
 80044a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80044a2:	f04f 33ff 	mov.w	r3, #4294967295
 80044a6:	e009      	b.n	80044bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80044a8:	4b08      	ldr	r3, [pc, #32]	@ (80044cc <_sbrk+0x64>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80044ae:	4b07      	ldr	r3, [pc, #28]	@ (80044cc <_sbrk+0x64>)
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4413      	add	r3, r2
 80044b6:	4a05      	ldr	r2, [pc, #20]	@ (80044cc <_sbrk+0x64>)
 80044b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80044ba:	68fb      	ldr	r3, [r7, #12]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3718      	adds	r7, #24
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	20020000 	.word	0x20020000
 80044c8:	00000400 	.word	0x00000400
 80044cc:	200024a4 	.word	0x200024a4
 80044d0:	20006f70 	.word	0x20006f70

080044d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80044d8:	4b06      	ldr	r3, [pc, #24]	@ (80044f4 <SystemInit+0x20>)
 80044da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044de:	4a05      	ldr	r2, [pc, #20]	@ (80044f4 <SystemInit+0x20>)
 80044e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80044e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80044e8:	bf00      	nop
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	e000ed00 	.word	0xe000ed00

080044f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80044f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004530 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80044fc:	f7ff ffea 	bl	80044d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004500:	480c      	ldr	r0, [pc, #48]	@ (8004534 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004502:	490d      	ldr	r1, [pc, #52]	@ (8004538 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004504:	4a0d      	ldr	r2, [pc, #52]	@ (800453c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004506:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004508:	e002      	b.n	8004510 <LoopCopyDataInit>

0800450a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800450a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800450c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800450e:	3304      	adds	r3, #4

08004510 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004510:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004512:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004514:	d3f9      	bcc.n	800450a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004516:	4a0a      	ldr	r2, [pc, #40]	@ (8004540 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004518:	4c0a      	ldr	r4, [pc, #40]	@ (8004544 <LoopFillZerobss+0x22>)
  movs r3, #0
 800451a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800451c:	e001      	b.n	8004522 <LoopFillZerobss>

0800451e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800451e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004520:	3204      	adds	r2, #4

08004522 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004522:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004524:	d3fb      	bcc.n	800451e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004526:	f00a fd0b 	bl	800ef40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800452a:	f7fe ff01 	bl	8003330 <main>
  bx  lr    
 800452e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004530:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004534:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004538:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 800453c:	08013444 	.word	0x08013444
  ldr r2, =_sbss
 8004540:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 8004544:	20006f6c 	.word	0x20006f6c

08004548 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004548:	e7fe      	b.n	8004548 <ADC_IRQHandler>
	...

0800454c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004550:	4b0e      	ldr	r3, [pc, #56]	@ (800458c <HAL_Init+0x40>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a0d      	ldr	r2, [pc, #52]	@ (800458c <HAL_Init+0x40>)
 8004556:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800455a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800455c:	4b0b      	ldr	r3, [pc, #44]	@ (800458c <HAL_Init+0x40>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a0a      	ldr	r2, [pc, #40]	@ (800458c <HAL_Init+0x40>)
 8004562:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004566:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004568:	4b08      	ldr	r3, [pc, #32]	@ (800458c <HAL_Init+0x40>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a07      	ldr	r2, [pc, #28]	@ (800458c <HAL_Init+0x40>)
 800456e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004572:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004574:	2003      	movs	r0, #3
 8004576:	f000 f94f 	bl	8004818 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800457a:	200f      	movs	r0, #15
 800457c:	f000 f808 	bl	8004590 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004580:	f7ff fcac 	bl	8003edc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	4618      	mov	r0, r3
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	40023c00 	.word	0x40023c00

08004590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004598:	4b12      	ldr	r3, [pc, #72]	@ (80045e4 <HAL_InitTick+0x54>)
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	4b12      	ldr	r3, [pc, #72]	@ (80045e8 <HAL_InitTick+0x58>)
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	4619      	mov	r1, r3
 80045a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80045a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80045aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ae:	4618      	mov	r0, r3
 80045b0:	f000 f967 	bl	8004882 <HAL_SYSTICK_Config>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d001      	beq.n	80045be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e00e      	b.n	80045dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2b0f      	cmp	r3, #15
 80045c2:	d80a      	bhi.n	80045da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80045c4:	2200      	movs	r2, #0
 80045c6:	6879      	ldr	r1, [r7, #4]
 80045c8:	f04f 30ff 	mov.w	r0, #4294967295
 80045cc:	f000 f92f 	bl	800482e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80045d0:	4a06      	ldr	r2, [pc, #24]	@ (80045ec <HAL_InitTick+0x5c>)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80045d6:	2300      	movs	r3, #0
 80045d8:	e000      	b.n	80045dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3708      	adds	r7, #8
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}
 80045e4:	20000014 	.word	0x20000014
 80045e8:	2000001c 	.word	0x2000001c
 80045ec:	20000018 	.word	0x20000018

080045f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80045f0:	b480      	push	{r7}
 80045f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80045f4:	4b06      	ldr	r3, [pc, #24]	@ (8004610 <HAL_IncTick+0x20>)
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	461a      	mov	r2, r3
 80045fa:	4b06      	ldr	r3, [pc, #24]	@ (8004614 <HAL_IncTick+0x24>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4413      	add	r3, r2
 8004600:	4a04      	ldr	r2, [pc, #16]	@ (8004614 <HAL_IncTick+0x24>)
 8004602:	6013      	str	r3, [r2, #0]
}
 8004604:	bf00      	nop
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop
 8004610:	2000001c 	.word	0x2000001c
 8004614:	200024a8 	.word	0x200024a8

08004618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004618:	b480      	push	{r7}
 800461a:	af00      	add	r7, sp, #0
  return uwTick;
 800461c:	4b03      	ldr	r3, [pc, #12]	@ (800462c <HAL_GetTick+0x14>)
 800461e:	681b      	ldr	r3, [r3, #0]
}
 8004620:	4618      	mov	r0, r3
 8004622:	46bd      	mov	sp, r7
 8004624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004628:	4770      	bx	lr
 800462a:	bf00      	nop
 800462c:	200024a8 	.word	0x200024a8

08004630 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004638:	f7ff ffee 	bl	8004618 <HAL_GetTick>
 800463c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004648:	d005      	beq.n	8004656 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800464a:	4b0a      	ldr	r3, [pc, #40]	@ (8004674 <HAL_Delay+0x44>)
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	461a      	mov	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4413      	add	r3, r2
 8004654:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004656:	bf00      	nop
 8004658:	f7ff ffde 	bl	8004618 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	429a      	cmp	r2, r3
 8004666:	d8f7      	bhi.n	8004658 <HAL_Delay+0x28>
  {
  }
}
 8004668:	bf00      	nop
 800466a:	bf00      	nop
 800466c:	3710      	adds	r7, #16
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	2000001c 	.word	0x2000001c

08004678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004678:	b480      	push	{r7}
 800467a:	b085      	sub	sp, #20
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f003 0307 	and.w	r3, r3, #7
 8004686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004688:	4b0c      	ldr	r3, [pc, #48]	@ (80046bc <__NVIC_SetPriorityGrouping+0x44>)
 800468a:	68db      	ldr	r3, [r3, #12]
 800468c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800468e:	68ba      	ldr	r2, [r7, #8]
 8004690:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004694:	4013      	ands	r3, r2
 8004696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80046a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80046a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80046aa:	4a04      	ldr	r2, [pc, #16]	@ (80046bc <__NVIC_SetPriorityGrouping+0x44>)
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	60d3      	str	r3, [r2, #12]
}
 80046b0:	bf00      	nop
 80046b2:	3714      	adds	r7, #20
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr
 80046bc:	e000ed00 	.word	0xe000ed00

080046c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046c0:	b480      	push	{r7}
 80046c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046c4:	4b04      	ldr	r3, [pc, #16]	@ (80046d8 <__NVIC_GetPriorityGrouping+0x18>)
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	0a1b      	lsrs	r3, r3, #8
 80046ca:	f003 0307 	and.w	r3, r3, #7
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr
 80046d8:	e000ed00 	.word	0xe000ed00

080046dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	4603      	mov	r3, r0
 80046e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	db0b      	blt.n	8004706 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046ee:	79fb      	ldrb	r3, [r7, #7]
 80046f0:	f003 021f 	and.w	r2, r3, #31
 80046f4:	4907      	ldr	r1, [pc, #28]	@ (8004714 <__NVIC_EnableIRQ+0x38>)
 80046f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046fa:	095b      	lsrs	r3, r3, #5
 80046fc:	2001      	movs	r0, #1
 80046fe:	fa00 f202 	lsl.w	r2, r0, r2
 8004702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004706:	bf00      	nop
 8004708:	370c      	adds	r7, #12
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	e000e100 	.word	0xe000e100

08004718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	4603      	mov	r3, r0
 8004720:	6039      	str	r1, [r7, #0]
 8004722:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004728:	2b00      	cmp	r3, #0
 800472a:	db0a      	blt.n	8004742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	b2da      	uxtb	r2, r3
 8004730:	490c      	ldr	r1, [pc, #48]	@ (8004764 <__NVIC_SetPriority+0x4c>)
 8004732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004736:	0112      	lsls	r2, r2, #4
 8004738:	b2d2      	uxtb	r2, r2
 800473a:	440b      	add	r3, r1
 800473c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004740:	e00a      	b.n	8004758 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	b2da      	uxtb	r2, r3
 8004746:	4908      	ldr	r1, [pc, #32]	@ (8004768 <__NVIC_SetPriority+0x50>)
 8004748:	79fb      	ldrb	r3, [r7, #7]
 800474a:	f003 030f 	and.w	r3, r3, #15
 800474e:	3b04      	subs	r3, #4
 8004750:	0112      	lsls	r2, r2, #4
 8004752:	b2d2      	uxtb	r2, r2
 8004754:	440b      	add	r3, r1
 8004756:	761a      	strb	r2, [r3, #24]
}
 8004758:	bf00      	nop
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr
 8004764:	e000e100 	.word	0xe000e100
 8004768:	e000ed00 	.word	0xe000ed00

0800476c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800476c:	b480      	push	{r7}
 800476e:	b089      	sub	sp, #36	@ 0x24
 8004770:	af00      	add	r7, sp, #0
 8004772:	60f8      	str	r0, [r7, #12]
 8004774:	60b9      	str	r1, [r7, #8]
 8004776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f003 0307 	and.w	r3, r3, #7
 800477e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004780:	69fb      	ldr	r3, [r7, #28]
 8004782:	f1c3 0307 	rsb	r3, r3, #7
 8004786:	2b04      	cmp	r3, #4
 8004788:	bf28      	it	cs
 800478a:	2304      	movcs	r3, #4
 800478c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	3304      	adds	r3, #4
 8004792:	2b06      	cmp	r3, #6
 8004794:	d902      	bls.n	800479c <NVIC_EncodePriority+0x30>
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	3b03      	subs	r3, #3
 800479a:	e000      	b.n	800479e <NVIC_EncodePriority+0x32>
 800479c:	2300      	movs	r3, #0
 800479e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047a0:	f04f 32ff 	mov.w	r2, #4294967295
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	fa02 f303 	lsl.w	r3, r2, r3
 80047aa:	43da      	mvns	r2, r3
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	401a      	ands	r2, r3
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047b4:	f04f 31ff 	mov.w	r1, #4294967295
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	fa01 f303 	lsl.w	r3, r1, r3
 80047be:	43d9      	mvns	r1, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047c4:	4313      	orrs	r3, r2
         );
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3724      	adds	r7, #36	@ 0x24
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr
	...

080047d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	3b01      	subs	r3, #1
 80047e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80047e4:	d301      	bcc.n	80047ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80047e6:	2301      	movs	r3, #1
 80047e8:	e00f      	b.n	800480a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004814 <SysTick_Config+0x40>)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	3b01      	subs	r3, #1
 80047f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80047f2:	210f      	movs	r1, #15
 80047f4:	f04f 30ff 	mov.w	r0, #4294967295
 80047f8:	f7ff ff8e 	bl	8004718 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047fc:	4b05      	ldr	r3, [pc, #20]	@ (8004814 <SysTick_Config+0x40>)
 80047fe:	2200      	movs	r2, #0
 8004800:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004802:	4b04      	ldr	r3, [pc, #16]	@ (8004814 <SysTick_Config+0x40>)
 8004804:	2207      	movs	r2, #7
 8004806:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3708      	adds	r7, #8
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	e000e010 	.word	0xe000e010

08004818 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f7ff ff29 	bl	8004678 <__NVIC_SetPriorityGrouping>
}
 8004826:	bf00      	nop
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}

0800482e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800482e:	b580      	push	{r7, lr}
 8004830:	b086      	sub	sp, #24
 8004832:	af00      	add	r7, sp, #0
 8004834:	4603      	mov	r3, r0
 8004836:	60b9      	str	r1, [r7, #8]
 8004838:	607a      	str	r2, [r7, #4]
 800483a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800483c:	2300      	movs	r3, #0
 800483e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004840:	f7ff ff3e 	bl	80046c0 <__NVIC_GetPriorityGrouping>
 8004844:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	68b9      	ldr	r1, [r7, #8]
 800484a:	6978      	ldr	r0, [r7, #20]
 800484c:	f7ff ff8e 	bl	800476c <NVIC_EncodePriority>
 8004850:	4602      	mov	r2, r0
 8004852:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004856:	4611      	mov	r1, r2
 8004858:	4618      	mov	r0, r3
 800485a:	f7ff ff5d 	bl	8004718 <__NVIC_SetPriority>
}
 800485e:	bf00      	nop
 8004860:	3718      	adds	r7, #24
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004866:	b580      	push	{r7, lr}
 8004868:	b082      	sub	sp, #8
 800486a:	af00      	add	r7, sp, #0
 800486c:	4603      	mov	r3, r0
 800486e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004874:	4618      	mov	r0, r3
 8004876:	f7ff ff31 	bl	80046dc <__NVIC_EnableIRQ>
}
 800487a:	bf00      	nop
 800487c:	3708      	adds	r7, #8
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}

08004882 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004882:	b580      	push	{r7, lr}
 8004884:	b082      	sub	sp, #8
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f7ff ffa2 	bl	80047d4 <SysTick_Config>
 8004890:	4603      	mov	r3, r0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3708      	adds	r7, #8
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}

0800489a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800489a:	b580      	push	{r7, lr}
 800489c:	b084      	sub	sp, #16
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80048a8:	f7ff feb6 	bl	8004618 <HAL_GetTick>
 80048ac:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d008      	beq.n	80048cc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2280      	movs	r2, #128	@ 0x80
 80048be:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e052      	b.n	8004972 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f022 0216 	bic.w	r2, r2, #22
 80048da:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	695a      	ldr	r2, [r3, #20]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048ea:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d103      	bne.n	80048fc <HAL_DMA_Abort+0x62>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d007      	beq.n	800490c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f022 0208 	bic.w	r2, r2, #8
 800490a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f022 0201 	bic.w	r2, r2, #1
 800491a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800491c:	e013      	b.n	8004946 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800491e:	f7ff fe7b 	bl	8004618 <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	2b05      	cmp	r3, #5
 800492a:	d90c      	bls.n	8004946 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2220      	movs	r2, #32
 8004930:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2203      	movs	r2, #3
 8004936:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e015      	b.n	8004972 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0301 	and.w	r3, r3, #1
 8004950:	2b00      	cmp	r3, #0
 8004952:	d1e4      	bne.n	800491e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004958:	223f      	movs	r2, #63	@ 0x3f
 800495a:	409a      	lsls	r2, r3
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3710      	adds	r7, #16
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}

0800497a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800497a:	b480      	push	{r7}
 800497c:	b083      	sub	sp, #12
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004988:	b2db      	uxtb	r3, r3
 800498a:	2b02      	cmp	r3, #2
 800498c:	d004      	beq.n	8004998 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2280      	movs	r2, #128	@ 0x80
 8004992:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e00c      	b.n	80049b2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2205      	movs	r2, #5
 800499c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f022 0201 	bic.w	r2, r2, #1
 80049ae:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80049b0:	2300      	movs	r3, #0
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	370c      	adds	r7, #12
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr
	...

080049c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b089      	sub	sp, #36	@ 0x24
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80049ca:	2300      	movs	r3, #0
 80049cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80049ce:	2300      	movs	r3, #0
 80049d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80049d2:	2300      	movs	r3, #0
 80049d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049d6:	2300      	movs	r3, #0
 80049d8:	61fb      	str	r3, [r7, #28]
 80049da:	e159      	b.n	8004c90 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80049dc:	2201      	movs	r2, #1
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	fa02 f303 	lsl.w	r3, r2, r3
 80049e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	697a      	ldr	r2, [r7, #20]
 80049ec:	4013      	ands	r3, r2
 80049ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80049f0:	693a      	ldr	r2, [r7, #16]
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	f040 8148 	bne.w	8004c8a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f003 0303 	and.w	r3, r3, #3
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d005      	beq.n	8004a12 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d130      	bne.n	8004a74 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004a18:	69fb      	ldr	r3, [r7, #28]
 8004a1a:	005b      	lsls	r3, r3, #1
 8004a1c:	2203      	movs	r2, #3
 8004a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a22:	43db      	mvns	r3, r3
 8004a24:	69ba      	ldr	r2, [r7, #24]
 8004a26:	4013      	ands	r3, r2
 8004a28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	68da      	ldr	r2, [r3, #12]
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	005b      	lsls	r3, r3, #1
 8004a32:	fa02 f303 	lsl.w	r3, r2, r3
 8004a36:	69ba      	ldr	r2, [r7, #24]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	69ba      	ldr	r2, [r7, #24]
 8004a40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a48:	2201      	movs	r2, #1
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a50:	43db      	mvns	r3, r3
 8004a52:	69ba      	ldr	r2, [r7, #24]
 8004a54:	4013      	ands	r3, r2
 8004a56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	091b      	lsrs	r3, r3, #4
 8004a5e:	f003 0201 	and.w	r2, r3, #1
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	fa02 f303 	lsl.w	r3, r2, r3
 8004a68:	69ba      	ldr	r2, [r7, #24]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	69ba      	ldr	r2, [r7, #24]
 8004a72:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f003 0303 	and.w	r3, r3, #3
 8004a7c:	2b03      	cmp	r3, #3
 8004a7e:	d017      	beq.n	8004ab0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	005b      	lsls	r3, r3, #1
 8004a8a:	2203      	movs	r2, #3
 8004a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a90:	43db      	mvns	r3, r3
 8004a92:	69ba      	ldr	r2, [r7, #24]
 8004a94:	4013      	ands	r3, r2
 8004a96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	689a      	ldr	r2, [r3, #8]
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	005b      	lsls	r3, r3, #1
 8004aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa4:	69ba      	ldr	r2, [r7, #24]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	69ba      	ldr	r2, [r7, #24]
 8004aae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f003 0303 	and.w	r3, r3, #3
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d123      	bne.n	8004b04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	08da      	lsrs	r2, r3, #3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	3208      	adds	r2, #8
 8004ac4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	f003 0307 	and.w	r3, r3, #7
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	220f      	movs	r2, #15
 8004ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad8:	43db      	mvns	r3, r3
 8004ada:	69ba      	ldr	r2, [r7, #24]
 8004adc:	4013      	ands	r3, r2
 8004ade:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	691a      	ldr	r2, [r3, #16]
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	f003 0307 	and.w	r3, r3, #7
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	fa02 f303 	lsl.w	r3, r2, r3
 8004af0:	69ba      	ldr	r2, [r7, #24]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	08da      	lsrs	r2, r3, #3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	3208      	adds	r2, #8
 8004afe:	69b9      	ldr	r1, [r7, #24]
 8004b00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	005b      	lsls	r3, r3, #1
 8004b0e:	2203      	movs	r2, #3
 8004b10:	fa02 f303 	lsl.w	r3, r2, r3
 8004b14:	43db      	mvns	r3, r3
 8004b16:	69ba      	ldr	r2, [r7, #24]
 8004b18:	4013      	ands	r3, r2
 8004b1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	f003 0203 	and.w	r2, r3, #3
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	005b      	lsls	r3, r3, #1
 8004b28:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	69ba      	ldr	r2, [r7, #24]
 8004b36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	f000 80a2 	beq.w	8004c8a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b46:	2300      	movs	r3, #0
 8004b48:	60fb      	str	r3, [r7, #12]
 8004b4a:	4b57      	ldr	r3, [pc, #348]	@ (8004ca8 <HAL_GPIO_Init+0x2e8>)
 8004b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b4e:	4a56      	ldr	r2, [pc, #344]	@ (8004ca8 <HAL_GPIO_Init+0x2e8>)
 8004b50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b54:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b56:	4b54      	ldr	r3, [pc, #336]	@ (8004ca8 <HAL_GPIO_Init+0x2e8>)
 8004b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b5e:	60fb      	str	r3, [r7, #12]
 8004b60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b62:	4a52      	ldr	r2, [pc, #328]	@ (8004cac <HAL_GPIO_Init+0x2ec>)
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	089b      	lsrs	r3, r3, #2
 8004b68:	3302      	adds	r3, #2
 8004b6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	f003 0303 	and.w	r3, r3, #3
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	220f      	movs	r2, #15
 8004b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7e:	43db      	mvns	r3, r3
 8004b80:	69ba      	ldr	r2, [r7, #24]
 8004b82:	4013      	ands	r3, r2
 8004b84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4a49      	ldr	r2, [pc, #292]	@ (8004cb0 <HAL_GPIO_Init+0x2f0>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d019      	beq.n	8004bc2 <HAL_GPIO_Init+0x202>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a48      	ldr	r2, [pc, #288]	@ (8004cb4 <HAL_GPIO_Init+0x2f4>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d013      	beq.n	8004bbe <HAL_GPIO_Init+0x1fe>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a47      	ldr	r2, [pc, #284]	@ (8004cb8 <HAL_GPIO_Init+0x2f8>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d00d      	beq.n	8004bba <HAL_GPIO_Init+0x1fa>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a46      	ldr	r2, [pc, #280]	@ (8004cbc <HAL_GPIO_Init+0x2fc>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d007      	beq.n	8004bb6 <HAL_GPIO_Init+0x1f6>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a45      	ldr	r2, [pc, #276]	@ (8004cc0 <HAL_GPIO_Init+0x300>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d101      	bne.n	8004bb2 <HAL_GPIO_Init+0x1f2>
 8004bae:	2304      	movs	r3, #4
 8004bb0:	e008      	b.n	8004bc4 <HAL_GPIO_Init+0x204>
 8004bb2:	2307      	movs	r3, #7
 8004bb4:	e006      	b.n	8004bc4 <HAL_GPIO_Init+0x204>
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e004      	b.n	8004bc4 <HAL_GPIO_Init+0x204>
 8004bba:	2302      	movs	r3, #2
 8004bbc:	e002      	b.n	8004bc4 <HAL_GPIO_Init+0x204>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e000      	b.n	8004bc4 <HAL_GPIO_Init+0x204>
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	69fa      	ldr	r2, [r7, #28]
 8004bc6:	f002 0203 	and.w	r2, r2, #3
 8004bca:	0092      	lsls	r2, r2, #2
 8004bcc:	4093      	lsls	r3, r2
 8004bce:	69ba      	ldr	r2, [r7, #24]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bd4:	4935      	ldr	r1, [pc, #212]	@ (8004cac <HAL_GPIO_Init+0x2ec>)
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	089b      	lsrs	r3, r3, #2
 8004bda:	3302      	adds	r3, #2
 8004bdc:	69ba      	ldr	r2, [r7, #24]
 8004bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004be2:	4b38      	ldr	r3, [pc, #224]	@ (8004cc4 <HAL_GPIO_Init+0x304>)
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	43db      	mvns	r3, r3
 8004bec:	69ba      	ldr	r2, [r7, #24]
 8004bee:	4013      	ands	r3, r2
 8004bf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004bfe:	69ba      	ldr	r2, [r7, #24]
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004c06:	4a2f      	ldr	r2, [pc, #188]	@ (8004cc4 <HAL_GPIO_Init+0x304>)
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c0c:	4b2d      	ldr	r3, [pc, #180]	@ (8004cc4 <HAL_GPIO_Init+0x304>)
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	43db      	mvns	r3, r3
 8004c16:	69ba      	ldr	r2, [r7, #24]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d003      	beq.n	8004c30 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004c28:	69ba      	ldr	r2, [r7, #24]
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c30:	4a24      	ldr	r2, [pc, #144]	@ (8004cc4 <HAL_GPIO_Init+0x304>)
 8004c32:	69bb      	ldr	r3, [r7, #24]
 8004c34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004c36:	4b23      	ldr	r3, [pc, #140]	@ (8004cc4 <HAL_GPIO_Init+0x304>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	43db      	mvns	r3, r3
 8004c40:	69ba      	ldr	r2, [r7, #24]
 8004c42:	4013      	ands	r3, r2
 8004c44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d003      	beq.n	8004c5a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004c52:	69ba      	ldr	r2, [r7, #24]
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c5a:	4a1a      	ldr	r2, [pc, #104]	@ (8004cc4 <HAL_GPIO_Init+0x304>)
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c60:	4b18      	ldr	r3, [pc, #96]	@ (8004cc4 <HAL_GPIO_Init+0x304>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	43db      	mvns	r3, r3
 8004c6a:	69ba      	ldr	r2, [r7, #24]
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d003      	beq.n	8004c84 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004c7c:	69ba      	ldr	r2, [r7, #24]
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c84:	4a0f      	ldr	r2, [pc, #60]	@ (8004cc4 <HAL_GPIO_Init+0x304>)
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	61fb      	str	r3, [r7, #28]
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	2b0f      	cmp	r3, #15
 8004c94:	f67f aea2 	bls.w	80049dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004c98:	bf00      	nop
 8004c9a:	bf00      	nop
 8004c9c:	3724      	adds	r7, #36	@ 0x24
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	40023800 	.word	0x40023800
 8004cac:	40013800 	.word	0x40013800
 8004cb0:	40020000 	.word	0x40020000
 8004cb4:	40020400 	.word	0x40020400
 8004cb8:	40020800 	.word	0x40020800
 8004cbc:	40020c00 	.word	0x40020c00
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	40013c00 	.word	0x40013c00

08004cc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
 8004cd0:	460b      	mov	r3, r1
 8004cd2:	807b      	strh	r3, [r7, #2]
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004cd8:	787b      	ldrb	r3, [r7, #1]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d003      	beq.n	8004ce6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004cde:	887a      	ldrh	r2, [r7, #2]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ce4:	e003      	b.n	8004cee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ce6:	887b      	ldrh	r3, [r7, #2]
 8004ce8:	041a      	lsls	r2, r3, #16
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	619a      	str	r2, [r3, #24]
}
 8004cee:	bf00      	nop
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
	...

08004cfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b084      	sub	sp, #16
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d101      	bne.n	8004d0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e12b      	b.n	8004f66 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d106      	bne.n	8004d28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7ff f906 	bl	8003f34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2224      	movs	r2, #36	@ 0x24
 8004d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f022 0201 	bic.w	r2, r2, #1
 8004d3e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d5e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004d60:	f001 f8da 	bl	8005f18 <HAL_RCC_GetPCLK1Freq>
 8004d64:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	4a81      	ldr	r2, [pc, #516]	@ (8004f70 <HAL_I2C_Init+0x274>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d807      	bhi.n	8004d80 <HAL_I2C_Init+0x84>
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	4a80      	ldr	r2, [pc, #512]	@ (8004f74 <HAL_I2C_Init+0x278>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	bf94      	ite	ls
 8004d78:	2301      	movls	r3, #1
 8004d7a:	2300      	movhi	r3, #0
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	e006      	b.n	8004d8e <HAL_I2C_Init+0x92>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	4a7d      	ldr	r2, [pc, #500]	@ (8004f78 <HAL_I2C_Init+0x27c>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	bf94      	ite	ls
 8004d88:	2301      	movls	r3, #1
 8004d8a:	2300      	movhi	r3, #0
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d001      	beq.n	8004d96 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e0e7      	b.n	8004f66 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	4a78      	ldr	r2, [pc, #480]	@ (8004f7c <HAL_I2C_Init+0x280>)
 8004d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d9e:	0c9b      	lsrs	r3, r3, #18
 8004da0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	4a6a      	ldr	r2, [pc, #424]	@ (8004f70 <HAL_I2C_Init+0x274>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d802      	bhi.n	8004dd0 <HAL_I2C_Init+0xd4>
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	3301      	adds	r3, #1
 8004dce:	e009      	b.n	8004de4 <HAL_I2C_Init+0xe8>
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004dd6:	fb02 f303 	mul.w	r3, r2, r3
 8004dda:	4a69      	ldr	r2, [pc, #420]	@ (8004f80 <HAL_I2C_Init+0x284>)
 8004ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8004de0:	099b      	lsrs	r3, r3, #6
 8004de2:	3301      	adds	r3, #1
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	6812      	ldr	r2, [r2, #0]
 8004de8:	430b      	orrs	r3, r1
 8004dea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	69db      	ldr	r3, [r3, #28]
 8004df2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004df6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	495c      	ldr	r1, [pc, #368]	@ (8004f70 <HAL_I2C_Init+0x274>)
 8004e00:	428b      	cmp	r3, r1
 8004e02:	d819      	bhi.n	8004e38 <HAL_I2C_Init+0x13c>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	1e59      	subs	r1, r3, #1
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	005b      	lsls	r3, r3, #1
 8004e0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e12:	1c59      	adds	r1, r3, #1
 8004e14:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004e18:	400b      	ands	r3, r1
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00a      	beq.n	8004e34 <HAL_I2C_Init+0x138>
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	1e59      	subs	r1, r3, #1
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	005b      	lsls	r3, r3, #1
 8004e28:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e32:	e051      	b.n	8004ed8 <HAL_I2C_Init+0x1dc>
 8004e34:	2304      	movs	r3, #4
 8004e36:	e04f      	b.n	8004ed8 <HAL_I2C_Init+0x1dc>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d111      	bne.n	8004e64 <HAL_I2C_Init+0x168>
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	1e58      	subs	r0, r3, #1
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6859      	ldr	r1, [r3, #4]
 8004e48:	460b      	mov	r3, r1
 8004e4a:	005b      	lsls	r3, r3, #1
 8004e4c:	440b      	add	r3, r1
 8004e4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e52:	3301      	adds	r3, #1
 8004e54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	bf0c      	ite	eq
 8004e5c:	2301      	moveq	r3, #1
 8004e5e:	2300      	movne	r3, #0
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	e012      	b.n	8004e8a <HAL_I2C_Init+0x18e>
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	1e58      	subs	r0, r3, #1
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6859      	ldr	r1, [r3, #4]
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	440b      	add	r3, r1
 8004e72:	0099      	lsls	r1, r3, #2
 8004e74:	440b      	add	r3, r1
 8004e76:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	bf0c      	ite	eq
 8004e84:	2301      	moveq	r3, #1
 8004e86:	2300      	movne	r3, #0
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d001      	beq.n	8004e92 <HAL_I2C_Init+0x196>
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e022      	b.n	8004ed8 <HAL_I2C_Init+0x1dc>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d10e      	bne.n	8004eb8 <HAL_I2C_Init+0x1bc>
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	1e58      	subs	r0, r3, #1
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6859      	ldr	r1, [r3, #4]
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	005b      	lsls	r3, r3, #1
 8004ea6:	440b      	add	r3, r1
 8004ea8:	fbb0 f3f3 	udiv	r3, r0, r3
 8004eac:	3301      	adds	r3, #1
 8004eae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004eb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004eb6:	e00f      	b.n	8004ed8 <HAL_I2C_Init+0x1dc>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	1e58      	subs	r0, r3, #1
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6859      	ldr	r1, [r3, #4]
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	440b      	add	r3, r1
 8004ec6:	0099      	lsls	r1, r3, #2
 8004ec8:	440b      	add	r3, r1
 8004eca:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ece:	3301      	adds	r3, #1
 8004ed0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ed4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ed8:	6879      	ldr	r1, [r7, #4]
 8004eda:	6809      	ldr	r1, [r1, #0]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	69da      	ldr	r2, [r3, #28]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a1b      	ldr	r3, [r3, #32]
 8004ef2:	431a      	orrs	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004f06:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	6911      	ldr	r1, [r2, #16]
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	68d2      	ldr	r2, [r2, #12]
 8004f12:	4311      	orrs	r1, r2
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	6812      	ldr	r2, [r2, #0]
 8004f18:	430b      	orrs	r3, r1
 8004f1a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	695a      	ldr	r2, [r3, #20]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	699b      	ldr	r3, [r3, #24]
 8004f2e:	431a      	orrs	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	430a      	orrs	r2, r1
 8004f36:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f042 0201 	orr.w	r2, r2, #1
 8004f46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2220      	movs	r2, #32
 8004f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	000186a0 	.word	0x000186a0
 8004f74:	001e847f 	.word	0x001e847f
 8004f78:	003d08ff 	.word	0x003d08ff
 8004f7c:	431bde83 	.word	0x431bde83
 8004f80:	10624dd3 	.word	0x10624dd3

08004f84 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b088      	sub	sp, #32
 8004f88:	af02      	add	r7, sp, #8
 8004f8a:	60f8      	str	r0, [r7, #12]
 8004f8c:	607a      	str	r2, [r7, #4]
 8004f8e:	461a      	mov	r2, r3
 8004f90:	460b      	mov	r3, r1
 8004f92:	817b      	strh	r3, [r7, #10]
 8004f94:	4613      	mov	r3, r2
 8004f96:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f98:	f7ff fb3e 	bl	8004618 <HAL_GetTick>
 8004f9c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b20      	cmp	r3, #32
 8004fa8:	f040 80e0 	bne.w	800516c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	9300      	str	r3, [sp, #0]
 8004fb0:	2319      	movs	r3, #25
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	4970      	ldr	r1, [pc, #448]	@ (8005178 <HAL_I2C_Master_Transmit+0x1f4>)
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 f964 	bl	8005284 <I2C_WaitOnFlagUntilTimeout>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004fc2:	2302      	movs	r3, #2
 8004fc4:	e0d3      	b.n	800516e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d101      	bne.n	8004fd4 <HAL_I2C_Master_Transmit+0x50>
 8004fd0:	2302      	movs	r3, #2
 8004fd2:	e0cc      	b.n	800516e <HAL_I2C_Master_Transmit+0x1ea>
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d007      	beq.n	8004ffa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f042 0201 	orr.w	r2, r2, #1
 8004ff8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005008:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2221      	movs	r2, #33	@ 0x21
 800500e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2210      	movs	r2, #16
 8005016:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2200      	movs	r2, #0
 800501e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	893a      	ldrh	r2, [r7, #8]
 800502a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005030:	b29a      	uxth	r2, r3
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	4a50      	ldr	r2, [pc, #320]	@ (800517c <HAL_I2C_Master_Transmit+0x1f8>)
 800503a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800503c:	8979      	ldrh	r1, [r7, #10]
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	6a3a      	ldr	r2, [r7, #32]
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f000 f89c 	bl	8005180 <I2C_MasterRequestWrite>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d001      	beq.n	8005052 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e08d      	b.n	800516e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005052:	2300      	movs	r3, #0
 8005054:	613b      	str	r3, [r7, #16]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	695b      	ldr	r3, [r3, #20]
 800505c:	613b      	str	r3, [r7, #16]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	699b      	ldr	r3, [r3, #24]
 8005064:	613b      	str	r3, [r7, #16]
 8005066:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005068:	e066      	b.n	8005138 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800506a:	697a      	ldr	r2, [r7, #20]
 800506c:	6a39      	ldr	r1, [r7, #32]
 800506e:	68f8      	ldr	r0, [r7, #12]
 8005070:	f000 fa22 	bl	80054b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005074:	4603      	mov	r3, r0
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00d      	beq.n	8005096 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507e:	2b04      	cmp	r3, #4
 8005080:	d107      	bne.n	8005092 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005090:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e06b      	b.n	800516e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509a:	781a      	ldrb	r2, [r3, #0]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a6:	1c5a      	adds	r2, r3, #1
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	3b01      	subs	r3, #1
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050be:	3b01      	subs	r3, #1
 80050c0:	b29a      	uxth	r2, r3
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	695b      	ldr	r3, [r3, #20]
 80050cc:	f003 0304 	and.w	r3, r3, #4
 80050d0:	2b04      	cmp	r3, #4
 80050d2:	d11b      	bne.n	800510c <HAL_I2C_Master_Transmit+0x188>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d017      	beq.n	800510c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e0:	781a      	ldrb	r2, [r3, #0]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ec:	1c5a      	adds	r2, r3, #1
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	3b01      	subs	r3, #1
 80050fa:	b29a      	uxth	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005104:	3b01      	subs	r3, #1
 8005106:	b29a      	uxth	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800510c:	697a      	ldr	r2, [r7, #20]
 800510e:	6a39      	ldr	r1, [r7, #32]
 8005110:	68f8      	ldr	r0, [r7, #12]
 8005112:	f000 fa19 	bl	8005548 <I2C_WaitOnBTFFlagUntilTimeout>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00d      	beq.n	8005138 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005120:	2b04      	cmp	r3, #4
 8005122:	d107      	bne.n	8005134 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005132:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e01a      	b.n	800516e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800513c:	2b00      	cmp	r3, #0
 800513e:	d194      	bne.n	800506a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800514e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2220      	movs	r2, #32
 8005154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2200      	movs	r2, #0
 8005164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005168:	2300      	movs	r3, #0
 800516a:	e000      	b.n	800516e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800516c:	2302      	movs	r3, #2
  }
}
 800516e:	4618      	mov	r0, r3
 8005170:	3718      	adds	r7, #24
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}
 8005176:	bf00      	nop
 8005178:	00100002 	.word	0x00100002
 800517c:	ffff0000 	.word	0xffff0000

08005180 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b088      	sub	sp, #32
 8005184:	af02      	add	r7, sp, #8
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	607a      	str	r2, [r7, #4]
 800518a:	603b      	str	r3, [r7, #0]
 800518c:	460b      	mov	r3, r1
 800518e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005194:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	2b08      	cmp	r3, #8
 800519a:	d006      	beq.n	80051aa <I2C_MasterRequestWrite+0x2a>
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d003      	beq.n	80051aa <I2C_MasterRequestWrite+0x2a>
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80051a8:	d108      	bne.n	80051bc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051b8:	601a      	str	r2, [r3, #0]
 80051ba:	e00b      	b.n	80051d4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051c0:	2b12      	cmp	r3, #18
 80051c2:	d107      	bne.n	80051d4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	9300      	str	r3, [sp, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80051e0:	68f8      	ldr	r0, [r7, #12]
 80051e2:	f000 f84f 	bl	8005284 <I2C_WaitOnFlagUntilTimeout>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d00d      	beq.n	8005208 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051fa:	d103      	bne.n	8005204 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005202:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005204:	2303      	movs	r3, #3
 8005206:	e035      	b.n	8005274 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	691b      	ldr	r3, [r3, #16]
 800520c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005210:	d108      	bne.n	8005224 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005212:	897b      	ldrh	r3, [r7, #10]
 8005214:	b2db      	uxtb	r3, r3
 8005216:	461a      	mov	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005220:	611a      	str	r2, [r3, #16]
 8005222:	e01b      	b.n	800525c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005224:	897b      	ldrh	r3, [r7, #10]
 8005226:	11db      	asrs	r3, r3, #7
 8005228:	b2db      	uxtb	r3, r3
 800522a:	f003 0306 	and.w	r3, r3, #6
 800522e:	b2db      	uxtb	r3, r3
 8005230:	f063 030f 	orn	r3, r3, #15
 8005234:	b2da      	uxtb	r2, r3
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	490e      	ldr	r1, [pc, #56]	@ (800527c <I2C_MasterRequestWrite+0xfc>)
 8005242:	68f8      	ldr	r0, [r7, #12]
 8005244:	f000 f898 	bl	8005378 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e010      	b.n	8005274 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005252:	897b      	ldrh	r3, [r7, #10]
 8005254:	b2da      	uxtb	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	4907      	ldr	r1, [pc, #28]	@ (8005280 <I2C_MasterRequestWrite+0x100>)
 8005262:	68f8      	ldr	r0, [r7, #12]
 8005264:	f000 f888 	bl	8005378 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d001      	beq.n	8005272 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e000      	b.n	8005274 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3718      	adds	r7, #24
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}
 800527c:	00010008 	.word	0x00010008
 8005280:	00010002 	.word	0x00010002

08005284 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b084      	sub	sp, #16
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	603b      	str	r3, [r7, #0]
 8005290:	4613      	mov	r3, r2
 8005292:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005294:	e048      	b.n	8005328 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800529c:	d044      	beq.n	8005328 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800529e:	f7ff f9bb 	bl	8004618 <HAL_GetTick>
 80052a2:	4602      	mov	r2, r0
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	683a      	ldr	r2, [r7, #0]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d302      	bcc.n	80052b4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d139      	bne.n	8005328 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	0c1b      	lsrs	r3, r3, #16
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d10d      	bne.n	80052da <I2C_WaitOnFlagUntilTimeout+0x56>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	695b      	ldr	r3, [r3, #20]
 80052c4:	43da      	mvns	r2, r3
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	4013      	ands	r3, r2
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	bf0c      	ite	eq
 80052d0:	2301      	moveq	r3, #1
 80052d2:	2300      	movne	r3, #0
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	461a      	mov	r2, r3
 80052d8:	e00c      	b.n	80052f4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	43da      	mvns	r2, r3
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	4013      	ands	r3, r2
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	bf0c      	ite	eq
 80052ec:	2301      	moveq	r3, #1
 80052ee:	2300      	movne	r3, #0
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	461a      	mov	r2, r3
 80052f4:	79fb      	ldrb	r3, [r7, #7]
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d116      	bne.n	8005328 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2220      	movs	r2, #32
 8005304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005314:	f043 0220 	orr.w	r2, r3, #32
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e023      	b.n	8005370 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	0c1b      	lsrs	r3, r3, #16
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b01      	cmp	r3, #1
 8005330:	d10d      	bne.n	800534e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	695b      	ldr	r3, [r3, #20]
 8005338:	43da      	mvns	r2, r3
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	4013      	ands	r3, r2
 800533e:	b29b      	uxth	r3, r3
 8005340:	2b00      	cmp	r3, #0
 8005342:	bf0c      	ite	eq
 8005344:	2301      	moveq	r3, #1
 8005346:	2300      	movne	r3, #0
 8005348:	b2db      	uxtb	r3, r3
 800534a:	461a      	mov	r2, r3
 800534c:	e00c      	b.n	8005368 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	699b      	ldr	r3, [r3, #24]
 8005354:	43da      	mvns	r2, r3
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	4013      	ands	r3, r2
 800535a:	b29b      	uxth	r3, r3
 800535c:	2b00      	cmp	r3, #0
 800535e:	bf0c      	ite	eq
 8005360:	2301      	moveq	r3, #1
 8005362:	2300      	movne	r3, #0
 8005364:	b2db      	uxtb	r3, r3
 8005366:	461a      	mov	r2, r3
 8005368:	79fb      	ldrb	r3, [r7, #7]
 800536a:	429a      	cmp	r2, r3
 800536c:	d093      	beq.n	8005296 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	3710      	adds	r7, #16
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	607a      	str	r2, [r7, #4]
 8005384:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005386:	e071      	b.n	800546c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005392:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005396:	d123      	bne.n	80053e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053a6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80053b0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2200      	movs	r2, #0
 80053b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2220      	movs	r2, #32
 80053bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053cc:	f043 0204 	orr.w	r2, r3, #4
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e067      	b.n	80054b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e6:	d041      	beq.n	800546c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053e8:	f7ff f916 	bl	8004618 <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d302      	bcc.n	80053fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d136      	bne.n	800546c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	0c1b      	lsrs	r3, r3, #16
 8005402:	b2db      	uxtb	r3, r3
 8005404:	2b01      	cmp	r3, #1
 8005406:	d10c      	bne.n	8005422 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	695b      	ldr	r3, [r3, #20]
 800540e:	43da      	mvns	r2, r3
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	4013      	ands	r3, r2
 8005414:	b29b      	uxth	r3, r3
 8005416:	2b00      	cmp	r3, #0
 8005418:	bf14      	ite	ne
 800541a:	2301      	movne	r3, #1
 800541c:	2300      	moveq	r3, #0
 800541e:	b2db      	uxtb	r3, r3
 8005420:	e00b      	b.n	800543a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	699b      	ldr	r3, [r3, #24]
 8005428:	43da      	mvns	r2, r3
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	4013      	ands	r3, r2
 800542e:	b29b      	uxth	r3, r3
 8005430:	2b00      	cmp	r3, #0
 8005432:	bf14      	ite	ne
 8005434:	2301      	movne	r3, #1
 8005436:	2300      	moveq	r3, #0
 8005438:	b2db      	uxtb	r3, r3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d016      	beq.n	800546c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2220      	movs	r2, #32
 8005448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005458:	f043 0220 	orr.w	r2, r3, #32
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e021      	b.n	80054b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	0c1b      	lsrs	r3, r3, #16
 8005470:	b2db      	uxtb	r3, r3
 8005472:	2b01      	cmp	r3, #1
 8005474:	d10c      	bne.n	8005490 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	695b      	ldr	r3, [r3, #20]
 800547c:	43da      	mvns	r2, r3
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	4013      	ands	r3, r2
 8005482:	b29b      	uxth	r3, r3
 8005484:	2b00      	cmp	r3, #0
 8005486:	bf14      	ite	ne
 8005488:	2301      	movne	r3, #1
 800548a:	2300      	moveq	r3, #0
 800548c:	b2db      	uxtb	r3, r3
 800548e:	e00b      	b.n	80054a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	699b      	ldr	r3, [r3, #24]
 8005496:	43da      	mvns	r2, r3
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	4013      	ands	r3, r2
 800549c:	b29b      	uxth	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	bf14      	ite	ne
 80054a2:	2301      	movne	r3, #1
 80054a4:	2300      	moveq	r3, #0
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f47f af6d 	bne.w	8005388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3710      	adds	r7, #16
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054c4:	e034      	b.n	8005530 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80054c6:	68f8      	ldr	r0, [r7, #12]
 80054c8:	f000 f886 	bl	80055d8 <I2C_IsAcknowledgeFailed>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d001      	beq.n	80054d6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e034      	b.n	8005540 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054dc:	d028      	beq.n	8005530 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054de:	f7ff f89b 	bl	8004618 <HAL_GetTick>
 80054e2:	4602      	mov	r2, r0
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	1ad3      	subs	r3, r2, r3
 80054e8:	68ba      	ldr	r2, [r7, #8]
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d302      	bcc.n	80054f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d11d      	bne.n	8005530 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054fe:	2b80      	cmp	r3, #128	@ 0x80
 8005500:	d016      	beq.n	8005530 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2220      	movs	r2, #32
 800550c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800551c:	f043 0220 	orr.w	r2, r3, #32
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e007      	b.n	8005540 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800553a:	2b80      	cmp	r3, #128	@ 0x80
 800553c:	d1c3      	bne.n	80054c6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800553e:	2300      	movs	r3, #0
}
 8005540:	4618      	mov	r0, r3
 8005542:	3710      	adds	r7, #16
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}

08005548 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b084      	sub	sp, #16
 800554c:	af00      	add	r7, sp, #0
 800554e:	60f8      	str	r0, [r7, #12]
 8005550:	60b9      	str	r1, [r7, #8]
 8005552:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005554:	e034      	b.n	80055c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005556:	68f8      	ldr	r0, [r7, #12]
 8005558:	f000 f83e 	bl	80055d8 <I2C_IsAcknowledgeFailed>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d001      	beq.n	8005566 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e034      	b.n	80055d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800556c:	d028      	beq.n	80055c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800556e:	f7ff f853 	bl	8004618 <HAL_GetTick>
 8005572:	4602      	mov	r2, r0
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	1ad3      	subs	r3, r2, r3
 8005578:	68ba      	ldr	r2, [r7, #8]
 800557a:	429a      	cmp	r2, r3
 800557c:	d302      	bcc.n	8005584 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d11d      	bne.n	80055c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	695b      	ldr	r3, [r3, #20]
 800558a:	f003 0304 	and.w	r3, r3, #4
 800558e:	2b04      	cmp	r3, #4
 8005590:	d016      	beq.n	80055c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2200      	movs	r2, #0
 8005596:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2220      	movs	r2, #32
 800559c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ac:	f043 0220 	orr.w	r2, r3, #32
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2200      	movs	r2, #0
 80055b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e007      	b.n	80055d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	f003 0304 	and.w	r3, r3, #4
 80055ca:	2b04      	cmp	r3, #4
 80055cc:	d1c3      	bne.n	8005556 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3710      	adds	r7, #16
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	695b      	ldr	r3, [r3, #20]
 80055e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055ee:	d11b      	bne.n	8005628 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80055f8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2220      	movs	r2, #32
 8005604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005614:	f043 0204 	orr.w	r2, r3, #4
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e000      	b.n	800562a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005628:	2300      	movs	r3, #0
}
 800562a:	4618      	mov	r0, r3
 800562c:	370c      	adds	r7, #12
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr
	...

08005638 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b086      	sub	sp, #24
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e267      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 0301 	and.w	r3, r3, #1
 8005652:	2b00      	cmp	r3, #0
 8005654:	d075      	beq.n	8005742 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005656:	4b88      	ldr	r3, [pc, #544]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f003 030c 	and.w	r3, r3, #12
 800565e:	2b04      	cmp	r3, #4
 8005660:	d00c      	beq.n	800567c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005662:	4b85      	ldr	r3, [pc, #532]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800566a:	2b08      	cmp	r3, #8
 800566c:	d112      	bne.n	8005694 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800566e:	4b82      	ldr	r3, [pc, #520]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005676:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800567a:	d10b      	bne.n	8005694 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800567c:	4b7e      	ldr	r3, [pc, #504]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005684:	2b00      	cmp	r3, #0
 8005686:	d05b      	beq.n	8005740 <HAL_RCC_OscConfig+0x108>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d157      	bne.n	8005740 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e242      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800569c:	d106      	bne.n	80056ac <HAL_RCC_OscConfig+0x74>
 800569e:	4b76      	ldr	r3, [pc, #472]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a75      	ldr	r2, [pc, #468]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 80056a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056a8:	6013      	str	r3, [r2, #0]
 80056aa:	e01d      	b.n	80056e8 <HAL_RCC_OscConfig+0xb0>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056b4:	d10c      	bne.n	80056d0 <HAL_RCC_OscConfig+0x98>
 80056b6:	4b70      	ldr	r3, [pc, #448]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a6f      	ldr	r2, [pc, #444]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 80056bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80056c0:	6013      	str	r3, [r2, #0]
 80056c2:	4b6d      	ldr	r3, [pc, #436]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a6c      	ldr	r2, [pc, #432]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 80056c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056cc:	6013      	str	r3, [r2, #0]
 80056ce:	e00b      	b.n	80056e8 <HAL_RCC_OscConfig+0xb0>
 80056d0:	4b69      	ldr	r3, [pc, #420]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a68      	ldr	r2, [pc, #416]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 80056d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056da:	6013      	str	r3, [r2, #0]
 80056dc:	4b66      	ldr	r3, [pc, #408]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a65      	ldr	r2, [pc, #404]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 80056e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d013      	beq.n	8005718 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f0:	f7fe ff92 	bl	8004618 <HAL_GetTick>
 80056f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056f6:	e008      	b.n	800570a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056f8:	f7fe ff8e 	bl	8004618 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	2b64      	cmp	r3, #100	@ 0x64
 8005704:	d901      	bls.n	800570a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e207      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800570a:	4b5b      	ldr	r3, [pc, #364]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005712:	2b00      	cmp	r3, #0
 8005714:	d0f0      	beq.n	80056f8 <HAL_RCC_OscConfig+0xc0>
 8005716:	e014      	b.n	8005742 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005718:	f7fe ff7e 	bl	8004618 <HAL_GetTick>
 800571c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800571e:	e008      	b.n	8005732 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005720:	f7fe ff7a 	bl	8004618 <HAL_GetTick>
 8005724:	4602      	mov	r2, r0
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	2b64      	cmp	r3, #100	@ 0x64
 800572c:	d901      	bls.n	8005732 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	e1f3      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005732:	4b51      	ldr	r3, [pc, #324]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1f0      	bne.n	8005720 <HAL_RCC_OscConfig+0xe8>
 800573e:	e000      	b.n	8005742 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005740:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 0302 	and.w	r3, r3, #2
 800574a:	2b00      	cmp	r3, #0
 800574c:	d063      	beq.n	8005816 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800574e:	4b4a      	ldr	r3, [pc, #296]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	f003 030c 	and.w	r3, r3, #12
 8005756:	2b00      	cmp	r3, #0
 8005758:	d00b      	beq.n	8005772 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800575a:	4b47      	ldr	r3, [pc, #284]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005762:	2b08      	cmp	r3, #8
 8005764:	d11c      	bne.n	80057a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005766:	4b44      	ldr	r3, [pc, #272]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d116      	bne.n	80057a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005772:	4b41      	ldr	r3, [pc, #260]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f003 0302 	and.w	r3, r3, #2
 800577a:	2b00      	cmp	r3, #0
 800577c:	d005      	beq.n	800578a <HAL_RCC_OscConfig+0x152>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d001      	beq.n	800578a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e1c7      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800578a:	4b3b      	ldr	r3, [pc, #236]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	691b      	ldr	r3, [r3, #16]
 8005796:	00db      	lsls	r3, r3, #3
 8005798:	4937      	ldr	r1, [pc, #220]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 800579a:	4313      	orrs	r3, r2
 800579c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800579e:	e03a      	b.n	8005816 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d020      	beq.n	80057ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057a8:	4b34      	ldr	r3, [pc, #208]	@ (800587c <HAL_RCC_OscConfig+0x244>)
 80057aa:	2201      	movs	r2, #1
 80057ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ae:	f7fe ff33 	bl	8004618 <HAL_GetTick>
 80057b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057b4:	e008      	b.n	80057c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057b6:	f7fe ff2f 	bl	8004618 <HAL_GetTick>
 80057ba:	4602      	mov	r2, r0
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	d901      	bls.n	80057c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80057c4:	2303      	movs	r3, #3
 80057c6:	e1a8      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057c8:	4b2b      	ldr	r3, [pc, #172]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0302 	and.w	r3, r3, #2
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d0f0      	beq.n	80057b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057d4:	4b28      	ldr	r3, [pc, #160]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	691b      	ldr	r3, [r3, #16]
 80057e0:	00db      	lsls	r3, r3, #3
 80057e2:	4925      	ldr	r1, [pc, #148]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 80057e4:	4313      	orrs	r3, r2
 80057e6:	600b      	str	r3, [r1, #0]
 80057e8:	e015      	b.n	8005816 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057ea:	4b24      	ldr	r3, [pc, #144]	@ (800587c <HAL_RCC_OscConfig+0x244>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f0:	f7fe ff12 	bl	8004618 <HAL_GetTick>
 80057f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057f6:	e008      	b.n	800580a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057f8:	f7fe ff0e 	bl	8004618 <HAL_GetTick>
 80057fc:	4602      	mov	r2, r0
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	2b02      	cmp	r3, #2
 8005804:	d901      	bls.n	800580a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	e187      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800580a:	4b1b      	ldr	r3, [pc, #108]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1f0      	bne.n	80057f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0308 	and.w	r3, r3, #8
 800581e:	2b00      	cmp	r3, #0
 8005820:	d036      	beq.n	8005890 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	695b      	ldr	r3, [r3, #20]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d016      	beq.n	8005858 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800582a:	4b15      	ldr	r3, [pc, #84]	@ (8005880 <HAL_RCC_OscConfig+0x248>)
 800582c:	2201      	movs	r2, #1
 800582e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005830:	f7fe fef2 	bl	8004618 <HAL_GetTick>
 8005834:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005836:	e008      	b.n	800584a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005838:	f7fe feee 	bl	8004618 <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	2b02      	cmp	r3, #2
 8005844:	d901      	bls.n	800584a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e167      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800584a:	4b0b      	ldr	r3, [pc, #44]	@ (8005878 <HAL_RCC_OscConfig+0x240>)
 800584c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800584e:	f003 0302 	and.w	r3, r3, #2
 8005852:	2b00      	cmp	r3, #0
 8005854:	d0f0      	beq.n	8005838 <HAL_RCC_OscConfig+0x200>
 8005856:	e01b      	b.n	8005890 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005858:	4b09      	ldr	r3, [pc, #36]	@ (8005880 <HAL_RCC_OscConfig+0x248>)
 800585a:	2200      	movs	r2, #0
 800585c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800585e:	f7fe fedb 	bl	8004618 <HAL_GetTick>
 8005862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005864:	e00e      	b.n	8005884 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005866:	f7fe fed7 	bl	8004618 <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d907      	bls.n	8005884 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e150      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
 8005878:	40023800 	.word	0x40023800
 800587c:	42470000 	.word	0x42470000
 8005880:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005884:	4b88      	ldr	r3, [pc, #544]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 8005886:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1ea      	bne.n	8005866 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0304 	and.w	r3, r3, #4
 8005898:	2b00      	cmp	r3, #0
 800589a:	f000 8097 	beq.w	80059cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800589e:	2300      	movs	r3, #0
 80058a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058a2:	4b81      	ldr	r3, [pc, #516]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 80058a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d10f      	bne.n	80058ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058ae:	2300      	movs	r3, #0
 80058b0:	60bb      	str	r3, [r7, #8]
 80058b2:	4b7d      	ldr	r3, [pc, #500]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 80058b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b6:	4a7c      	ldr	r2, [pc, #496]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 80058b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80058be:	4b7a      	ldr	r3, [pc, #488]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 80058c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058c6:	60bb      	str	r3, [r7, #8]
 80058c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058ca:	2301      	movs	r3, #1
 80058cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058ce:	4b77      	ldr	r3, [pc, #476]	@ (8005aac <HAL_RCC_OscConfig+0x474>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d118      	bne.n	800590c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80058da:	4b74      	ldr	r3, [pc, #464]	@ (8005aac <HAL_RCC_OscConfig+0x474>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a73      	ldr	r2, [pc, #460]	@ (8005aac <HAL_RCC_OscConfig+0x474>)
 80058e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058e6:	f7fe fe97 	bl	8004618 <HAL_GetTick>
 80058ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058ec:	e008      	b.n	8005900 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058ee:	f7fe fe93 	bl	8004618 <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d901      	bls.n	8005900 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e10c      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005900:	4b6a      	ldr	r3, [pc, #424]	@ (8005aac <HAL_RCC_OscConfig+0x474>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005908:	2b00      	cmp	r3, #0
 800590a:	d0f0      	beq.n	80058ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	2b01      	cmp	r3, #1
 8005912:	d106      	bne.n	8005922 <HAL_RCC_OscConfig+0x2ea>
 8005914:	4b64      	ldr	r3, [pc, #400]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 8005916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005918:	4a63      	ldr	r2, [pc, #396]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 800591a:	f043 0301 	orr.w	r3, r3, #1
 800591e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005920:	e01c      	b.n	800595c <HAL_RCC_OscConfig+0x324>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	2b05      	cmp	r3, #5
 8005928:	d10c      	bne.n	8005944 <HAL_RCC_OscConfig+0x30c>
 800592a:	4b5f      	ldr	r3, [pc, #380]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 800592c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800592e:	4a5e      	ldr	r2, [pc, #376]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 8005930:	f043 0304 	orr.w	r3, r3, #4
 8005934:	6713      	str	r3, [r2, #112]	@ 0x70
 8005936:	4b5c      	ldr	r3, [pc, #368]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 8005938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800593a:	4a5b      	ldr	r2, [pc, #364]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 800593c:	f043 0301 	orr.w	r3, r3, #1
 8005940:	6713      	str	r3, [r2, #112]	@ 0x70
 8005942:	e00b      	b.n	800595c <HAL_RCC_OscConfig+0x324>
 8005944:	4b58      	ldr	r3, [pc, #352]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 8005946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005948:	4a57      	ldr	r2, [pc, #348]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 800594a:	f023 0301 	bic.w	r3, r3, #1
 800594e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005950:	4b55      	ldr	r3, [pc, #340]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 8005952:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005954:	4a54      	ldr	r2, [pc, #336]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 8005956:	f023 0304 	bic.w	r3, r3, #4
 800595a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d015      	beq.n	8005990 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005964:	f7fe fe58 	bl	8004618 <HAL_GetTick>
 8005968:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800596a:	e00a      	b.n	8005982 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800596c:	f7fe fe54 	bl	8004618 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800597a:	4293      	cmp	r3, r2
 800597c:	d901      	bls.n	8005982 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e0cb      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005982:	4b49      	ldr	r3, [pc, #292]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 8005984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005986:	f003 0302 	and.w	r3, r3, #2
 800598a:	2b00      	cmp	r3, #0
 800598c:	d0ee      	beq.n	800596c <HAL_RCC_OscConfig+0x334>
 800598e:	e014      	b.n	80059ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005990:	f7fe fe42 	bl	8004618 <HAL_GetTick>
 8005994:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005996:	e00a      	b.n	80059ae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005998:	f7fe fe3e 	bl	8004618 <HAL_GetTick>
 800599c:	4602      	mov	r2, r0
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d901      	bls.n	80059ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	e0b5      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059ae:	4b3e      	ldr	r3, [pc, #248]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 80059b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d1ee      	bne.n	8005998 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059ba:	7dfb      	ldrb	r3, [r7, #23]
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d105      	bne.n	80059cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059c0:	4b39      	ldr	r3, [pc, #228]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 80059c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c4:	4a38      	ldr	r2, [pc, #224]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 80059c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	699b      	ldr	r3, [r3, #24]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	f000 80a1 	beq.w	8005b18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80059d6:	4b34      	ldr	r3, [pc, #208]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	f003 030c 	and.w	r3, r3, #12
 80059de:	2b08      	cmp	r3, #8
 80059e0:	d05c      	beq.n	8005a9c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	699b      	ldr	r3, [r3, #24]
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d141      	bne.n	8005a6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059ea:	4b31      	ldr	r3, [pc, #196]	@ (8005ab0 <HAL_RCC_OscConfig+0x478>)
 80059ec:	2200      	movs	r2, #0
 80059ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059f0:	f7fe fe12 	bl	8004618 <HAL_GetTick>
 80059f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059f6:	e008      	b.n	8005a0a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059f8:	f7fe fe0e 	bl	8004618 <HAL_GetTick>
 80059fc:	4602      	mov	r2, r0
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	2b02      	cmp	r3, #2
 8005a04:	d901      	bls.n	8005a0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e087      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a0a:	4b27      	ldr	r3, [pc, #156]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1f0      	bne.n	80059f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	69da      	ldr	r2, [r3, #28]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a1b      	ldr	r3, [r3, #32]
 8005a1e:	431a      	orrs	r2, r3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a24:	019b      	lsls	r3, r3, #6
 8005a26:	431a      	orrs	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a2c:	085b      	lsrs	r3, r3, #1
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	041b      	lsls	r3, r3, #16
 8005a32:	431a      	orrs	r2, r3
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a38:	061b      	lsls	r3, r3, #24
 8005a3a:	491b      	ldr	r1, [pc, #108]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a40:	4b1b      	ldr	r3, [pc, #108]	@ (8005ab0 <HAL_RCC_OscConfig+0x478>)
 8005a42:	2201      	movs	r2, #1
 8005a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a46:	f7fe fde7 	bl	8004618 <HAL_GetTick>
 8005a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a4c:	e008      	b.n	8005a60 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a4e:	f7fe fde3 	bl	8004618 <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	2b02      	cmp	r3, #2
 8005a5a:	d901      	bls.n	8005a60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e05c      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a60:	4b11      	ldr	r3, [pc, #68]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d0f0      	beq.n	8005a4e <HAL_RCC_OscConfig+0x416>
 8005a6c:	e054      	b.n	8005b18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a6e:	4b10      	ldr	r3, [pc, #64]	@ (8005ab0 <HAL_RCC_OscConfig+0x478>)
 8005a70:	2200      	movs	r2, #0
 8005a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a74:	f7fe fdd0 	bl	8004618 <HAL_GetTick>
 8005a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a7a:	e008      	b.n	8005a8e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a7c:	f7fe fdcc 	bl	8004618 <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	d901      	bls.n	8005a8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e045      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a8e:	4b06      	ldr	r3, [pc, #24]	@ (8005aa8 <HAL_RCC_OscConfig+0x470>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1f0      	bne.n	8005a7c <HAL_RCC_OscConfig+0x444>
 8005a9a:	e03d      	b.n	8005b18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	699b      	ldr	r3, [r3, #24]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d107      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e038      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
 8005aa8:	40023800 	.word	0x40023800
 8005aac:	40007000 	.word	0x40007000
 8005ab0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8005b24 <HAL_RCC_OscConfig+0x4ec>)
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d028      	beq.n	8005b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d121      	bne.n	8005b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d11a      	bne.n	8005b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005aea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d111      	bne.n	8005b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005afa:	085b      	lsrs	r3, r3, #1
 8005afc:	3b01      	subs	r3, #1
 8005afe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d107      	bne.n	8005b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d001      	beq.n	8005b18 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e000      	b.n	8005b1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3718      	adds	r7, #24
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	40023800 	.word	0x40023800

08005b28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d101      	bne.n	8005b3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e0cc      	b.n	8005cd6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b3c:	4b68      	ldr	r3, [pc, #416]	@ (8005ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0307 	and.w	r3, r3, #7
 8005b44:	683a      	ldr	r2, [r7, #0]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d90c      	bls.n	8005b64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b4a:	4b65      	ldr	r3, [pc, #404]	@ (8005ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8005b4c:	683a      	ldr	r2, [r7, #0]
 8005b4e:	b2d2      	uxtb	r2, r2
 8005b50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b52:	4b63      	ldr	r3, [pc, #396]	@ (8005ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0307 	and.w	r3, r3, #7
 8005b5a:	683a      	ldr	r2, [r7, #0]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d001      	beq.n	8005b64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	e0b8      	b.n	8005cd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 0302 	and.w	r3, r3, #2
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d020      	beq.n	8005bb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f003 0304 	and.w	r3, r3, #4
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d005      	beq.n	8005b88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b7c:	4b59      	ldr	r3, [pc, #356]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	4a58      	ldr	r2, [pc, #352]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b82:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005b86:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 0308 	and.w	r3, r3, #8
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d005      	beq.n	8005ba0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b94:	4b53      	ldr	r3, [pc, #332]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	4a52      	ldr	r2, [pc, #328]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b9a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005b9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ba0:	4b50      	ldr	r3, [pc, #320]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	494d      	ldr	r1, [pc, #308]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 0301 	and.w	r3, r3, #1
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d044      	beq.n	8005c48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d107      	bne.n	8005bd6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bc6:	4b47      	ldr	r3, [pc, #284]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d119      	bne.n	8005c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e07f      	b.n	8005cd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d003      	beq.n	8005be6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005be2:	2b03      	cmp	r3, #3
 8005be4:	d107      	bne.n	8005bf6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005be6:	4b3f      	ldr	r3, [pc, #252]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d109      	bne.n	8005c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e06f      	b.n	8005cd6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bf6:	4b3b      	ldr	r3, [pc, #236]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0302 	and.w	r3, r3, #2
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d101      	bne.n	8005c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e067      	b.n	8005cd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c06:	4b37      	ldr	r3, [pc, #220]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	f023 0203 	bic.w	r2, r3, #3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	4934      	ldr	r1, [pc, #208]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c14:	4313      	orrs	r3, r2
 8005c16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c18:	f7fe fcfe 	bl	8004618 <HAL_GetTick>
 8005c1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c1e:	e00a      	b.n	8005c36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c20:	f7fe fcfa 	bl	8004618 <HAL_GetTick>
 8005c24:	4602      	mov	r2, r0
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	1ad3      	subs	r3, r2, r3
 8005c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d901      	bls.n	8005c36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c32:	2303      	movs	r3, #3
 8005c34:	e04f      	b.n	8005cd6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c36:	4b2b      	ldr	r3, [pc, #172]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	f003 020c 	and.w	r2, r3, #12
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d1eb      	bne.n	8005c20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c48:	4b25      	ldr	r3, [pc, #148]	@ (8005ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 0307 	and.w	r3, r3, #7
 8005c50:	683a      	ldr	r2, [r7, #0]
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d20c      	bcs.n	8005c70 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c56:	4b22      	ldr	r3, [pc, #136]	@ (8005ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8005c58:	683a      	ldr	r2, [r7, #0]
 8005c5a:	b2d2      	uxtb	r2, r2
 8005c5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c5e:	4b20      	ldr	r3, [pc, #128]	@ (8005ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 0307 	and.w	r3, r3, #7
 8005c66:	683a      	ldr	r2, [r7, #0]
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d001      	beq.n	8005c70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e032      	b.n	8005cd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 0304 	and.w	r3, r3, #4
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d008      	beq.n	8005c8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c7c:	4b19      	ldr	r3, [pc, #100]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	4916      	ldr	r1, [pc, #88]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0308 	and.w	r3, r3, #8
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d009      	beq.n	8005cae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c9a:	4b12      	ldr	r3, [pc, #72]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	00db      	lsls	r3, r3, #3
 8005ca8:	490e      	ldr	r1, [pc, #56]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005caa:	4313      	orrs	r3, r2
 8005cac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005cae:	f000 f821 	bl	8005cf4 <HAL_RCC_GetSysClockFreq>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	091b      	lsrs	r3, r3, #4
 8005cba:	f003 030f 	and.w	r3, r3, #15
 8005cbe:	490a      	ldr	r1, [pc, #40]	@ (8005ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8005cc0:	5ccb      	ldrb	r3, [r1, r3]
 8005cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8005cc6:	4a09      	ldr	r2, [pc, #36]	@ (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005cc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005cca:	4b09      	ldr	r3, [pc, #36]	@ (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f7fe fc5e 	bl	8004590 <HAL_InitTick>

  return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	3710      	adds	r7, #16
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	40023c00 	.word	0x40023c00
 8005ce4:	40023800 	.word	0x40023800
 8005ce8:	08012d6c 	.word	0x08012d6c
 8005cec:	20000014 	.word	0x20000014
 8005cf0:	20000018 	.word	0x20000018

08005cf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005cf8:	b094      	sub	sp, #80	@ 0x50
 8005cfa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005d00:	2300      	movs	r3, #0
 8005d02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005d04:	2300      	movs	r3, #0
 8005d06:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d0c:	4b79      	ldr	r3, [pc, #484]	@ (8005ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	f003 030c 	and.w	r3, r3, #12
 8005d14:	2b08      	cmp	r3, #8
 8005d16:	d00d      	beq.n	8005d34 <HAL_RCC_GetSysClockFreq+0x40>
 8005d18:	2b08      	cmp	r3, #8
 8005d1a:	f200 80e1 	bhi.w	8005ee0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d002      	beq.n	8005d28 <HAL_RCC_GetSysClockFreq+0x34>
 8005d22:	2b04      	cmp	r3, #4
 8005d24:	d003      	beq.n	8005d2e <HAL_RCC_GetSysClockFreq+0x3a>
 8005d26:	e0db      	b.n	8005ee0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d28:	4b73      	ldr	r3, [pc, #460]	@ (8005ef8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005d2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d2c:	e0db      	b.n	8005ee6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d2e:	4b73      	ldr	r3, [pc, #460]	@ (8005efc <HAL_RCC_GetSysClockFreq+0x208>)
 8005d30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d32:	e0d8      	b.n	8005ee6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d34:	4b6f      	ldr	r3, [pc, #444]	@ (8005ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d3c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d3e:	4b6d      	ldr	r3, [pc, #436]	@ (8005ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d063      	beq.n	8005e12 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d4a:	4b6a      	ldr	r3, [pc, #424]	@ (8005ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	099b      	lsrs	r3, r3, #6
 8005d50:	2200      	movs	r2, #0
 8005d52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d5e:	2300      	movs	r3, #0
 8005d60:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005d66:	4622      	mov	r2, r4
 8005d68:	462b      	mov	r3, r5
 8005d6a:	f04f 0000 	mov.w	r0, #0
 8005d6e:	f04f 0100 	mov.w	r1, #0
 8005d72:	0159      	lsls	r1, r3, #5
 8005d74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d78:	0150      	lsls	r0, r2, #5
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	4621      	mov	r1, r4
 8005d80:	1a51      	subs	r1, r2, r1
 8005d82:	6139      	str	r1, [r7, #16]
 8005d84:	4629      	mov	r1, r5
 8005d86:	eb63 0301 	sbc.w	r3, r3, r1
 8005d8a:	617b      	str	r3, [r7, #20]
 8005d8c:	f04f 0200 	mov.w	r2, #0
 8005d90:	f04f 0300 	mov.w	r3, #0
 8005d94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d98:	4659      	mov	r1, fp
 8005d9a:	018b      	lsls	r3, r1, #6
 8005d9c:	4651      	mov	r1, sl
 8005d9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005da2:	4651      	mov	r1, sl
 8005da4:	018a      	lsls	r2, r1, #6
 8005da6:	4651      	mov	r1, sl
 8005da8:	ebb2 0801 	subs.w	r8, r2, r1
 8005dac:	4659      	mov	r1, fp
 8005dae:	eb63 0901 	sbc.w	r9, r3, r1
 8005db2:	f04f 0200 	mov.w	r2, #0
 8005db6:	f04f 0300 	mov.w	r3, #0
 8005dba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005dbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005dc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005dc6:	4690      	mov	r8, r2
 8005dc8:	4699      	mov	r9, r3
 8005dca:	4623      	mov	r3, r4
 8005dcc:	eb18 0303 	adds.w	r3, r8, r3
 8005dd0:	60bb      	str	r3, [r7, #8]
 8005dd2:	462b      	mov	r3, r5
 8005dd4:	eb49 0303 	adc.w	r3, r9, r3
 8005dd8:	60fb      	str	r3, [r7, #12]
 8005dda:	f04f 0200 	mov.w	r2, #0
 8005dde:	f04f 0300 	mov.w	r3, #0
 8005de2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005de6:	4629      	mov	r1, r5
 8005de8:	024b      	lsls	r3, r1, #9
 8005dea:	4621      	mov	r1, r4
 8005dec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005df0:	4621      	mov	r1, r4
 8005df2:	024a      	lsls	r2, r1, #9
 8005df4:	4610      	mov	r0, r2
 8005df6:	4619      	mov	r1, r3
 8005df8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005dfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e04:	f7fa ffa8 	bl	8000d58 <__aeabi_uldivmod>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	460b      	mov	r3, r1
 8005e0c:	4613      	mov	r3, r2
 8005e0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e10:	e058      	b.n	8005ec4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e12:	4b38      	ldr	r3, [pc, #224]	@ (8005ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	099b      	lsrs	r3, r3, #6
 8005e18:	2200      	movs	r2, #0
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	4611      	mov	r1, r2
 8005e1e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005e22:	623b      	str	r3, [r7, #32]
 8005e24:	2300      	movs	r3, #0
 8005e26:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005e2c:	4642      	mov	r2, r8
 8005e2e:	464b      	mov	r3, r9
 8005e30:	f04f 0000 	mov.w	r0, #0
 8005e34:	f04f 0100 	mov.w	r1, #0
 8005e38:	0159      	lsls	r1, r3, #5
 8005e3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e3e:	0150      	lsls	r0, r2, #5
 8005e40:	4602      	mov	r2, r0
 8005e42:	460b      	mov	r3, r1
 8005e44:	4641      	mov	r1, r8
 8005e46:	ebb2 0a01 	subs.w	sl, r2, r1
 8005e4a:	4649      	mov	r1, r9
 8005e4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005e50:	f04f 0200 	mov.w	r2, #0
 8005e54:	f04f 0300 	mov.w	r3, #0
 8005e58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005e5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005e60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005e64:	ebb2 040a 	subs.w	r4, r2, sl
 8005e68:	eb63 050b 	sbc.w	r5, r3, fp
 8005e6c:	f04f 0200 	mov.w	r2, #0
 8005e70:	f04f 0300 	mov.w	r3, #0
 8005e74:	00eb      	lsls	r3, r5, #3
 8005e76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e7a:	00e2      	lsls	r2, r4, #3
 8005e7c:	4614      	mov	r4, r2
 8005e7e:	461d      	mov	r5, r3
 8005e80:	4643      	mov	r3, r8
 8005e82:	18e3      	adds	r3, r4, r3
 8005e84:	603b      	str	r3, [r7, #0]
 8005e86:	464b      	mov	r3, r9
 8005e88:	eb45 0303 	adc.w	r3, r5, r3
 8005e8c:	607b      	str	r3, [r7, #4]
 8005e8e:	f04f 0200 	mov.w	r2, #0
 8005e92:	f04f 0300 	mov.w	r3, #0
 8005e96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005e9a:	4629      	mov	r1, r5
 8005e9c:	028b      	lsls	r3, r1, #10
 8005e9e:	4621      	mov	r1, r4
 8005ea0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ea4:	4621      	mov	r1, r4
 8005ea6:	028a      	lsls	r2, r1, #10
 8005ea8:	4610      	mov	r0, r2
 8005eaa:	4619      	mov	r1, r3
 8005eac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005eae:	2200      	movs	r2, #0
 8005eb0:	61bb      	str	r3, [r7, #24]
 8005eb2:	61fa      	str	r2, [r7, #28]
 8005eb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005eb8:	f7fa ff4e 	bl	8000d58 <__aeabi_uldivmod>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	0c1b      	lsrs	r3, r3, #16
 8005eca:	f003 0303 	and.w	r3, r3, #3
 8005ece:	3301      	adds	r3, #1
 8005ed0:	005b      	lsls	r3, r3, #1
 8005ed2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005ed4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ed6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005edc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ede:	e002      	b.n	8005ee6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ee0:	4b05      	ldr	r3, [pc, #20]	@ (8005ef8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005ee2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ee4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ee6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3750      	adds	r7, #80	@ 0x50
 8005eec:	46bd      	mov	sp, r7
 8005eee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ef2:	bf00      	nop
 8005ef4:	40023800 	.word	0x40023800
 8005ef8:	00f42400 	.word	0x00f42400
 8005efc:	007a1200 	.word	0x007a1200

08005f00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f00:	b480      	push	{r7}
 8005f02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f04:	4b03      	ldr	r3, [pc, #12]	@ (8005f14 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f06:	681b      	ldr	r3, [r3, #0]
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	20000014 	.word	0x20000014

08005f18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f1c:	f7ff fff0 	bl	8005f00 <HAL_RCC_GetHCLKFreq>
 8005f20:	4602      	mov	r2, r0
 8005f22:	4b05      	ldr	r3, [pc, #20]	@ (8005f38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	0a9b      	lsrs	r3, r3, #10
 8005f28:	f003 0307 	and.w	r3, r3, #7
 8005f2c:	4903      	ldr	r1, [pc, #12]	@ (8005f3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f2e:	5ccb      	ldrb	r3, [r1, r3]
 8005f30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	40023800 	.word	0x40023800
 8005f3c:	08012d7c 	.word	0x08012d7c

08005f40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f44:	f7ff ffdc 	bl	8005f00 <HAL_RCC_GetHCLKFreq>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	4b05      	ldr	r3, [pc, #20]	@ (8005f60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	0b5b      	lsrs	r3, r3, #13
 8005f50:	f003 0307 	and.w	r3, r3, #7
 8005f54:	4903      	ldr	r1, [pc, #12]	@ (8005f64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f56:	5ccb      	ldrb	r3, [r1, r3]
 8005f58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	bd80      	pop	{r7, pc}
 8005f60:	40023800 	.word	0x40023800
 8005f64:	08012d7c 	.word	0x08012d7c

08005f68 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b086      	sub	sp, #24
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f70:	2300      	movs	r3, #0
 8005f72:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005f74:	2300      	movs	r3, #0
 8005f76:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 0301 	and.w	r3, r3, #1
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d105      	bne.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d038      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005f90:	4b68      	ldr	r3, [pc, #416]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005f92:	2200      	movs	r2, #0
 8005f94:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f96:	f7fe fb3f 	bl	8004618 <HAL_GetTick>
 8005f9a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005f9c:	e008      	b.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005f9e:	f7fe fb3b 	bl	8004618 <HAL_GetTick>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	1ad3      	subs	r3, r2, r3
 8005fa8:	2b02      	cmp	r3, #2
 8005faa:	d901      	bls.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005fac:	2303      	movs	r3, #3
 8005fae:	e0bd      	b.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005fb0:	4b61      	ldr	r3, [pc, #388]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1f0      	bne.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	685a      	ldr	r2, [r3, #4]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	019b      	lsls	r3, r3, #6
 8005fc6:	431a      	orrs	r2, r3
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	071b      	lsls	r3, r3, #28
 8005fce:	495a      	ldr	r1, [pc, #360]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005fd6:	4b57      	ldr	r3, [pc, #348]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005fd8:	2201      	movs	r2, #1
 8005fda:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005fdc:	f7fe fb1c 	bl	8004618 <HAL_GetTick>
 8005fe0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005fe2:	e008      	b.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005fe4:	f7fe fb18 	bl	8004618 <HAL_GetTick>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d901      	bls.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	e09a      	b.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ff6:	4b50      	ldr	r3, [pc, #320]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d0f0      	beq.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	2b00      	cmp	r3, #0
 800600c:	f000 8083 	beq.w	8006116 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006010:	2300      	movs	r3, #0
 8006012:	60fb      	str	r3, [r7, #12]
 8006014:	4b48      	ldr	r3, [pc, #288]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006018:	4a47      	ldr	r2, [pc, #284]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800601a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800601e:	6413      	str	r3, [r2, #64]	@ 0x40
 8006020:	4b45      	ldr	r3, [pc, #276]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006024:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006028:	60fb      	str	r3, [r7, #12]
 800602a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800602c:	4b43      	ldr	r3, [pc, #268]	@ (800613c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a42      	ldr	r2, [pc, #264]	@ (800613c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006032:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006036:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006038:	f7fe faee 	bl	8004618 <HAL_GetTick>
 800603c:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800603e:	e008      	b.n	8006052 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006040:	f7fe faea 	bl	8004618 <HAL_GetTick>
 8006044:	4602      	mov	r2, r0
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	2b02      	cmp	r3, #2
 800604c:	d901      	bls.n	8006052 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 800604e:	2303      	movs	r3, #3
 8006050:	e06c      	b.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006052:	4b3a      	ldr	r3, [pc, #232]	@ (800613c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800605a:	2b00      	cmp	r3, #0
 800605c:	d0f0      	beq.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800605e:	4b36      	ldr	r3, [pc, #216]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006062:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006066:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d02f      	beq.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x166>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006076:	693a      	ldr	r2, [r7, #16]
 8006078:	429a      	cmp	r2, r3
 800607a:	d028      	beq.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800607c:	4b2e      	ldr	r3, [pc, #184]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800607e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006080:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006084:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006086:	4b2e      	ldr	r3, [pc, #184]	@ (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006088:	2201      	movs	r2, #1
 800608a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800608c:	4b2c      	ldr	r3, [pc, #176]	@ (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800608e:	2200      	movs	r2, #0
 8006090:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006092:	4a29      	ldr	r2, [pc, #164]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006098:	4b27      	ldr	r3, [pc, #156]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800609a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800609c:	f003 0301 	and.w	r3, r3, #1
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d114      	bne.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80060a4:	f7fe fab8 	bl	8004618 <HAL_GetTick>
 80060a8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060aa:	e00a      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060ac:	f7fe fab4 	bl	8004618 <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d901      	bls.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80060be:	2303      	movs	r3, #3
 80060c0:	e034      	b.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060c2:	4b1d      	ldr	r3, [pc, #116]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060c6:	f003 0302 	and.w	r3, r3, #2
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d0ee      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060da:	d10d      	bne.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80060dc:	4b16      	ldr	r3, [pc, #88]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	691b      	ldr	r3, [r3, #16]
 80060e8:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80060ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060f0:	4911      	ldr	r1, [pc, #68]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060f2:	4313      	orrs	r3, r2
 80060f4:	608b      	str	r3, [r1, #8]
 80060f6:	e005      	b.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80060f8:	4b0f      	ldr	r3, [pc, #60]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	4a0e      	ldr	r2, [pc, #56]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060fe:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006102:	6093      	str	r3, [r2, #8]
 8006104:	4b0c      	ldr	r3, [pc, #48]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006106:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	691b      	ldr	r3, [r3, #16]
 800610c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006110:	4909      	ldr	r1, [pc, #36]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006112:	4313      	orrs	r3, r2
 8006114:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f003 0308 	and.w	r3, r3, #8
 800611e:	2b00      	cmp	r3, #0
 8006120:	d003      	beq.n	800612a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	7d1a      	ldrb	r2, [r3, #20]
 8006126:	4b07      	ldr	r3, [pc, #28]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8006128:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3718      	adds	r7, #24
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}
 8006134:	42470068 	.word	0x42470068
 8006138:	40023800 	.word	0x40023800
 800613c:	40007000 	.word	0x40007000
 8006140:	42470e40 	.word	0x42470e40
 8006144:	424711e0 	.word	0x424711e0

08006148 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d101      	bne.n	800615a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e073      	b.n	8006242 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	7f5b      	ldrb	r3, [r3, #29]
 800615e:	b2db      	uxtb	r3, r3
 8006160:	2b00      	cmp	r3, #0
 8006162:	d105      	bne.n	8006170 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2200      	movs	r2, #0
 8006168:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f7fd ff2a 	bl	8003fc4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2202      	movs	r2, #2
 8006174:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	f003 0310 	and.w	r3, r3, #16
 8006180:	2b10      	cmp	r3, #16
 8006182:	d055      	beq.n	8006230 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	22ca      	movs	r2, #202	@ 0xca
 800618a:	625a      	str	r2, [r3, #36]	@ 0x24
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2253      	movs	r2, #83	@ 0x53
 8006192:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 fb31 	bl	80067fc <RTC_EnterInitMode>
 800619a:	4603      	mov	r3, r0
 800619c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800619e:	7bfb      	ldrb	r3, [r7, #15]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d12c      	bne.n	80061fe <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	6812      	ldr	r2, [r2, #0]
 80061ae:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80061b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061b6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	6899      	ldr	r1, [r3, #8]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	685a      	ldr	r2, [r3, #4]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	431a      	orrs	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	695b      	ldr	r3, [r3, #20]
 80061cc:	431a      	orrs	r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	430a      	orrs	r2, r1
 80061d4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	68d2      	ldr	r2, [r2, #12]
 80061de:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	6919      	ldr	r1, [r3, #16]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	041a      	lsls	r2, r3, #16
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	430a      	orrs	r2, r1
 80061f2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f000 fb38 	bl	800686a <RTC_ExitInitMode>
 80061fa:	4603      	mov	r3, r0
 80061fc:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80061fe:	7bfb      	ldrb	r3, [r7, #15]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d110      	bne.n	8006226 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006212:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	699a      	ldr	r2, [r3, #24]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	430a      	orrs	r2, r1
 8006224:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	22ff      	movs	r2, #255	@ 0xff
 800622c:	625a      	str	r2, [r3, #36]	@ 0x24
 800622e:	e001      	b.n	8006234 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8006230:	2300      	movs	r3, #0
 8006232:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006234:	7bfb      	ldrb	r3, [r7, #15]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d102      	bne.n	8006240 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2201      	movs	r2, #1
 800623e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8006240:	7bfb      	ldrb	r3, [r7, #15]
}
 8006242:	4618      	mov	r0, r3
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}

0800624a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800624a:	b590      	push	{r4, r7, lr}
 800624c:	b087      	sub	sp, #28
 800624e:	af00      	add	r7, sp, #0
 8006250:	60f8      	str	r0, [r7, #12]
 8006252:	60b9      	str	r1, [r7, #8]
 8006254:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006256:	2300      	movs	r3, #0
 8006258:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	7f1b      	ldrb	r3, [r3, #28]
 800625e:	2b01      	cmp	r3, #1
 8006260:	d101      	bne.n	8006266 <HAL_RTC_SetTime+0x1c>
 8006262:	2302      	movs	r3, #2
 8006264:	e087      	b.n	8006376 <HAL_RTC_SetTime+0x12c>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2201      	movs	r2, #1
 800626a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2202      	movs	r2, #2
 8006270:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d126      	bne.n	80062c6 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006282:	2b00      	cmp	r3, #0
 8006284:	d102      	bne.n	800628c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	2200      	movs	r2, #0
 800628a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	4618      	mov	r0, r3
 8006292:	f000 fb0f 	bl	80068b4 <RTC_ByteToBcd2>
 8006296:	4603      	mov	r3, r0
 8006298:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	785b      	ldrb	r3, [r3, #1]
 800629e:	4618      	mov	r0, r3
 80062a0:	f000 fb08 	bl	80068b4 <RTC_ByteToBcd2>
 80062a4:	4603      	mov	r3, r0
 80062a6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80062a8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	789b      	ldrb	r3, [r3, #2]
 80062ae:	4618      	mov	r0, r3
 80062b0:	f000 fb00 	bl	80068b4 <RTC_ByteToBcd2>
 80062b4:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80062b6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	78db      	ldrb	r3, [r3, #3]
 80062be:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80062c0:	4313      	orrs	r3, r2
 80062c2:	617b      	str	r3, [r7, #20]
 80062c4:	e018      	b.n	80062f8 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d102      	bne.n	80062da <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	2200      	movs	r2, #0
 80062d8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	785b      	ldrb	r3, [r3, #1]
 80062e4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80062e6:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80062e8:	68ba      	ldr	r2, [r7, #8]
 80062ea:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80062ec:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	78db      	ldrb	r3, [r3, #3]
 80062f2:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80062f4:	4313      	orrs	r3, r2
 80062f6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	22ca      	movs	r2, #202	@ 0xca
 80062fe:	625a      	str	r2, [r3, #36]	@ 0x24
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	2253      	movs	r2, #83	@ 0x53
 8006306:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006308:	68f8      	ldr	r0, [r7, #12]
 800630a:	f000 fa77 	bl	80067fc <RTC_EnterInitMode>
 800630e:	4603      	mov	r3, r0
 8006310:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006312:	7cfb      	ldrb	r3, [r7, #19]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d120      	bne.n	800635a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8006322:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006326:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689a      	ldr	r2, [r3, #8]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006336:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	6899      	ldr	r1, [r3, #8]
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	68da      	ldr	r2, [r3, #12]
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	431a      	orrs	r2, r3
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	430a      	orrs	r2, r1
 800634e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006350:	68f8      	ldr	r0, [r7, #12]
 8006352:	f000 fa8a 	bl	800686a <RTC_ExitInitMode>
 8006356:	4603      	mov	r3, r0
 8006358:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800635a:	7cfb      	ldrb	r3, [r7, #19]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d102      	bne.n	8006366 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2201      	movs	r2, #1
 8006364:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	22ff      	movs	r2, #255	@ 0xff
 800636c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2200      	movs	r2, #0
 8006372:	771a      	strb	r2, [r3, #28]

  return status;
 8006374:	7cfb      	ldrb	r3, [r7, #19]
}
 8006376:	4618      	mov	r0, r3
 8006378:	371c      	adds	r7, #28
 800637a:	46bd      	mov	sp, r7
 800637c:	bd90      	pop	{r4, r7, pc}

0800637e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800637e:	b590      	push	{r4, r7, lr}
 8006380:	b087      	sub	sp, #28
 8006382:	af00      	add	r7, sp, #0
 8006384:	60f8      	str	r0, [r7, #12]
 8006386:	60b9      	str	r1, [r7, #8]
 8006388:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800638a:	2300      	movs	r3, #0
 800638c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	7f1b      	ldrb	r3, [r3, #28]
 8006392:	2b01      	cmp	r3, #1
 8006394:	d101      	bne.n	800639a <HAL_RTC_SetDate+0x1c>
 8006396:	2302      	movs	r3, #2
 8006398:	e071      	b.n	800647e <HAL_RTC_SetDate+0x100>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2201      	movs	r2, #1
 800639e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2202      	movs	r2, #2
 80063a4:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d10e      	bne.n	80063ca <HAL_RTC_SetDate+0x4c>
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	785b      	ldrb	r3, [r3, #1]
 80063b0:	f003 0310 	and.w	r3, r3, #16
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d008      	beq.n	80063ca <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	785b      	ldrb	r3, [r3, #1]
 80063bc:	f023 0310 	bic.w	r3, r3, #16
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	330a      	adds	r3, #10
 80063c4:	b2da      	uxtb	r2, r3
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d11c      	bne.n	800640a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	78db      	ldrb	r3, [r3, #3]
 80063d4:	4618      	mov	r0, r3
 80063d6:	f000 fa6d 	bl	80068b4 <RTC_ByteToBcd2>
 80063da:	4603      	mov	r3, r0
 80063dc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	785b      	ldrb	r3, [r3, #1]
 80063e2:	4618      	mov	r0, r3
 80063e4:	f000 fa66 	bl	80068b4 <RTC_ByteToBcd2>
 80063e8:	4603      	mov	r3, r0
 80063ea:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80063ec:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	789b      	ldrb	r3, [r3, #2]
 80063f2:	4618      	mov	r0, r3
 80063f4:	f000 fa5e 	bl	80068b4 <RTC_ByteToBcd2>
 80063f8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80063fa:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006404:	4313      	orrs	r3, r2
 8006406:	617b      	str	r3, [r7, #20]
 8006408:	e00e      	b.n	8006428 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	78db      	ldrb	r3, [r3, #3]
 800640e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	785b      	ldrb	r3, [r3, #1]
 8006414:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006416:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006418:	68ba      	ldr	r2, [r7, #8]
 800641a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800641c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	781b      	ldrb	r3, [r3, #0]
 8006422:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006424:	4313      	orrs	r3, r2
 8006426:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	22ca      	movs	r2, #202	@ 0xca
 800642e:	625a      	str	r2, [r3, #36]	@ 0x24
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2253      	movs	r2, #83	@ 0x53
 8006436:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006438:	68f8      	ldr	r0, [r7, #12]
 800643a:	f000 f9df 	bl	80067fc <RTC_EnterInitMode>
 800643e:	4603      	mov	r3, r0
 8006440:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006442:	7cfb      	ldrb	r3, [r7, #19]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d10c      	bne.n	8006462 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006452:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006456:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006458:	68f8      	ldr	r0, [r7, #12]
 800645a:	f000 fa06 	bl	800686a <RTC_ExitInitMode>
 800645e:	4603      	mov	r3, r0
 8006460:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006462:	7cfb      	ldrb	r3, [r7, #19]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d102      	bne.n	800646e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2201      	movs	r2, #1
 800646c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	22ff      	movs	r2, #255	@ 0xff
 8006474:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2200      	movs	r2, #0
 800647a:	771a      	strb	r2, [r3, #28]

  return status;
 800647c:	7cfb      	ldrb	r3, [r7, #19]
}
 800647e:	4618      	mov	r0, r3
 8006480:	371c      	adds	r7, #28
 8006482:	46bd      	mov	sp, r7
 8006484:	bd90      	pop	{r4, r7, pc}
	...

08006488 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006488:	b590      	push	{r4, r7, lr}
 800648a:	b089      	sub	sp, #36	@ 0x24
 800648c:	af00      	add	r7, sp, #0
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006494:	4b9b      	ldr	r3, [pc, #620]	@ (8006704 <HAL_RTC_SetAlarm_IT+0x27c>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a9b      	ldr	r2, [pc, #620]	@ (8006708 <HAL_RTC_SetAlarm_IT+0x280>)
 800649a:	fba2 2303 	umull	r2, r3, r2, r3
 800649e:	0adb      	lsrs	r3, r3, #11
 80064a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80064a4:	fb02 f303 	mul.w	r3, r2, r3
 80064a8:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 80064aa:	2300      	movs	r3, #0
 80064ac:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80064ae:	2300      	movs	r3, #0
 80064b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	7f1b      	ldrb	r3, [r3, #28]
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d101      	bne.n	80064be <HAL_RTC_SetAlarm_IT+0x36>
 80064ba:	2302      	movs	r3, #2
 80064bc:	e11e      	b.n	80066fc <HAL_RTC_SetAlarm_IT+0x274>
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2201      	movs	r2, #1
 80064c2:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2202      	movs	r2, #2
 80064c8:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d137      	bne.n	8006540 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d102      	bne.n	80064e4 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	2200      	movs	r2, #0
 80064e2:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	4618      	mov	r0, r3
 80064ea:	f000 f9e3 	bl	80068b4 <RTC_ByteToBcd2>
 80064ee:	4603      	mov	r3, r0
 80064f0:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	785b      	ldrb	r3, [r3, #1]
 80064f6:	4618      	mov	r0, r3
 80064f8:	f000 f9dc 	bl	80068b4 <RTC_ByteToBcd2>
 80064fc:	4603      	mov	r3, r0
 80064fe:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006500:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	789b      	ldrb	r3, [r3, #2]
 8006506:	4618      	mov	r0, r3
 8006508:	f000 f9d4 	bl	80068b4 <RTC_ByteToBcd2>
 800650c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800650e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	78db      	ldrb	r3, [r3, #3]
 8006516:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8006518:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006522:	4618      	mov	r0, r3
 8006524:	f000 f9c6 	bl	80068b4 <RTC_ByteToBcd2>
 8006528:	4603      	mov	r3, r0
 800652a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800652c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8006534:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800653a:	4313      	orrs	r3, r2
 800653c:	61fb      	str	r3, [r7, #28]
 800653e:	e023      	b.n	8006588 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	689b      	ldr	r3, [r3, #8]
 8006546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800654a:	2b00      	cmp	r3, #0
 800654c:	d102      	bne.n	8006554 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	2200      	movs	r2, #0
 8006552:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	781b      	ldrb	r3, [r3, #0]
 8006558:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	785b      	ldrb	r3, [r3, #1]
 800655e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006560:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8006562:	68ba      	ldr	r2, [r7, #8]
 8006564:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8006566:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	78db      	ldrb	r3, [r3, #3]
 800656c:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800656e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006576:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8006578:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800657e:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006584:	4313      	orrs	r3, r2
 8006586:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8006590:	4313      	orrs	r3, r2
 8006592:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	22ca      	movs	r2, #202	@ 0xca
 800659a:	625a      	str	r2, [r3, #36]	@ 0x24
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2253      	movs	r2, #83	@ 0x53
 80065a2:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065ac:	d142      	bne.n	8006634 <HAL_RTC_SetAlarm_IT+0x1ac>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	689a      	ldr	r2, [r3, #8]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80065bc:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	b2da      	uxtb	r2, r3
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 80065ce:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	3b01      	subs	r3, #1
 80065d4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d10b      	bne.n	80065f4 <HAL_RTC_SetAlarm_IT+0x16c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	22ff      	movs	r2, #255	@ 0xff
 80065e2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2203      	movs	r2, #3
 80065e8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2200      	movs	r2, #0
 80065ee:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80065f0:	2303      	movs	r3, #3
 80065f2:	e083      	b.n	80066fc <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	f003 0301 	and.w	r3, r3, #1
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d0e6      	beq.n	80065d0 <HAL_RTC_SetAlarm_IT+0x148>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	69fa      	ldr	r2, [r7, #28]
 8006608:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	69ba      	ldr	r2, [r7, #24]
 8006610:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	689a      	ldr	r2, [r3, #8]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006620:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	689a      	ldr	r2, [r3, #8]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006630:	609a      	str	r2, [r3, #8]
 8006632:	e04c      	b.n	80066ce <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	689a      	ldr	r2, [r3, #8]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006642:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	b2da      	uxtb	r2, r3
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8006654:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006656:	4b2b      	ldr	r3, [pc, #172]	@ (8006704 <HAL_RTC_SetAlarm_IT+0x27c>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a2b      	ldr	r2, [pc, #172]	@ (8006708 <HAL_RTC_SetAlarm_IT+0x280>)
 800665c:	fba2 2303 	umull	r2, r3, r2, r3
 8006660:	0adb      	lsrs	r3, r3, #11
 8006662:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006666:	fb02 f303 	mul.w	r3, r2, r3
 800666a:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	3b01      	subs	r3, #1
 8006670:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d10b      	bne.n	8006690 <HAL_RTC_SetAlarm_IT+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	22ff      	movs	r2, #255	@ 0xff
 800667e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2203      	movs	r2, #3
 8006684:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	e035      	b.n	80066fc <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	f003 0302 	and.w	r3, r3, #2
 800669a:	2b00      	cmp	r3, #0
 800669c:	d0e6      	beq.n	800666c <HAL_RTC_SetAlarm_IT+0x1e4>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	69fa      	ldr	r2, [r7, #28]
 80066a4:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	69ba      	ldr	r2, [r7, #24]
 80066ac:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	689a      	ldr	r2, [r3, #8]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066bc:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	689a      	ldr	r2, [r3, #8]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80066cc:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80066ce:	4b0f      	ldr	r3, [pc, #60]	@ (800670c <HAL_RTC_SetAlarm_IT+0x284>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a0e      	ldr	r2, [pc, #56]	@ (800670c <HAL_RTC_SetAlarm_IT+0x284>)
 80066d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066d8:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80066da:	4b0c      	ldr	r3, [pc, #48]	@ (800670c <HAL_RTC_SetAlarm_IT+0x284>)
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	4a0b      	ldr	r2, [pc, #44]	@ (800670c <HAL_RTC_SetAlarm_IT+0x284>)
 80066e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066e4:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	22ff      	movs	r2, #255	@ 0xff
 80066ec:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2201      	movs	r2, #1
 80066f2:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2200      	movs	r2, #0
 80066f8:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3724      	adds	r7, #36	@ 0x24
 8006700:	46bd      	mov	sp, r7
 8006702:	bd90      	pop	{r4, r7, pc}
 8006704:	20000014 	.word	0x20000014
 8006708:	10624dd3 	.word	0x10624dd3
 800670c:	40013c00 	.word	0x40013c00

08006710 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b082      	sub	sp, #8
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8006718:	4b1f      	ldr	r3, [pc, #124]	@ (8006798 <HAL_RTC_AlarmIRQHandler+0x88>)
 800671a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800671e:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800672a:	2b00      	cmp	r3, #0
 800672c:	d012      	beq.n	8006754 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68db      	ldr	r3, [r3, #12]
 8006734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006738:	2b00      	cmp	r3, #0
 800673a:	d00b      	beq.n	8006754 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	b2da      	uxtb	r2, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800674c:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 f824 	bl	800679c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d012      	beq.n	8006788 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	68db      	ldr	r3, [r3, #12]
 8006768:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800676c:	2b00      	cmp	r3, #0
 800676e:	d00b      	beq.n	8006788 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	b2da      	uxtb	r2, r3
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8006780:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 f8b4 	bl	80068f0 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	775a      	strb	r2, [r3, #29]
}
 800678e:	bf00      	nop
 8006790:	3708      	adds	r7, #8
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	40013c00 	.word	0x40013c00

0800679c <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800679c:	b480      	push	{r7}
 800679e:	b083      	sub	sp, #12
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80067a4:	bf00      	nop
 80067a6:	370c      	adds	r7, #12
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b084      	sub	sp, #16
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80067b8:	2300      	movs	r3, #0
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a0d      	ldr	r2, [pc, #52]	@ (80067f8 <HAL_RTC_WaitForSynchro+0x48>)
 80067c2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80067c4:	f7fd ff28 	bl	8004618 <HAL_GetTick>
 80067c8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80067ca:	e009      	b.n	80067e0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80067cc:	f7fd ff24 	bl	8004618 <HAL_GetTick>
 80067d0:	4602      	mov	r2, r0
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	1ad3      	subs	r3, r2, r3
 80067d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80067da:	d901      	bls.n	80067e0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80067dc:	2303      	movs	r3, #3
 80067de:	e007      	b.n	80067f0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	f003 0320 	and.w	r3, r3, #32
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d0ee      	beq.n	80067cc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80067ee:	2300      	movs	r3, #0
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3710      	adds	r7, #16
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	00013f5f 	.word	0x00013f5f

080067fc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006804:	2300      	movs	r3, #0
 8006806:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006808:	2300      	movs	r3, #0
 800680a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006816:	2b00      	cmp	r3, #0
 8006818:	d122      	bne.n	8006860 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68da      	ldr	r2, [r3, #12]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006828:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800682a:	f7fd fef5 	bl	8004618 <HAL_GetTick>
 800682e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006830:	e00c      	b.n	800684c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006832:	f7fd fef1 	bl	8004618 <HAL_GetTick>
 8006836:	4602      	mov	r2, r0
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006840:	d904      	bls.n	800684c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2204      	movs	r2, #4
 8006846:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006856:	2b00      	cmp	r3, #0
 8006858:	d102      	bne.n	8006860 <RTC_EnterInitMode+0x64>
 800685a:	7bfb      	ldrb	r3, [r7, #15]
 800685c:	2b01      	cmp	r3, #1
 800685e:	d1e8      	bne.n	8006832 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006860:	7bfb      	ldrb	r3, [r7, #15]
}
 8006862:	4618      	mov	r0, r3
 8006864:	3710      	adds	r7, #16
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}

0800686a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800686a:	b580      	push	{r7, lr}
 800686c:	b084      	sub	sp, #16
 800686e:	af00      	add	r7, sp, #0
 8006870:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006872:	2300      	movs	r3, #0
 8006874:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	68da      	ldr	r2, [r3, #12]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006884:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	f003 0320 	and.w	r3, r3, #32
 8006890:	2b00      	cmp	r3, #0
 8006892:	d10a      	bne.n	80068aa <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f7ff ff8b 	bl	80067b0 <HAL_RTC_WaitForSynchro>
 800689a:	4603      	mov	r3, r0
 800689c:	2b00      	cmp	r3, #0
 800689e:	d004      	beq.n	80068aa <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2204      	movs	r2, #4
 80068a4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80068aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3710      	adds	r7, #16
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b085      	sub	sp, #20
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	4603      	mov	r3, r0
 80068bc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80068be:	2300      	movs	r3, #0
 80068c0:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80068c2:	e005      	b.n	80068d0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	3301      	adds	r3, #1
 80068c8:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80068ca:	79fb      	ldrb	r3, [r7, #7]
 80068cc:	3b0a      	subs	r3, #10
 80068ce:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80068d0:	79fb      	ldrb	r3, [r7, #7]
 80068d2:	2b09      	cmp	r3, #9
 80068d4:	d8f6      	bhi.n	80068c4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	011b      	lsls	r3, r3, #4
 80068dc:	b2da      	uxtb	r2, r3
 80068de:	79fb      	ldrb	r3, [r7, #7]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	b2db      	uxtb	r3, r3
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3714      	adds	r7, #20
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80068f8:	bf00      	nop
 80068fa:	370c      	adds	r7, #12
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b082      	sub	sp, #8
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d101      	bne.n	8006916 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e07b      	b.n	8006a0e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800691a:	2b00      	cmp	r3, #0
 800691c:	d108      	bne.n	8006930 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006926:	d009      	beq.n	800693c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2200      	movs	r2, #0
 800692c:	61da      	str	r2, [r3, #28]
 800692e:	e005      	b.n	800693c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2200      	movs	r2, #0
 8006934:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2200      	movs	r2, #0
 800693a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006948:	b2db      	uxtb	r3, r3
 800694a:	2b00      	cmp	r3, #0
 800694c:	d106      	bne.n	800695c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2200      	movs	r2, #0
 8006952:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f7fd fb68 	bl	800402c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2202      	movs	r2, #2
 8006960:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006972:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006984:	431a      	orrs	r2, r3
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	68db      	ldr	r3, [r3, #12]
 800698a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800698e:	431a      	orrs	r2, r3
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	691b      	ldr	r3, [r3, #16]
 8006994:	f003 0302 	and.w	r3, r3, #2
 8006998:	431a      	orrs	r2, r3
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	695b      	ldr	r3, [r3, #20]
 800699e:	f003 0301 	and.w	r3, r3, #1
 80069a2:	431a      	orrs	r2, r3
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	699b      	ldr	r3, [r3, #24]
 80069a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069ac:	431a      	orrs	r2, r3
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	69db      	ldr	r3, [r3, #28]
 80069b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80069b6:	431a      	orrs	r2, r3
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6a1b      	ldr	r3, [r3, #32]
 80069bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069c0:	ea42 0103 	orr.w	r1, r2, r3
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	430a      	orrs	r2, r1
 80069d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	699b      	ldr	r3, [r3, #24]
 80069d8:	0c1b      	lsrs	r3, r3, #16
 80069da:	f003 0104 	and.w	r1, r3, #4
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069e2:	f003 0210 	and.w	r2, r3, #16
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	430a      	orrs	r2, r1
 80069ec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	69da      	ldr	r2, [r3, #28]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80069fc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006a0c:	2300      	movs	r3, #0
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3708      	adds	r7, #8
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}

08006a16 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a16:	b580      	push	{r7, lr}
 8006a18:	b088      	sub	sp, #32
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	60f8      	str	r0, [r7, #12]
 8006a1e:	60b9      	str	r1, [r7, #8]
 8006a20:	603b      	str	r3, [r7, #0]
 8006a22:	4613      	mov	r3, r2
 8006a24:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a26:	f7fd fdf7 	bl	8004618 <HAL_GetTick>
 8006a2a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006a2c:	88fb      	ldrh	r3, [r7, #6]
 8006a2e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d001      	beq.n	8006a40 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006a3c:	2302      	movs	r3, #2
 8006a3e:	e12a      	b.n	8006c96 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d002      	beq.n	8006a4c <HAL_SPI_Transmit+0x36>
 8006a46:	88fb      	ldrh	r3, [r7, #6]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d101      	bne.n	8006a50 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	e122      	b.n	8006c96 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d101      	bne.n	8006a5e <HAL_SPI_Transmit+0x48>
 8006a5a:	2302      	movs	r3, #2
 8006a5c:	e11b      	b.n	8006c96 <HAL_SPI_Transmit+0x280>
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2201      	movs	r2, #1
 8006a62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2203      	movs	r2, #3
 8006a6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2200      	movs	r2, #0
 8006a72:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	68ba      	ldr	r2, [r7, #8]
 8006a78:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	88fa      	ldrh	r2, [r7, #6]
 8006a7e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	88fa      	ldrh	r2, [r7, #6]
 8006a84:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2200      	movs	r2, #0
 8006a96:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006aac:	d10f      	bne.n	8006ace <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006abc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006acc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ad8:	2b40      	cmp	r3, #64	@ 0x40
 8006ada:	d007      	beq.n	8006aec <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006aea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	68db      	ldr	r3, [r3, #12]
 8006af0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006af4:	d152      	bne.n	8006b9c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d002      	beq.n	8006b04 <HAL_SPI_Transmit+0xee>
 8006afe:	8b7b      	ldrh	r3, [r7, #26]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d145      	bne.n	8006b90 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b08:	881a      	ldrh	r2, [r3, #0]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b14:	1c9a      	adds	r2, r3, #2
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	3b01      	subs	r3, #1
 8006b22:	b29a      	uxth	r2, r3
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006b28:	e032      	b.n	8006b90 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	f003 0302 	and.w	r3, r3, #2
 8006b34:	2b02      	cmp	r3, #2
 8006b36:	d112      	bne.n	8006b5e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b3c:	881a      	ldrh	r2, [r3, #0]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b48:	1c9a      	adds	r2, r3, #2
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	3b01      	subs	r3, #1
 8006b56:	b29a      	uxth	r2, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006b5c:	e018      	b.n	8006b90 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b5e:	f7fd fd5b 	bl	8004618 <HAL_GetTick>
 8006b62:	4602      	mov	r2, r0
 8006b64:	69fb      	ldr	r3, [r7, #28]
 8006b66:	1ad3      	subs	r3, r2, r3
 8006b68:	683a      	ldr	r2, [r7, #0]
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	d803      	bhi.n	8006b76 <HAL_SPI_Transmit+0x160>
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b74:	d102      	bne.n	8006b7c <HAL_SPI_Transmit+0x166>
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d109      	bne.n	8006b90 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006b8c:	2303      	movs	r3, #3
 8006b8e:	e082      	b.n	8006c96 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d1c7      	bne.n	8006b2a <HAL_SPI_Transmit+0x114>
 8006b9a:	e053      	b.n	8006c44 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d002      	beq.n	8006baa <HAL_SPI_Transmit+0x194>
 8006ba4:	8b7b      	ldrh	r3, [r7, #26]
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d147      	bne.n	8006c3a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	330c      	adds	r3, #12
 8006bb4:	7812      	ldrb	r2, [r2, #0]
 8006bb6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bbc:	1c5a      	adds	r2, r3, #1
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	3b01      	subs	r3, #1
 8006bca:	b29a      	uxth	r2, r3
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006bd0:	e033      	b.n	8006c3a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	689b      	ldr	r3, [r3, #8]
 8006bd8:	f003 0302 	and.w	r3, r3, #2
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d113      	bne.n	8006c08 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	330c      	adds	r3, #12
 8006bea:	7812      	ldrb	r2, [r2, #0]
 8006bec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bf2:	1c5a      	adds	r2, r3, #1
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	b29a      	uxth	r2, r3
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006c06:	e018      	b.n	8006c3a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c08:	f7fd fd06 	bl	8004618 <HAL_GetTick>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	683a      	ldr	r2, [r7, #0]
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d803      	bhi.n	8006c20 <HAL_SPI_Transmit+0x20a>
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c1e:	d102      	bne.n	8006c26 <HAL_SPI_Transmit+0x210>
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d109      	bne.n	8006c3a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2201      	movs	r2, #1
 8006c2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2200      	movs	r2, #0
 8006c32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006c36:	2303      	movs	r3, #3
 8006c38:	e02d      	b.n	8006c96 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d1c6      	bne.n	8006bd2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c44:	69fa      	ldr	r2, [r7, #28]
 8006c46:	6839      	ldr	r1, [r7, #0]
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f000 fa59 	bl	8007100 <SPI_EndRxTxTransaction>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d002      	beq.n	8006c5a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2220      	movs	r2, #32
 8006c58:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d10a      	bne.n	8006c78 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c62:	2300      	movs	r3, #0
 8006c64:	617b      	str	r3, [r7, #20]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	617b      	str	r3, [r7, #20]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	617b      	str	r3, [r7, #20]
 8006c76:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2200      	movs	r2, #0
 8006c84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d001      	beq.n	8006c94 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e000      	b.n	8006c96 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006c94:	2300      	movs	r3, #0
  }
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3720      	adds	r7, #32
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}

08006c9e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006c9e:	b580      	push	{r7, lr}
 8006ca0:	b08a      	sub	sp, #40	@ 0x28
 8006ca2:	af00      	add	r7, sp, #0
 8006ca4:	60f8      	str	r0, [r7, #12]
 8006ca6:	60b9      	str	r1, [r7, #8]
 8006ca8:	607a      	str	r2, [r7, #4]
 8006caa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006cac:	2301      	movs	r3, #1
 8006cae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cb0:	f7fd fcb2 	bl	8004618 <HAL_GetTick>
 8006cb4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006cbc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006cc4:	887b      	ldrh	r3, [r7, #2]
 8006cc6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006cc8:	7ffb      	ldrb	r3, [r7, #31]
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d00c      	beq.n	8006ce8 <HAL_SPI_TransmitReceive+0x4a>
 8006cce:	69bb      	ldr	r3, [r7, #24]
 8006cd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cd4:	d106      	bne.n	8006ce4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d102      	bne.n	8006ce4 <HAL_SPI_TransmitReceive+0x46>
 8006cde:	7ffb      	ldrb	r3, [r7, #31]
 8006ce0:	2b04      	cmp	r3, #4
 8006ce2:	d001      	beq.n	8006ce8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006ce4:	2302      	movs	r3, #2
 8006ce6:	e17f      	b.n	8006fe8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d005      	beq.n	8006cfa <HAL_SPI_TransmitReceive+0x5c>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d002      	beq.n	8006cfa <HAL_SPI_TransmitReceive+0x5c>
 8006cf4:	887b      	ldrh	r3, [r7, #2]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d101      	bne.n	8006cfe <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e174      	b.n	8006fe8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d101      	bne.n	8006d0c <HAL_SPI_TransmitReceive+0x6e>
 8006d08:	2302      	movs	r3, #2
 8006d0a:	e16d      	b.n	8006fe8 <HAL_SPI_TransmitReceive+0x34a>
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	2b04      	cmp	r3, #4
 8006d1e:	d003      	beq.n	8006d28 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2205      	movs	r2, #5
 8006d24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	687a      	ldr	r2, [r7, #4]
 8006d32:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	887a      	ldrh	r2, [r7, #2]
 8006d38:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	887a      	ldrh	r2, [r7, #2]
 8006d3e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	68ba      	ldr	r2, [r7, #8]
 8006d44:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	887a      	ldrh	r2, [r7, #2]
 8006d4a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	887a      	ldrh	r2, [r7, #2]
 8006d50:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2200      	movs	r2, #0
 8006d56:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d68:	2b40      	cmp	r3, #64	@ 0x40
 8006d6a:	d007      	beq.n	8006d7c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d84:	d17e      	bne.n	8006e84 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d002      	beq.n	8006d94 <HAL_SPI_TransmitReceive+0xf6>
 8006d8e:	8afb      	ldrh	r3, [r7, #22]
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d16c      	bne.n	8006e6e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d98:	881a      	ldrh	r2, [r3, #0]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006da4:	1c9a      	adds	r2, r3, #2
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	3b01      	subs	r3, #1
 8006db2:	b29a      	uxth	r2, r3
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006db8:	e059      	b.n	8006e6e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	f003 0302 	and.w	r3, r3, #2
 8006dc4:	2b02      	cmp	r3, #2
 8006dc6:	d11b      	bne.n	8006e00 <HAL_SPI_TransmitReceive+0x162>
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d016      	beq.n	8006e00 <HAL_SPI_TransmitReceive+0x162>
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d113      	bne.n	8006e00 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ddc:	881a      	ldrh	r2, [r3, #0]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006de8:	1c9a      	adds	r2, r3, #2
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006df2:	b29b      	uxth	r3, r3
 8006df4:	3b01      	subs	r3, #1
 8006df6:	b29a      	uxth	r2, r3
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f003 0301 	and.w	r3, r3, #1
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d119      	bne.n	8006e42 <HAL_SPI_TransmitReceive+0x1a4>
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d014      	beq.n	8006e42 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68da      	ldr	r2, [r3, #12]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e22:	b292      	uxth	r2, r2
 8006e24:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e2a:	1c9a      	adds	r2, r3, #2
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	3b01      	subs	r3, #1
 8006e38:	b29a      	uxth	r2, r3
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006e42:	f7fd fbe9 	bl	8004618 <HAL_GetTick>
 8006e46:	4602      	mov	r2, r0
 8006e48:	6a3b      	ldr	r3, [r7, #32]
 8006e4a:	1ad3      	subs	r3, r2, r3
 8006e4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d80d      	bhi.n	8006e6e <HAL_SPI_TransmitReceive+0x1d0>
 8006e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e58:	d009      	beq.n	8006e6e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006e6a:	2303      	movs	r3, #3
 8006e6c:	e0bc      	b.n	8006fe8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d1a0      	bne.n	8006dba <HAL_SPI_TransmitReceive+0x11c>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d19b      	bne.n	8006dba <HAL_SPI_TransmitReceive+0x11c>
 8006e82:	e082      	b.n	8006f8a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d002      	beq.n	8006e92 <HAL_SPI_TransmitReceive+0x1f4>
 8006e8c:	8afb      	ldrh	r3, [r7, #22]
 8006e8e:	2b01      	cmp	r3, #1
 8006e90:	d171      	bne.n	8006f76 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	330c      	adds	r3, #12
 8006e9c:	7812      	ldrb	r2, [r2, #0]
 8006e9e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ea4:	1c5a      	adds	r2, r3, #1
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	3b01      	subs	r3, #1
 8006eb2:	b29a      	uxth	r2, r3
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006eb8:	e05d      	b.n	8006f76 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	f003 0302 	and.w	r3, r3, #2
 8006ec4:	2b02      	cmp	r3, #2
 8006ec6:	d11c      	bne.n	8006f02 <HAL_SPI_TransmitReceive+0x264>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d017      	beq.n	8006f02 <HAL_SPI_TransmitReceive+0x264>
 8006ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d114      	bne.n	8006f02 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	330c      	adds	r3, #12
 8006ee2:	7812      	ldrb	r2, [r2, #0]
 8006ee4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eea:	1c5a      	adds	r2, r3, #1
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ef4:	b29b      	uxth	r3, r3
 8006ef6:	3b01      	subs	r3, #1
 8006ef8:	b29a      	uxth	r2, r3
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006efe:	2300      	movs	r3, #0
 8006f00:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	f003 0301 	and.w	r3, r3, #1
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d119      	bne.n	8006f44 <HAL_SPI_TransmitReceive+0x2a6>
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d014      	beq.n	8006f44 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	68da      	ldr	r2, [r3, #12]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f24:	b2d2      	uxtb	r2, r2
 8006f26:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f2c:	1c5a      	adds	r2, r3, #1
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	3b01      	subs	r3, #1
 8006f3a:	b29a      	uxth	r2, r3
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f40:	2301      	movs	r3, #1
 8006f42:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006f44:	f7fd fb68 	bl	8004618 <HAL_GetTick>
 8006f48:	4602      	mov	r2, r0
 8006f4a:	6a3b      	ldr	r3, [r7, #32]
 8006f4c:	1ad3      	subs	r3, r2, r3
 8006f4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d803      	bhi.n	8006f5c <HAL_SPI_TransmitReceive+0x2be>
 8006f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f5a:	d102      	bne.n	8006f62 <HAL_SPI_TransmitReceive+0x2c4>
 8006f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d109      	bne.n	8006f76 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2201      	movs	r2, #1
 8006f66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006f72:	2303      	movs	r3, #3
 8006f74:	e038      	b.n	8006fe8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d19c      	bne.n	8006eba <HAL_SPI_TransmitReceive+0x21c>
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d197      	bne.n	8006eba <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f8a:	6a3a      	ldr	r2, [r7, #32]
 8006f8c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006f8e:	68f8      	ldr	r0, [r7, #12]
 8006f90:	f000 f8b6 	bl	8007100 <SPI_EndRxTxTransaction>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d008      	beq.n	8006fac <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2220      	movs	r2, #32
 8006f9e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e01d      	b.n	8006fe8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d10a      	bne.n	8006fca <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	613b      	str	r3, [r7, #16]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	613b      	str	r3, [r7, #16]
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	613b      	str	r3, [r7, #16]
 8006fc8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2201      	movs	r2, #1
 8006fce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d001      	beq.n	8006fe6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	e000      	b.n	8006fe8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006fe6:	2300      	movs	r3, #0
  }
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3728      	adds	r7, #40	@ 0x28
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b088      	sub	sp, #32
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	603b      	str	r3, [r7, #0]
 8006ffc:	4613      	mov	r3, r2
 8006ffe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007000:	f7fd fb0a 	bl	8004618 <HAL_GetTick>
 8007004:	4602      	mov	r2, r0
 8007006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007008:	1a9b      	subs	r3, r3, r2
 800700a:	683a      	ldr	r2, [r7, #0]
 800700c:	4413      	add	r3, r2
 800700e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007010:	f7fd fb02 	bl	8004618 <HAL_GetTick>
 8007014:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007016:	4b39      	ldr	r3, [pc, #228]	@ (80070fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	015b      	lsls	r3, r3, #5
 800701c:	0d1b      	lsrs	r3, r3, #20
 800701e:	69fa      	ldr	r2, [r7, #28]
 8007020:	fb02 f303 	mul.w	r3, r2, r3
 8007024:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007026:	e055      	b.n	80070d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800702e:	d051      	beq.n	80070d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007030:	f7fd faf2 	bl	8004618 <HAL_GetTick>
 8007034:	4602      	mov	r2, r0
 8007036:	69bb      	ldr	r3, [r7, #24]
 8007038:	1ad3      	subs	r3, r2, r3
 800703a:	69fa      	ldr	r2, [r7, #28]
 800703c:	429a      	cmp	r2, r3
 800703e:	d902      	bls.n	8007046 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d13d      	bne.n	80070c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	685a      	ldr	r2, [r3, #4]
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007054:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800705e:	d111      	bne.n	8007084 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007068:	d004      	beq.n	8007074 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007072:	d107      	bne.n	8007084 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007082:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007088:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800708c:	d10f      	bne.n	80070ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800709c:	601a      	str	r2, [r3, #0]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80070ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80070be:	2303      	movs	r3, #3
 80070c0:	e018      	b.n	80070f4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d102      	bne.n	80070ce <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80070c8:	2300      	movs	r3, #0
 80070ca:	61fb      	str	r3, [r7, #28]
 80070cc:	e002      	b.n	80070d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	3b01      	subs	r3, #1
 80070d2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	689a      	ldr	r2, [r3, #8]
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	4013      	ands	r3, r2
 80070de:	68ba      	ldr	r2, [r7, #8]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	bf0c      	ite	eq
 80070e4:	2301      	moveq	r3, #1
 80070e6:	2300      	movne	r3, #0
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	461a      	mov	r2, r3
 80070ec:	79fb      	ldrb	r3, [r7, #7]
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d19a      	bne.n	8007028 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80070f2:	2300      	movs	r3, #0
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3720      	adds	r7, #32
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}
 80070fc:	20000014 	.word	0x20000014

08007100 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b088      	sub	sp, #32
 8007104:	af02      	add	r7, sp, #8
 8007106:	60f8      	str	r0, [r7, #12]
 8007108:	60b9      	str	r1, [r7, #8]
 800710a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	9300      	str	r3, [sp, #0]
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	2201      	movs	r2, #1
 8007114:	2102      	movs	r1, #2
 8007116:	68f8      	ldr	r0, [r7, #12]
 8007118:	f7ff ff6a 	bl	8006ff0 <SPI_WaitFlagStateUntilTimeout>
 800711c:	4603      	mov	r3, r0
 800711e:	2b00      	cmp	r3, #0
 8007120:	d007      	beq.n	8007132 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007126:	f043 0220 	orr.w	r2, r3, #32
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800712e:	2303      	movs	r3, #3
 8007130:	e032      	b.n	8007198 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007132:	4b1b      	ldr	r3, [pc, #108]	@ (80071a0 <SPI_EndRxTxTransaction+0xa0>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a1b      	ldr	r2, [pc, #108]	@ (80071a4 <SPI_EndRxTxTransaction+0xa4>)
 8007138:	fba2 2303 	umull	r2, r3, r2, r3
 800713c:	0d5b      	lsrs	r3, r3, #21
 800713e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007142:	fb02 f303 	mul.w	r3, r2, r3
 8007146:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007150:	d112      	bne.n	8007178 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	9300      	str	r3, [sp, #0]
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	2200      	movs	r2, #0
 800715a:	2180      	movs	r1, #128	@ 0x80
 800715c:	68f8      	ldr	r0, [r7, #12]
 800715e:	f7ff ff47 	bl	8006ff0 <SPI_WaitFlagStateUntilTimeout>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d016      	beq.n	8007196 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800716c:	f043 0220 	orr.w	r2, r3, #32
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e00f      	b.n	8007198 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d00a      	beq.n	8007194 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	3b01      	subs	r3, #1
 8007182:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800718e:	2b80      	cmp	r3, #128	@ 0x80
 8007190:	d0f2      	beq.n	8007178 <SPI_EndRxTxTransaction+0x78>
 8007192:	e000      	b.n	8007196 <SPI_EndRxTxTransaction+0x96>
        break;
 8007194:	bf00      	nop
  }

  return HAL_OK;
 8007196:	2300      	movs	r3, #0
}
 8007198:	4618      	mov	r0, r3
 800719a:	3718      	adds	r7, #24
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}
 80071a0:	20000014 	.word	0x20000014
 80071a4:	165e9f81 	.word	0x165e9f81

080071a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b082      	sub	sp, #8
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d101      	bne.n	80071ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071b6:	2301      	movs	r3, #1
 80071b8:	e041      	b.n	800723e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d106      	bne.n	80071d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f7fc ff74 	bl	80040bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2202      	movs	r2, #2
 80071d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	3304      	adds	r3, #4
 80071e4:	4619      	mov	r1, r3
 80071e6:	4610      	mov	r0, r2
 80071e8:	f000 fac0 	bl	800776c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2201      	movs	r2, #1
 80071f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2201      	movs	r2, #1
 8007238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800723c:	2300      	movs	r3, #0
}
 800723e:	4618      	mov	r0, r3
 8007240:	3708      	adds	r7, #8
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}

08007246 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007246:	b580      	push	{r7, lr}
 8007248:	b082      	sub	sp, #8
 800724a:	af00      	add	r7, sp, #0
 800724c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d101      	bne.n	8007258 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007254:	2301      	movs	r3, #1
 8007256:	e041      	b.n	80072dc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800725e:	b2db      	uxtb	r3, r3
 8007260:	2b00      	cmp	r3, #0
 8007262:	d106      	bne.n	8007272 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 f839 	bl	80072e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2202      	movs	r2, #2
 8007276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	3304      	adds	r3, #4
 8007282:	4619      	mov	r1, r3
 8007284:	4610      	mov	r0, r2
 8007286:	f000 fa71 	bl	800776c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2201      	movs	r2, #1
 800728e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2201      	movs	r2, #1
 8007296:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2201      	movs	r2, #1
 800729e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2201      	movs	r2, #1
 80072a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2201      	movs	r2, #1
 80072ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2201      	movs	r2, #1
 80072b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2201      	movs	r2, #1
 80072be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2201      	movs	r2, #1
 80072ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2201      	movs	r2, #1
 80072d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3708      	adds	r7, #8
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b083      	sub	sp, #12
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80072ec:	bf00      	nop
 80072ee:	370c      	adds	r7, #12
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr

080072f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b084      	sub	sp, #16
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d109      	bne.n	800731c <HAL_TIM_PWM_Start+0x24>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800730e:	b2db      	uxtb	r3, r3
 8007310:	2b01      	cmp	r3, #1
 8007312:	bf14      	ite	ne
 8007314:	2301      	movne	r3, #1
 8007316:	2300      	moveq	r3, #0
 8007318:	b2db      	uxtb	r3, r3
 800731a:	e022      	b.n	8007362 <HAL_TIM_PWM_Start+0x6a>
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	2b04      	cmp	r3, #4
 8007320:	d109      	bne.n	8007336 <HAL_TIM_PWM_Start+0x3e>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007328:	b2db      	uxtb	r3, r3
 800732a:	2b01      	cmp	r3, #1
 800732c:	bf14      	ite	ne
 800732e:	2301      	movne	r3, #1
 8007330:	2300      	moveq	r3, #0
 8007332:	b2db      	uxtb	r3, r3
 8007334:	e015      	b.n	8007362 <HAL_TIM_PWM_Start+0x6a>
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	2b08      	cmp	r3, #8
 800733a:	d109      	bne.n	8007350 <HAL_TIM_PWM_Start+0x58>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007342:	b2db      	uxtb	r3, r3
 8007344:	2b01      	cmp	r3, #1
 8007346:	bf14      	ite	ne
 8007348:	2301      	movne	r3, #1
 800734a:	2300      	moveq	r3, #0
 800734c:	b2db      	uxtb	r3, r3
 800734e:	e008      	b.n	8007362 <HAL_TIM_PWM_Start+0x6a>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007356:	b2db      	uxtb	r3, r3
 8007358:	2b01      	cmp	r3, #1
 800735a:	bf14      	ite	ne
 800735c:	2301      	movne	r3, #1
 800735e:	2300      	moveq	r3, #0
 8007360:	b2db      	uxtb	r3, r3
 8007362:	2b00      	cmp	r3, #0
 8007364:	d001      	beq.n	800736a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e068      	b.n	800743c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d104      	bne.n	800737a <HAL_TIM_PWM_Start+0x82>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2202      	movs	r2, #2
 8007374:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007378:	e013      	b.n	80073a2 <HAL_TIM_PWM_Start+0xaa>
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	2b04      	cmp	r3, #4
 800737e:	d104      	bne.n	800738a <HAL_TIM_PWM_Start+0x92>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2202      	movs	r2, #2
 8007384:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007388:	e00b      	b.n	80073a2 <HAL_TIM_PWM_Start+0xaa>
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	2b08      	cmp	r3, #8
 800738e:	d104      	bne.n	800739a <HAL_TIM_PWM_Start+0xa2>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2202      	movs	r2, #2
 8007394:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007398:	e003      	b.n	80073a2 <HAL_TIM_PWM_Start+0xaa>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2202      	movs	r2, #2
 800739e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	2201      	movs	r2, #1
 80073a8:	6839      	ldr	r1, [r7, #0]
 80073aa:	4618      	mov	r0, r3
 80073ac:	f000 fc8a 	bl	8007cc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a23      	ldr	r2, [pc, #140]	@ (8007444 <HAL_TIM_PWM_Start+0x14c>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d107      	bne.n	80073ca <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80073c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a1d      	ldr	r2, [pc, #116]	@ (8007444 <HAL_TIM_PWM_Start+0x14c>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d018      	beq.n	8007406 <HAL_TIM_PWM_Start+0x10e>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073dc:	d013      	beq.n	8007406 <HAL_TIM_PWM_Start+0x10e>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a19      	ldr	r2, [pc, #100]	@ (8007448 <HAL_TIM_PWM_Start+0x150>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d00e      	beq.n	8007406 <HAL_TIM_PWM_Start+0x10e>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a17      	ldr	r2, [pc, #92]	@ (800744c <HAL_TIM_PWM_Start+0x154>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d009      	beq.n	8007406 <HAL_TIM_PWM_Start+0x10e>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a16      	ldr	r2, [pc, #88]	@ (8007450 <HAL_TIM_PWM_Start+0x158>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d004      	beq.n	8007406 <HAL_TIM_PWM_Start+0x10e>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a14      	ldr	r2, [pc, #80]	@ (8007454 <HAL_TIM_PWM_Start+0x15c>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d111      	bne.n	800742a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	f003 0307 	and.w	r3, r3, #7
 8007410:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	2b06      	cmp	r3, #6
 8007416:	d010      	beq.n	800743a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f042 0201 	orr.w	r2, r2, #1
 8007426:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007428:	e007      	b.n	800743a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f042 0201 	orr.w	r2, r2, #1
 8007438:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	3710      	adds	r7, #16
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}
 8007444:	40010000 	.word	0x40010000
 8007448:	40000400 	.word	0x40000400
 800744c:	40000800 	.word	0x40000800
 8007450:	40000c00 	.word	0x40000c00
 8007454:	40014000 	.word	0x40014000

08007458 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b086      	sub	sp, #24
 800745c:	af00      	add	r7, sp, #0
 800745e:	60f8      	str	r0, [r7, #12]
 8007460:	60b9      	str	r1, [r7, #8]
 8007462:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007464:	2300      	movs	r3, #0
 8007466:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800746e:	2b01      	cmp	r3, #1
 8007470:	d101      	bne.n	8007476 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007472:	2302      	movs	r3, #2
 8007474:	e0ae      	b.n	80075d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2201      	movs	r2, #1
 800747a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2b0c      	cmp	r3, #12
 8007482:	f200 809f 	bhi.w	80075c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007486:	a201      	add	r2, pc, #4	@ (adr r2, 800748c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800748c:	080074c1 	.word	0x080074c1
 8007490:	080075c5 	.word	0x080075c5
 8007494:	080075c5 	.word	0x080075c5
 8007498:	080075c5 	.word	0x080075c5
 800749c:	08007501 	.word	0x08007501
 80074a0:	080075c5 	.word	0x080075c5
 80074a4:	080075c5 	.word	0x080075c5
 80074a8:	080075c5 	.word	0x080075c5
 80074ac:	08007543 	.word	0x08007543
 80074b0:	080075c5 	.word	0x080075c5
 80074b4:	080075c5 	.word	0x080075c5
 80074b8:	080075c5 	.word	0x080075c5
 80074bc:	08007583 	.word	0x08007583
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	68b9      	ldr	r1, [r7, #8]
 80074c6:	4618      	mov	r0, r3
 80074c8:	f000 f9d6 	bl	8007878 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	699a      	ldr	r2, [r3, #24]
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f042 0208 	orr.w	r2, r2, #8
 80074da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	699a      	ldr	r2, [r3, #24]
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f022 0204 	bic.w	r2, r2, #4
 80074ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	6999      	ldr	r1, [r3, #24]
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	691a      	ldr	r2, [r3, #16]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	430a      	orrs	r2, r1
 80074fc:	619a      	str	r2, [r3, #24]
      break;
 80074fe:	e064      	b.n	80075ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	68b9      	ldr	r1, [r7, #8]
 8007506:	4618      	mov	r0, r3
 8007508:	f000 fa1c 	bl	8007944 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	699a      	ldr	r2, [r3, #24]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800751a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	699a      	ldr	r2, [r3, #24]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800752a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	6999      	ldr	r1, [r3, #24]
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	691b      	ldr	r3, [r3, #16]
 8007536:	021a      	lsls	r2, r3, #8
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	430a      	orrs	r2, r1
 800753e:	619a      	str	r2, [r3, #24]
      break;
 8007540:	e043      	b.n	80075ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	68b9      	ldr	r1, [r7, #8]
 8007548:	4618      	mov	r0, r3
 800754a:	f000 fa67 	bl	8007a1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	69da      	ldr	r2, [r3, #28]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f042 0208 	orr.w	r2, r2, #8
 800755c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	69da      	ldr	r2, [r3, #28]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f022 0204 	bic.w	r2, r2, #4
 800756c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	69d9      	ldr	r1, [r3, #28]
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	691a      	ldr	r2, [r3, #16]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	430a      	orrs	r2, r1
 800757e:	61da      	str	r2, [r3, #28]
      break;
 8007580:	e023      	b.n	80075ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	68b9      	ldr	r1, [r7, #8]
 8007588:	4618      	mov	r0, r3
 800758a:	f000 fab1 	bl	8007af0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	69da      	ldr	r2, [r3, #28]
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800759c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	69da      	ldr	r2, [r3, #28]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	69d9      	ldr	r1, [r3, #28]
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	691b      	ldr	r3, [r3, #16]
 80075b8:	021a      	lsls	r2, r3, #8
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	430a      	orrs	r2, r1
 80075c0:	61da      	str	r2, [r3, #28]
      break;
 80075c2:	e002      	b.n	80075ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80075c4:	2301      	movs	r3, #1
 80075c6:	75fb      	strb	r3, [r7, #23]
      break;
 80075c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80075d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3718      	adds	r7, #24
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}

080075dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80075e6:	2300      	movs	r3, #0
 80075e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d101      	bne.n	80075f8 <HAL_TIM_ConfigClockSource+0x1c>
 80075f4:	2302      	movs	r3, #2
 80075f6:	e0b4      	b.n	8007762 <HAL_TIM_ConfigClockSource+0x186>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2202      	movs	r2, #2
 8007604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007616:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800761e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	68ba      	ldr	r2, [r7, #8]
 8007626:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007630:	d03e      	beq.n	80076b0 <HAL_TIM_ConfigClockSource+0xd4>
 8007632:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007636:	f200 8087 	bhi.w	8007748 <HAL_TIM_ConfigClockSource+0x16c>
 800763a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800763e:	f000 8086 	beq.w	800774e <HAL_TIM_ConfigClockSource+0x172>
 8007642:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007646:	d87f      	bhi.n	8007748 <HAL_TIM_ConfigClockSource+0x16c>
 8007648:	2b70      	cmp	r3, #112	@ 0x70
 800764a:	d01a      	beq.n	8007682 <HAL_TIM_ConfigClockSource+0xa6>
 800764c:	2b70      	cmp	r3, #112	@ 0x70
 800764e:	d87b      	bhi.n	8007748 <HAL_TIM_ConfigClockSource+0x16c>
 8007650:	2b60      	cmp	r3, #96	@ 0x60
 8007652:	d050      	beq.n	80076f6 <HAL_TIM_ConfigClockSource+0x11a>
 8007654:	2b60      	cmp	r3, #96	@ 0x60
 8007656:	d877      	bhi.n	8007748 <HAL_TIM_ConfigClockSource+0x16c>
 8007658:	2b50      	cmp	r3, #80	@ 0x50
 800765a:	d03c      	beq.n	80076d6 <HAL_TIM_ConfigClockSource+0xfa>
 800765c:	2b50      	cmp	r3, #80	@ 0x50
 800765e:	d873      	bhi.n	8007748 <HAL_TIM_ConfigClockSource+0x16c>
 8007660:	2b40      	cmp	r3, #64	@ 0x40
 8007662:	d058      	beq.n	8007716 <HAL_TIM_ConfigClockSource+0x13a>
 8007664:	2b40      	cmp	r3, #64	@ 0x40
 8007666:	d86f      	bhi.n	8007748 <HAL_TIM_ConfigClockSource+0x16c>
 8007668:	2b30      	cmp	r3, #48	@ 0x30
 800766a:	d064      	beq.n	8007736 <HAL_TIM_ConfigClockSource+0x15a>
 800766c:	2b30      	cmp	r3, #48	@ 0x30
 800766e:	d86b      	bhi.n	8007748 <HAL_TIM_ConfigClockSource+0x16c>
 8007670:	2b20      	cmp	r3, #32
 8007672:	d060      	beq.n	8007736 <HAL_TIM_ConfigClockSource+0x15a>
 8007674:	2b20      	cmp	r3, #32
 8007676:	d867      	bhi.n	8007748 <HAL_TIM_ConfigClockSource+0x16c>
 8007678:	2b00      	cmp	r3, #0
 800767a:	d05c      	beq.n	8007736 <HAL_TIM_ConfigClockSource+0x15a>
 800767c:	2b10      	cmp	r3, #16
 800767e:	d05a      	beq.n	8007736 <HAL_TIM_ConfigClockSource+0x15a>
 8007680:	e062      	b.n	8007748 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007692:	f000 faf7 	bl	8007c84 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80076a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	68ba      	ldr	r2, [r7, #8]
 80076ac:	609a      	str	r2, [r3, #8]
      break;
 80076ae:	e04f      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80076c0:	f000 fae0 	bl	8007c84 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	689a      	ldr	r2, [r3, #8]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80076d2:	609a      	str	r2, [r3, #8]
      break;
 80076d4:	e03c      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076e2:	461a      	mov	r2, r3
 80076e4:	f000 fa54 	bl	8007b90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	2150      	movs	r1, #80	@ 0x50
 80076ee:	4618      	mov	r0, r3
 80076f0:	f000 faad 	bl	8007c4e <TIM_ITRx_SetConfig>
      break;
 80076f4:	e02c      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007702:	461a      	mov	r2, r3
 8007704:	f000 fa73 	bl	8007bee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	2160      	movs	r1, #96	@ 0x60
 800770e:	4618      	mov	r0, r3
 8007710:	f000 fa9d 	bl	8007c4e <TIM_ITRx_SetConfig>
      break;
 8007714:	e01c      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007722:	461a      	mov	r2, r3
 8007724:	f000 fa34 	bl	8007b90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	2140      	movs	r1, #64	@ 0x40
 800772e:	4618      	mov	r0, r3
 8007730:	f000 fa8d 	bl	8007c4e <TIM_ITRx_SetConfig>
      break;
 8007734:	e00c      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4619      	mov	r1, r3
 8007740:	4610      	mov	r0, r2
 8007742:	f000 fa84 	bl	8007c4e <TIM_ITRx_SetConfig>
      break;
 8007746:	e003      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	73fb      	strb	r3, [r7, #15]
      break;
 800774c:	e000      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800774e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2201      	movs	r2, #1
 8007754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007760:	7bfb      	ldrb	r3, [r7, #15]
}
 8007762:	4618      	mov	r0, r3
 8007764:	3710      	adds	r7, #16
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
	...

0800776c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800776c:	b480      	push	{r7}
 800776e:	b085      	sub	sp, #20
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	4a37      	ldr	r2, [pc, #220]	@ (800785c <TIM_Base_SetConfig+0xf0>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d00f      	beq.n	80077a4 <TIM_Base_SetConfig+0x38>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800778a:	d00b      	beq.n	80077a4 <TIM_Base_SetConfig+0x38>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	4a34      	ldr	r2, [pc, #208]	@ (8007860 <TIM_Base_SetConfig+0xf4>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d007      	beq.n	80077a4 <TIM_Base_SetConfig+0x38>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	4a33      	ldr	r2, [pc, #204]	@ (8007864 <TIM_Base_SetConfig+0xf8>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d003      	beq.n	80077a4 <TIM_Base_SetConfig+0x38>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	4a32      	ldr	r2, [pc, #200]	@ (8007868 <TIM_Base_SetConfig+0xfc>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d108      	bne.n	80077b6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	68fa      	ldr	r2, [r7, #12]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4a28      	ldr	r2, [pc, #160]	@ (800785c <TIM_Base_SetConfig+0xf0>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d01b      	beq.n	80077f6 <TIM_Base_SetConfig+0x8a>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077c4:	d017      	beq.n	80077f6 <TIM_Base_SetConfig+0x8a>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	4a25      	ldr	r2, [pc, #148]	@ (8007860 <TIM_Base_SetConfig+0xf4>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d013      	beq.n	80077f6 <TIM_Base_SetConfig+0x8a>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	4a24      	ldr	r2, [pc, #144]	@ (8007864 <TIM_Base_SetConfig+0xf8>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d00f      	beq.n	80077f6 <TIM_Base_SetConfig+0x8a>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a23      	ldr	r2, [pc, #140]	@ (8007868 <TIM_Base_SetConfig+0xfc>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d00b      	beq.n	80077f6 <TIM_Base_SetConfig+0x8a>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a22      	ldr	r2, [pc, #136]	@ (800786c <TIM_Base_SetConfig+0x100>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d007      	beq.n	80077f6 <TIM_Base_SetConfig+0x8a>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a21      	ldr	r2, [pc, #132]	@ (8007870 <TIM_Base_SetConfig+0x104>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d003      	beq.n	80077f6 <TIM_Base_SetConfig+0x8a>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a20      	ldr	r2, [pc, #128]	@ (8007874 <TIM_Base_SetConfig+0x108>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d108      	bne.n	8007808 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	68fa      	ldr	r2, [r7, #12]
 8007804:	4313      	orrs	r3, r2
 8007806:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	695b      	ldr	r3, [r3, #20]
 8007812:	4313      	orrs	r3, r2
 8007814:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	689a      	ldr	r2, [r3, #8]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	4a0c      	ldr	r2, [pc, #48]	@ (800785c <TIM_Base_SetConfig+0xf0>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d103      	bne.n	8007836 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	691a      	ldr	r2, [r3, #16]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f043 0204 	orr.w	r2, r3, #4
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2201      	movs	r2, #1
 8007846:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	68fa      	ldr	r2, [r7, #12]
 800784c:	601a      	str	r2, [r3, #0]
}
 800784e:	bf00      	nop
 8007850:	3714      	adds	r7, #20
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr
 800785a:	bf00      	nop
 800785c:	40010000 	.word	0x40010000
 8007860:	40000400 	.word	0x40000400
 8007864:	40000800 	.word	0x40000800
 8007868:	40000c00 	.word	0x40000c00
 800786c:	40014000 	.word	0x40014000
 8007870:	40014400 	.word	0x40014400
 8007874:	40014800 	.word	0x40014800

08007878 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007878:	b480      	push	{r7}
 800787a:	b087      	sub	sp, #28
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a1b      	ldr	r3, [r3, #32]
 8007886:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6a1b      	ldr	r3, [r3, #32]
 800788c:	f023 0201 	bic.w	r2, r3, #1
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f023 0303 	bic.w	r3, r3, #3
 80078ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	f023 0302 	bic.w	r3, r3, #2
 80078c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	697a      	ldr	r2, [r7, #20]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a1c      	ldr	r2, [pc, #112]	@ (8007940 <TIM_OC1_SetConfig+0xc8>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d10c      	bne.n	80078ee <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	f023 0308 	bic.w	r3, r3, #8
 80078da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	68db      	ldr	r3, [r3, #12]
 80078e0:	697a      	ldr	r2, [r7, #20]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	f023 0304 	bic.w	r3, r3, #4
 80078ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	4a13      	ldr	r2, [pc, #76]	@ (8007940 <TIM_OC1_SetConfig+0xc8>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d111      	bne.n	800791a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007904:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	695b      	ldr	r3, [r3, #20]
 800790a:	693a      	ldr	r2, [r7, #16]
 800790c:	4313      	orrs	r3, r2
 800790e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	699b      	ldr	r3, [r3, #24]
 8007914:	693a      	ldr	r2, [r7, #16]
 8007916:	4313      	orrs	r3, r2
 8007918:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	693a      	ldr	r2, [r7, #16]
 800791e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	68fa      	ldr	r2, [r7, #12]
 8007924:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	685a      	ldr	r2, [r3, #4]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	697a      	ldr	r2, [r7, #20]
 8007932:	621a      	str	r2, [r3, #32]
}
 8007934:	bf00      	nop
 8007936:	371c      	adds	r7, #28
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr
 8007940:	40010000 	.word	0x40010000

08007944 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007944:	b480      	push	{r7}
 8007946:	b087      	sub	sp, #28
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6a1b      	ldr	r3, [r3, #32]
 8007952:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6a1b      	ldr	r3, [r3, #32]
 8007958:	f023 0210 	bic.w	r2, r3, #16
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	699b      	ldr	r3, [r3, #24]
 800796a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007972:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800797a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	021b      	lsls	r3, r3, #8
 8007982:	68fa      	ldr	r2, [r7, #12]
 8007984:	4313      	orrs	r3, r2
 8007986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	f023 0320 	bic.w	r3, r3, #32
 800798e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	689b      	ldr	r3, [r3, #8]
 8007994:	011b      	lsls	r3, r3, #4
 8007996:	697a      	ldr	r2, [r7, #20]
 8007998:	4313      	orrs	r3, r2
 800799a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	4a1e      	ldr	r2, [pc, #120]	@ (8007a18 <TIM_OC2_SetConfig+0xd4>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d10d      	bne.n	80079c0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	011b      	lsls	r3, r3, #4
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	4a15      	ldr	r2, [pc, #84]	@ (8007a18 <TIM_OC2_SetConfig+0xd4>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d113      	bne.n	80079f0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80079ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80079d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	695b      	ldr	r3, [r3, #20]
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	693a      	ldr	r2, [r7, #16]
 80079e0:	4313      	orrs	r3, r2
 80079e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	699b      	ldr	r3, [r3, #24]
 80079e8:	009b      	lsls	r3, r3, #2
 80079ea:	693a      	ldr	r2, [r7, #16]
 80079ec:	4313      	orrs	r3, r2
 80079ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	693a      	ldr	r2, [r7, #16]
 80079f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	68fa      	ldr	r2, [r7, #12]
 80079fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	685a      	ldr	r2, [r3, #4]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	697a      	ldr	r2, [r7, #20]
 8007a08:	621a      	str	r2, [r3, #32]
}
 8007a0a:	bf00      	nop
 8007a0c:	371c      	adds	r7, #28
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr
 8007a16:	bf00      	nop
 8007a18:	40010000 	.word	0x40010000

08007a1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b087      	sub	sp, #28
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6a1b      	ldr	r3, [r3, #32]
 8007a2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6a1b      	ldr	r3, [r3, #32]
 8007a30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	69db      	ldr	r3, [r3, #28]
 8007a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f023 0303 	bic.w	r3, r3, #3
 8007a52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	021b      	lsls	r3, r3, #8
 8007a6c:	697a      	ldr	r2, [r7, #20]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	4a1d      	ldr	r2, [pc, #116]	@ (8007aec <TIM_OC3_SetConfig+0xd0>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d10d      	bne.n	8007a96 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	021b      	lsls	r3, r3, #8
 8007a88:	697a      	ldr	r2, [r7, #20]
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	4a14      	ldr	r2, [pc, #80]	@ (8007aec <TIM_OC3_SetConfig+0xd0>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d113      	bne.n	8007ac6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007aa4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007aac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	695b      	ldr	r3, [r3, #20]
 8007ab2:	011b      	lsls	r3, r3, #4
 8007ab4:	693a      	ldr	r2, [r7, #16]
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	699b      	ldr	r3, [r3, #24]
 8007abe:	011b      	lsls	r3, r3, #4
 8007ac0:	693a      	ldr	r2, [r7, #16]
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	693a      	ldr	r2, [r7, #16]
 8007aca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	68fa      	ldr	r2, [r7, #12]
 8007ad0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	685a      	ldr	r2, [r3, #4]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	697a      	ldr	r2, [r7, #20]
 8007ade:	621a      	str	r2, [r3, #32]
}
 8007ae0:	bf00      	nop
 8007ae2:	371c      	adds	r7, #28
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr
 8007aec:	40010000 	.word	0x40010000

08007af0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b087      	sub	sp, #28
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a1b      	ldr	r3, [r3, #32]
 8007afe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6a1b      	ldr	r3, [r3, #32]
 8007b04:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	69db      	ldr	r3, [r3, #28]
 8007b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	021b      	lsls	r3, r3, #8
 8007b2e:	68fa      	ldr	r2, [r7, #12]
 8007b30:	4313      	orrs	r3, r2
 8007b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007b3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	031b      	lsls	r3, r3, #12
 8007b42:	693a      	ldr	r2, [r7, #16]
 8007b44:	4313      	orrs	r3, r2
 8007b46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	4a10      	ldr	r2, [pc, #64]	@ (8007b8c <TIM_OC4_SetConfig+0x9c>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d109      	bne.n	8007b64 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007b56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	695b      	ldr	r3, [r3, #20]
 8007b5c:	019b      	lsls	r3, r3, #6
 8007b5e:	697a      	ldr	r2, [r7, #20]
 8007b60:	4313      	orrs	r3, r2
 8007b62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	697a      	ldr	r2, [r7, #20]
 8007b68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	68fa      	ldr	r2, [r7, #12]
 8007b6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	685a      	ldr	r2, [r3, #4]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	693a      	ldr	r2, [r7, #16]
 8007b7c:	621a      	str	r2, [r3, #32]
}
 8007b7e:	bf00      	nop
 8007b80:	371c      	adds	r7, #28
 8007b82:	46bd      	mov	sp, r7
 8007b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b88:	4770      	bx	lr
 8007b8a:	bf00      	nop
 8007b8c:	40010000 	.word	0x40010000

08007b90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b087      	sub	sp, #28
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	60f8      	str	r0, [r7, #12]
 8007b98:	60b9      	str	r1, [r7, #8]
 8007b9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6a1b      	ldr	r3, [r3, #32]
 8007ba0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	6a1b      	ldr	r3, [r3, #32]
 8007ba6:	f023 0201 	bic.w	r2, r3, #1
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007bba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	011b      	lsls	r3, r3, #4
 8007bc0:	693a      	ldr	r2, [r7, #16]
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	f023 030a 	bic.w	r3, r3, #10
 8007bcc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bce:	697a      	ldr	r2, [r7, #20]
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	693a      	ldr	r2, [r7, #16]
 8007bda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	697a      	ldr	r2, [r7, #20]
 8007be0:	621a      	str	r2, [r3, #32]
}
 8007be2:	bf00      	nop
 8007be4:	371c      	adds	r7, #28
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr

08007bee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bee:	b480      	push	{r7}
 8007bf0:	b087      	sub	sp, #28
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	60f8      	str	r0, [r7, #12]
 8007bf6:	60b9      	str	r1, [r7, #8]
 8007bf8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	6a1b      	ldr	r3, [r3, #32]
 8007bfe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	6a1b      	ldr	r3, [r3, #32]
 8007c04:	f023 0210 	bic.w	r2, r3, #16
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	699b      	ldr	r3, [r3, #24]
 8007c10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	031b      	lsls	r3, r3, #12
 8007c1e:	693a      	ldr	r2, [r7, #16]
 8007c20:	4313      	orrs	r3, r2
 8007c22:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007c2a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	011b      	lsls	r3, r3, #4
 8007c30:	697a      	ldr	r2, [r7, #20]
 8007c32:	4313      	orrs	r3, r2
 8007c34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	693a      	ldr	r2, [r7, #16]
 8007c3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	697a      	ldr	r2, [r7, #20]
 8007c40:	621a      	str	r2, [r3, #32]
}
 8007c42:	bf00      	nop
 8007c44:	371c      	adds	r7, #28
 8007c46:	46bd      	mov	sp, r7
 8007c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4c:	4770      	bx	lr

08007c4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c4e:	b480      	push	{r7}
 8007c50:	b085      	sub	sp, #20
 8007c52:	af00      	add	r7, sp, #0
 8007c54:	6078      	str	r0, [r7, #4]
 8007c56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	f043 0307 	orr.w	r3, r3, #7
 8007c70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	68fa      	ldr	r2, [r7, #12]
 8007c76:	609a      	str	r2, [r3, #8]
}
 8007c78:	bf00      	nop
 8007c7a:	3714      	adds	r7, #20
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b087      	sub	sp, #28
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]
 8007c90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	689b      	ldr	r3, [r3, #8]
 8007c96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	021a      	lsls	r2, r3, #8
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	431a      	orrs	r2, r3
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	697a      	ldr	r2, [r7, #20]
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	697a      	ldr	r2, [r7, #20]
 8007cb6:	609a      	str	r2, [r3, #8]
}
 8007cb8:	bf00      	nop
 8007cba:	371c      	adds	r7, #28
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b087      	sub	sp, #28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	f003 031f 	and.w	r3, r3, #31
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8007cdc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	6a1a      	ldr	r2, [r3, #32]
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	43db      	mvns	r3, r3
 8007ce6:	401a      	ands	r2, r3
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6a1a      	ldr	r2, [r3, #32]
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	f003 031f 	and.w	r3, r3, #31
 8007cf6:	6879      	ldr	r1, [r7, #4]
 8007cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8007cfc:	431a      	orrs	r2, r3
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	621a      	str	r2, [r3, #32]
}
 8007d02:	bf00      	nop
 8007d04:	371c      	adds	r7, #28
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
	...

08007d10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b085      	sub	sp, #20
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
 8007d18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	d101      	bne.n	8007d28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d24:	2302      	movs	r3, #2
 8007d26:	e050      	b.n	8007dca <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2202      	movs	r2, #2
 8007d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	68fa      	ldr	r2, [r7, #12]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	68fa      	ldr	r2, [r7, #12]
 8007d60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a1c      	ldr	r2, [pc, #112]	@ (8007dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d018      	beq.n	8007d9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d74:	d013      	beq.n	8007d9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a18      	ldr	r2, [pc, #96]	@ (8007ddc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d00e      	beq.n	8007d9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a16      	ldr	r2, [pc, #88]	@ (8007de0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d009      	beq.n	8007d9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a15      	ldr	r2, [pc, #84]	@ (8007de4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d004      	beq.n	8007d9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a13      	ldr	r2, [pc, #76]	@ (8007de8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d10c      	bne.n	8007db8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007da4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	68ba      	ldr	r2, [r7, #8]
 8007dac:	4313      	orrs	r3, r2
 8007dae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	68ba      	ldr	r2, [r7, #8]
 8007db6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2201      	movs	r2, #1
 8007dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007dc8:	2300      	movs	r3, #0
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	3714      	adds	r7, #20
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd4:	4770      	bx	lr
 8007dd6:	bf00      	nop
 8007dd8:	40010000 	.word	0x40010000
 8007ddc:	40000400 	.word	0x40000400
 8007de0:	40000800 	.word	0x40000800
 8007de4:	40000c00 	.word	0x40000c00
 8007de8:	40014000 	.word	0x40014000

08007dec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b085      	sub	sp, #20
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
 8007df4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007df6:	2300      	movs	r3, #0
 8007df8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d101      	bne.n	8007e08 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007e04:	2302      	movs	r3, #2
 8007e06:	e03d      	b.n	8007e84 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	68db      	ldr	r3, [r3, #12]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	4313      	orrs	r3, r2
 8007e38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4313      	orrs	r3, r2
 8007e46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	691b      	ldr	r3, [r3, #16]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	695b      	ldr	r3, [r3, #20]
 8007e60:	4313      	orrs	r3, r2
 8007e62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	69db      	ldr	r3, [r3, #28]
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	68fa      	ldr	r2, [r7, #12]
 8007e78:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007e82:	2300      	movs	r3, #0
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3714      	adds	r7, #20
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr

08007e90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b082      	sub	sp, #8
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d101      	bne.n	8007ea2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e042      	b.n	8007f28 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d106      	bne.n	8007ebc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f7fc f95c 	bl	8004174 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2224      	movs	r2, #36	@ 0x24
 8007ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	68da      	ldr	r2, [r3, #12]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007ed2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f000 fdd3 	bl	8008a80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	691a      	ldr	r2, [r3, #16]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007ee8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	695a      	ldr	r2, [r3, #20]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007ef8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	68da      	ldr	r2, [r3, #12]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007f08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2220      	movs	r2, #32
 8007f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2220      	movs	r2, #32
 8007f1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2200      	movs	r2, #0
 8007f24:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007f26:	2300      	movs	r3, #0
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3708      	adds	r7, #8
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}

08007f30 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b08a      	sub	sp, #40	@ 0x28
 8007f34:	af02      	add	r7, sp, #8
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	603b      	str	r3, [r7, #0]
 8007f3c:	4613      	mov	r3, r2
 8007f3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007f40:	2300      	movs	r3, #0
 8007f42:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f4a:	b2db      	uxtb	r3, r3
 8007f4c:	2b20      	cmp	r3, #32
 8007f4e:	d175      	bne.n	800803c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d002      	beq.n	8007f5c <HAL_UART_Transmit+0x2c>
 8007f56:	88fb      	ldrh	r3, [r7, #6]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d101      	bne.n	8007f60 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	e06e      	b.n	800803e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2200      	movs	r2, #0
 8007f64:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2221      	movs	r2, #33	@ 0x21
 8007f6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f6e:	f7fc fb53 	bl	8004618 <HAL_GetTick>
 8007f72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	88fa      	ldrh	r2, [r7, #6]
 8007f78:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	88fa      	ldrh	r2, [r7, #6]
 8007f7e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f88:	d108      	bne.n	8007f9c <HAL_UART_Transmit+0x6c>
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	691b      	ldr	r3, [r3, #16]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d104      	bne.n	8007f9c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007f92:	2300      	movs	r3, #0
 8007f94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	61bb      	str	r3, [r7, #24]
 8007f9a:	e003      	b.n	8007fa4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007fa4:	e02e      	b.n	8008004 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	9300      	str	r3, [sp, #0]
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	2200      	movs	r2, #0
 8007fae:	2180      	movs	r1, #128	@ 0x80
 8007fb0:	68f8      	ldr	r0, [r7, #12]
 8007fb2:	f000 fb37 	bl	8008624 <UART_WaitOnFlagUntilTimeout>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d005      	beq.n	8007fc8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2220      	movs	r2, #32
 8007fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007fc4:	2303      	movs	r3, #3
 8007fc6:	e03a      	b.n	800803e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007fc8:	69fb      	ldr	r3, [r7, #28]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d10b      	bne.n	8007fe6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	881b      	ldrh	r3, [r3, #0]
 8007fd2:	461a      	mov	r2, r3
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007fdc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007fde:	69bb      	ldr	r3, [r7, #24]
 8007fe0:	3302      	adds	r3, #2
 8007fe2:	61bb      	str	r3, [r7, #24]
 8007fe4:	e007      	b.n	8007ff6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	781a      	ldrb	r2, [r3, #0]
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007ff0:	69fb      	ldr	r3, [r7, #28]
 8007ff2:	3301      	adds	r3, #1
 8007ff4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	3b01      	subs	r3, #1
 8007ffe:	b29a      	uxth	r2, r3
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008008:	b29b      	uxth	r3, r3
 800800a:	2b00      	cmp	r3, #0
 800800c:	d1cb      	bne.n	8007fa6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	9300      	str	r3, [sp, #0]
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	2200      	movs	r2, #0
 8008016:	2140      	movs	r1, #64	@ 0x40
 8008018:	68f8      	ldr	r0, [r7, #12]
 800801a:	f000 fb03 	bl	8008624 <UART_WaitOnFlagUntilTimeout>
 800801e:	4603      	mov	r3, r0
 8008020:	2b00      	cmp	r3, #0
 8008022:	d005      	beq.n	8008030 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2220      	movs	r2, #32
 8008028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800802c:	2303      	movs	r3, #3
 800802e:	e006      	b.n	800803e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2220      	movs	r2, #32
 8008034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008038:	2300      	movs	r3, #0
 800803a:	e000      	b.n	800803e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800803c:	2302      	movs	r3, #2
  }
}
 800803e:	4618      	mov	r0, r3
 8008040:	3720      	adds	r7, #32
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}

08008046 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008046:	b580      	push	{r7, lr}
 8008048:	b084      	sub	sp, #16
 800804a:	af00      	add	r7, sp, #0
 800804c:	60f8      	str	r0, [r7, #12]
 800804e:	60b9      	str	r1, [r7, #8]
 8008050:	4613      	mov	r3, r2
 8008052:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800805a:	b2db      	uxtb	r3, r3
 800805c:	2b20      	cmp	r3, #32
 800805e:	d112      	bne.n	8008086 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d002      	beq.n	800806c <HAL_UART_Receive_IT+0x26>
 8008066:	88fb      	ldrh	r3, [r7, #6]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d101      	bne.n	8008070 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800806c:	2301      	movs	r3, #1
 800806e:	e00b      	b.n	8008088 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2200      	movs	r2, #0
 8008074:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008076:	88fb      	ldrh	r3, [r7, #6]
 8008078:	461a      	mov	r2, r3
 800807a:	68b9      	ldr	r1, [r7, #8]
 800807c:	68f8      	ldr	r0, [r7, #12]
 800807e:	f000 fb2a 	bl	80086d6 <UART_Start_Receive_IT>
 8008082:	4603      	mov	r3, r0
 8008084:	e000      	b.n	8008088 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008086:	2302      	movs	r3, #2
  }
}
 8008088:	4618      	mov	r0, r3
 800808a:	3710      	adds	r7, #16
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}

08008090 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b0ba      	sub	sp, #232	@ 0xe8
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	695b      	ldr	r3, [r3, #20]
 80080b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80080b6:	2300      	movs	r3, #0
 80080b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80080bc:	2300      	movs	r3, #0
 80080be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80080c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080c6:	f003 030f 	and.w	r3, r3, #15
 80080ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80080ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d10f      	bne.n	80080f6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080da:	f003 0320 	and.w	r3, r3, #32
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d009      	beq.n	80080f6 <HAL_UART_IRQHandler+0x66>
 80080e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080e6:	f003 0320 	and.w	r3, r3, #32
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d003      	beq.n	80080f6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f000 fc07 	bl	8008902 <UART_Receive_IT>
      return;
 80080f4:	e273      	b.n	80085de <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80080f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	f000 80de 	beq.w	80082bc <HAL_UART_IRQHandler+0x22c>
 8008100:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008104:	f003 0301 	and.w	r3, r3, #1
 8008108:	2b00      	cmp	r3, #0
 800810a:	d106      	bne.n	800811a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800810c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008110:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008114:	2b00      	cmp	r3, #0
 8008116:	f000 80d1 	beq.w	80082bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800811a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800811e:	f003 0301 	and.w	r3, r3, #1
 8008122:	2b00      	cmp	r3, #0
 8008124:	d00b      	beq.n	800813e <HAL_UART_IRQHandler+0xae>
 8008126:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800812a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800812e:	2b00      	cmp	r3, #0
 8008130:	d005      	beq.n	800813e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008136:	f043 0201 	orr.w	r2, r3, #1
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800813e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008142:	f003 0304 	and.w	r3, r3, #4
 8008146:	2b00      	cmp	r3, #0
 8008148:	d00b      	beq.n	8008162 <HAL_UART_IRQHandler+0xd2>
 800814a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800814e:	f003 0301 	and.w	r3, r3, #1
 8008152:	2b00      	cmp	r3, #0
 8008154:	d005      	beq.n	8008162 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800815a:	f043 0202 	orr.w	r2, r3, #2
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008166:	f003 0302 	and.w	r3, r3, #2
 800816a:	2b00      	cmp	r3, #0
 800816c:	d00b      	beq.n	8008186 <HAL_UART_IRQHandler+0xf6>
 800816e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008172:	f003 0301 	and.w	r3, r3, #1
 8008176:	2b00      	cmp	r3, #0
 8008178:	d005      	beq.n	8008186 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800817e:	f043 0204 	orr.w	r2, r3, #4
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800818a:	f003 0308 	and.w	r3, r3, #8
 800818e:	2b00      	cmp	r3, #0
 8008190:	d011      	beq.n	80081b6 <HAL_UART_IRQHandler+0x126>
 8008192:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008196:	f003 0320 	and.w	r3, r3, #32
 800819a:	2b00      	cmp	r3, #0
 800819c:	d105      	bne.n	80081aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800819e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081a2:	f003 0301 	and.w	r3, r3, #1
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d005      	beq.n	80081b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081ae:	f043 0208 	orr.w	r2, r3, #8
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	f000 820a 	beq.w	80085d4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081c4:	f003 0320 	and.w	r3, r3, #32
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d008      	beq.n	80081de <HAL_UART_IRQHandler+0x14e>
 80081cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081d0:	f003 0320 	and.w	r3, r3, #32
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d002      	beq.n	80081de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f000 fb92 	bl	8008902 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	695b      	ldr	r3, [r3, #20]
 80081e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081e8:	2b40      	cmp	r3, #64	@ 0x40
 80081ea:	bf0c      	ite	eq
 80081ec:	2301      	moveq	r3, #1
 80081ee:	2300      	movne	r3, #0
 80081f0:	b2db      	uxtb	r3, r3
 80081f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081fa:	f003 0308 	and.w	r3, r3, #8
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d103      	bne.n	800820a <HAL_UART_IRQHandler+0x17a>
 8008202:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008206:	2b00      	cmp	r3, #0
 8008208:	d04f      	beq.n	80082aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 fa9d 	bl	800874a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	695b      	ldr	r3, [r3, #20]
 8008216:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800821a:	2b40      	cmp	r3, #64	@ 0x40
 800821c:	d141      	bne.n	80082a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	3314      	adds	r3, #20
 8008224:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008228:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800822c:	e853 3f00 	ldrex	r3, [r3]
 8008230:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008234:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008238:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800823c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	3314      	adds	r3, #20
 8008246:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800824a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800824e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008252:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008256:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800825a:	e841 2300 	strex	r3, r2, [r1]
 800825e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008262:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008266:	2b00      	cmp	r3, #0
 8008268:	d1d9      	bne.n	800821e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800826e:	2b00      	cmp	r3, #0
 8008270:	d013      	beq.n	800829a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008276:	4a8a      	ldr	r2, [pc, #552]	@ (80084a0 <HAL_UART_IRQHandler+0x410>)
 8008278:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800827e:	4618      	mov	r0, r3
 8008280:	f7fc fb7b 	bl	800497a <HAL_DMA_Abort_IT>
 8008284:	4603      	mov	r3, r0
 8008286:	2b00      	cmp	r3, #0
 8008288:	d016      	beq.n	80082b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800828e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008294:	4610      	mov	r0, r2
 8008296:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008298:	e00e      	b.n	80082b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 f9ac 	bl	80085f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082a0:	e00a      	b.n	80082b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 f9a8 	bl	80085f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082a8:	e006      	b.n	80082b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 f9a4 	bl	80085f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2200      	movs	r2, #0
 80082b4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80082b6:	e18d      	b.n	80085d4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082b8:	bf00      	nop
    return;
 80082ba:	e18b      	b.n	80085d4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	f040 8167 	bne.w	8008594 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80082c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082ca:	f003 0310 	and.w	r3, r3, #16
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	f000 8160 	beq.w	8008594 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80082d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082d8:	f003 0310 	and.w	r3, r3, #16
 80082dc:	2b00      	cmp	r3, #0
 80082de:	f000 8159 	beq.w	8008594 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082e2:	2300      	movs	r3, #0
 80082e4:	60bb      	str	r3, [r7, #8]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	60bb      	str	r3, [r7, #8]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	60bb      	str	r3, [r7, #8]
 80082f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	695b      	ldr	r3, [r3, #20]
 80082fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008302:	2b40      	cmp	r3, #64	@ 0x40
 8008304:	f040 80ce 	bne.w	80084a4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008314:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008318:	2b00      	cmp	r3, #0
 800831a:	f000 80a9 	beq.w	8008470 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008322:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008326:	429a      	cmp	r2, r3
 8008328:	f080 80a2 	bcs.w	8008470 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008332:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008338:	69db      	ldr	r3, [r3, #28]
 800833a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800833e:	f000 8088 	beq.w	8008452 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	330c      	adds	r3, #12
 8008348:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800834c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008350:	e853 3f00 	ldrex	r3, [r3]
 8008354:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008358:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800835c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008360:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	330c      	adds	r3, #12
 800836a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800836e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008372:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008376:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800837a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800837e:	e841 2300 	strex	r3, r2, [r1]
 8008382:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008386:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800838a:	2b00      	cmp	r3, #0
 800838c:	d1d9      	bne.n	8008342 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	3314      	adds	r3, #20
 8008394:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008396:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008398:	e853 3f00 	ldrex	r3, [r3]
 800839c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800839e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80083a0:	f023 0301 	bic.w	r3, r3, #1
 80083a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	3314      	adds	r3, #20
 80083ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80083b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80083b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80083ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80083be:	e841 2300 	strex	r3, r2, [r1]
 80083c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80083c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d1e1      	bne.n	800838e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	3314      	adds	r3, #20
 80083d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80083d4:	e853 3f00 	ldrex	r3, [r3]
 80083d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80083da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	3314      	adds	r3, #20
 80083ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80083ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80083f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80083f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80083f6:	e841 2300 	strex	r3, r2, [r1]
 80083fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80083fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d1e3      	bne.n	80083ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2220      	movs	r2, #32
 8008406:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2200      	movs	r2, #0
 800840e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	330c      	adds	r3, #12
 8008416:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008418:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800841a:	e853 3f00 	ldrex	r3, [r3]
 800841e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008420:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008422:	f023 0310 	bic.w	r3, r3, #16
 8008426:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	330c      	adds	r3, #12
 8008430:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008434:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008436:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008438:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800843a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800843c:	e841 2300 	strex	r3, r2, [r1]
 8008440:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008442:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008444:	2b00      	cmp	r3, #0
 8008446:	d1e3      	bne.n	8008410 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800844c:	4618      	mov	r0, r3
 800844e:	f7fc fa24 	bl	800489a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2202      	movs	r2, #2
 8008456:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008460:	b29b      	uxth	r3, r3
 8008462:	1ad3      	subs	r3, r2, r3
 8008464:	b29b      	uxth	r3, r3
 8008466:	4619      	mov	r1, r3
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f000 f8cf 	bl	800860c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800846e:	e0b3      	b.n	80085d8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008474:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008478:	429a      	cmp	r2, r3
 800847a:	f040 80ad 	bne.w	80085d8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008482:	69db      	ldr	r3, [r3, #28]
 8008484:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008488:	f040 80a6 	bne.w	80085d8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2202      	movs	r2, #2
 8008490:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008496:	4619      	mov	r1, r3
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f000 f8b7 	bl	800860c <HAL_UARTEx_RxEventCallback>
      return;
 800849e:	e09b      	b.n	80085d8 <HAL_UART_IRQHandler+0x548>
 80084a0:	08008811 	.word	0x08008811
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80084ac:	b29b      	uxth	r3, r3
 80084ae:	1ad3      	subs	r3, r2, r3
 80084b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	f000 808e 	beq.w	80085dc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80084c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	f000 8089 	beq.w	80085dc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	330c      	adds	r3, #12
 80084d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084d4:	e853 3f00 	ldrex	r3, [r3]
 80084d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80084da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	330c      	adds	r3, #12
 80084ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80084ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80084f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80084f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084f6:	e841 2300 	strex	r3, r2, [r1]
 80084fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80084fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d1e3      	bne.n	80084ca <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	3314      	adds	r3, #20
 8008508:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800850c:	e853 3f00 	ldrex	r3, [r3]
 8008510:	623b      	str	r3, [r7, #32]
   return(result);
 8008512:	6a3b      	ldr	r3, [r7, #32]
 8008514:	f023 0301 	bic.w	r3, r3, #1
 8008518:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	3314      	adds	r3, #20
 8008522:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008526:	633a      	str	r2, [r7, #48]	@ 0x30
 8008528:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800852c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800852e:	e841 2300 	strex	r3, r2, [r1]
 8008532:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1e3      	bne.n	8008502 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2220      	movs	r2, #32
 800853e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2200      	movs	r2, #0
 8008546:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	330c      	adds	r3, #12
 800854e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008550:	693b      	ldr	r3, [r7, #16]
 8008552:	e853 3f00 	ldrex	r3, [r3]
 8008556:	60fb      	str	r3, [r7, #12]
   return(result);
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f023 0310 	bic.w	r3, r3, #16
 800855e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	330c      	adds	r3, #12
 8008568:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800856c:	61fa      	str	r2, [r7, #28]
 800856e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008570:	69b9      	ldr	r1, [r7, #24]
 8008572:	69fa      	ldr	r2, [r7, #28]
 8008574:	e841 2300 	strex	r3, r2, [r1]
 8008578:	617b      	str	r3, [r7, #20]
   return(result);
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d1e3      	bne.n	8008548 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2202      	movs	r2, #2
 8008584:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008586:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800858a:	4619      	mov	r1, r3
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f000 f83d 	bl	800860c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008592:	e023      	b.n	80085dc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008598:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800859c:	2b00      	cmp	r3, #0
 800859e:	d009      	beq.n	80085b4 <HAL_UART_IRQHandler+0x524>
 80085a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d003      	beq.n	80085b4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	f000 f940 	bl	8008832 <UART_Transmit_IT>
    return;
 80085b2:	e014      	b.n	80085de <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80085b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d00e      	beq.n	80085de <HAL_UART_IRQHandler+0x54e>
 80085c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d008      	beq.n	80085de <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 f980 	bl	80088d2 <UART_EndTransmit_IT>
    return;
 80085d2:	e004      	b.n	80085de <HAL_UART_IRQHandler+0x54e>
    return;
 80085d4:	bf00      	nop
 80085d6:	e002      	b.n	80085de <HAL_UART_IRQHandler+0x54e>
      return;
 80085d8:	bf00      	nop
 80085da:	e000      	b.n	80085de <HAL_UART_IRQHandler+0x54e>
      return;
 80085dc:	bf00      	nop
  }
}
 80085de:	37e8      	adds	r7, #232	@ 0xe8
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80085ec:	bf00      	nop
 80085ee:	370c      	adds	r7, #12
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b083      	sub	sp, #12
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008600:	bf00      	nop
 8008602:	370c      	adds	r7, #12
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr

0800860c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800860c:	b480      	push	{r7}
 800860e:	b083      	sub	sp, #12
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	460b      	mov	r3, r1
 8008616:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008618:	bf00      	nop
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b086      	sub	sp, #24
 8008628:	af00      	add	r7, sp, #0
 800862a:	60f8      	str	r0, [r7, #12]
 800862c:	60b9      	str	r1, [r7, #8]
 800862e:	603b      	str	r3, [r7, #0]
 8008630:	4613      	mov	r3, r2
 8008632:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008634:	e03b      	b.n	80086ae <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008636:	6a3b      	ldr	r3, [r7, #32]
 8008638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800863c:	d037      	beq.n	80086ae <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800863e:	f7fb ffeb 	bl	8004618 <HAL_GetTick>
 8008642:	4602      	mov	r2, r0
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	1ad3      	subs	r3, r2, r3
 8008648:	6a3a      	ldr	r2, [r7, #32]
 800864a:	429a      	cmp	r2, r3
 800864c:	d302      	bcc.n	8008654 <UART_WaitOnFlagUntilTimeout+0x30>
 800864e:	6a3b      	ldr	r3, [r7, #32]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d101      	bne.n	8008658 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008654:	2303      	movs	r3, #3
 8008656:	e03a      	b.n	80086ce <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	68db      	ldr	r3, [r3, #12]
 800865e:	f003 0304 	and.w	r3, r3, #4
 8008662:	2b00      	cmp	r3, #0
 8008664:	d023      	beq.n	80086ae <UART_WaitOnFlagUntilTimeout+0x8a>
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	2b80      	cmp	r3, #128	@ 0x80
 800866a:	d020      	beq.n	80086ae <UART_WaitOnFlagUntilTimeout+0x8a>
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	2b40      	cmp	r3, #64	@ 0x40
 8008670:	d01d      	beq.n	80086ae <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f003 0308 	and.w	r3, r3, #8
 800867c:	2b08      	cmp	r3, #8
 800867e:	d116      	bne.n	80086ae <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008680:	2300      	movs	r3, #0
 8008682:	617b      	str	r3, [r7, #20]
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	617b      	str	r3, [r7, #20]
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	617b      	str	r3, [r7, #20]
 8008694:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008696:	68f8      	ldr	r0, [r7, #12]
 8008698:	f000 f857 	bl	800874a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	2208      	movs	r2, #8
 80086a0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	2200      	movs	r2, #0
 80086a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80086aa:	2301      	movs	r3, #1
 80086ac:	e00f      	b.n	80086ce <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	4013      	ands	r3, r2
 80086b8:	68ba      	ldr	r2, [r7, #8]
 80086ba:	429a      	cmp	r2, r3
 80086bc:	bf0c      	ite	eq
 80086be:	2301      	moveq	r3, #1
 80086c0:	2300      	movne	r3, #0
 80086c2:	b2db      	uxtb	r3, r3
 80086c4:	461a      	mov	r2, r3
 80086c6:	79fb      	ldrb	r3, [r7, #7]
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d0b4      	beq.n	8008636 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3718      	adds	r7, #24
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}

080086d6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086d6:	b480      	push	{r7}
 80086d8:	b085      	sub	sp, #20
 80086da:	af00      	add	r7, sp, #0
 80086dc:	60f8      	str	r0, [r7, #12]
 80086de:	60b9      	str	r1, [r7, #8]
 80086e0:	4613      	mov	r3, r2
 80086e2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	68ba      	ldr	r2, [r7, #8]
 80086e8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	88fa      	ldrh	r2, [r7, #6]
 80086ee:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	88fa      	ldrh	r2, [r7, #6]
 80086f4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2200      	movs	r2, #0
 80086fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2222      	movs	r2, #34	@ 0x22
 8008700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	691b      	ldr	r3, [r3, #16]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d007      	beq.n	800871c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	68da      	ldr	r2, [r3, #12]
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800871a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	695a      	ldr	r2, [r3, #20]
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f042 0201 	orr.w	r2, r2, #1
 800872a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	68da      	ldr	r2, [r3, #12]
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f042 0220 	orr.w	r2, r2, #32
 800873a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800873c:	2300      	movs	r3, #0
}
 800873e:	4618      	mov	r0, r3
 8008740:	3714      	adds	r7, #20
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr

0800874a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800874a:	b480      	push	{r7}
 800874c:	b095      	sub	sp, #84	@ 0x54
 800874e:	af00      	add	r7, sp, #0
 8008750:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	330c      	adds	r3, #12
 8008758:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800875c:	e853 3f00 	ldrex	r3, [r3]
 8008760:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008764:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008768:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	330c      	adds	r3, #12
 8008770:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008772:	643a      	str	r2, [r7, #64]	@ 0x40
 8008774:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008776:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008778:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800877a:	e841 2300 	strex	r3, r2, [r1]
 800877e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008782:	2b00      	cmp	r3, #0
 8008784:	d1e5      	bne.n	8008752 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	3314      	adds	r3, #20
 800878c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878e:	6a3b      	ldr	r3, [r7, #32]
 8008790:	e853 3f00 	ldrex	r3, [r3]
 8008794:	61fb      	str	r3, [r7, #28]
   return(result);
 8008796:	69fb      	ldr	r3, [r7, #28]
 8008798:	f023 0301 	bic.w	r3, r3, #1
 800879c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	3314      	adds	r3, #20
 80087a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087ae:	e841 2300 	strex	r3, r2, [r1]
 80087b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d1e5      	bne.n	8008786 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087be:	2b01      	cmp	r3, #1
 80087c0:	d119      	bne.n	80087f6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	330c      	adds	r3, #12
 80087c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	e853 3f00 	ldrex	r3, [r3]
 80087d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	f023 0310 	bic.w	r3, r3, #16
 80087d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	330c      	adds	r3, #12
 80087e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087e2:	61ba      	str	r2, [r7, #24]
 80087e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e6:	6979      	ldr	r1, [r7, #20]
 80087e8:	69ba      	ldr	r2, [r7, #24]
 80087ea:	e841 2300 	strex	r3, r2, [r1]
 80087ee:	613b      	str	r3, [r7, #16]
   return(result);
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d1e5      	bne.n	80087c2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2220      	movs	r2, #32
 80087fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2200      	movs	r2, #0
 8008802:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008804:	bf00      	nop
 8008806:	3754      	adds	r7, #84	@ 0x54
 8008808:	46bd      	mov	sp, r7
 800880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880e:	4770      	bx	lr

08008810 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800881c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2200      	movs	r2, #0
 8008822:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008824:	68f8      	ldr	r0, [r7, #12]
 8008826:	f7ff fee7 	bl	80085f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800882a:	bf00      	nop
 800882c:	3710      	adds	r7, #16
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}

08008832 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008832:	b480      	push	{r7}
 8008834:	b085      	sub	sp, #20
 8008836:	af00      	add	r7, sp, #0
 8008838:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008840:	b2db      	uxtb	r3, r3
 8008842:	2b21      	cmp	r3, #33	@ 0x21
 8008844:	d13e      	bne.n	80088c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	689b      	ldr	r3, [r3, #8]
 800884a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800884e:	d114      	bne.n	800887a <UART_Transmit_IT+0x48>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	691b      	ldr	r3, [r3, #16]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d110      	bne.n	800887a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6a1b      	ldr	r3, [r3, #32]
 800885c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	881b      	ldrh	r3, [r3, #0]
 8008862:	461a      	mov	r2, r3
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800886c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6a1b      	ldr	r3, [r3, #32]
 8008872:	1c9a      	adds	r2, r3, #2
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	621a      	str	r2, [r3, #32]
 8008878:	e008      	b.n	800888c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6a1b      	ldr	r3, [r3, #32]
 800887e:	1c59      	adds	r1, r3, #1
 8008880:	687a      	ldr	r2, [r7, #4]
 8008882:	6211      	str	r1, [r2, #32]
 8008884:	781a      	ldrb	r2, [r3, #0]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008890:	b29b      	uxth	r3, r3
 8008892:	3b01      	subs	r3, #1
 8008894:	b29b      	uxth	r3, r3
 8008896:	687a      	ldr	r2, [r7, #4]
 8008898:	4619      	mov	r1, r3
 800889a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800889c:	2b00      	cmp	r3, #0
 800889e:	d10f      	bne.n	80088c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	68da      	ldr	r2, [r3, #12]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80088ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	68da      	ldr	r2, [r3, #12]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80088c0:	2300      	movs	r3, #0
 80088c2:	e000      	b.n	80088c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80088c4:	2302      	movs	r3, #2
  }
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3714      	adds	r7, #20
 80088ca:	46bd      	mov	sp, r7
 80088cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d0:	4770      	bx	lr

080088d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80088d2:	b580      	push	{r7, lr}
 80088d4:	b082      	sub	sp, #8
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	68da      	ldr	r2, [r3, #12]
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80088e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2220      	movs	r2, #32
 80088ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f7ff fe76 	bl	80085e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80088f8:	2300      	movs	r3, #0
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3708      	adds	r7, #8
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}

08008902 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008902:	b580      	push	{r7, lr}
 8008904:	b08c      	sub	sp, #48	@ 0x30
 8008906:	af00      	add	r7, sp, #0
 8008908:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800890a:	2300      	movs	r3, #0
 800890c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800890e:	2300      	movs	r3, #0
 8008910:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008918:	b2db      	uxtb	r3, r3
 800891a:	2b22      	cmp	r3, #34	@ 0x22
 800891c:	f040 80aa 	bne.w	8008a74 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008928:	d115      	bne.n	8008956 <UART_Receive_IT+0x54>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	691b      	ldr	r3, [r3, #16]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d111      	bne.n	8008956 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008936:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	b29b      	uxth	r3, r3
 8008940:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008944:	b29a      	uxth	r2, r3
 8008946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008948:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800894e:	1c9a      	adds	r2, r3, #2
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	629a      	str	r2, [r3, #40]	@ 0x28
 8008954:	e024      	b.n	80089a0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800895a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008964:	d007      	beq.n	8008976 <UART_Receive_IT+0x74>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	689b      	ldr	r3, [r3, #8]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d10a      	bne.n	8008984 <UART_Receive_IT+0x82>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	691b      	ldr	r3, [r3, #16]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d106      	bne.n	8008984 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	b2da      	uxtb	r2, r3
 800897e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008980:	701a      	strb	r2, [r3, #0]
 8008982:	e008      	b.n	8008996 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	b2db      	uxtb	r3, r3
 800898c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008990:	b2da      	uxtb	r2, r3
 8008992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008994:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800899a:	1c5a      	adds	r2, r3, #1
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80089a4:	b29b      	uxth	r3, r3
 80089a6:	3b01      	subs	r3, #1
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	687a      	ldr	r2, [r7, #4]
 80089ac:	4619      	mov	r1, r3
 80089ae:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d15d      	bne.n	8008a70 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	68da      	ldr	r2, [r3, #12]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f022 0220 	bic.w	r2, r2, #32
 80089c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	68da      	ldr	r2, [r3, #12]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80089d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	695a      	ldr	r2, [r3, #20]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f022 0201 	bic.w	r2, r2, #1
 80089e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2220      	movs	r2, #32
 80089e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2200      	movs	r2, #0
 80089f0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d135      	bne.n	8008a66 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2200      	movs	r2, #0
 80089fe:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	330c      	adds	r3, #12
 8008a06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a08:	697b      	ldr	r3, [r7, #20]
 8008a0a:	e853 3f00 	ldrex	r3, [r3]
 8008a0e:	613b      	str	r3, [r7, #16]
   return(result);
 8008a10:	693b      	ldr	r3, [r7, #16]
 8008a12:	f023 0310 	bic.w	r3, r3, #16
 8008a16:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	330c      	adds	r3, #12
 8008a1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a20:	623a      	str	r2, [r7, #32]
 8008a22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a24:	69f9      	ldr	r1, [r7, #28]
 8008a26:	6a3a      	ldr	r2, [r7, #32]
 8008a28:	e841 2300 	strex	r3, r2, [r1]
 8008a2c:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a2e:	69bb      	ldr	r3, [r7, #24]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d1e5      	bne.n	8008a00 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f003 0310 	and.w	r3, r3, #16
 8008a3e:	2b10      	cmp	r3, #16
 8008a40:	d10a      	bne.n	8008a58 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a42:	2300      	movs	r3, #0
 8008a44:	60fb      	str	r3, [r7, #12]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	60fb      	str	r3, [r7, #12]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	60fb      	str	r3, [r7, #12]
 8008a56:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a5c:	4619      	mov	r1, r3
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f7ff fdd4 	bl	800860c <HAL_UARTEx_RxEventCallback>
 8008a64:	e002      	b.n	8008a6c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f7fa f944 	bl	8002cf4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	e002      	b.n	8008a76 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008a70:	2300      	movs	r3, #0
 8008a72:	e000      	b.n	8008a76 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008a74:	2302      	movs	r3, #2
  }
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3730      	adds	r7, #48	@ 0x30
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
	...

08008a80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a84:	b0c0      	sub	sp, #256	@ 0x100
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	691b      	ldr	r3, [r3, #16]
 8008a94:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a9c:	68d9      	ldr	r1, [r3, #12]
 8008a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	ea40 0301 	orr.w	r3, r0, r1
 8008aa8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aae:	689a      	ldr	r2, [r3, #8]
 8008ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ab4:	691b      	ldr	r3, [r3, #16]
 8008ab6:	431a      	orrs	r2, r3
 8008ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008abc:	695b      	ldr	r3, [r3, #20]
 8008abe:	431a      	orrs	r2, r3
 8008ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ac4:	69db      	ldr	r3, [r3, #28]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	68db      	ldr	r3, [r3, #12]
 8008ad4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008ad8:	f021 010c 	bic.w	r1, r1, #12
 8008adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ae0:	681a      	ldr	r2, [r3, #0]
 8008ae2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008ae6:	430b      	orrs	r3, r1
 8008ae8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	695b      	ldr	r3, [r3, #20]
 8008af2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008af6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008afa:	6999      	ldr	r1, [r3, #24]
 8008afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	ea40 0301 	orr.w	r3, r0, r1
 8008b06:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	4b8f      	ldr	r3, [pc, #572]	@ (8008d4c <UART_SetConfig+0x2cc>)
 8008b10:	429a      	cmp	r2, r3
 8008b12:	d005      	beq.n	8008b20 <UART_SetConfig+0xa0>
 8008b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	4b8d      	ldr	r3, [pc, #564]	@ (8008d50 <UART_SetConfig+0x2d0>)
 8008b1c:	429a      	cmp	r2, r3
 8008b1e:	d104      	bne.n	8008b2a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008b20:	f7fd fa0e 	bl	8005f40 <HAL_RCC_GetPCLK2Freq>
 8008b24:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008b28:	e003      	b.n	8008b32 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b2a:	f7fd f9f5 	bl	8005f18 <HAL_RCC_GetPCLK1Freq>
 8008b2e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b36:	69db      	ldr	r3, [r3, #28]
 8008b38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b3c:	f040 810c 	bne.w	8008d58 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b44:	2200      	movs	r2, #0
 8008b46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b4a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008b4e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008b52:	4622      	mov	r2, r4
 8008b54:	462b      	mov	r3, r5
 8008b56:	1891      	adds	r1, r2, r2
 8008b58:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008b5a:	415b      	adcs	r3, r3
 8008b5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b5e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008b62:	4621      	mov	r1, r4
 8008b64:	eb12 0801 	adds.w	r8, r2, r1
 8008b68:	4629      	mov	r1, r5
 8008b6a:	eb43 0901 	adc.w	r9, r3, r1
 8008b6e:	f04f 0200 	mov.w	r2, #0
 8008b72:	f04f 0300 	mov.w	r3, #0
 8008b76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b82:	4690      	mov	r8, r2
 8008b84:	4699      	mov	r9, r3
 8008b86:	4623      	mov	r3, r4
 8008b88:	eb18 0303 	adds.w	r3, r8, r3
 8008b8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008b90:	462b      	mov	r3, r5
 8008b92:	eb49 0303 	adc.w	r3, r9, r3
 8008b96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008ba6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008baa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008bae:	460b      	mov	r3, r1
 8008bb0:	18db      	adds	r3, r3, r3
 8008bb2:	653b      	str	r3, [r7, #80]	@ 0x50
 8008bb4:	4613      	mov	r3, r2
 8008bb6:	eb42 0303 	adc.w	r3, r2, r3
 8008bba:	657b      	str	r3, [r7, #84]	@ 0x54
 8008bbc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008bc0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008bc4:	f7f8 f8c8 	bl	8000d58 <__aeabi_uldivmod>
 8008bc8:	4602      	mov	r2, r0
 8008bca:	460b      	mov	r3, r1
 8008bcc:	4b61      	ldr	r3, [pc, #388]	@ (8008d54 <UART_SetConfig+0x2d4>)
 8008bce:	fba3 2302 	umull	r2, r3, r3, r2
 8008bd2:	095b      	lsrs	r3, r3, #5
 8008bd4:	011c      	lsls	r4, r3, #4
 8008bd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008be0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008be4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008be8:	4642      	mov	r2, r8
 8008bea:	464b      	mov	r3, r9
 8008bec:	1891      	adds	r1, r2, r2
 8008bee:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008bf0:	415b      	adcs	r3, r3
 8008bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bf4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008bf8:	4641      	mov	r1, r8
 8008bfa:	eb12 0a01 	adds.w	sl, r2, r1
 8008bfe:	4649      	mov	r1, r9
 8008c00:	eb43 0b01 	adc.w	fp, r3, r1
 8008c04:	f04f 0200 	mov.w	r2, #0
 8008c08:	f04f 0300 	mov.w	r3, #0
 8008c0c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008c10:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008c14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c18:	4692      	mov	sl, r2
 8008c1a:	469b      	mov	fp, r3
 8008c1c:	4643      	mov	r3, r8
 8008c1e:	eb1a 0303 	adds.w	r3, sl, r3
 8008c22:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008c26:	464b      	mov	r3, r9
 8008c28:	eb4b 0303 	adc.w	r3, fp, r3
 8008c2c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	2200      	movs	r2, #0
 8008c38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c3c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008c40:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008c44:	460b      	mov	r3, r1
 8008c46:	18db      	adds	r3, r3, r3
 8008c48:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c4a:	4613      	mov	r3, r2
 8008c4c:	eb42 0303 	adc.w	r3, r2, r3
 8008c50:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c52:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008c56:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008c5a:	f7f8 f87d 	bl	8000d58 <__aeabi_uldivmod>
 8008c5e:	4602      	mov	r2, r0
 8008c60:	460b      	mov	r3, r1
 8008c62:	4611      	mov	r1, r2
 8008c64:	4b3b      	ldr	r3, [pc, #236]	@ (8008d54 <UART_SetConfig+0x2d4>)
 8008c66:	fba3 2301 	umull	r2, r3, r3, r1
 8008c6a:	095b      	lsrs	r3, r3, #5
 8008c6c:	2264      	movs	r2, #100	@ 0x64
 8008c6e:	fb02 f303 	mul.w	r3, r2, r3
 8008c72:	1acb      	subs	r3, r1, r3
 8008c74:	00db      	lsls	r3, r3, #3
 8008c76:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008c7a:	4b36      	ldr	r3, [pc, #216]	@ (8008d54 <UART_SetConfig+0x2d4>)
 8008c7c:	fba3 2302 	umull	r2, r3, r3, r2
 8008c80:	095b      	lsrs	r3, r3, #5
 8008c82:	005b      	lsls	r3, r3, #1
 8008c84:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008c88:	441c      	add	r4, r3
 8008c8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c8e:	2200      	movs	r2, #0
 8008c90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008c94:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008c98:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008c9c:	4642      	mov	r2, r8
 8008c9e:	464b      	mov	r3, r9
 8008ca0:	1891      	adds	r1, r2, r2
 8008ca2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008ca4:	415b      	adcs	r3, r3
 8008ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ca8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008cac:	4641      	mov	r1, r8
 8008cae:	1851      	adds	r1, r2, r1
 8008cb0:	6339      	str	r1, [r7, #48]	@ 0x30
 8008cb2:	4649      	mov	r1, r9
 8008cb4:	414b      	adcs	r3, r1
 8008cb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cb8:	f04f 0200 	mov.w	r2, #0
 8008cbc:	f04f 0300 	mov.w	r3, #0
 8008cc0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008cc4:	4659      	mov	r1, fp
 8008cc6:	00cb      	lsls	r3, r1, #3
 8008cc8:	4651      	mov	r1, sl
 8008cca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008cce:	4651      	mov	r1, sl
 8008cd0:	00ca      	lsls	r2, r1, #3
 8008cd2:	4610      	mov	r0, r2
 8008cd4:	4619      	mov	r1, r3
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	4642      	mov	r2, r8
 8008cda:	189b      	adds	r3, r3, r2
 8008cdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008ce0:	464b      	mov	r3, r9
 8008ce2:	460a      	mov	r2, r1
 8008ce4:	eb42 0303 	adc.w	r3, r2, r3
 8008ce8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008cf8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008cfc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008d00:	460b      	mov	r3, r1
 8008d02:	18db      	adds	r3, r3, r3
 8008d04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d06:	4613      	mov	r3, r2
 8008d08:	eb42 0303 	adc.w	r3, r2, r3
 8008d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d0e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008d12:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008d16:	f7f8 f81f 	bl	8000d58 <__aeabi_uldivmod>
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	460b      	mov	r3, r1
 8008d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8008d54 <UART_SetConfig+0x2d4>)
 8008d20:	fba3 1302 	umull	r1, r3, r3, r2
 8008d24:	095b      	lsrs	r3, r3, #5
 8008d26:	2164      	movs	r1, #100	@ 0x64
 8008d28:	fb01 f303 	mul.w	r3, r1, r3
 8008d2c:	1ad3      	subs	r3, r2, r3
 8008d2e:	00db      	lsls	r3, r3, #3
 8008d30:	3332      	adds	r3, #50	@ 0x32
 8008d32:	4a08      	ldr	r2, [pc, #32]	@ (8008d54 <UART_SetConfig+0x2d4>)
 8008d34:	fba2 2303 	umull	r2, r3, r2, r3
 8008d38:	095b      	lsrs	r3, r3, #5
 8008d3a:	f003 0207 	and.w	r2, r3, #7
 8008d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	4422      	add	r2, r4
 8008d46:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d48:	e106      	b.n	8008f58 <UART_SetConfig+0x4d8>
 8008d4a:	bf00      	nop
 8008d4c:	40011000 	.word	0x40011000
 8008d50:	40011400 	.word	0x40011400
 8008d54:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008d62:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008d66:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008d6a:	4642      	mov	r2, r8
 8008d6c:	464b      	mov	r3, r9
 8008d6e:	1891      	adds	r1, r2, r2
 8008d70:	6239      	str	r1, [r7, #32]
 8008d72:	415b      	adcs	r3, r3
 8008d74:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d7a:	4641      	mov	r1, r8
 8008d7c:	1854      	adds	r4, r2, r1
 8008d7e:	4649      	mov	r1, r9
 8008d80:	eb43 0501 	adc.w	r5, r3, r1
 8008d84:	f04f 0200 	mov.w	r2, #0
 8008d88:	f04f 0300 	mov.w	r3, #0
 8008d8c:	00eb      	lsls	r3, r5, #3
 8008d8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d92:	00e2      	lsls	r2, r4, #3
 8008d94:	4614      	mov	r4, r2
 8008d96:	461d      	mov	r5, r3
 8008d98:	4643      	mov	r3, r8
 8008d9a:	18e3      	adds	r3, r4, r3
 8008d9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008da0:	464b      	mov	r3, r9
 8008da2:	eb45 0303 	adc.w	r3, r5, r3
 8008da6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dae:	685b      	ldr	r3, [r3, #4]
 8008db0:	2200      	movs	r2, #0
 8008db2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008db6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008dba:	f04f 0200 	mov.w	r2, #0
 8008dbe:	f04f 0300 	mov.w	r3, #0
 8008dc2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008dc6:	4629      	mov	r1, r5
 8008dc8:	008b      	lsls	r3, r1, #2
 8008dca:	4621      	mov	r1, r4
 8008dcc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008dd0:	4621      	mov	r1, r4
 8008dd2:	008a      	lsls	r2, r1, #2
 8008dd4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008dd8:	f7f7 ffbe 	bl	8000d58 <__aeabi_uldivmod>
 8008ddc:	4602      	mov	r2, r0
 8008dde:	460b      	mov	r3, r1
 8008de0:	4b60      	ldr	r3, [pc, #384]	@ (8008f64 <UART_SetConfig+0x4e4>)
 8008de2:	fba3 2302 	umull	r2, r3, r3, r2
 8008de6:	095b      	lsrs	r3, r3, #5
 8008de8:	011c      	lsls	r4, r3, #4
 8008dea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008dee:	2200      	movs	r2, #0
 8008df0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008df4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008df8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008dfc:	4642      	mov	r2, r8
 8008dfe:	464b      	mov	r3, r9
 8008e00:	1891      	adds	r1, r2, r2
 8008e02:	61b9      	str	r1, [r7, #24]
 8008e04:	415b      	adcs	r3, r3
 8008e06:	61fb      	str	r3, [r7, #28]
 8008e08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008e0c:	4641      	mov	r1, r8
 8008e0e:	1851      	adds	r1, r2, r1
 8008e10:	6139      	str	r1, [r7, #16]
 8008e12:	4649      	mov	r1, r9
 8008e14:	414b      	adcs	r3, r1
 8008e16:	617b      	str	r3, [r7, #20]
 8008e18:	f04f 0200 	mov.w	r2, #0
 8008e1c:	f04f 0300 	mov.w	r3, #0
 8008e20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008e24:	4659      	mov	r1, fp
 8008e26:	00cb      	lsls	r3, r1, #3
 8008e28:	4651      	mov	r1, sl
 8008e2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e2e:	4651      	mov	r1, sl
 8008e30:	00ca      	lsls	r2, r1, #3
 8008e32:	4610      	mov	r0, r2
 8008e34:	4619      	mov	r1, r3
 8008e36:	4603      	mov	r3, r0
 8008e38:	4642      	mov	r2, r8
 8008e3a:	189b      	adds	r3, r3, r2
 8008e3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008e40:	464b      	mov	r3, r9
 8008e42:	460a      	mov	r2, r1
 8008e44:	eb42 0303 	adc.w	r3, r2, r3
 8008e48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e50:	685b      	ldr	r3, [r3, #4]
 8008e52:	2200      	movs	r2, #0
 8008e54:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e56:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008e58:	f04f 0200 	mov.w	r2, #0
 8008e5c:	f04f 0300 	mov.w	r3, #0
 8008e60:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008e64:	4649      	mov	r1, r9
 8008e66:	008b      	lsls	r3, r1, #2
 8008e68:	4641      	mov	r1, r8
 8008e6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e6e:	4641      	mov	r1, r8
 8008e70:	008a      	lsls	r2, r1, #2
 8008e72:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008e76:	f7f7 ff6f 	bl	8000d58 <__aeabi_uldivmod>
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	460b      	mov	r3, r1
 8008e7e:	4611      	mov	r1, r2
 8008e80:	4b38      	ldr	r3, [pc, #224]	@ (8008f64 <UART_SetConfig+0x4e4>)
 8008e82:	fba3 2301 	umull	r2, r3, r3, r1
 8008e86:	095b      	lsrs	r3, r3, #5
 8008e88:	2264      	movs	r2, #100	@ 0x64
 8008e8a:	fb02 f303 	mul.w	r3, r2, r3
 8008e8e:	1acb      	subs	r3, r1, r3
 8008e90:	011b      	lsls	r3, r3, #4
 8008e92:	3332      	adds	r3, #50	@ 0x32
 8008e94:	4a33      	ldr	r2, [pc, #204]	@ (8008f64 <UART_SetConfig+0x4e4>)
 8008e96:	fba2 2303 	umull	r2, r3, r2, r3
 8008e9a:	095b      	lsrs	r3, r3, #5
 8008e9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008ea0:	441c      	add	r4, r3
 8008ea2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	673b      	str	r3, [r7, #112]	@ 0x70
 8008eaa:	677a      	str	r2, [r7, #116]	@ 0x74
 8008eac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008eb0:	4642      	mov	r2, r8
 8008eb2:	464b      	mov	r3, r9
 8008eb4:	1891      	adds	r1, r2, r2
 8008eb6:	60b9      	str	r1, [r7, #8]
 8008eb8:	415b      	adcs	r3, r3
 8008eba:	60fb      	str	r3, [r7, #12]
 8008ebc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008ec0:	4641      	mov	r1, r8
 8008ec2:	1851      	adds	r1, r2, r1
 8008ec4:	6039      	str	r1, [r7, #0]
 8008ec6:	4649      	mov	r1, r9
 8008ec8:	414b      	adcs	r3, r1
 8008eca:	607b      	str	r3, [r7, #4]
 8008ecc:	f04f 0200 	mov.w	r2, #0
 8008ed0:	f04f 0300 	mov.w	r3, #0
 8008ed4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008ed8:	4659      	mov	r1, fp
 8008eda:	00cb      	lsls	r3, r1, #3
 8008edc:	4651      	mov	r1, sl
 8008ede:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008ee2:	4651      	mov	r1, sl
 8008ee4:	00ca      	lsls	r2, r1, #3
 8008ee6:	4610      	mov	r0, r2
 8008ee8:	4619      	mov	r1, r3
 8008eea:	4603      	mov	r3, r0
 8008eec:	4642      	mov	r2, r8
 8008eee:	189b      	adds	r3, r3, r2
 8008ef0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ef2:	464b      	mov	r3, r9
 8008ef4:	460a      	mov	r2, r1
 8008ef6:	eb42 0303 	adc.w	r3, r2, r3
 8008efa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f00:	685b      	ldr	r3, [r3, #4]
 8008f02:	2200      	movs	r2, #0
 8008f04:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f06:	667a      	str	r2, [r7, #100]	@ 0x64
 8008f08:	f04f 0200 	mov.w	r2, #0
 8008f0c:	f04f 0300 	mov.w	r3, #0
 8008f10:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008f14:	4649      	mov	r1, r9
 8008f16:	008b      	lsls	r3, r1, #2
 8008f18:	4641      	mov	r1, r8
 8008f1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f1e:	4641      	mov	r1, r8
 8008f20:	008a      	lsls	r2, r1, #2
 8008f22:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008f26:	f7f7 ff17 	bl	8000d58 <__aeabi_uldivmod>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	460b      	mov	r3, r1
 8008f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f64 <UART_SetConfig+0x4e4>)
 8008f30:	fba3 1302 	umull	r1, r3, r3, r2
 8008f34:	095b      	lsrs	r3, r3, #5
 8008f36:	2164      	movs	r1, #100	@ 0x64
 8008f38:	fb01 f303 	mul.w	r3, r1, r3
 8008f3c:	1ad3      	subs	r3, r2, r3
 8008f3e:	011b      	lsls	r3, r3, #4
 8008f40:	3332      	adds	r3, #50	@ 0x32
 8008f42:	4a08      	ldr	r2, [pc, #32]	@ (8008f64 <UART_SetConfig+0x4e4>)
 8008f44:	fba2 2303 	umull	r2, r3, r2, r3
 8008f48:	095b      	lsrs	r3, r3, #5
 8008f4a:	f003 020f 	and.w	r2, r3, #15
 8008f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4422      	add	r2, r4
 8008f56:	609a      	str	r2, [r3, #8]
}
 8008f58:	bf00      	nop
 8008f5a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f64:	51eb851f 	.word	0x51eb851f

08008f68 <__NVIC_SetPriority>:
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b083      	sub	sp, #12
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	4603      	mov	r3, r0
 8008f70:	6039      	str	r1, [r7, #0]
 8008f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	db0a      	blt.n	8008f92 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	b2da      	uxtb	r2, r3
 8008f80:	490c      	ldr	r1, [pc, #48]	@ (8008fb4 <__NVIC_SetPriority+0x4c>)
 8008f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008f86:	0112      	lsls	r2, r2, #4
 8008f88:	b2d2      	uxtb	r2, r2
 8008f8a:	440b      	add	r3, r1
 8008f8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008f90:	e00a      	b.n	8008fa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	b2da      	uxtb	r2, r3
 8008f96:	4908      	ldr	r1, [pc, #32]	@ (8008fb8 <__NVIC_SetPriority+0x50>)
 8008f98:	79fb      	ldrb	r3, [r7, #7]
 8008f9a:	f003 030f 	and.w	r3, r3, #15
 8008f9e:	3b04      	subs	r3, #4
 8008fa0:	0112      	lsls	r2, r2, #4
 8008fa2:	b2d2      	uxtb	r2, r2
 8008fa4:	440b      	add	r3, r1
 8008fa6:	761a      	strb	r2, [r3, #24]
}
 8008fa8:	bf00      	nop
 8008faa:	370c      	adds	r7, #12
 8008fac:	46bd      	mov	sp, r7
 8008fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb2:	4770      	bx	lr
 8008fb4:	e000e100 	.word	0xe000e100
 8008fb8:	e000ed00 	.word	0xe000ed00

08008fbc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008fc0:	2100      	movs	r1, #0
 8008fc2:	f06f 0004 	mvn.w	r0, #4
 8008fc6:	f7ff ffcf 	bl	8008f68 <__NVIC_SetPriority>
#endif
}
 8008fca:	bf00      	nop
 8008fcc:	bd80      	pop	{r7, pc}
	...

08008fd0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008fd0:	b480      	push	{r7}
 8008fd2:	b083      	sub	sp, #12
 8008fd4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fd6:	f3ef 8305 	mrs	r3, IPSR
 8008fda:	603b      	str	r3, [r7, #0]
  return(result);
 8008fdc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d003      	beq.n	8008fea <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008fe2:	f06f 0305 	mvn.w	r3, #5
 8008fe6:	607b      	str	r3, [r7, #4]
 8008fe8:	e00c      	b.n	8009004 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008fea:	4b0a      	ldr	r3, [pc, #40]	@ (8009014 <osKernelInitialize+0x44>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d105      	bne.n	8008ffe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008ff2:	4b08      	ldr	r3, [pc, #32]	@ (8009014 <osKernelInitialize+0x44>)
 8008ff4:	2201      	movs	r2, #1
 8008ff6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	607b      	str	r3, [r7, #4]
 8008ffc:	e002      	b.n	8009004 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8009002:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009004:	687b      	ldr	r3, [r7, #4]
}
 8009006:	4618      	mov	r0, r3
 8009008:	370c      	adds	r7, #12
 800900a:	46bd      	mov	sp, r7
 800900c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009010:	4770      	bx	lr
 8009012:	bf00      	nop
 8009014:	200024ac 	.word	0x200024ac

08009018 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009018:	b580      	push	{r7, lr}
 800901a:	b082      	sub	sp, #8
 800901c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800901e:	f3ef 8305 	mrs	r3, IPSR
 8009022:	603b      	str	r3, [r7, #0]
  return(result);
 8009024:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009026:	2b00      	cmp	r3, #0
 8009028:	d003      	beq.n	8009032 <osKernelStart+0x1a>
    stat = osErrorISR;
 800902a:	f06f 0305 	mvn.w	r3, #5
 800902e:	607b      	str	r3, [r7, #4]
 8009030:	e010      	b.n	8009054 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009032:	4b0b      	ldr	r3, [pc, #44]	@ (8009060 <osKernelStart+0x48>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	2b01      	cmp	r3, #1
 8009038:	d109      	bne.n	800904e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800903a:	f7ff ffbf 	bl	8008fbc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800903e:	4b08      	ldr	r3, [pc, #32]	@ (8009060 <osKernelStart+0x48>)
 8009040:	2202      	movs	r2, #2
 8009042:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009044:	f001 fc24 	bl	800a890 <vTaskStartScheduler>
      stat = osOK;
 8009048:	2300      	movs	r3, #0
 800904a:	607b      	str	r3, [r7, #4]
 800904c:	e002      	b.n	8009054 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800904e:	f04f 33ff 	mov.w	r3, #4294967295
 8009052:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009054:	687b      	ldr	r3, [r7, #4]
}
 8009056:	4618      	mov	r0, r3
 8009058:	3708      	adds	r7, #8
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}
 800905e:	bf00      	nop
 8009060:	200024ac 	.word	0x200024ac

08009064 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009064:	b580      	push	{r7, lr}
 8009066:	b08e      	sub	sp, #56	@ 0x38
 8009068:	af04      	add	r7, sp, #16
 800906a:	60f8      	str	r0, [r7, #12]
 800906c:	60b9      	str	r1, [r7, #8]
 800906e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009070:	2300      	movs	r3, #0
 8009072:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009074:	f3ef 8305 	mrs	r3, IPSR
 8009078:	617b      	str	r3, [r7, #20]
  return(result);
 800907a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800907c:	2b00      	cmp	r3, #0
 800907e:	d17e      	bne.n	800917e <osThreadNew+0x11a>
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d07b      	beq.n	800917e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009086:	2380      	movs	r3, #128	@ 0x80
 8009088:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800908a:	2318      	movs	r3, #24
 800908c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800908e:	2300      	movs	r3, #0
 8009090:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8009092:	f04f 33ff 	mov.w	r3, #4294967295
 8009096:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d045      	beq.n	800912a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d002      	beq.n	80090ac <osThreadNew+0x48>
        name = attr->name;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	699b      	ldr	r3, [r3, #24]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d002      	beq.n	80090ba <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	699b      	ldr	r3, [r3, #24]
 80090b8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80090ba:	69fb      	ldr	r3, [r7, #28]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d008      	beq.n	80090d2 <osThreadNew+0x6e>
 80090c0:	69fb      	ldr	r3, [r7, #28]
 80090c2:	2b38      	cmp	r3, #56	@ 0x38
 80090c4:	d805      	bhi.n	80090d2 <osThreadNew+0x6e>
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	685b      	ldr	r3, [r3, #4]
 80090ca:	f003 0301 	and.w	r3, r3, #1
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d001      	beq.n	80090d6 <osThreadNew+0x72>
        return (NULL);
 80090d2:	2300      	movs	r3, #0
 80090d4:	e054      	b.n	8009180 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	695b      	ldr	r3, [r3, #20]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d003      	beq.n	80090e6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	695b      	ldr	r3, [r3, #20]
 80090e2:	089b      	lsrs	r3, r3, #2
 80090e4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	689b      	ldr	r3, [r3, #8]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d00e      	beq.n	800910c <osThreadNew+0xa8>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	68db      	ldr	r3, [r3, #12]
 80090f2:	2b5b      	cmp	r3, #91	@ 0x5b
 80090f4:	d90a      	bls.n	800910c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d006      	beq.n	800910c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	695b      	ldr	r3, [r3, #20]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d002      	beq.n	800910c <osThreadNew+0xa8>
        mem = 1;
 8009106:	2301      	movs	r3, #1
 8009108:	61bb      	str	r3, [r7, #24]
 800910a:	e010      	b.n	800912e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	689b      	ldr	r3, [r3, #8]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d10c      	bne.n	800912e <osThreadNew+0xca>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	68db      	ldr	r3, [r3, #12]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d108      	bne.n	800912e <osThreadNew+0xca>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	691b      	ldr	r3, [r3, #16]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d104      	bne.n	800912e <osThreadNew+0xca>
          mem = 0;
 8009124:	2300      	movs	r3, #0
 8009126:	61bb      	str	r3, [r7, #24]
 8009128:	e001      	b.n	800912e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800912a:	2300      	movs	r3, #0
 800912c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800912e:	69bb      	ldr	r3, [r7, #24]
 8009130:	2b01      	cmp	r3, #1
 8009132:	d110      	bne.n	8009156 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009138:	687a      	ldr	r2, [r7, #4]
 800913a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800913c:	9202      	str	r2, [sp, #8]
 800913e:	9301      	str	r3, [sp, #4]
 8009140:	69fb      	ldr	r3, [r7, #28]
 8009142:	9300      	str	r3, [sp, #0]
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	6a3a      	ldr	r2, [r7, #32]
 8009148:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800914a:	68f8      	ldr	r0, [r7, #12]
 800914c:	f001 f944 	bl	800a3d8 <xTaskCreateStatic>
 8009150:	4603      	mov	r3, r0
 8009152:	613b      	str	r3, [r7, #16]
 8009154:	e013      	b.n	800917e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009156:	69bb      	ldr	r3, [r7, #24]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d110      	bne.n	800917e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800915c:	6a3b      	ldr	r3, [r7, #32]
 800915e:	b29a      	uxth	r2, r3
 8009160:	f107 0310 	add.w	r3, r7, #16
 8009164:	9301      	str	r3, [sp, #4]
 8009166:	69fb      	ldr	r3, [r7, #28]
 8009168:	9300      	str	r3, [sp, #0]
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800916e:	68f8      	ldr	r0, [r7, #12]
 8009170:	f001 f992 	bl	800a498 <xTaskCreate>
 8009174:	4603      	mov	r3, r0
 8009176:	2b01      	cmp	r3, #1
 8009178:	d001      	beq.n	800917e <osThreadNew+0x11a>
            hTask = NULL;
 800917a:	2300      	movs	r3, #0
 800917c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800917e:	693b      	ldr	r3, [r7, #16]
}
 8009180:	4618      	mov	r0, r3
 8009182:	3728      	adds	r7, #40	@ 0x28
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009188:	b580      	push	{r7, lr}
 800918a:	b084      	sub	sp, #16
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009190:	f3ef 8305 	mrs	r3, IPSR
 8009194:	60bb      	str	r3, [r7, #8]
  return(result);
 8009196:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009198:	2b00      	cmp	r3, #0
 800919a:	d003      	beq.n	80091a4 <osDelay+0x1c>
    stat = osErrorISR;
 800919c:	f06f 0305 	mvn.w	r3, #5
 80091a0:	60fb      	str	r3, [r7, #12]
 80091a2:	e007      	b.n	80091b4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80091a4:	2300      	movs	r3, #0
 80091a6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d002      	beq.n	80091b4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f001 fb38 	bl	800a824 <vTaskDelay>
    }
  }

  return (stat);
 80091b4:	68fb      	ldr	r3, [r7, #12]
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3710      	adds	r7, #16
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}

080091be <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80091be:	b580      	push	{r7, lr}
 80091c0:	b088      	sub	sp, #32
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80091c6:	2300      	movs	r3, #0
 80091c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091ca:	f3ef 8305 	mrs	r3, IPSR
 80091ce:	60bb      	str	r3, [r7, #8]
  return(result);
 80091d0:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d174      	bne.n	80092c0 <osMutexNew+0x102>
    if (attr != NULL) {
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d003      	beq.n	80091e4 <osMutexNew+0x26>
      type = attr->attr_bits;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	685b      	ldr	r3, [r3, #4]
 80091e0:	61bb      	str	r3, [r7, #24]
 80091e2:	e001      	b.n	80091e8 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80091e4:	2300      	movs	r3, #0
 80091e6:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80091e8:	69bb      	ldr	r3, [r7, #24]
 80091ea:	f003 0301 	and.w	r3, r3, #1
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d002      	beq.n	80091f8 <osMutexNew+0x3a>
      rmtx = 1U;
 80091f2:	2301      	movs	r3, #1
 80091f4:	617b      	str	r3, [r7, #20]
 80091f6:	e001      	b.n	80091fc <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80091f8:	2300      	movs	r3, #0
 80091fa:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80091fc:	69bb      	ldr	r3, [r7, #24]
 80091fe:	f003 0308 	and.w	r3, r3, #8
 8009202:	2b00      	cmp	r3, #0
 8009204:	d15c      	bne.n	80092c0 <osMutexNew+0x102>
      mem = -1;
 8009206:	f04f 33ff 	mov.w	r3, #4294967295
 800920a:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d015      	beq.n	800923e <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	689b      	ldr	r3, [r3, #8]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d006      	beq.n	8009228 <osMutexNew+0x6a>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	68db      	ldr	r3, [r3, #12]
 800921e:	2b4f      	cmp	r3, #79	@ 0x4f
 8009220:	d902      	bls.n	8009228 <osMutexNew+0x6a>
          mem = 1;
 8009222:	2301      	movs	r3, #1
 8009224:	613b      	str	r3, [r7, #16]
 8009226:	e00c      	b.n	8009242 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	689b      	ldr	r3, [r3, #8]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d108      	bne.n	8009242 <osMutexNew+0x84>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	68db      	ldr	r3, [r3, #12]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d104      	bne.n	8009242 <osMutexNew+0x84>
            mem = 0;
 8009238:	2300      	movs	r3, #0
 800923a:	613b      	str	r3, [r7, #16]
 800923c:	e001      	b.n	8009242 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800923e:	2300      	movs	r3, #0
 8009240:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	2b01      	cmp	r3, #1
 8009246:	d112      	bne.n	800926e <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d007      	beq.n	800925e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	689b      	ldr	r3, [r3, #8]
 8009252:	4619      	mov	r1, r3
 8009254:	2004      	movs	r0, #4
 8009256:	f000 fb20 	bl	800989a <xQueueCreateMutexStatic>
 800925a:	61f8      	str	r0, [r7, #28]
 800925c:	e016      	b.n	800928c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	689b      	ldr	r3, [r3, #8]
 8009262:	4619      	mov	r1, r3
 8009264:	2001      	movs	r0, #1
 8009266:	f000 fb18 	bl	800989a <xQueueCreateMutexStatic>
 800926a:	61f8      	str	r0, [r7, #28]
 800926c:	e00e      	b.n	800928c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800926e:	693b      	ldr	r3, [r7, #16]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d10b      	bne.n	800928c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8009274:	697b      	ldr	r3, [r7, #20]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d004      	beq.n	8009284 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800927a:	2004      	movs	r0, #4
 800927c:	f000 faf5 	bl	800986a <xQueueCreateMutex>
 8009280:	61f8      	str	r0, [r7, #28]
 8009282:	e003      	b.n	800928c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8009284:	2001      	movs	r0, #1
 8009286:	f000 faf0 	bl	800986a <xQueueCreateMutex>
 800928a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800928c:	69fb      	ldr	r3, [r7, #28]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d00c      	beq.n	80092ac <osMutexNew+0xee>
        if (attr != NULL) {
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d003      	beq.n	80092a0 <osMutexNew+0xe2>
          name = attr->name;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	60fb      	str	r3, [r7, #12]
 800929e:	e001      	b.n	80092a4 <osMutexNew+0xe6>
        } else {
          name = NULL;
 80092a0:	2300      	movs	r3, #0
 80092a2:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80092a4:	68f9      	ldr	r1, [r7, #12]
 80092a6:	69f8      	ldr	r0, [r7, #28]
 80092a8:	f001 f838 	bl	800a31c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80092ac:	69fb      	ldr	r3, [r7, #28]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d006      	beq.n	80092c0 <osMutexNew+0x102>
 80092b2:	697b      	ldr	r3, [r7, #20]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d003      	beq.n	80092c0 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	f043 0301 	orr.w	r3, r3, #1
 80092be:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80092c0:	69fb      	ldr	r3, [r7, #28]
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3720      	adds	r7, #32
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bd80      	pop	{r7, pc}

080092ca <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80092ca:	b580      	push	{r7, lr}
 80092cc:	b086      	sub	sp, #24
 80092ce:	af00      	add	r7, sp, #0
 80092d0:	6078      	str	r0, [r7, #4]
 80092d2:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f023 0301 	bic.w	r3, r3, #1
 80092da:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f003 0301 	and.w	r3, r3, #1
 80092e2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80092e4:	2300      	movs	r3, #0
 80092e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80092e8:	f3ef 8305 	mrs	r3, IPSR
 80092ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80092ee:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d003      	beq.n	80092fc <osMutexAcquire+0x32>
    stat = osErrorISR;
 80092f4:	f06f 0305 	mvn.w	r3, #5
 80092f8:	617b      	str	r3, [r7, #20]
 80092fa:	e02c      	b.n	8009356 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80092fc:	693b      	ldr	r3, [r7, #16]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d103      	bne.n	800930a <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8009302:	f06f 0303 	mvn.w	r3, #3
 8009306:	617b      	str	r3, [r7, #20]
 8009308:	e025      	b.n	8009356 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d011      	beq.n	8009334 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8009310:	6839      	ldr	r1, [r7, #0]
 8009312:	6938      	ldr	r0, [r7, #16]
 8009314:	f000 fb11 	bl	800993a <xQueueTakeMutexRecursive>
 8009318:	4603      	mov	r3, r0
 800931a:	2b01      	cmp	r3, #1
 800931c:	d01b      	beq.n	8009356 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d003      	beq.n	800932c <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8009324:	f06f 0301 	mvn.w	r3, #1
 8009328:	617b      	str	r3, [r7, #20]
 800932a:	e014      	b.n	8009356 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800932c:	f06f 0302 	mvn.w	r3, #2
 8009330:	617b      	str	r3, [r7, #20]
 8009332:	e010      	b.n	8009356 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8009334:	6839      	ldr	r1, [r7, #0]
 8009336:	6938      	ldr	r0, [r7, #16]
 8009338:	f000 fdb8 	bl	8009eac <xQueueSemaphoreTake>
 800933c:	4603      	mov	r3, r0
 800933e:	2b01      	cmp	r3, #1
 8009340:	d009      	beq.n	8009356 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d003      	beq.n	8009350 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8009348:	f06f 0301 	mvn.w	r3, #1
 800934c:	617b      	str	r3, [r7, #20]
 800934e:	e002      	b.n	8009356 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8009350:	f06f 0302 	mvn.w	r3, #2
 8009354:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8009356:	697b      	ldr	r3, [r7, #20]
}
 8009358:	4618      	mov	r0, r3
 800935a:	3718      	adds	r7, #24
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}

08009360 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8009360:	b580      	push	{r7, lr}
 8009362:	b086      	sub	sp, #24
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f023 0301 	bic.w	r3, r3, #1
 800936e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	f003 0301 	and.w	r3, r3, #1
 8009376:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8009378:	2300      	movs	r3, #0
 800937a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800937c:	f3ef 8305 	mrs	r3, IPSR
 8009380:	60bb      	str	r3, [r7, #8]
  return(result);
 8009382:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8009384:	2b00      	cmp	r3, #0
 8009386:	d003      	beq.n	8009390 <osMutexRelease+0x30>
    stat = osErrorISR;
 8009388:	f06f 0305 	mvn.w	r3, #5
 800938c:	617b      	str	r3, [r7, #20]
 800938e:	e01f      	b.n	80093d0 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8009390:	693b      	ldr	r3, [r7, #16]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d103      	bne.n	800939e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8009396:	f06f 0303 	mvn.w	r3, #3
 800939a:	617b      	str	r3, [r7, #20]
 800939c:	e018      	b.n	80093d0 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d009      	beq.n	80093b8 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80093a4:	6938      	ldr	r0, [r7, #16]
 80093a6:	f000 fa93 	bl	80098d0 <xQueueGiveMutexRecursive>
 80093aa:	4603      	mov	r3, r0
 80093ac:	2b01      	cmp	r3, #1
 80093ae:	d00f      	beq.n	80093d0 <osMutexRelease+0x70>
        stat = osErrorResource;
 80093b0:	f06f 0302 	mvn.w	r3, #2
 80093b4:	617b      	str	r3, [r7, #20]
 80093b6:	e00b      	b.n	80093d0 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80093b8:	2300      	movs	r3, #0
 80093ba:	2200      	movs	r2, #0
 80093bc:	2100      	movs	r1, #0
 80093be:	6938      	ldr	r0, [r7, #16]
 80093c0:	f000 faf2 	bl	80099a8 <xQueueGenericSend>
 80093c4:	4603      	mov	r3, r0
 80093c6:	2b01      	cmp	r3, #1
 80093c8:	d002      	beq.n	80093d0 <osMutexRelease+0x70>
        stat = osErrorResource;
 80093ca:	f06f 0302 	mvn.w	r3, #2
 80093ce:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80093d0:	697b      	ldr	r3, [r7, #20]
}
 80093d2:	4618      	mov	r0, r3
 80093d4:	3718      	adds	r7, #24
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bd80      	pop	{r7, pc}
	...

080093dc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80093dc:	b480      	push	{r7}
 80093de:	b085      	sub	sp, #20
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	60f8      	str	r0, [r7, #12]
 80093e4:	60b9      	str	r1, [r7, #8]
 80093e6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	4a07      	ldr	r2, [pc, #28]	@ (8009408 <vApplicationGetIdleTaskMemory+0x2c>)
 80093ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	4a06      	ldr	r2, [pc, #24]	@ (800940c <vApplicationGetIdleTaskMemory+0x30>)
 80093f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2280      	movs	r2, #128	@ 0x80
 80093f8:	601a      	str	r2, [r3, #0]
}
 80093fa:	bf00      	nop
 80093fc:	3714      	adds	r7, #20
 80093fe:	46bd      	mov	sp, r7
 8009400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009404:	4770      	bx	lr
 8009406:	bf00      	nop
 8009408:	200024b0 	.word	0x200024b0
 800940c:	2000250c 	.word	0x2000250c

08009410 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009410:	b480      	push	{r7}
 8009412:	b085      	sub	sp, #20
 8009414:	af00      	add	r7, sp, #0
 8009416:	60f8      	str	r0, [r7, #12]
 8009418:	60b9      	str	r1, [r7, #8]
 800941a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	4a07      	ldr	r2, [pc, #28]	@ (800943c <vApplicationGetTimerTaskMemory+0x2c>)
 8009420:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	4a06      	ldr	r2, [pc, #24]	@ (8009440 <vApplicationGetTimerTaskMemory+0x30>)
 8009426:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800942e:	601a      	str	r2, [r3, #0]
}
 8009430:	bf00      	nop
 8009432:	3714      	adds	r7, #20
 8009434:	46bd      	mov	sp, r7
 8009436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943a:	4770      	bx	lr
 800943c:	2000270c 	.word	0x2000270c
 8009440:	20002768 	.word	0x20002768

08009444 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009444:	b480      	push	{r7}
 8009446:	b083      	sub	sp, #12
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f103 0208 	add.w	r2, r3, #8
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f04f 32ff 	mov.w	r2, #4294967295
 800945c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f103 0208 	add.w	r2, r3, #8
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f103 0208 	add.w	r2, r3, #8
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2200      	movs	r2, #0
 8009476:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009478:	bf00      	nop
 800947a:	370c      	adds	r7, #12
 800947c:	46bd      	mov	sp, r7
 800947e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009482:	4770      	bx	lr

08009484 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2200      	movs	r2, #0
 8009490:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009492:	bf00      	nop
 8009494:	370c      	adds	r7, #12
 8009496:	46bd      	mov	sp, r7
 8009498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949c:	4770      	bx	lr

0800949e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800949e:	b480      	push	{r7}
 80094a0:	b085      	sub	sp, #20
 80094a2:	af00      	add	r7, sp, #0
 80094a4:	6078      	str	r0, [r7, #4]
 80094a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	685b      	ldr	r3, [r3, #4]
 80094ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	68fa      	ldr	r2, [r7, #12]
 80094b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	689a      	ldr	r2, [r3, #8]
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	689b      	ldr	r3, [r3, #8]
 80094c0:	683a      	ldr	r2, [r7, #0]
 80094c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	683a      	ldr	r2, [r7, #0]
 80094c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	687a      	ldr	r2, [r7, #4]
 80094ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	1c5a      	adds	r2, r3, #1
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	601a      	str	r2, [r3, #0]
}
 80094da:	bf00      	nop
 80094dc:	3714      	adds	r7, #20
 80094de:	46bd      	mov	sp, r7
 80094e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e4:	4770      	bx	lr

080094e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80094e6:	b480      	push	{r7}
 80094e8:	b085      	sub	sp, #20
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	6078      	str	r0, [r7, #4]
 80094ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094fc:	d103      	bne.n	8009506 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	691b      	ldr	r3, [r3, #16]
 8009502:	60fb      	str	r3, [r7, #12]
 8009504:	e00c      	b.n	8009520 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	3308      	adds	r3, #8
 800950a:	60fb      	str	r3, [r7, #12]
 800950c:	e002      	b.n	8009514 <vListInsert+0x2e>
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	60fb      	str	r3, [r7, #12]
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	68ba      	ldr	r2, [r7, #8]
 800951c:	429a      	cmp	r2, r3
 800951e:	d2f6      	bcs.n	800950e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	685a      	ldr	r2, [r3, #4]
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	683a      	ldr	r2, [r7, #0]
 800952e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	68fa      	ldr	r2, [r7, #12]
 8009534:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	683a      	ldr	r2, [r7, #0]
 800953a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	687a      	ldr	r2, [r7, #4]
 8009540:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	1c5a      	adds	r2, r3, #1
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	601a      	str	r2, [r3, #0]
}
 800954c:	bf00      	nop
 800954e:	3714      	adds	r7, #20
 8009550:	46bd      	mov	sp, r7
 8009552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009556:	4770      	bx	lr

08009558 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009558:	b480      	push	{r7}
 800955a:	b085      	sub	sp, #20
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	691b      	ldr	r3, [r3, #16]
 8009564:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	687a      	ldr	r2, [r7, #4]
 800956c:	6892      	ldr	r2, [r2, #8]
 800956e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	689b      	ldr	r3, [r3, #8]
 8009574:	687a      	ldr	r2, [r7, #4]
 8009576:	6852      	ldr	r2, [r2, #4]
 8009578:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	687a      	ldr	r2, [r7, #4]
 8009580:	429a      	cmp	r2, r3
 8009582:	d103      	bne.n	800958c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	689a      	ldr	r2, [r3, #8]
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2200      	movs	r2, #0
 8009590:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	1e5a      	subs	r2, r3, #1
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	3714      	adds	r7, #20
 80095a4:	46bd      	mov	sp, r7
 80095a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095aa:	4770      	bx	lr

080095ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b084      	sub	sp, #16
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
 80095b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d10b      	bne.n	80095d8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80095c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c4:	f383 8811 	msr	BASEPRI, r3
 80095c8:	f3bf 8f6f 	isb	sy
 80095cc:	f3bf 8f4f 	dsb	sy
 80095d0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80095d2:	bf00      	nop
 80095d4:	bf00      	nop
 80095d6:	e7fd      	b.n	80095d4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80095d8:	f002 fc26 	bl	800be28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681a      	ldr	r2, [r3, #0]
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095e4:	68f9      	ldr	r1, [r7, #12]
 80095e6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80095e8:	fb01 f303 	mul.w	r3, r1, r3
 80095ec:	441a      	add	r2, r3
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	2200      	movs	r2, #0
 80095f6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681a      	ldr	r2, [r3, #0]
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681a      	ldr	r2, [r3, #0]
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009608:	3b01      	subs	r3, #1
 800960a:	68f9      	ldr	r1, [r7, #12]
 800960c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800960e:	fb01 f303 	mul.w	r3, r1, r3
 8009612:	441a      	add	r2, r3
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	22ff      	movs	r2, #255	@ 0xff
 800961c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	22ff      	movs	r2, #255	@ 0xff
 8009624:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d114      	bne.n	8009658 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	691b      	ldr	r3, [r3, #16]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d01a      	beq.n	800966c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	3310      	adds	r3, #16
 800963a:	4618      	mov	r0, r3
 800963c:	f001 fbb6 	bl	800adac <xTaskRemoveFromEventList>
 8009640:	4603      	mov	r3, r0
 8009642:	2b00      	cmp	r3, #0
 8009644:	d012      	beq.n	800966c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009646:	4b0d      	ldr	r3, [pc, #52]	@ (800967c <xQueueGenericReset+0xd0>)
 8009648:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800964c:	601a      	str	r2, [r3, #0]
 800964e:	f3bf 8f4f 	dsb	sy
 8009652:	f3bf 8f6f 	isb	sy
 8009656:	e009      	b.n	800966c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	3310      	adds	r3, #16
 800965c:	4618      	mov	r0, r3
 800965e:	f7ff fef1 	bl	8009444 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	3324      	adds	r3, #36	@ 0x24
 8009666:	4618      	mov	r0, r3
 8009668:	f7ff feec 	bl	8009444 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800966c:	f002 fc0e 	bl	800be8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009670:	2301      	movs	r3, #1
}
 8009672:	4618      	mov	r0, r3
 8009674:	3710      	adds	r7, #16
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}
 800967a:	bf00      	nop
 800967c:	e000ed04 	.word	0xe000ed04

08009680 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009680:	b580      	push	{r7, lr}
 8009682:	b08e      	sub	sp, #56	@ 0x38
 8009684:	af02      	add	r7, sp, #8
 8009686:	60f8      	str	r0, [r7, #12]
 8009688:	60b9      	str	r1, [r7, #8]
 800968a:	607a      	str	r2, [r7, #4]
 800968c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d10b      	bne.n	80096ac <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009698:	f383 8811 	msr	BASEPRI, r3
 800969c:	f3bf 8f6f 	isb	sy
 80096a0:	f3bf 8f4f 	dsb	sy
 80096a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80096a6:	bf00      	nop
 80096a8:	bf00      	nop
 80096aa:	e7fd      	b.n	80096a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d10b      	bne.n	80096ca <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80096b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096b6:	f383 8811 	msr	BASEPRI, r3
 80096ba:	f3bf 8f6f 	isb	sy
 80096be:	f3bf 8f4f 	dsb	sy
 80096c2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80096c4:	bf00      	nop
 80096c6:	bf00      	nop
 80096c8:	e7fd      	b.n	80096c6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d002      	beq.n	80096d6 <xQueueGenericCreateStatic+0x56>
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d001      	beq.n	80096da <xQueueGenericCreateStatic+0x5a>
 80096d6:	2301      	movs	r3, #1
 80096d8:	e000      	b.n	80096dc <xQueueGenericCreateStatic+0x5c>
 80096da:	2300      	movs	r3, #0
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d10b      	bne.n	80096f8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80096e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096e4:	f383 8811 	msr	BASEPRI, r3
 80096e8:	f3bf 8f6f 	isb	sy
 80096ec:	f3bf 8f4f 	dsb	sy
 80096f0:	623b      	str	r3, [r7, #32]
}
 80096f2:	bf00      	nop
 80096f4:	bf00      	nop
 80096f6:	e7fd      	b.n	80096f4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d102      	bne.n	8009704 <xQueueGenericCreateStatic+0x84>
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d101      	bne.n	8009708 <xQueueGenericCreateStatic+0x88>
 8009704:	2301      	movs	r3, #1
 8009706:	e000      	b.n	800970a <xQueueGenericCreateStatic+0x8a>
 8009708:	2300      	movs	r3, #0
 800970a:	2b00      	cmp	r3, #0
 800970c:	d10b      	bne.n	8009726 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800970e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009712:	f383 8811 	msr	BASEPRI, r3
 8009716:	f3bf 8f6f 	isb	sy
 800971a:	f3bf 8f4f 	dsb	sy
 800971e:	61fb      	str	r3, [r7, #28]
}
 8009720:	bf00      	nop
 8009722:	bf00      	nop
 8009724:	e7fd      	b.n	8009722 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009726:	2350      	movs	r3, #80	@ 0x50
 8009728:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	2b50      	cmp	r3, #80	@ 0x50
 800972e:	d00b      	beq.n	8009748 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009734:	f383 8811 	msr	BASEPRI, r3
 8009738:	f3bf 8f6f 	isb	sy
 800973c:	f3bf 8f4f 	dsb	sy
 8009740:	61bb      	str	r3, [r7, #24]
}
 8009742:	bf00      	nop
 8009744:	bf00      	nop
 8009746:	e7fd      	b.n	8009744 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009748:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800974e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009750:	2b00      	cmp	r3, #0
 8009752:	d00d      	beq.n	8009770 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009756:	2201      	movs	r2, #1
 8009758:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800975c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009762:	9300      	str	r3, [sp, #0]
 8009764:	4613      	mov	r3, r2
 8009766:	687a      	ldr	r2, [r7, #4]
 8009768:	68b9      	ldr	r1, [r7, #8]
 800976a:	68f8      	ldr	r0, [r7, #12]
 800976c:	f000 f840 	bl	80097f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009772:	4618      	mov	r0, r3
 8009774:	3730      	adds	r7, #48	@ 0x30
 8009776:	46bd      	mov	sp, r7
 8009778:	bd80      	pop	{r7, pc}

0800977a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800977a:	b580      	push	{r7, lr}
 800977c:	b08a      	sub	sp, #40	@ 0x28
 800977e:	af02      	add	r7, sp, #8
 8009780:	60f8      	str	r0, [r7, #12]
 8009782:	60b9      	str	r1, [r7, #8]
 8009784:	4613      	mov	r3, r2
 8009786:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d10b      	bne.n	80097a6 <xQueueGenericCreate+0x2c>
	__asm volatile
 800978e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009792:	f383 8811 	msr	BASEPRI, r3
 8009796:	f3bf 8f6f 	isb	sy
 800979a:	f3bf 8f4f 	dsb	sy
 800979e:	613b      	str	r3, [r7, #16]
}
 80097a0:	bf00      	nop
 80097a2:	bf00      	nop
 80097a4:	e7fd      	b.n	80097a2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	68ba      	ldr	r2, [r7, #8]
 80097aa:	fb02 f303 	mul.w	r3, r2, r3
 80097ae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80097b0:	69fb      	ldr	r3, [r7, #28]
 80097b2:	3350      	adds	r3, #80	@ 0x50
 80097b4:	4618      	mov	r0, r3
 80097b6:	f002 fc59 	bl	800c06c <pvPortMalloc>
 80097ba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80097bc:	69bb      	ldr	r3, [r7, #24]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d011      	beq.n	80097e6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80097c2:	69bb      	ldr	r3, [r7, #24]
 80097c4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80097c6:	697b      	ldr	r3, [r7, #20]
 80097c8:	3350      	adds	r3, #80	@ 0x50
 80097ca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80097cc:	69bb      	ldr	r3, [r7, #24]
 80097ce:	2200      	movs	r2, #0
 80097d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80097d4:	79fa      	ldrb	r2, [r7, #7]
 80097d6:	69bb      	ldr	r3, [r7, #24]
 80097d8:	9300      	str	r3, [sp, #0]
 80097da:	4613      	mov	r3, r2
 80097dc:	697a      	ldr	r2, [r7, #20]
 80097de:	68b9      	ldr	r1, [r7, #8]
 80097e0:	68f8      	ldr	r0, [r7, #12]
 80097e2:	f000 f805 	bl	80097f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80097e6:	69bb      	ldr	r3, [r7, #24]
	}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3720      	adds	r7, #32
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	60f8      	str	r0, [r7, #12]
 80097f8:	60b9      	str	r1, [r7, #8]
 80097fa:	607a      	str	r2, [r7, #4]
 80097fc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d103      	bne.n	800980c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009804:	69bb      	ldr	r3, [r7, #24]
 8009806:	69ba      	ldr	r2, [r7, #24]
 8009808:	601a      	str	r2, [r3, #0]
 800980a:	e002      	b.n	8009812 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800980c:	69bb      	ldr	r3, [r7, #24]
 800980e:	687a      	ldr	r2, [r7, #4]
 8009810:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009812:	69bb      	ldr	r3, [r7, #24]
 8009814:	68fa      	ldr	r2, [r7, #12]
 8009816:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009818:	69bb      	ldr	r3, [r7, #24]
 800981a:	68ba      	ldr	r2, [r7, #8]
 800981c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800981e:	2101      	movs	r1, #1
 8009820:	69b8      	ldr	r0, [r7, #24]
 8009822:	f7ff fec3 	bl	80095ac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009826:	69bb      	ldr	r3, [r7, #24]
 8009828:	78fa      	ldrb	r2, [r7, #3]
 800982a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800982e:	bf00      	nop
 8009830:	3710      	adds	r7, #16
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}

08009836 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009836:	b580      	push	{r7, lr}
 8009838:	b082      	sub	sp, #8
 800983a:	af00      	add	r7, sp, #0
 800983c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d00e      	beq.n	8009862 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2200      	movs	r2, #0
 8009848:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2200      	movs	r2, #0
 800984e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2200      	movs	r2, #0
 8009854:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009856:	2300      	movs	r3, #0
 8009858:	2200      	movs	r2, #0
 800985a:	2100      	movs	r1, #0
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f000 f8a3 	bl	80099a8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009862:	bf00      	nop
 8009864:	3708      	adds	r7, #8
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}

0800986a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800986a:	b580      	push	{r7, lr}
 800986c:	b086      	sub	sp, #24
 800986e:	af00      	add	r7, sp, #0
 8009870:	4603      	mov	r3, r0
 8009872:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009874:	2301      	movs	r3, #1
 8009876:	617b      	str	r3, [r7, #20]
 8009878:	2300      	movs	r3, #0
 800987a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800987c:	79fb      	ldrb	r3, [r7, #7]
 800987e:	461a      	mov	r2, r3
 8009880:	6939      	ldr	r1, [r7, #16]
 8009882:	6978      	ldr	r0, [r7, #20]
 8009884:	f7ff ff79 	bl	800977a <xQueueGenericCreate>
 8009888:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800988a:	68f8      	ldr	r0, [r7, #12]
 800988c:	f7ff ffd3 	bl	8009836 <prvInitialiseMutex>

		return xNewQueue;
 8009890:	68fb      	ldr	r3, [r7, #12]
	}
 8009892:	4618      	mov	r0, r3
 8009894:	3718      	adds	r7, #24
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}

0800989a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800989a:	b580      	push	{r7, lr}
 800989c:	b088      	sub	sp, #32
 800989e:	af02      	add	r7, sp, #8
 80098a0:	4603      	mov	r3, r0
 80098a2:	6039      	str	r1, [r7, #0]
 80098a4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80098a6:	2301      	movs	r3, #1
 80098a8:	617b      	str	r3, [r7, #20]
 80098aa:	2300      	movs	r3, #0
 80098ac:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80098ae:	79fb      	ldrb	r3, [r7, #7]
 80098b0:	9300      	str	r3, [sp, #0]
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	2200      	movs	r2, #0
 80098b6:	6939      	ldr	r1, [r7, #16]
 80098b8:	6978      	ldr	r0, [r7, #20]
 80098ba:	f7ff fee1 	bl	8009680 <xQueueGenericCreateStatic>
 80098be:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80098c0:	68f8      	ldr	r0, [r7, #12]
 80098c2:	f7ff ffb8 	bl	8009836 <prvInitialiseMutex>

		return xNewQueue;
 80098c6:	68fb      	ldr	r3, [r7, #12]
	}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3718      	adds	r7, #24
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}

080098d0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80098d0:	b590      	push	{r4, r7, lr}
 80098d2:	b087      	sub	sp, #28
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d10b      	bne.n	80098fa <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80098e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098e6:	f383 8811 	msr	BASEPRI, r3
 80098ea:	f3bf 8f6f 	isb	sy
 80098ee:	f3bf 8f4f 	dsb	sy
 80098f2:	60fb      	str	r3, [r7, #12]
}
 80098f4:	bf00      	nop
 80098f6:	bf00      	nop
 80098f8:	e7fd      	b.n	80098f6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80098fa:	693b      	ldr	r3, [r7, #16]
 80098fc:	689c      	ldr	r4, [r3, #8]
 80098fe:	f001 fc15 	bl	800b12c <xTaskGetCurrentTaskHandle>
 8009902:	4603      	mov	r3, r0
 8009904:	429c      	cmp	r4, r3
 8009906:	d111      	bne.n	800992c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8009908:	693b      	ldr	r3, [r7, #16]
 800990a:	68db      	ldr	r3, [r3, #12]
 800990c:	1e5a      	subs	r2, r3, #1
 800990e:	693b      	ldr	r3, [r7, #16]
 8009910:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	68db      	ldr	r3, [r3, #12]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d105      	bne.n	8009926 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800991a:	2300      	movs	r3, #0
 800991c:	2200      	movs	r2, #0
 800991e:	2100      	movs	r1, #0
 8009920:	6938      	ldr	r0, [r7, #16]
 8009922:	f000 f841 	bl	80099a8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8009926:	2301      	movs	r3, #1
 8009928:	617b      	str	r3, [r7, #20]
 800992a:	e001      	b.n	8009930 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800992c:	2300      	movs	r3, #0
 800992e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8009930:	697b      	ldr	r3, [r7, #20]
	}
 8009932:	4618      	mov	r0, r3
 8009934:	371c      	adds	r7, #28
 8009936:	46bd      	mov	sp, r7
 8009938:	bd90      	pop	{r4, r7, pc}

0800993a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800993a:	b590      	push	{r4, r7, lr}
 800993c:	b087      	sub	sp, #28
 800993e:	af00      	add	r7, sp, #0
 8009940:	6078      	str	r0, [r7, #4]
 8009942:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8009948:	693b      	ldr	r3, [r7, #16]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d10b      	bne.n	8009966 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800994e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009952:	f383 8811 	msr	BASEPRI, r3
 8009956:	f3bf 8f6f 	isb	sy
 800995a:	f3bf 8f4f 	dsb	sy
 800995e:	60fb      	str	r3, [r7, #12]
}
 8009960:	bf00      	nop
 8009962:	bf00      	nop
 8009964:	e7fd      	b.n	8009962 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8009966:	693b      	ldr	r3, [r7, #16]
 8009968:	689c      	ldr	r4, [r3, #8]
 800996a:	f001 fbdf 	bl	800b12c <xTaskGetCurrentTaskHandle>
 800996e:	4603      	mov	r3, r0
 8009970:	429c      	cmp	r4, r3
 8009972:	d107      	bne.n	8009984 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009974:	693b      	ldr	r3, [r7, #16]
 8009976:	68db      	ldr	r3, [r3, #12]
 8009978:	1c5a      	adds	r2, r3, #1
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800997e:	2301      	movs	r3, #1
 8009980:	617b      	str	r3, [r7, #20]
 8009982:	e00c      	b.n	800999e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8009984:	6839      	ldr	r1, [r7, #0]
 8009986:	6938      	ldr	r0, [r7, #16]
 8009988:	f000 fa90 	bl	8009eac <xQueueSemaphoreTake>
 800998c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d004      	beq.n	800999e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	68db      	ldr	r3, [r3, #12]
 8009998:	1c5a      	adds	r2, r3, #1
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800999e:	697b      	ldr	r3, [r7, #20]
	}
 80099a0:	4618      	mov	r0, r3
 80099a2:	371c      	adds	r7, #28
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bd90      	pop	{r4, r7, pc}

080099a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b08e      	sub	sp, #56	@ 0x38
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	60f8      	str	r0, [r7, #12]
 80099b0:	60b9      	str	r1, [r7, #8]
 80099b2:	607a      	str	r2, [r7, #4]
 80099b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80099b6:	2300      	movs	r3, #0
 80099b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80099be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d10b      	bne.n	80099dc <xQueueGenericSend+0x34>
	__asm volatile
 80099c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099c8:	f383 8811 	msr	BASEPRI, r3
 80099cc:	f3bf 8f6f 	isb	sy
 80099d0:	f3bf 8f4f 	dsb	sy
 80099d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80099d6:	bf00      	nop
 80099d8:	bf00      	nop
 80099da:	e7fd      	b.n	80099d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d103      	bne.n	80099ea <xQueueGenericSend+0x42>
 80099e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d101      	bne.n	80099ee <xQueueGenericSend+0x46>
 80099ea:	2301      	movs	r3, #1
 80099ec:	e000      	b.n	80099f0 <xQueueGenericSend+0x48>
 80099ee:	2300      	movs	r3, #0
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d10b      	bne.n	8009a0c <xQueueGenericSend+0x64>
	__asm volatile
 80099f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f8:	f383 8811 	msr	BASEPRI, r3
 80099fc:	f3bf 8f6f 	isb	sy
 8009a00:	f3bf 8f4f 	dsb	sy
 8009a04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009a06:	bf00      	nop
 8009a08:	bf00      	nop
 8009a0a:	e7fd      	b.n	8009a08 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	2b02      	cmp	r3, #2
 8009a10:	d103      	bne.n	8009a1a <xQueueGenericSend+0x72>
 8009a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a16:	2b01      	cmp	r3, #1
 8009a18:	d101      	bne.n	8009a1e <xQueueGenericSend+0x76>
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e000      	b.n	8009a20 <xQueueGenericSend+0x78>
 8009a1e:	2300      	movs	r3, #0
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d10b      	bne.n	8009a3c <xQueueGenericSend+0x94>
	__asm volatile
 8009a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a28:	f383 8811 	msr	BASEPRI, r3
 8009a2c:	f3bf 8f6f 	isb	sy
 8009a30:	f3bf 8f4f 	dsb	sy
 8009a34:	623b      	str	r3, [r7, #32]
}
 8009a36:	bf00      	nop
 8009a38:	bf00      	nop
 8009a3a:	e7fd      	b.n	8009a38 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a3c:	f001 fb86 	bl	800b14c <xTaskGetSchedulerState>
 8009a40:	4603      	mov	r3, r0
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d102      	bne.n	8009a4c <xQueueGenericSend+0xa4>
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d101      	bne.n	8009a50 <xQueueGenericSend+0xa8>
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	e000      	b.n	8009a52 <xQueueGenericSend+0xaa>
 8009a50:	2300      	movs	r3, #0
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d10b      	bne.n	8009a6e <xQueueGenericSend+0xc6>
	__asm volatile
 8009a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a5a:	f383 8811 	msr	BASEPRI, r3
 8009a5e:	f3bf 8f6f 	isb	sy
 8009a62:	f3bf 8f4f 	dsb	sy
 8009a66:	61fb      	str	r3, [r7, #28]
}
 8009a68:	bf00      	nop
 8009a6a:	bf00      	nop
 8009a6c:	e7fd      	b.n	8009a6a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a6e:	f002 f9db 	bl	800be28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a7a:	429a      	cmp	r2, r3
 8009a7c:	d302      	bcc.n	8009a84 <xQueueGenericSend+0xdc>
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	2b02      	cmp	r3, #2
 8009a82:	d129      	bne.n	8009ad8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009a84:	683a      	ldr	r2, [r7, #0]
 8009a86:	68b9      	ldr	r1, [r7, #8]
 8009a88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009a8a:	f000 fb37 	bl	800a0fc <prvCopyDataToQueue>
 8009a8e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d010      	beq.n	8009aba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a9a:	3324      	adds	r3, #36	@ 0x24
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f001 f985 	bl	800adac <xTaskRemoveFromEventList>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d013      	beq.n	8009ad0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009aa8:	4b3f      	ldr	r3, [pc, #252]	@ (8009ba8 <xQueueGenericSend+0x200>)
 8009aaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009aae:	601a      	str	r2, [r3, #0]
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	f3bf 8f6f 	isb	sy
 8009ab8:	e00a      	b.n	8009ad0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d007      	beq.n	8009ad0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009ac0:	4b39      	ldr	r3, [pc, #228]	@ (8009ba8 <xQueueGenericSend+0x200>)
 8009ac2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ac6:	601a      	str	r2, [r3, #0]
 8009ac8:	f3bf 8f4f 	dsb	sy
 8009acc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009ad0:	f002 f9dc 	bl	800be8c <vPortExitCritical>
				return pdPASS;
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	e063      	b.n	8009ba0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d103      	bne.n	8009ae6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ade:	f002 f9d5 	bl	800be8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	e05c      	b.n	8009ba0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ae6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d106      	bne.n	8009afa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009aec:	f107 0314 	add.w	r3, r7, #20
 8009af0:	4618      	mov	r0, r3
 8009af2:	f001 f9bf 	bl	800ae74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009af6:	2301      	movs	r3, #1
 8009af8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009afa:	f002 f9c7 	bl	800be8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009afe:	f000 ff2f 	bl	800a960 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009b02:	f002 f991 	bl	800be28 <vPortEnterCritical>
 8009b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009b0c:	b25b      	sxtb	r3, r3
 8009b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b12:	d103      	bne.n	8009b1c <xQueueGenericSend+0x174>
 8009b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b16:	2200      	movs	r2, #0
 8009b18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009b22:	b25b      	sxtb	r3, r3
 8009b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b28:	d103      	bne.n	8009b32 <xQueueGenericSend+0x18a>
 8009b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b32:	f002 f9ab 	bl	800be8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009b36:	1d3a      	adds	r2, r7, #4
 8009b38:	f107 0314 	add.w	r3, r7, #20
 8009b3c:	4611      	mov	r1, r2
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f001 f9ae 	bl	800aea0 <xTaskCheckForTimeOut>
 8009b44:	4603      	mov	r3, r0
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d124      	bne.n	8009b94 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009b4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009b4c:	f000 fbce 	bl	800a2ec <prvIsQueueFull>
 8009b50:	4603      	mov	r3, r0
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d018      	beq.n	8009b88 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b58:	3310      	adds	r3, #16
 8009b5a:	687a      	ldr	r2, [r7, #4]
 8009b5c:	4611      	mov	r1, r2
 8009b5e:	4618      	mov	r0, r3
 8009b60:	f001 f8d2 	bl	800ad08 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009b64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009b66:	f000 fb59 	bl	800a21c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009b6a:	f000 ff07 	bl	800a97c <xTaskResumeAll>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	f47f af7c 	bne.w	8009a6e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009b76:	4b0c      	ldr	r3, [pc, #48]	@ (8009ba8 <xQueueGenericSend+0x200>)
 8009b78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b7c:	601a      	str	r2, [r3, #0]
 8009b7e:	f3bf 8f4f 	dsb	sy
 8009b82:	f3bf 8f6f 	isb	sy
 8009b86:	e772      	b.n	8009a6e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009b88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009b8a:	f000 fb47 	bl	800a21c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b8e:	f000 fef5 	bl	800a97c <xTaskResumeAll>
 8009b92:	e76c      	b.n	8009a6e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009b94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009b96:	f000 fb41 	bl	800a21c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b9a:	f000 feef 	bl	800a97c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009b9e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	3738      	adds	r7, #56	@ 0x38
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}
 8009ba8:	e000ed04 	.word	0xe000ed04

08009bac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b090      	sub	sp, #64	@ 0x40
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	60f8      	str	r0, [r7, #12]
 8009bb4:	60b9      	str	r1, [r7, #8]
 8009bb6:	607a      	str	r2, [r7, #4]
 8009bb8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d10b      	bne.n	8009bdc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc8:	f383 8811 	msr	BASEPRI, r3
 8009bcc:	f3bf 8f6f 	isb	sy
 8009bd0:	f3bf 8f4f 	dsb	sy
 8009bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009bd6:	bf00      	nop
 8009bd8:	bf00      	nop
 8009bda:	e7fd      	b.n	8009bd8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d103      	bne.n	8009bea <xQueueGenericSendFromISR+0x3e>
 8009be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d101      	bne.n	8009bee <xQueueGenericSendFromISR+0x42>
 8009bea:	2301      	movs	r3, #1
 8009bec:	e000      	b.n	8009bf0 <xQueueGenericSendFromISR+0x44>
 8009bee:	2300      	movs	r3, #0
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d10b      	bne.n	8009c0c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bf8:	f383 8811 	msr	BASEPRI, r3
 8009bfc:	f3bf 8f6f 	isb	sy
 8009c00:	f3bf 8f4f 	dsb	sy
 8009c04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009c06:	bf00      	nop
 8009c08:	bf00      	nop
 8009c0a:	e7fd      	b.n	8009c08 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	2b02      	cmp	r3, #2
 8009c10:	d103      	bne.n	8009c1a <xQueueGenericSendFromISR+0x6e>
 8009c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c16:	2b01      	cmp	r3, #1
 8009c18:	d101      	bne.n	8009c1e <xQueueGenericSendFromISR+0x72>
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	e000      	b.n	8009c20 <xQueueGenericSendFromISR+0x74>
 8009c1e:	2300      	movs	r3, #0
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d10b      	bne.n	8009c3c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c28:	f383 8811 	msr	BASEPRI, r3
 8009c2c:	f3bf 8f6f 	isb	sy
 8009c30:	f3bf 8f4f 	dsb	sy
 8009c34:	623b      	str	r3, [r7, #32]
}
 8009c36:	bf00      	nop
 8009c38:	bf00      	nop
 8009c3a:	e7fd      	b.n	8009c38 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009c3c:	f002 f9d4 	bl	800bfe8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009c40:	f3ef 8211 	mrs	r2, BASEPRI
 8009c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c48:	f383 8811 	msr	BASEPRI, r3
 8009c4c:	f3bf 8f6f 	isb	sy
 8009c50:	f3bf 8f4f 	dsb	sy
 8009c54:	61fa      	str	r2, [r7, #28]
 8009c56:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009c58:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009c5a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c64:	429a      	cmp	r2, r3
 8009c66:	d302      	bcc.n	8009c6e <xQueueGenericSendFromISR+0xc2>
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	2b02      	cmp	r3, #2
 8009c6c:	d12f      	bne.n	8009cce <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009c74:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009c7e:	683a      	ldr	r2, [r7, #0]
 8009c80:	68b9      	ldr	r1, [r7, #8]
 8009c82:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009c84:	f000 fa3a 	bl	800a0fc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009c88:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c90:	d112      	bne.n	8009cb8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d016      	beq.n	8009cc8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c9c:	3324      	adds	r3, #36	@ 0x24
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f001 f884 	bl	800adac <xTaskRemoveFromEventList>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d00e      	beq.n	8009cc8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d00b      	beq.n	8009cc8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	601a      	str	r2, [r3, #0]
 8009cb6:	e007      	b.n	8009cc8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009cb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009cbc:	3301      	adds	r3, #1
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	b25a      	sxtb	r2, r3
 8009cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009cc8:	2301      	movs	r3, #1
 8009cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009ccc:	e001      	b.n	8009cd2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009cce:	2300      	movs	r3, #0
 8009cd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cd4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009cdc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009cde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	3740      	adds	r7, #64	@ 0x40
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	bd80      	pop	{r7, pc}

08009ce8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b08c      	sub	sp, #48	@ 0x30
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	60f8      	str	r0, [r7, #12]
 8009cf0:	60b9      	str	r1, [r7, #8]
 8009cf2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d10b      	bne.n	8009d1a <xQueueReceive+0x32>
	__asm volatile
 8009d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d06:	f383 8811 	msr	BASEPRI, r3
 8009d0a:	f3bf 8f6f 	isb	sy
 8009d0e:	f3bf 8f4f 	dsb	sy
 8009d12:	623b      	str	r3, [r7, #32]
}
 8009d14:	bf00      	nop
 8009d16:	bf00      	nop
 8009d18:	e7fd      	b.n	8009d16 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d1a:	68bb      	ldr	r3, [r7, #8]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d103      	bne.n	8009d28 <xQueueReceive+0x40>
 8009d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d101      	bne.n	8009d2c <xQueueReceive+0x44>
 8009d28:	2301      	movs	r3, #1
 8009d2a:	e000      	b.n	8009d2e <xQueueReceive+0x46>
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d10b      	bne.n	8009d4a <xQueueReceive+0x62>
	__asm volatile
 8009d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d36:	f383 8811 	msr	BASEPRI, r3
 8009d3a:	f3bf 8f6f 	isb	sy
 8009d3e:	f3bf 8f4f 	dsb	sy
 8009d42:	61fb      	str	r3, [r7, #28]
}
 8009d44:	bf00      	nop
 8009d46:	bf00      	nop
 8009d48:	e7fd      	b.n	8009d46 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009d4a:	f001 f9ff 	bl	800b14c <xTaskGetSchedulerState>
 8009d4e:	4603      	mov	r3, r0
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d102      	bne.n	8009d5a <xQueueReceive+0x72>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d101      	bne.n	8009d5e <xQueueReceive+0x76>
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	e000      	b.n	8009d60 <xQueueReceive+0x78>
 8009d5e:	2300      	movs	r3, #0
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d10b      	bne.n	8009d7c <xQueueReceive+0x94>
	__asm volatile
 8009d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d68:	f383 8811 	msr	BASEPRI, r3
 8009d6c:	f3bf 8f6f 	isb	sy
 8009d70:	f3bf 8f4f 	dsb	sy
 8009d74:	61bb      	str	r3, [r7, #24]
}
 8009d76:	bf00      	nop
 8009d78:	bf00      	nop
 8009d7a:	e7fd      	b.n	8009d78 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009d7c:	f002 f854 	bl	800be28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d84:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d01f      	beq.n	8009dcc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009d8c:	68b9      	ldr	r1, [r7, #8]
 8009d8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d90:	f000 fa1e 	bl	800a1d0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d96:	1e5a      	subs	r2, r3, #1
 8009d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d9a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d9e:	691b      	ldr	r3, [r3, #16]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d00f      	beq.n	8009dc4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009da6:	3310      	adds	r3, #16
 8009da8:	4618      	mov	r0, r3
 8009daa:	f000 ffff 	bl	800adac <xTaskRemoveFromEventList>
 8009dae:	4603      	mov	r3, r0
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d007      	beq.n	8009dc4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009db4:	4b3c      	ldr	r3, [pc, #240]	@ (8009ea8 <xQueueReceive+0x1c0>)
 8009db6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dba:	601a      	str	r2, [r3, #0]
 8009dbc:	f3bf 8f4f 	dsb	sy
 8009dc0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009dc4:	f002 f862 	bl	800be8c <vPortExitCritical>
				return pdPASS;
 8009dc8:	2301      	movs	r3, #1
 8009dca:	e069      	b.n	8009ea0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d103      	bne.n	8009dda <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009dd2:	f002 f85b 	bl	800be8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	e062      	b.n	8009ea0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d106      	bne.n	8009dee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009de0:	f107 0310 	add.w	r3, r7, #16
 8009de4:	4618      	mov	r0, r3
 8009de6:	f001 f845 	bl	800ae74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009dea:	2301      	movs	r3, #1
 8009dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009dee:	f002 f84d 	bl	800be8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009df2:	f000 fdb5 	bl	800a960 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009df6:	f002 f817 	bl	800be28 <vPortEnterCritical>
 8009dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dfc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009e00:	b25b      	sxtb	r3, r3
 8009e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e06:	d103      	bne.n	8009e10 <xQueueReceive+0x128>
 8009e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009e16:	b25b      	sxtb	r3, r3
 8009e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e1c:	d103      	bne.n	8009e26 <xQueueReceive+0x13e>
 8009e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e20:	2200      	movs	r2, #0
 8009e22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009e26:	f002 f831 	bl	800be8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009e2a:	1d3a      	adds	r2, r7, #4
 8009e2c:	f107 0310 	add.w	r3, r7, #16
 8009e30:	4611      	mov	r1, r2
 8009e32:	4618      	mov	r0, r3
 8009e34:	f001 f834 	bl	800aea0 <xTaskCheckForTimeOut>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d123      	bne.n	8009e86 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009e3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009e40:	f000 fa3e 	bl	800a2c0 <prvIsQueueEmpty>
 8009e44:	4603      	mov	r3, r0
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d017      	beq.n	8009e7a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e4c:	3324      	adds	r3, #36	@ 0x24
 8009e4e:	687a      	ldr	r2, [r7, #4]
 8009e50:	4611      	mov	r1, r2
 8009e52:	4618      	mov	r0, r3
 8009e54:	f000 ff58 	bl	800ad08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009e58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009e5a:	f000 f9df 	bl	800a21c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009e5e:	f000 fd8d 	bl	800a97c <xTaskResumeAll>
 8009e62:	4603      	mov	r3, r0
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d189      	bne.n	8009d7c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009e68:	4b0f      	ldr	r3, [pc, #60]	@ (8009ea8 <xQueueReceive+0x1c0>)
 8009e6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e6e:	601a      	str	r2, [r3, #0]
 8009e70:	f3bf 8f4f 	dsb	sy
 8009e74:	f3bf 8f6f 	isb	sy
 8009e78:	e780      	b.n	8009d7c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009e7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009e7c:	f000 f9ce 	bl	800a21c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009e80:	f000 fd7c 	bl	800a97c <xTaskResumeAll>
 8009e84:	e77a      	b.n	8009d7c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009e86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009e88:	f000 f9c8 	bl	800a21c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009e8c:	f000 fd76 	bl	800a97c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009e90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009e92:	f000 fa15 	bl	800a2c0 <prvIsQueueEmpty>
 8009e96:	4603      	mov	r3, r0
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	f43f af6f 	beq.w	8009d7c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009e9e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	3730      	adds	r7, #48	@ 0x30
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}
 8009ea8:	e000ed04 	.word	0xe000ed04

08009eac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b08e      	sub	sp, #56	@ 0x38
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
 8009eb4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d10b      	bne.n	8009ee0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ecc:	f383 8811 	msr	BASEPRI, r3
 8009ed0:	f3bf 8f6f 	isb	sy
 8009ed4:	f3bf 8f4f 	dsb	sy
 8009ed8:	623b      	str	r3, [r7, #32]
}
 8009eda:	bf00      	nop
 8009edc:	bf00      	nop
 8009ede:	e7fd      	b.n	8009edc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d00b      	beq.n	8009f00 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eec:	f383 8811 	msr	BASEPRI, r3
 8009ef0:	f3bf 8f6f 	isb	sy
 8009ef4:	f3bf 8f4f 	dsb	sy
 8009ef8:	61fb      	str	r3, [r7, #28]
}
 8009efa:	bf00      	nop
 8009efc:	bf00      	nop
 8009efe:	e7fd      	b.n	8009efc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009f00:	f001 f924 	bl	800b14c <xTaskGetSchedulerState>
 8009f04:	4603      	mov	r3, r0
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d102      	bne.n	8009f10 <xQueueSemaphoreTake+0x64>
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d101      	bne.n	8009f14 <xQueueSemaphoreTake+0x68>
 8009f10:	2301      	movs	r3, #1
 8009f12:	e000      	b.n	8009f16 <xQueueSemaphoreTake+0x6a>
 8009f14:	2300      	movs	r3, #0
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d10b      	bne.n	8009f32 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f1e:	f383 8811 	msr	BASEPRI, r3
 8009f22:	f3bf 8f6f 	isb	sy
 8009f26:	f3bf 8f4f 	dsb	sy
 8009f2a:	61bb      	str	r3, [r7, #24]
}
 8009f2c:	bf00      	nop
 8009f2e:	bf00      	nop
 8009f30:	e7fd      	b.n	8009f2e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009f32:	f001 ff79 	bl	800be28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f3a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d024      	beq.n	8009f8c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f44:	1e5a      	subs	r2, r3, #1
 8009f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f48:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d104      	bne.n	8009f5c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009f52:	f001 fa75 	bl	800b440 <pvTaskIncrementMutexHeldCount>
 8009f56:	4602      	mov	r2, r0
 8009f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f5a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f5e:	691b      	ldr	r3, [r3, #16]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d00f      	beq.n	8009f84 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f66:	3310      	adds	r3, #16
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f000 ff1f 	bl	800adac <xTaskRemoveFromEventList>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d007      	beq.n	8009f84 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009f74:	4b54      	ldr	r3, [pc, #336]	@ (800a0c8 <xQueueSemaphoreTake+0x21c>)
 8009f76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f7a:	601a      	str	r2, [r3, #0]
 8009f7c:	f3bf 8f4f 	dsb	sy
 8009f80:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009f84:	f001 ff82 	bl	800be8c <vPortExitCritical>
				return pdPASS;
 8009f88:	2301      	movs	r3, #1
 8009f8a:	e098      	b.n	800a0be <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d112      	bne.n	8009fb8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d00b      	beq.n	8009fb0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f9c:	f383 8811 	msr	BASEPRI, r3
 8009fa0:	f3bf 8f6f 	isb	sy
 8009fa4:	f3bf 8f4f 	dsb	sy
 8009fa8:	617b      	str	r3, [r7, #20]
}
 8009faa:	bf00      	nop
 8009fac:	bf00      	nop
 8009fae:	e7fd      	b.n	8009fac <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009fb0:	f001 ff6c 	bl	800be8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	e082      	b.n	800a0be <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d106      	bne.n	8009fcc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009fbe:	f107 030c 	add.w	r3, r7, #12
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f000 ff56 	bl	800ae74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009fcc:	f001 ff5e 	bl	800be8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009fd0:	f000 fcc6 	bl	800a960 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009fd4:	f001 ff28 	bl	800be28 <vPortEnterCritical>
 8009fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fda:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009fde:	b25b      	sxtb	r3, r3
 8009fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fe4:	d103      	bne.n	8009fee <xQueueSemaphoreTake+0x142>
 8009fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fe8:	2200      	movs	r2, #0
 8009fea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ff0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009ff4:	b25b      	sxtb	r3, r3
 8009ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ffa:	d103      	bne.n	800a004 <xQueueSemaphoreTake+0x158>
 8009ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ffe:	2200      	movs	r2, #0
 800a000:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a004:	f001 ff42 	bl	800be8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a008:	463a      	mov	r2, r7
 800a00a:	f107 030c 	add.w	r3, r7, #12
 800a00e:	4611      	mov	r1, r2
 800a010:	4618      	mov	r0, r3
 800a012:	f000 ff45 	bl	800aea0 <xTaskCheckForTimeOut>
 800a016:	4603      	mov	r3, r0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d132      	bne.n	800a082 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a01c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a01e:	f000 f94f 	bl	800a2c0 <prvIsQueueEmpty>
 800a022:	4603      	mov	r3, r0
 800a024:	2b00      	cmp	r3, #0
 800a026:	d026      	beq.n	800a076 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d109      	bne.n	800a044 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800a030:	f001 fefa 	bl	800be28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a036:	689b      	ldr	r3, [r3, #8]
 800a038:	4618      	mov	r0, r3
 800a03a:	f001 f8a5 	bl	800b188 <xTaskPriorityInherit>
 800a03e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800a040:	f001 ff24 	bl	800be8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a046:	3324      	adds	r3, #36	@ 0x24
 800a048:	683a      	ldr	r2, [r7, #0]
 800a04a:	4611      	mov	r1, r2
 800a04c:	4618      	mov	r0, r3
 800a04e:	f000 fe5b 	bl	800ad08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a052:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a054:	f000 f8e2 	bl	800a21c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a058:	f000 fc90 	bl	800a97c <xTaskResumeAll>
 800a05c:	4603      	mov	r3, r0
 800a05e:	2b00      	cmp	r3, #0
 800a060:	f47f af67 	bne.w	8009f32 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800a064:	4b18      	ldr	r3, [pc, #96]	@ (800a0c8 <xQueueSemaphoreTake+0x21c>)
 800a066:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a06a:	601a      	str	r2, [r3, #0]
 800a06c:	f3bf 8f4f 	dsb	sy
 800a070:	f3bf 8f6f 	isb	sy
 800a074:	e75d      	b.n	8009f32 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a076:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a078:	f000 f8d0 	bl	800a21c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a07c:	f000 fc7e 	bl	800a97c <xTaskResumeAll>
 800a080:	e757      	b.n	8009f32 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a082:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a084:	f000 f8ca 	bl	800a21c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a088:	f000 fc78 	bl	800a97c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a08c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a08e:	f000 f917 	bl	800a2c0 <prvIsQueueEmpty>
 800a092:	4603      	mov	r3, r0
 800a094:	2b00      	cmp	r3, #0
 800a096:	f43f af4c 	beq.w	8009f32 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a09a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d00d      	beq.n	800a0bc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800a0a0:	f001 fec2 	bl	800be28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a0a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a0a6:	f000 f811 	bl	800a0cc <prvGetDisinheritPriorityAfterTimeout>
 800a0aa:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a0ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0ae:	689b      	ldr	r3, [r3, #8]
 800a0b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f001 f940 	bl	800b338 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a0b8:	f001 fee8 	bl	800be8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a0bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a0be:	4618      	mov	r0, r3
 800a0c0:	3738      	adds	r7, #56	@ 0x38
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}
 800a0c6:	bf00      	nop
 800a0c8:	e000ed04 	.word	0xe000ed04

0800a0cc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b085      	sub	sp, #20
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d006      	beq.n	800a0ea <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800a0e6:	60fb      	str	r3, [r7, #12]
 800a0e8:	e001      	b.n	800a0ee <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
	}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3714      	adds	r7, #20
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fa:	4770      	bx	lr

0800a0fc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b086      	sub	sp, #24
 800a100:	af00      	add	r7, sp, #0
 800a102:	60f8      	str	r0, [r7, #12]
 800a104:	60b9      	str	r1, [r7, #8]
 800a106:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a108:	2300      	movs	r3, #0
 800a10a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a110:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a116:	2b00      	cmp	r3, #0
 800a118:	d10d      	bne.n	800a136 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d14d      	bne.n	800a1be <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	689b      	ldr	r3, [r3, #8]
 800a126:	4618      	mov	r0, r3
 800a128:	f001 f896 	bl	800b258 <xTaskPriorityDisinherit>
 800a12c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2200      	movs	r2, #0
 800a132:	609a      	str	r2, [r3, #8]
 800a134:	e043      	b.n	800a1be <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d119      	bne.n	800a170 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	6858      	ldr	r0, [r3, #4]
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a144:	461a      	mov	r2, r3
 800a146:	68b9      	ldr	r1, [r7, #8]
 800a148:	f004 ff2b 	bl	800efa2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	685a      	ldr	r2, [r3, #4]
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a154:	441a      	add	r2, r3
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	685a      	ldr	r2, [r3, #4]
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	689b      	ldr	r3, [r3, #8]
 800a162:	429a      	cmp	r2, r3
 800a164:	d32b      	bcc.n	800a1be <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681a      	ldr	r2, [r3, #0]
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	605a      	str	r2, [r3, #4]
 800a16e:	e026      	b.n	800a1be <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	68d8      	ldr	r0, [r3, #12]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a178:	461a      	mov	r2, r3
 800a17a:	68b9      	ldr	r1, [r7, #8]
 800a17c:	f004 ff11 	bl	800efa2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	68da      	ldr	r2, [r3, #12]
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a188:	425b      	negs	r3, r3
 800a18a:	441a      	add	r2, r3
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	68da      	ldr	r2, [r3, #12]
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	429a      	cmp	r2, r3
 800a19a:	d207      	bcs.n	800a1ac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	689a      	ldr	r2, [r3, #8]
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1a4:	425b      	negs	r3, r3
 800a1a6:	441a      	add	r2, r3
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2b02      	cmp	r3, #2
 800a1b0:	d105      	bne.n	800a1be <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a1b2:	693b      	ldr	r3, [r7, #16]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d002      	beq.n	800a1be <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	3b01      	subs	r3, #1
 800a1bc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a1be:	693b      	ldr	r3, [r7, #16]
 800a1c0:	1c5a      	adds	r2, r3, #1
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a1c6:	697b      	ldr	r3, [r7, #20]
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3718      	adds	r7, #24
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}

0800a1d0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b082      	sub	sp, #8
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
 800a1d8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d018      	beq.n	800a214 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	68da      	ldr	r2, [r3, #12]
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1ea:	441a      	add	r2, r3
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	68da      	ldr	r2, [r3, #12]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	689b      	ldr	r3, [r3, #8]
 800a1f8:	429a      	cmp	r2, r3
 800a1fa:	d303      	bcc.n	800a204 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681a      	ldr	r2, [r3, #0]
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	68d9      	ldr	r1, [r3, #12]
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a20c:	461a      	mov	r2, r3
 800a20e:	6838      	ldr	r0, [r7, #0]
 800a210:	f004 fec7 	bl	800efa2 <memcpy>
	}
}
 800a214:	bf00      	nop
 800a216:	3708      	adds	r7, #8
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a224:	f001 fe00 	bl	800be28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a22e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a230:	e011      	b.n	800a256 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a236:	2b00      	cmp	r3, #0
 800a238:	d012      	beq.n	800a260 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	3324      	adds	r3, #36	@ 0x24
 800a23e:	4618      	mov	r0, r3
 800a240:	f000 fdb4 	bl	800adac <xTaskRemoveFromEventList>
 800a244:	4603      	mov	r3, r0
 800a246:	2b00      	cmp	r3, #0
 800a248:	d001      	beq.n	800a24e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a24a:	f000 fe8d 	bl	800af68 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a24e:	7bfb      	ldrb	r3, [r7, #15]
 800a250:	3b01      	subs	r3, #1
 800a252:	b2db      	uxtb	r3, r3
 800a254:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a256:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	dce9      	bgt.n	800a232 <prvUnlockQueue+0x16>
 800a25e:	e000      	b.n	800a262 <prvUnlockQueue+0x46>
					break;
 800a260:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	22ff      	movs	r2, #255	@ 0xff
 800a266:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a26a:	f001 fe0f 	bl	800be8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a26e:	f001 fddb 	bl	800be28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a278:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a27a:	e011      	b.n	800a2a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	691b      	ldr	r3, [r3, #16]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d012      	beq.n	800a2aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	3310      	adds	r3, #16
 800a288:	4618      	mov	r0, r3
 800a28a:	f000 fd8f 	bl	800adac <xTaskRemoveFromEventList>
 800a28e:	4603      	mov	r3, r0
 800a290:	2b00      	cmp	r3, #0
 800a292:	d001      	beq.n	800a298 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a294:	f000 fe68 	bl	800af68 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a298:	7bbb      	ldrb	r3, [r7, #14]
 800a29a:	3b01      	subs	r3, #1
 800a29c:	b2db      	uxtb	r3, r3
 800a29e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a2a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	dce9      	bgt.n	800a27c <prvUnlockQueue+0x60>
 800a2a8:	e000      	b.n	800a2ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a2aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	22ff      	movs	r2, #255	@ 0xff
 800a2b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a2b4:	f001 fdea 	bl	800be8c <vPortExitCritical>
}
 800a2b8:	bf00      	nop
 800a2ba:	3710      	adds	r7, #16
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}

0800a2c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b084      	sub	sp, #16
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a2c8:	f001 fdae 	bl	800be28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d102      	bne.n	800a2da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	60fb      	str	r3, [r7, #12]
 800a2d8:	e001      	b.n	800a2de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a2da:	2300      	movs	r3, #0
 800a2dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a2de:	f001 fdd5 	bl	800be8c <vPortExitCritical>

	return xReturn;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	3710      	adds	r7, #16
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	bd80      	pop	{r7, pc}

0800a2ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b084      	sub	sp, #16
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a2f4:	f001 fd98 	bl	800be28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a300:	429a      	cmp	r2, r3
 800a302:	d102      	bne.n	800a30a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a304:	2301      	movs	r3, #1
 800a306:	60fb      	str	r3, [r7, #12]
 800a308:	e001      	b.n	800a30e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a30a:	2300      	movs	r3, #0
 800a30c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a30e:	f001 fdbd 	bl	800be8c <vPortExitCritical>

	return xReturn;
 800a312:	68fb      	ldr	r3, [r7, #12]
}
 800a314:	4618      	mov	r0, r3
 800a316:	3710      	adds	r7, #16
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a31c:	b480      	push	{r7}
 800a31e:	b085      	sub	sp, #20
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
 800a324:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a326:	2300      	movs	r3, #0
 800a328:	60fb      	str	r3, [r7, #12]
 800a32a:	e014      	b.n	800a356 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a32c:	4a0f      	ldr	r2, [pc, #60]	@ (800a36c <vQueueAddToRegistry+0x50>)
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d10b      	bne.n	800a350 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a338:	490c      	ldr	r1, [pc, #48]	@ (800a36c <vQueueAddToRegistry+0x50>)
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	683a      	ldr	r2, [r7, #0]
 800a33e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a342:	4a0a      	ldr	r2, [pc, #40]	@ (800a36c <vQueueAddToRegistry+0x50>)
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	00db      	lsls	r3, r3, #3
 800a348:	4413      	add	r3, r2
 800a34a:	687a      	ldr	r2, [r7, #4]
 800a34c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a34e:	e006      	b.n	800a35e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	3301      	adds	r3, #1
 800a354:	60fb      	str	r3, [r7, #12]
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2b07      	cmp	r3, #7
 800a35a:	d9e7      	bls.n	800a32c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a35c:	bf00      	nop
 800a35e:	bf00      	nop
 800a360:	3714      	adds	r7, #20
 800a362:	46bd      	mov	sp, r7
 800a364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a368:	4770      	bx	lr
 800a36a:	bf00      	nop
 800a36c:	20002b68 	.word	0x20002b68

0800a370 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a370:	b580      	push	{r7, lr}
 800a372:	b086      	sub	sp, #24
 800a374:	af00      	add	r7, sp, #0
 800a376:	60f8      	str	r0, [r7, #12]
 800a378:	60b9      	str	r1, [r7, #8]
 800a37a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a380:	f001 fd52 	bl	800be28 <vPortEnterCritical>
 800a384:	697b      	ldr	r3, [r7, #20]
 800a386:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a38a:	b25b      	sxtb	r3, r3
 800a38c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a390:	d103      	bne.n	800a39a <vQueueWaitForMessageRestricted+0x2a>
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	2200      	movs	r2, #0
 800a396:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a39a:	697b      	ldr	r3, [r7, #20]
 800a39c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a3a0:	b25b      	sxtb	r3, r3
 800a3a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3a6:	d103      	bne.n	800a3b0 <vQueueWaitForMessageRestricted+0x40>
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a3b0:	f001 fd6c 	bl	800be8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a3b4:	697b      	ldr	r3, [r7, #20]
 800a3b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d106      	bne.n	800a3ca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a3bc:	697b      	ldr	r3, [r7, #20]
 800a3be:	3324      	adds	r3, #36	@ 0x24
 800a3c0:	687a      	ldr	r2, [r7, #4]
 800a3c2:	68b9      	ldr	r1, [r7, #8]
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	f000 fcc5 	bl	800ad54 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a3ca:	6978      	ldr	r0, [r7, #20]
 800a3cc:	f7ff ff26 	bl	800a21c <prvUnlockQueue>
	}
 800a3d0:	bf00      	nop
 800a3d2:	3718      	adds	r7, #24
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	bd80      	pop	{r7, pc}

0800a3d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b08e      	sub	sp, #56	@ 0x38
 800a3dc:	af04      	add	r7, sp, #16
 800a3de:	60f8      	str	r0, [r7, #12]
 800a3e0:	60b9      	str	r1, [r7, #8]
 800a3e2:	607a      	str	r2, [r7, #4]
 800a3e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a3e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d10b      	bne.n	800a404 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a3ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3f0:	f383 8811 	msr	BASEPRI, r3
 800a3f4:	f3bf 8f6f 	isb	sy
 800a3f8:	f3bf 8f4f 	dsb	sy
 800a3fc:	623b      	str	r3, [r7, #32]
}
 800a3fe:	bf00      	nop
 800a400:	bf00      	nop
 800a402:	e7fd      	b.n	800a400 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a406:	2b00      	cmp	r3, #0
 800a408:	d10b      	bne.n	800a422 <xTaskCreateStatic+0x4a>
	__asm volatile
 800a40a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a40e:	f383 8811 	msr	BASEPRI, r3
 800a412:	f3bf 8f6f 	isb	sy
 800a416:	f3bf 8f4f 	dsb	sy
 800a41a:	61fb      	str	r3, [r7, #28]
}
 800a41c:	bf00      	nop
 800a41e:	bf00      	nop
 800a420:	e7fd      	b.n	800a41e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a422:	235c      	movs	r3, #92	@ 0x5c
 800a424:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a426:	693b      	ldr	r3, [r7, #16]
 800a428:	2b5c      	cmp	r3, #92	@ 0x5c
 800a42a:	d00b      	beq.n	800a444 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a42c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a430:	f383 8811 	msr	BASEPRI, r3
 800a434:	f3bf 8f6f 	isb	sy
 800a438:	f3bf 8f4f 	dsb	sy
 800a43c:	61bb      	str	r3, [r7, #24]
}
 800a43e:	bf00      	nop
 800a440:	bf00      	nop
 800a442:	e7fd      	b.n	800a440 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a444:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d01e      	beq.n	800a48a <xTaskCreateStatic+0xb2>
 800a44c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d01b      	beq.n	800a48a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a454:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a458:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a45a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a45c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a45e:	2202      	movs	r2, #2
 800a460:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a464:	2300      	movs	r3, #0
 800a466:	9303      	str	r3, [sp, #12]
 800a468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a46a:	9302      	str	r3, [sp, #8]
 800a46c:	f107 0314 	add.w	r3, r7, #20
 800a470:	9301      	str	r3, [sp, #4]
 800a472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a474:	9300      	str	r3, [sp, #0]
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	68b9      	ldr	r1, [r7, #8]
 800a47c:	68f8      	ldr	r0, [r7, #12]
 800a47e:	f000 f850 	bl	800a522 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a482:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a484:	f000 f8de 	bl	800a644 <prvAddNewTaskToReadyList>
 800a488:	e001      	b.n	800a48e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a48a:	2300      	movs	r3, #0
 800a48c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a48e:	697b      	ldr	r3, [r7, #20]
	}
 800a490:	4618      	mov	r0, r3
 800a492:	3728      	adds	r7, #40	@ 0x28
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}

0800a498 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b08c      	sub	sp, #48	@ 0x30
 800a49c:	af04      	add	r7, sp, #16
 800a49e:	60f8      	str	r0, [r7, #12]
 800a4a0:	60b9      	str	r1, [r7, #8]
 800a4a2:	603b      	str	r3, [r7, #0]
 800a4a4:	4613      	mov	r3, r2
 800a4a6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a4a8:	88fb      	ldrh	r3, [r7, #6]
 800a4aa:	009b      	lsls	r3, r3, #2
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	f001 fddd 	bl	800c06c <pvPortMalloc>
 800a4b2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a4b4:	697b      	ldr	r3, [r7, #20]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d00e      	beq.n	800a4d8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a4ba:	205c      	movs	r0, #92	@ 0x5c
 800a4bc:	f001 fdd6 	bl	800c06c <pvPortMalloc>
 800a4c0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a4c2:	69fb      	ldr	r3, [r7, #28]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d003      	beq.n	800a4d0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a4c8:	69fb      	ldr	r3, [r7, #28]
 800a4ca:	697a      	ldr	r2, [r7, #20]
 800a4cc:	631a      	str	r2, [r3, #48]	@ 0x30
 800a4ce:	e005      	b.n	800a4dc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a4d0:	6978      	ldr	r0, [r7, #20]
 800a4d2:	f001 fe99 	bl	800c208 <vPortFree>
 800a4d6:	e001      	b.n	800a4dc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a4d8:	2300      	movs	r3, #0
 800a4da:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a4dc:	69fb      	ldr	r3, [r7, #28]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d017      	beq.n	800a512 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a4e2:	69fb      	ldr	r3, [r7, #28]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a4ea:	88fa      	ldrh	r2, [r7, #6]
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	9303      	str	r3, [sp, #12]
 800a4f0:	69fb      	ldr	r3, [r7, #28]
 800a4f2:	9302      	str	r3, [sp, #8]
 800a4f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4f6:	9301      	str	r3, [sp, #4]
 800a4f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4fa:	9300      	str	r3, [sp, #0]
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	68b9      	ldr	r1, [r7, #8]
 800a500:	68f8      	ldr	r0, [r7, #12]
 800a502:	f000 f80e 	bl	800a522 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a506:	69f8      	ldr	r0, [r7, #28]
 800a508:	f000 f89c 	bl	800a644 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a50c:	2301      	movs	r3, #1
 800a50e:	61bb      	str	r3, [r7, #24]
 800a510:	e002      	b.n	800a518 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a512:	f04f 33ff 	mov.w	r3, #4294967295
 800a516:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a518:	69bb      	ldr	r3, [r7, #24]
	}
 800a51a:	4618      	mov	r0, r3
 800a51c:	3720      	adds	r7, #32
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}

0800a522 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a522:	b580      	push	{r7, lr}
 800a524:	b088      	sub	sp, #32
 800a526:	af00      	add	r7, sp, #0
 800a528:	60f8      	str	r0, [r7, #12]
 800a52a:	60b9      	str	r1, [r7, #8]
 800a52c:	607a      	str	r2, [r7, #4]
 800a52e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a532:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	009b      	lsls	r3, r3, #2
 800a538:	461a      	mov	r2, r3
 800a53a:	21a5      	movs	r1, #165	@ 0xa5
 800a53c:	f003 fd3a 	bl	800dfb4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a542:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a54a:	3b01      	subs	r3, #1
 800a54c:	009b      	lsls	r3, r3, #2
 800a54e:	4413      	add	r3, r2
 800a550:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a552:	69bb      	ldr	r3, [r7, #24]
 800a554:	f023 0307 	bic.w	r3, r3, #7
 800a558:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a55a:	69bb      	ldr	r3, [r7, #24]
 800a55c:	f003 0307 	and.w	r3, r3, #7
 800a560:	2b00      	cmp	r3, #0
 800a562:	d00b      	beq.n	800a57c <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a568:	f383 8811 	msr	BASEPRI, r3
 800a56c:	f3bf 8f6f 	isb	sy
 800a570:	f3bf 8f4f 	dsb	sy
 800a574:	617b      	str	r3, [r7, #20]
}
 800a576:	bf00      	nop
 800a578:	bf00      	nop
 800a57a:	e7fd      	b.n	800a578 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d01f      	beq.n	800a5c2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a582:	2300      	movs	r3, #0
 800a584:	61fb      	str	r3, [r7, #28]
 800a586:	e012      	b.n	800a5ae <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a588:	68ba      	ldr	r2, [r7, #8]
 800a58a:	69fb      	ldr	r3, [r7, #28]
 800a58c:	4413      	add	r3, r2
 800a58e:	7819      	ldrb	r1, [r3, #0]
 800a590:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a592:	69fb      	ldr	r3, [r7, #28]
 800a594:	4413      	add	r3, r2
 800a596:	3334      	adds	r3, #52	@ 0x34
 800a598:	460a      	mov	r2, r1
 800a59a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a59c:	68ba      	ldr	r2, [r7, #8]
 800a59e:	69fb      	ldr	r3, [r7, #28]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	781b      	ldrb	r3, [r3, #0]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d006      	beq.n	800a5b6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a5a8:	69fb      	ldr	r3, [r7, #28]
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	61fb      	str	r3, [r7, #28]
 800a5ae:	69fb      	ldr	r3, [r7, #28]
 800a5b0:	2b0f      	cmp	r3, #15
 800a5b2:	d9e9      	bls.n	800a588 <prvInitialiseNewTask+0x66>
 800a5b4:	e000      	b.n	800a5b8 <prvInitialiseNewTask+0x96>
			{
				break;
 800a5b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a5b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a5c0:	e003      	b.n	800a5ca <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a5c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a5ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5cc:	2b37      	cmp	r3, #55	@ 0x37
 800a5ce:	d901      	bls.n	800a5d4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a5d0:	2337      	movs	r3, #55	@ 0x37
 800a5d2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a5d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a5d8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a5da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a5de:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a5e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a5e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e8:	3304      	adds	r3, #4
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f7fe ff4a 	bl	8009484 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a5f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5f2:	3318      	adds	r3, #24
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	f7fe ff45 	bl	8009484 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a5fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a602:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a608:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a60a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a60c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a60e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a612:	2200      	movs	r2, #0
 800a614:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a618:	2200      	movs	r2, #0
 800a61a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a61e:	683a      	ldr	r2, [r7, #0]
 800a620:	68f9      	ldr	r1, [r7, #12]
 800a622:	69b8      	ldr	r0, [r7, #24]
 800a624:	f001 face 	bl	800bbc4 <pxPortInitialiseStack>
 800a628:	4602      	mov	r2, r0
 800a62a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a62c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a62e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a630:	2b00      	cmp	r3, #0
 800a632:	d002      	beq.n	800a63a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a636:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a638:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a63a:	bf00      	nop
 800a63c:	3720      	adds	r7, #32
 800a63e:	46bd      	mov	sp, r7
 800a640:	bd80      	pop	{r7, pc}
	...

0800a644 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b082      	sub	sp, #8
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a64c:	f001 fbec 	bl	800be28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a650:	4b2d      	ldr	r3, [pc, #180]	@ (800a708 <prvAddNewTaskToReadyList+0xc4>)
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	3301      	adds	r3, #1
 800a656:	4a2c      	ldr	r2, [pc, #176]	@ (800a708 <prvAddNewTaskToReadyList+0xc4>)
 800a658:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a65a:	4b2c      	ldr	r3, [pc, #176]	@ (800a70c <prvAddNewTaskToReadyList+0xc8>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d109      	bne.n	800a676 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a662:	4a2a      	ldr	r2, [pc, #168]	@ (800a70c <prvAddNewTaskToReadyList+0xc8>)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a668:	4b27      	ldr	r3, [pc, #156]	@ (800a708 <prvAddNewTaskToReadyList+0xc4>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d110      	bne.n	800a692 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a670:	f000 fc9e 	bl	800afb0 <prvInitialiseTaskLists>
 800a674:	e00d      	b.n	800a692 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a676:	4b26      	ldr	r3, [pc, #152]	@ (800a710 <prvAddNewTaskToReadyList+0xcc>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d109      	bne.n	800a692 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a67e:	4b23      	ldr	r3, [pc, #140]	@ (800a70c <prvAddNewTaskToReadyList+0xc8>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a688:	429a      	cmp	r2, r3
 800a68a:	d802      	bhi.n	800a692 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a68c:	4a1f      	ldr	r2, [pc, #124]	@ (800a70c <prvAddNewTaskToReadyList+0xc8>)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a692:	4b20      	ldr	r3, [pc, #128]	@ (800a714 <prvAddNewTaskToReadyList+0xd0>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	3301      	adds	r3, #1
 800a698:	4a1e      	ldr	r2, [pc, #120]	@ (800a714 <prvAddNewTaskToReadyList+0xd0>)
 800a69a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a69c:	4b1d      	ldr	r3, [pc, #116]	@ (800a714 <prvAddNewTaskToReadyList+0xd0>)
 800a69e:	681a      	ldr	r2, [r3, #0]
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6a8:	4b1b      	ldr	r3, [pc, #108]	@ (800a718 <prvAddNewTaskToReadyList+0xd4>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	429a      	cmp	r2, r3
 800a6ae:	d903      	bls.n	800a6b8 <prvAddNewTaskToReadyList+0x74>
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6b4:	4a18      	ldr	r2, [pc, #96]	@ (800a718 <prvAddNewTaskToReadyList+0xd4>)
 800a6b6:	6013      	str	r3, [r2, #0]
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6bc:	4613      	mov	r3, r2
 800a6be:	009b      	lsls	r3, r3, #2
 800a6c0:	4413      	add	r3, r2
 800a6c2:	009b      	lsls	r3, r3, #2
 800a6c4:	4a15      	ldr	r2, [pc, #84]	@ (800a71c <prvAddNewTaskToReadyList+0xd8>)
 800a6c6:	441a      	add	r2, r3
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	3304      	adds	r3, #4
 800a6cc:	4619      	mov	r1, r3
 800a6ce:	4610      	mov	r0, r2
 800a6d0:	f7fe fee5 	bl	800949e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a6d4:	f001 fbda 	bl	800be8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a6d8:	4b0d      	ldr	r3, [pc, #52]	@ (800a710 <prvAddNewTaskToReadyList+0xcc>)
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d00e      	beq.n	800a6fe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a6e0:	4b0a      	ldr	r3, [pc, #40]	@ (800a70c <prvAddNewTaskToReadyList+0xc8>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6ea:	429a      	cmp	r2, r3
 800a6ec:	d207      	bcs.n	800a6fe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a6ee:	4b0c      	ldr	r3, [pc, #48]	@ (800a720 <prvAddNewTaskToReadyList+0xdc>)
 800a6f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6f4:	601a      	str	r2, [r3, #0]
 800a6f6:	f3bf 8f4f 	dsb	sy
 800a6fa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a6fe:	bf00      	nop
 800a700:	3708      	adds	r7, #8
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
 800a706:	bf00      	nop
 800a708:	2000307c 	.word	0x2000307c
 800a70c:	20002ba8 	.word	0x20002ba8
 800a710:	20003088 	.word	0x20003088
 800a714:	20003098 	.word	0x20003098
 800a718:	20003084 	.word	0x20003084
 800a71c:	20002bac 	.word	0x20002bac
 800a720:	e000ed04 	.word	0xe000ed04

0800a724 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a724:	b580      	push	{r7, lr}
 800a726:	b08a      	sub	sp, #40	@ 0x28
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
 800a72c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a72e:	2300      	movs	r3, #0
 800a730:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d10b      	bne.n	800a750 <vTaskDelayUntil+0x2c>
	__asm volatile
 800a738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a73c:	f383 8811 	msr	BASEPRI, r3
 800a740:	f3bf 8f6f 	isb	sy
 800a744:	f3bf 8f4f 	dsb	sy
 800a748:	617b      	str	r3, [r7, #20]
}
 800a74a:	bf00      	nop
 800a74c:	bf00      	nop
 800a74e:	e7fd      	b.n	800a74c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d10b      	bne.n	800a76e <vTaskDelayUntil+0x4a>
	__asm volatile
 800a756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a75a:	f383 8811 	msr	BASEPRI, r3
 800a75e:	f3bf 8f6f 	isb	sy
 800a762:	f3bf 8f4f 	dsb	sy
 800a766:	613b      	str	r3, [r7, #16]
}
 800a768:	bf00      	nop
 800a76a:	bf00      	nop
 800a76c:	e7fd      	b.n	800a76a <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800a76e:	4b2a      	ldr	r3, [pc, #168]	@ (800a818 <vTaskDelayUntil+0xf4>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d00b      	beq.n	800a78e <vTaskDelayUntil+0x6a>
	__asm volatile
 800a776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a77a:	f383 8811 	msr	BASEPRI, r3
 800a77e:	f3bf 8f6f 	isb	sy
 800a782:	f3bf 8f4f 	dsb	sy
 800a786:	60fb      	str	r3, [r7, #12]
}
 800a788:	bf00      	nop
 800a78a:	bf00      	nop
 800a78c:	e7fd      	b.n	800a78a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800a78e:	f000 f8e7 	bl	800a960 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a792:	4b22      	ldr	r3, [pc, #136]	@ (800a81c <vTaskDelayUntil+0xf8>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	683a      	ldr	r2, [r7, #0]
 800a79e:	4413      	add	r3, r2
 800a7a0:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	6a3a      	ldr	r2, [r7, #32]
 800a7a8:	429a      	cmp	r2, r3
 800a7aa:	d20b      	bcs.n	800a7c4 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	69fa      	ldr	r2, [r7, #28]
 800a7b2:	429a      	cmp	r2, r3
 800a7b4:	d211      	bcs.n	800a7da <vTaskDelayUntil+0xb6>
 800a7b6:	69fa      	ldr	r2, [r7, #28]
 800a7b8:	6a3b      	ldr	r3, [r7, #32]
 800a7ba:	429a      	cmp	r2, r3
 800a7bc:	d90d      	bls.n	800a7da <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800a7be:	2301      	movs	r3, #1
 800a7c0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7c2:	e00a      	b.n	800a7da <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	69fa      	ldr	r2, [r7, #28]
 800a7ca:	429a      	cmp	r2, r3
 800a7cc:	d303      	bcc.n	800a7d6 <vTaskDelayUntil+0xb2>
 800a7ce:	69fa      	ldr	r2, [r7, #28]
 800a7d0:	6a3b      	ldr	r3, [r7, #32]
 800a7d2:	429a      	cmp	r2, r3
 800a7d4:	d901      	bls.n	800a7da <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	69fa      	ldr	r2, [r7, #28]
 800a7de:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a7e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d006      	beq.n	800a7f4 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a7e6:	69fa      	ldr	r2, [r7, #28]
 800a7e8:	6a3b      	ldr	r3, [r7, #32]
 800a7ea:	1ad3      	subs	r3, r2, r3
 800a7ec:	2100      	movs	r1, #0
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f000 fe3a 	bl	800b468 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a7f4:	f000 f8c2 	bl	800a97c <xTaskResumeAll>
 800a7f8:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a7fa:	69bb      	ldr	r3, [r7, #24]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d107      	bne.n	800a810 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800a800:	4b07      	ldr	r3, [pc, #28]	@ (800a820 <vTaskDelayUntil+0xfc>)
 800a802:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a806:	601a      	str	r2, [r3, #0]
 800a808:	f3bf 8f4f 	dsb	sy
 800a80c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a810:	bf00      	nop
 800a812:	3728      	adds	r7, #40	@ 0x28
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}
 800a818:	200030a4 	.word	0x200030a4
 800a81c:	20003080 	.word	0x20003080
 800a820:	e000ed04 	.word	0xe000ed04

0800a824 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a824:	b580      	push	{r7, lr}
 800a826:	b084      	sub	sp, #16
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a82c:	2300      	movs	r3, #0
 800a82e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d018      	beq.n	800a868 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a836:	4b14      	ldr	r3, [pc, #80]	@ (800a888 <vTaskDelay+0x64>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d00b      	beq.n	800a856 <vTaskDelay+0x32>
	__asm volatile
 800a83e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a842:	f383 8811 	msr	BASEPRI, r3
 800a846:	f3bf 8f6f 	isb	sy
 800a84a:	f3bf 8f4f 	dsb	sy
 800a84e:	60bb      	str	r3, [r7, #8]
}
 800a850:	bf00      	nop
 800a852:	bf00      	nop
 800a854:	e7fd      	b.n	800a852 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a856:	f000 f883 	bl	800a960 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a85a:	2100      	movs	r1, #0
 800a85c:	6878      	ldr	r0, [r7, #4]
 800a85e:	f000 fe03 	bl	800b468 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a862:	f000 f88b 	bl	800a97c <xTaskResumeAll>
 800a866:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d107      	bne.n	800a87e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a86e:	4b07      	ldr	r3, [pc, #28]	@ (800a88c <vTaskDelay+0x68>)
 800a870:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a874:	601a      	str	r2, [r3, #0]
 800a876:	f3bf 8f4f 	dsb	sy
 800a87a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a87e:	bf00      	nop
 800a880:	3710      	adds	r7, #16
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}
 800a886:	bf00      	nop
 800a888:	200030a4 	.word	0x200030a4
 800a88c:	e000ed04 	.word	0xe000ed04

0800a890 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b08a      	sub	sp, #40	@ 0x28
 800a894:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a896:	2300      	movs	r3, #0
 800a898:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a89a:	2300      	movs	r3, #0
 800a89c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a89e:	463a      	mov	r2, r7
 800a8a0:	1d39      	adds	r1, r7, #4
 800a8a2:	f107 0308 	add.w	r3, r7, #8
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	f7fe fd98 	bl	80093dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a8ac:	6839      	ldr	r1, [r7, #0]
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	68ba      	ldr	r2, [r7, #8]
 800a8b2:	9202      	str	r2, [sp, #8]
 800a8b4:	9301      	str	r3, [sp, #4]
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	9300      	str	r3, [sp, #0]
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	460a      	mov	r2, r1
 800a8be:	4922      	ldr	r1, [pc, #136]	@ (800a948 <vTaskStartScheduler+0xb8>)
 800a8c0:	4822      	ldr	r0, [pc, #136]	@ (800a94c <vTaskStartScheduler+0xbc>)
 800a8c2:	f7ff fd89 	bl	800a3d8 <xTaskCreateStatic>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	4a21      	ldr	r2, [pc, #132]	@ (800a950 <vTaskStartScheduler+0xc0>)
 800a8ca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a8cc:	4b20      	ldr	r3, [pc, #128]	@ (800a950 <vTaskStartScheduler+0xc0>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d002      	beq.n	800a8da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a8d4:	2301      	movs	r3, #1
 800a8d6:	617b      	str	r3, [r7, #20]
 800a8d8:	e001      	b.n	800a8de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a8da:	2300      	movs	r3, #0
 800a8dc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	2b01      	cmp	r3, #1
 800a8e2:	d102      	bne.n	800a8ea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a8e4:	f000 fe14 	bl	800b510 <xTimerCreateTimerTask>
 800a8e8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a8ea:	697b      	ldr	r3, [r7, #20]
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d116      	bne.n	800a91e <vTaskStartScheduler+0x8e>
	__asm volatile
 800a8f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8f4:	f383 8811 	msr	BASEPRI, r3
 800a8f8:	f3bf 8f6f 	isb	sy
 800a8fc:	f3bf 8f4f 	dsb	sy
 800a900:	613b      	str	r3, [r7, #16]
}
 800a902:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a904:	4b13      	ldr	r3, [pc, #76]	@ (800a954 <vTaskStartScheduler+0xc4>)
 800a906:	f04f 32ff 	mov.w	r2, #4294967295
 800a90a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a90c:	4b12      	ldr	r3, [pc, #72]	@ (800a958 <vTaskStartScheduler+0xc8>)
 800a90e:	2201      	movs	r2, #1
 800a910:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a912:	4b12      	ldr	r3, [pc, #72]	@ (800a95c <vTaskStartScheduler+0xcc>)
 800a914:	2200      	movs	r2, #0
 800a916:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a918:	f001 f9e2 	bl	800bce0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a91c:	e00f      	b.n	800a93e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a91e:	697b      	ldr	r3, [r7, #20]
 800a920:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a924:	d10b      	bne.n	800a93e <vTaskStartScheduler+0xae>
	__asm volatile
 800a926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a92a:	f383 8811 	msr	BASEPRI, r3
 800a92e:	f3bf 8f6f 	isb	sy
 800a932:	f3bf 8f4f 	dsb	sy
 800a936:	60fb      	str	r3, [r7, #12]
}
 800a938:	bf00      	nop
 800a93a:	bf00      	nop
 800a93c:	e7fd      	b.n	800a93a <vTaskStartScheduler+0xaa>
}
 800a93e:	bf00      	nop
 800a940:	3718      	adds	r7, #24
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}
 800a946:	bf00      	nop
 800a948:	08012c38 	.word	0x08012c38
 800a94c:	0800af81 	.word	0x0800af81
 800a950:	200030a0 	.word	0x200030a0
 800a954:	2000309c 	.word	0x2000309c
 800a958:	20003088 	.word	0x20003088
 800a95c:	20003080 	.word	0x20003080

0800a960 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a960:	b480      	push	{r7}
 800a962:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a964:	4b04      	ldr	r3, [pc, #16]	@ (800a978 <vTaskSuspendAll+0x18>)
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	3301      	adds	r3, #1
 800a96a:	4a03      	ldr	r2, [pc, #12]	@ (800a978 <vTaskSuspendAll+0x18>)
 800a96c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a96e:	bf00      	nop
 800a970:	46bd      	mov	sp, r7
 800a972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a976:	4770      	bx	lr
 800a978:	200030a4 	.word	0x200030a4

0800a97c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b084      	sub	sp, #16
 800a980:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a982:	2300      	movs	r3, #0
 800a984:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a986:	2300      	movs	r3, #0
 800a988:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a98a:	4b42      	ldr	r3, [pc, #264]	@ (800aa94 <xTaskResumeAll+0x118>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d10b      	bne.n	800a9aa <xTaskResumeAll+0x2e>
	__asm volatile
 800a992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a996:	f383 8811 	msr	BASEPRI, r3
 800a99a:	f3bf 8f6f 	isb	sy
 800a99e:	f3bf 8f4f 	dsb	sy
 800a9a2:	603b      	str	r3, [r7, #0]
}
 800a9a4:	bf00      	nop
 800a9a6:	bf00      	nop
 800a9a8:	e7fd      	b.n	800a9a6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a9aa:	f001 fa3d 	bl	800be28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a9ae:	4b39      	ldr	r3, [pc, #228]	@ (800aa94 <xTaskResumeAll+0x118>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	3b01      	subs	r3, #1
 800a9b4:	4a37      	ldr	r2, [pc, #220]	@ (800aa94 <xTaskResumeAll+0x118>)
 800a9b6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9b8:	4b36      	ldr	r3, [pc, #216]	@ (800aa94 <xTaskResumeAll+0x118>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d162      	bne.n	800aa86 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a9c0:	4b35      	ldr	r3, [pc, #212]	@ (800aa98 <xTaskResumeAll+0x11c>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d05e      	beq.n	800aa86 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a9c8:	e02f      	b.n	800aa2a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9ca:	4b34      	ldr	r3, [pc, #208]	@ (800aa9c <xTaskResumeAll+0x120>)
 800a9cc:	68db      	ldr	r3, [r3, #12]
 800a9ce:	68db      	ldr	r3, [r3, #12]
 800a9d0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	3318      	adds	r3, #24
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	f7fe fdbe 	bl	8009558 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	3304      	adds	r3, #4
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	f7fe fdb9 	bl	8009558 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9ea:	4b2d      	ldr	r3, [pc, #180]	@ (800aaa0 <xTaskResumeAll+0x124>)
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	429a      	cmp	r2, r3
 800a9f0:	d903      	bls.n	800a9fa <xTaskResumeAll+0x7e>
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9f6:	4a2a      	ldr	r2, [pc, #168]	@ (800aaa0 <xTaskResumeAll+0x124>)
 800a9f8:	6013      	str	r3, [r2, #0]
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9fe:	4613      	mov	r3, r2
 800aa00:	009b      	lsls	r3, r3, #2
 800aa02:	4413      	add	r3, r2
 800aa04:	009b      	lsls	r3, r3, #2
 800aa06:	4a27      	ldr	r2, [pc, #156]	@ (800aaa4 <xTaskResumeAll+0x128>)
 800aa08:	441a      	add	r2, r3
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	3304      	adds	r3, #4
 800aa0e:	4619      	mov	r1, r3
 800aa10:	4610      	mov	r0, r2
 800aa12:	f7fe fd44 	bl	800949e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa1a:	4b23      	ldr	r3, [pc, #140]	@ (800aaa8 <xTaskResumeAll+0x12c>)
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d302      	bcc.n	800aa2a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800aa24:	4b21      	ldr	r3, [pc, #132]	@ (800aaac <xTaskResumeAll+0x130>)
 800aa26:	2201      	movs	r2, #1
 800aa28:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa2a:	4b1c      	ldr	r3, [pc, #112]	@ (800aa9c <xTaskResumeAll+0x120>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d1cb      	bne.n	800a9ca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d001      	beq.n	800aa3c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800aa38:	f000 fb58 	bl	800b0ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800aa3c:	4b1c      	ldr	r3, [pc, #112]	@ (800aab0 <xTaskResumeAll+0x134>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d010      	beq.n	800aa6a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800aa48:	f000 f846 	bl	800aad8 <xTaskIncrementTick>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d002      	beq.n	800aa58 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800aa52:	4b16      	ldr	r3, [pc, #88]	@ (800aaac <xTaskResumeAll+0x130>)
 800aa54:	2201      	movs	r2, #1
 800aa56:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	3b01      	subs	r3, #1
 800aa5c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d1f1      	bne.n	800aa48 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800aa64:	4b12      	ldr	r3, [pc, #72]	@ (800aab0 <xTaskResumeAll+0x134>)
 800aa66:	2200      	movs	r2, #0
 800aa68:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800aa6a:	4b10      	ldr	r3, [pc, #64]	@ (800aaac <xTaskResumeAll+0x130>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d009      	beq.n	800aa86 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800aa72:	2301      	movs	r3, #1
 800aa74:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800aa76:	4b0f      	ldr	r3, [pc, #60]	@ (800aab4 <xTaskResumeAll+0x138>)
 800aa78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa7c:	601a      	str	r2, [r3, #0]
 800aa7e:	f3bf 8f4f 	dsb	sy
 800aa82:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aa86:	f001 fa01 	bl	800be8c <vPortExitCritical>

	return xAlreadyYielded;
 800aa8a:	68bb      	ldr	r3, [r7, #8]
}
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	3710      	adds	r7, #16
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}
 800aa94:	200030a4 	.word	0x200030a4
 800aa98:	2000307c 	.word	0x2000307c
 800aa9c:	2000303c 	.word	0x2000303c
 800aaa0:	20003084 	.word	0x20003084
 800aaa4:	20002bac 	.word	0x20002bac
 800aaa8:	20002ba8 	.word	0x20002ba8
 800aaac:	20003090 	.word	0x20003090
 800aab0:	2000308c 	.word	0x2000308c
 800aab4:	e000ed04 	.word	0xe000ed04

0800aab8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800aab8:	b480      	push	{r7}
 800aaba:	b083      	sub	sp, #12
 800aabc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800aabe:	4b05      	ldr	r3, [pc, #20]	@ (800aad4 <xTaskGetTickCount+0x1c>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800aac4:	687b      	ldr	r3, [r7, #4]
}
 800aac6:	4618      	mov	r0, r3
 800aac8:	370c      	adds	r7, #12
 800aaca:	46bd      	mov	sp, r7
 800aacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad0:	4770      	bx	lr
 800aad2:	bf00      	nop
 800aad4:	20003080 	.word	0x20003080

0800aad8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b086      	sub	sp, #24
 800aadc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aade:	2300      	movs	r3, #0
 800aae0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aae2:	4b4f      	ldr	r3, [pc, #316]	@ (800ac20 <xTaskIncrementTick+0x148>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	f040 8090 	bne.w	800ac0c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aaec:	4b4d      	ldr	r3, [pc, #308]	@ (800ac24 <xTaskIncrementTick+0x14c>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	3301      	adds	r3, #1
 800aaf2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aaf4:	4a4b      	ldr	r2, [pc, #300]	@ (800ac24 <xTaskIncrementTick+0x14c>)
 800aaf6:	693b      	ldr	r3, [r7, #16]
 800aaf8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aafa:	693b      	ldr	r3, [r7, #16]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d121      	bne.n	800ab44 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ab00:	4b49      	ldr	r3, [pc, #292]	@ (800ac28 <xTaskIncrementTick+0x150>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d00b      	beq.n	800ab22 <xTaskIncrementTick+0x4a>
	__asm volatile
 800ab0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab0e:	f383 8811 	msr	BASEPRI, r3
 800ab12:	f3bf 8f6f 	isb	sy
 800ab16:	f3bf 8f4f 	dsb	sy
 800ab1a:	603b      	str	r3, [r7, #0]
}
 800ab1c:	bf00      	nop
 800ab1e:	bf00      	nop
 800ab20:	e7fd      	b.n	800ab1e <xTaskIncrementTick+0x46>
 800ab22:	4b41      	ldr	r3, [pc, #260]	@ (800ac28 <xTaskIncrementTick+0x150>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	60fb      	str	r3, [r7, #12]
 800ab28:	4b40      	ldr	r3, [pc, #256]	@ (800ac2c <xTaskIncrementTick+0x154>)
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	4a3e      	ldr	r2, [pc, #248]	@ (800ac28 <xTaskIncrementTick+0x150>)
 800ab2e:	6013      	str	r3, [r2, #0]
 800ab30:	4a3e      	ldr	r2, [pc, #248]	@ (800ac2c <xTaskIncrementTick+0x154>)
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	6013      	str	r3, [r2, #0]
 800ab36:	4b3e      	ldr	r3, [pc, #248]	@ (800ac30 <xTaskIncrementTick+0x158>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	3301      	adds	r3, #1
 800ab3c:	4a3c      	ldr	r2, [pc, #240]	@ (800ac30 <xTaskIncrementTick+0x158>)
 800ab3e:	6013      	str	r3, [r2, #0]
 800ab40:	f000 fad4 	bl	800b0ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ab44:	4b3b      	ldr	r3, [pc, #236]	@ (800ac34 <xTaskIncrementTick+0x15c>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	693a      	ldr	r2, [r7, #16]
 800ab4a:	429a      	cmp	r2, r3
 800ab4c:	d349      	bcc.n	800abe2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab4e:	4b36      	ldr	r3, [pc, #216]	@ (800ac28 <xTaskIncrementTick+0x150>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d104      	bne.n	800ab62 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab58:	4b36      	ldr	r3, [pc, #216]	@ (800ac34 <xTaskIncrementTick+0x15c>)
 800ab5a:	f04f 32ff 	mov.w	r2, #4294967295
 800ab5e:	601a      	str	r2, [r3, #0]
					break;
 800ab60:	e03f      	b.n	800abe2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab62:	4b31      	ldr	r3, [pc, #196]	@ (800ac28 <xTaskIncrementTick+0x150>)
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	68db      	ldr	r3, [r3, #12]
 800ab68:	68db      	ldr	r3, [r3, #12]
 800ab6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ab6c:	68bb      	ldr	r3, [r7, #8]
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ab72:	693a      	ldr	r2, [r7, #16]
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d203      	bcs.n	800ab82 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ab7a:	4a2e      	ldr	r2, [pc, #184]	@ (800ac34 <xTaskIncrementTick+0x15c>)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ab80:	e02f      	b.n	800abe2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab82:	68bb      	ldr	r3, [r7, #8]
 800ab84:	3304      	adds	r3, #4
 800ab86:	4618      	mov	r0, r3
 800ab88:	f7fe fce6 	bl	8009558 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d004      	beq.n	800ab9e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ab94:	68bb      	ldr	r3, [r7, #8]
 800ab96:	3318      	adds	r3, #24
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f7fe fcdd 	bl	8009558 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aba2:	4b25      	ldr	r3, [pc, #148]	@ (800ac38 <xTaskIncrementTick+0x160>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	429a      	cmp	r2, r3
 800aba8:	d903      	bls.n	800abb2 <xTaskIncrementTick+0xda>
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abae:	4a22      	ldr	r2, [pc, #136]	@ (800ac38 <xTaskIncrementTick+0x160>)
 800abb0:	6013      	str	r3, [r2, #0]
 800abb2:	68bb      	ldr	r3, [r7, #8]
 800abb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abb6:	4613      	mov	r3, r2
 800abb8:	009b      	lsls	r3, r3, #2
 800abba:	4413      	add	r3, r2
 800abbc:	009b      	lsls	r3, r3, #2
 800abbe:	4a1f      	ldr	r2, [pc, #124]	@ (800ac3c <xTaskIncrementTick+0x164>)
 800abc0:	441a      	add	r2, r3
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	3304      	adds	r3, #4
 800abc6:	4619      	mov	r1, r3
 800abc8:	4610      	mov	r0, r2
 800abca:	f7fe fc68 	bl	800949e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abd2:	4b1b      	ldr	r3, [pc, #108]	@ (800ac40 <xTaskIncrementTick+0x168>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abd8:	429a      	cmp	r2, r3
 800abda:	d3b8      	bcc.n	800ab4e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800abdc:	2301      	movs	r3, #1
 800abde:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800abe0:	e7b5      	b.n	800ab4e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800abe2:	4b17      	ldr	r3, [pc, #92]	@ (800ac40 <xTaskIncrementTick+0x168>)
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abe8:	4914      	ldr	r1, [pc, #80]	@ (800ac3c <xTaskIncrementTick+0x164>)
 800abea:	4613      	mov	r3, r2
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	4413      	add	r3, r2
 800abf0:	009b      	lsls	r3, r3, #2
 800abf2:	440b      	add	r3, r1
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	2b01      	cmp	r3, #1
 800abf8:	d901      	bls.n	800abfe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800abfa:	2301      	movs	r3, #1
 800abfc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800abfe:	4b11      	ldr	r3, [pc, #68]	@ (800ac44 <xTaskIncrementTick+0x16c>)
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d007      	beq.n	800ac16 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800ac06:	2301      	movs	r3, #1
 800ac08:	617b      	str	r3, [r7, #20]
 800ac0a:	e004      	b.n	800ac16 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ac0c:	4b0e      	ldr	r3, [pc, #56]	@ (800ac48 <xTaskIncrementTick+0x170>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	3301      	adds	r3, #1
 800ac12:	4a0d      	ldr	r2, [pc, #52]	@ (800ac48 <xTaskIncrementTick+0x170>)
 800ac14:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ac16:	697b      	ldr	r3, [r7, #20]
}
 800ac18:	4618      	mov	r0, r3
 800ac1a:	3718      	adds	r7, #24
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}
 800ac20:	200030a4 	.word	0x200030a4
 800ac24:	20003080 	.word	0x20003080
 800ac28:	20003034 	.word	0x20003034
 800ac2c:	20003038 	.word	0x20003038
 800ac30:	20003094 	.word	0x20003094
 800ac34:	2000309c 	.word	0x2000309c
 800ac38:	20003084 	.word	0x20003084
 800ac3c:	20002bac 	.word	0x20002bac
 800ac40:	20002ba8 	.word	0x20002ba8
 800ac44:	20003090 	.word	0x20003090
 800ac48:	2000308c 	.word	0x2000308c

0800ac4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	b085      	sub	sp, #20
 800ac50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ac52:	4b28      	ldr	r3, [pc, #160]	@ (800acf4 <vTaskSwitchContext+0xa8>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d003      	beq.n	800ac62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ac5a:	4b27      	ldr	r3, [pc, #156]	@ (800acf8 <vTaskSwitchContext+0xac>)
 800ac5c:	2201      	movs	r2, #1
 800ac5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ac60:	e042      	b.n	800ace8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800ac62:	4b25      	ldr	r3, [pc, #148]	@ (800acf8 <vTaskSwitchContext+0xac>)
 800ac64:	2200      	movs	r2, #0
 800ac66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac68:	4b24      	ldr	r3, [pc, #144]	@ (800acfc <vTaskSwitchContext+0xb0>)
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	60fb      	str	r3, [r7, #12]
 800ac6e:	e011      	b.n	800ac94 <vTaskSwitchContext+0x48>
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d10b      	bne.n	800ac8e <vTaskSwitchContext+0x42>
	__asm volatile
 800ac76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac7a:	f383 8811 	msr	BASEPRI, r3
 800ac7e:	f3bf 8f6f 	isb	sy
 800ac82:	f3bf 8f4f 	dsb	sy
 800ac86:	607b      	str	r3, [r7, #4]
}
 800ac88:	bf00      	nop
 800ac8a:	bf00      	nop
 800ac8c:	e7fd      	b.n	800ac8a <vTaskSwitchContext+0x3e>
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	3b01      	subs	r3, #1
 800ac92:	60fb      	str	r3, [r7, #12]
 800ac94:	491a      	ldr	r1, [pc, #104]	@ (800ad00 <vTaskSwitchContext+0xb4>)
 800ac96:	68fa      	ldr	r2, [r7, #12]
 800ac98:	4613      	mov	r3, r2
 800ac9a:	009b      	lsls	r3, r3, #2
 800ac9c:	4413      	add	r3, r2
 800ac9e:	009b      	lsls	r3, r3, #2
 800aca0:	440b      	add	r3, r1
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d0e3      	beq.n	800ac70 <vTaskSwitchContext+0x24>
 800aca8:	68fa      	ldr	r2, [r7, #12]
 800acaa:	4613      	mov	r3, r2
 800acac:	009b      	lsls	r3, r3, #2
 800acae:	4413      	add	r3, r2
 800acb0:	009b      	lsls	r3, r3, #2
 800acb2:	4a13      	ldr	r2, [pc, #76]	@ (800ad00 <vTaskSwitchContext+0xb4>)
 800acb4:	4413      	add	r3, r2
 800acb6:	60bb      	str	r3, [r7, #8]
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	685a      	ldr	r2, [r3, #4]
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	605a      	str	r2, [r3, #4]
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	685a      	ldr	r2, [r3, #4]
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	3308      	adds	r3, #8
 800acca:	429a      	cmp	r2, r3
 800accc:	d104      	bne.n	800acd8 <vTaskSwitchContext+0x8c>
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	685b      	ldr	r3, [r3, #4]
 800acd2:	685a      	ldr	r2, [r3, #4]
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	605a      	str	r2, [r3, #4]
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	685b      	ldr	r3, [r3, #4]
 800acdc:	68db      	ldr	r3, [r3, #12]
 800acde:	4a09      	ldr	r2, [pc, #36]	@ (800ad04 <vTaskSwitchContext+0xb8>)
 800ace0:	6013      	str	r3, [r2, #0]
 800ace2:	4a06      	ldr	r2, [pc, #24]	@ (800acfc <vTaskSwitchContext+0xb0>)
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	6013      	str	r3, [r2, #0]
}
 800ace8:	bf00      	nop
 800acea:	3714      	adds	r7, #20
 800acec:	46bd      	mov	sp, r7
 800acee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf2:	4770      	bx	lr
 800acf4:	200030a4 	.word	0x200030a4
 800acf8:	20003090 	.word	0x20003090
 800acfc:	20003084 	.word	0x20003084
 800ad00:	20002bac 	.word	0x20002bac
 800ad04:	20002ba8 	.word	0x20002ba8

0800ad08 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b084      	sub	sp, #16
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
 800ad10:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d10b      	bne.n	800ad30 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ad18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad1c:	f383 8811 	msr	BASEPRI, r3
 800ad20:	f3bf 8f6f 	isb	sy
 800ad24:	f3bf 8f4f 	dsb	sy
 800ad28:	60fb      	str	r3, [r7, #12]
}
 800ad2a:	bf00      	nop
 800ad2c:	bf00      	nop
 800ad2e:	e7fd      	b.n	800ad2c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ad30:	4b07      	ldr	r3, [pc, #28]	@ (800ad50 <vTaskPlaceOnEventList+0x48>)
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	3318      	adds	r3, #24
 800ad36:	4619      	mov	r1, r3
 800ad38:	6878      	ldr	r0, [r7, #4]
 800ad3a:	f7fe fbd4 	bl	80094e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ad3e:	2101      	movs	r1, #1
 800ad40:	6838      	ldr	r0, [r7, #0]
 800ad42:	f000 fb91 	bl	800b468 <prvAddCurrentTaskToDelayedList>
}
 800ad46:	bf00      	nop
 800ad48:	3710      	adds	r7, #16
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bd80      	pop	{r7, pc}
 800ad4e:	bf00      	nop
 800ad50:	20002ba8 	.word	0x20002ba8

0800ad54 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b086      	sub	sp, #24
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	60f8      	str	r0, [r7, #12]
 800ad5c:	60b9      	str	r1, [r7, #8]
 800ad5e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d10b      	bne.n	800ad7e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ad66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad6a:	f383 8811 	msr	BASEPRI, r3
 800ad6e:	f3bf 8f6f 	isb	sy
 800ad72:	f3bf 8f4f 	dsb	sy
 800ad76:	617b      	str	r3, [r7, #20]
}
 800ad78:	bf00      	nop
 800ad7a:	bf00      	nop
 800ad7c:	e7fd      	b.n	800ad7a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ad7e:	4b0a      	ldr	r3, [pc, #40]	@ (800ada8 <vTaskPlaceOnEventListRestricted+0x54>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	3318      	adds	r3, #24
 800ad84:	4619      	mov	r1, r3
 800ad86:	68f8      	ldr	r0, [r7, #12]
 800ad88:	f7fe fb89 	bl	800949e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d002      	beq.n	800ad98 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ad92:	f04f 33ff 	mov.w	r3, #4294967295
 800ad96:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ad98:	6879      	ldr	r1, [r7, #4]
 800ad9a:	68b8      	ldr	r0, [r7, #8]
 800ad9c:	f000 fb64 	bl	800b468 <prvAddCurrentTaskToDelayedList>
	}
 800ada0:	bf00      	nop
 800ada2:	3718      	adds	r7, #24
 800ada4:	46bd      	mov	sp, r7
 800ada6:	bd80      	pop	{r7, pc}
 800ada8:	20002ba8 	.word	0x20002ba8

0800adac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b086      	sub	sp, #24
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	68db      	ldr	r3, [r3, #12]
 800adb8:	68db      	ldr	r3, [r3, #12]
 800adba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800adbc:	693b      	ldr	r3, [r7, #16]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d10b      	bne.n	800adda <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800adc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adc6:	f383 8811 	msr	BASEPRI, r3
 800adca:	f3bf 8f6f 	isb	sy
 800adce:	f3bf 8f4f 	dsb	sy
 800add2:	60fb      	str	r3, [r7, #12]
}
 800add4:	bf00      	nop
 800add6:	bf00      	nop
 800add8:	e7fd      	b.n	800add6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800adda:	693b      	ldr	r3, [r7, #16]
 800addc:	3318      	adds	r3, #24
 800adde:	4618      	mov	r0, r3
 800ade0:	f7fe fbba 	bl	8009558 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ade4:	4b1d      	ldr	r3, [pc, #116]	@ (800ae5c <xTaskRemoveFromEventList+0xb0>)
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d11d      	bne.n	800ae28 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800adec:	693b      	ldr	r3, [r7, #16]
 800adee:	3304      	adds	r3, #4
 800adf0:	4618      	mov	r0, r3
 800adf2:	f7fe fbb1 	bl	8009558 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800adf6:	693b      	ldr	r3, [r7, #16]
 800adf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adfa:	4b19      	ldr	r3, [pc, #100]	@ (800ae60 <xTaskRemoveFromEventList+0xb4>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	429a      	cmp	r2, r3
 800ae00:	d903      	bls.n	800ae0a <xTaskRemoveFromEventList+0x5e>
 800ae02:	693b      	ldr	r3, [r7, #16]
 800ae04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae06:	4a16      	ldr	r2, [pc, #88]	@ (800ae60 <xTaskRemoveFromEventList+0xb4>)
 800ae08:	6013      	str	r3, [r2, #0]
 800ae0a:	693b      	ldr	r3, [r7, #16]
 800ae0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae0e:	4613      	mov	r3, r2
 800ae10:	009b      	lsls	r3, r3, #2
 800ae12:	4413      	add	r3, r2
 800ae14:	009b      	lsls	r3, r3, #2
 800ae16:	4a13      	ldr	r2, [pc, #76]	@ (800ae64 <xTaskRemoveFromEventList+0xb8>)
 800ae18:	441a      	add	r2, r3
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	3304      	adds	r3, #4
 800ae1e:	4619      	mov	r1, r3
 800ae20:	4610      	mov	r0, r2
 800ae22:	f7fe fb3c 	bl	800949e <vListInsertEnd>
 800ae26:	e005      	b.n	800ae34 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	3318      	adds	r3, #24
 800ae2c:	4619      	mov	r1, r3
 800ae2e:	480e      	ldr	r0, [pc, #56]	@ (800ae68 <xTaskRemoveFromEventList+0xbc>)
 800ae30:	f7fe fb35 	bl	800949e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ae34:	693b      	ldr	r3, [r7, #16]
 800ae36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae38:	4b0c      	ldr	r3, [pc, #48]	@ (800ae6c <xTaskRemoveFromEventList+0xc0>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae3e:	429a      	cmp	r2, r3
 800ae40:	d905      	bls.n	800ae4e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ae42:	2301      	movs	r3, #1
 800ae44:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ae46:	4b0a      	ldr	r3, [pc, #40]	@ (800ae70 <xTaskRemoveFromEventList+0xc4>)
 800ae48:	2201      	movs	r2, #1
 800ae4a:	601a      	str	r2, [r3, #0]
 800ae4c:	e001      	b.n	800ae52 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ae4e:	2300      	movs	r3, #0
 800ae50:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ae52:	697b      	ldr	r3, [r7, #20]
}
 800ae54:	4618      	mov	r0, r3
 800ae56:	3718      	adds	r7, #24
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}
 800ae5c:	200030a4 	.word	0x200030a4
 800ae60:	20003084 	.word	0x20003084
 800ae64:	20002bac 	.word	0x20002bac
 800ae68:	2000303c 	.word	0x2000303c
 800ae6c:	20002ba8 	.word	0x20002ba8
 800ae70:	20003090 	.word	0x20003090

0800ae74 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ae74:	b480      	push	{r7}
 800ae76:	b083      	sub	sp, #12
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ae7c:	4b06      	ldr	r3, [pc, #24]	@ (800ae98 <vTaskInternalSetTimeOutState+0x24>)
 800ae7e:	681a      	ldr	r2, [r3, #0]
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ae84:	4b05      	ldr	r3, [pc, #20]	@ (800ae9c <vTaskInternalSetTimeOutState+0x28>)
 800ae86:	681a      	ldr	r2, [r3, #0]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	605a      	str	r2, [r3, #4]
}
 800ae8c:	bf00      	nop
 800ae8e:	370c      	adds	r7, #12
 800ae90:	46bd      	mov	sp, r7
 800ae92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae96:	4770      	bx	lr
 800ae98:	20003094 	.word	0x20003094
 800ae9c:	20003080 	.word	0x20003080

0800aea0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b088      	sub	sp, #32
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
 800aea8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d10b      	bne.n	800aec8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800aeb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeb4:	f383 8811 	msr	BASEPRI, r3
 800aeb8:	f3bf 8f6f 	isb	sy
 800aebc:	f3bf 8f4f 	dsb	sy
 800aec0:	613b      	str	r3, [r7, #16]
}
 800aec2:	bf00      	nop
 800aec4:	bf00      	nop
 800aec6:	e7fd      	b.n	800aec4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d10b      	bne.n	800aee6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800aece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed2:	f383 8811 	msr	BASEPRI, r3
 800aed6:	f3bf 8f6f 	isb	sy
 800aeda:	f3bf 8f4f 	dsb	sy
 800aede:	60fb      	str	r3, [r7, #12]
}
 800aee0:	bf00      	nop
 800aee2:	bf00      	nop
 800aee4:	e7fd      	b.n	800aee2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800aee6:	f000 ff9f 	bl	800be28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800aeea:	4b1d      	ldr	r3, [pc, #116]	@ (800af60 <xTaskCheckForTimeOut+0xc0>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	685b      	ldr	r3, [r3, #4]
 800aef4:	69ba      	ldr	r2, [r7, #24]
 800aef6:	1ad3      	subs	r3, r2, r3
 800aef8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af02:	d102      	bne.n	800af0a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800af04:	2300      	movs	r3, #0
 800af06:	61fb      	str	r3, [r7, #28]
 800af08:	e023      	b.n	800af52 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681a      	ldr	r2, [r3, #0]
 800af0e:	4b15      	ldr	r3, [pc, #84]	@ (800af64 <xTaskCheckForTimeOut+0xc4>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	429a      	cmp	r2, r3
 800af14:	d007      	beq.n	800af26 <xTaskCheckForTimeOut+0x86>
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	685b      	ldr	r3, [r3, #4]
 800af1a:	69ba      	ldr	r2, [r7, #24]
 800af1c:	429a      	cmp	r2, r3
 800af1e:	d302      	bcc.n	800af26 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800af20:	2301      	movs	r3, #1
 800af22:	61fb      	str	r3, [r7, #28]
 800af24:	e015      	b.n	800af52 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	697a      	ldr	r2, [r7, #20]
 800af2c:	429a      	cmp	r2, r3
 800af2e:	d20b      	bcs.n	800af48 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	681a      	ldr	r2, [r3, #0]
 800af34:	697b      	ldr	r3, [r7, #20]
 800af36:	1ad2      	subs	r2, r2, r3
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f7ff ff99 	bl	800ae74 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800af42:	2300      	movs	r3, #0
 800af44:	61fb      	str	r3, [r7, #28]
 800af46:	e004      	b.n	800af52 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	2200      	movs	r2, #0
 800af4c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800af4e:	2301      	movs	r3, #1
 800af50:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800af52:	f000 ff9b 	bl	800be8c <vPortExitCritical>

	return xReturn;
 800af56:	69fb      	ldr	r3, [r7, #28]
}
 800af58:	4618      	mov	r0, r3
 800af5a:	3720      	adds	r7, #32
 800af5c:	46bd      	mov	sp, r7
 800af5e:	bd80      	pop	{r7, pc}
 800af60:	20003080 	.word	0x20003080
 800af64:	20003094 	.word	0x20003094

0800af68 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800af68:	b480      	push	{r7}
 800af6a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800af6c:	4b03      	ldr	r3, [pc, #12]	@ (800af7c <vTaskMissedYield+0x14>)
 800af6e:	2201      	movs	r2, #1
 800af70:	601a      	str	r2, [r3, #0]
}
 800af72:	bf00      	nop
 800af74:	46bd      	mov	sp, r7
 800af76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7a:	4770      	bx	lr
 800af7c:	20003090 	.word	0x20003090

0800af80 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b082      	sub	sp, #8
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800af88:	f000 f852 	bl	800b030 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800af8c:	4b06      	ldr	r3, [pc, #24]	@ (800afa8 <prvIdleTask+0x28>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	2b01      	cmp	r3, #1
 800af92:	d9f9      	bls.n	800af88 <prvIdleTask+0x8>
			{
				taskYIELD();
 800af94:	4b05      	ldr	r3, [pc, #20]	@ (800afac <prvIdleTask+0x2c>)
 800af96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af9a:	601a      	str	r2, [r3, #0]
 800af9c:	f3bf 8f4f 	dsb	sy
 800afa0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800afa4:	e7f0      	b.n	800af88 <prvIdleTask+0x8>
 800afa6:	bf00      	nop
 800afa8:	20002bac 	.word	0x20002bac
 800afac:	e000ed04 	.word	0xe000ed04

0800afb0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b082      	sub	sp, #8
 800afb4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800afb6:	2300      	movs	r3, #0
 800afb8:	607b      	str	r3, [r7, #4]
 800afba:	e00c      	b.n	800afd6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800afbc:	687a      	ldr	r2, [r7, #4]
 800afbe:	4613      	mov	r3, r2
 800afc0:	009b      	lsls	r3, r3, #2
 800afc2:	4413      	add	r3, r2
 800afc4:	009b      	lsls	r3, r3, #2
 800afc6:	4a12      	ldr	r2, [pc, #72]	@ (800b010 <prvInitialiseTaskLists+0x60>)
 800afc8:	4413      	add	r3, r2
 800afca:	4618      	mov	r0, r3
 800afcc:	f7fe fa3a 	bl	8009444 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	3301      	adds	r3, #1
 800afd4:	607b      	str	r3, [r7, #4]
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2b37      	cmp	r3, #55	@ 0x37
 800afda:	d9ef      	bls.n	800afbc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800afdc:	480d      	ldr	r0, [pc, #52]	@ (800b014 <prvInitialiseTaskLists+0x64>)
 800afde:	f7fe fa31 	bl	8009444 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800afe2:	480d      	ldr	r0, [pc, #52]	@ (800b018 <prvInitialiseTaskLists+0x68>)
 800afe4:	f7fe fa2e 	bl	8009444 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800afe8:	480c      	ldr	r0, [pc, #48]	@ (800b01c <prvInitialiseTaskLists+0x6c>)
 800afea:	f7fe fa2b 	bl	8009444 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800afee:	480c      	ldr	r0, [pc, #48]	@ (800b020 <prvInitialiseTaskLists+0x70>)
 800aff0:	f7fe fa28 	bl	8009444 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800aff4:	480b      	ldr	r0, [pc, #44]	@ (800b024 <prvInitialiseTaskLists+0x74>)
 800aff6:	f7fe fa25 	bl	8009444 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800affa:	4b0b      	ldr	r3, [pc, #44]	@ (800b028 <prvInitialiseTaskLists+0x78>)
 800affc:	4a05      	ldr	r2, [pc, #20]	@ (800b014 <prvInitialiseTaskLists+0x64>)
 800affe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b000:	4b0a      	ldr	r3, [pc, #40]	@ (800b02c <prvInitialiseTaskLists+0x7c>)
 800b002:	4a05      	ldr	r2, [pc, #20]	@ (800b018 <prvInitialiseTaskLists+0x68>)
 800b004:	601a      	str	r2, [r3, #0]
}
 800b006:	bf00      	nop
 800b008:	3708      	adds	r7, #8
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bd80      	pop	{r7, pc}
 800b00e:	bf00      	nop
 800b010:	20002bac 	.word	0x20002bac
 800b014:	2000300c 	.word	0x2000300c
 800b018:	20003020 	.word	0x20003020
 800b01c:	2000303c 	.word	0x2000303c
 800b020:	20003050 	.word	0x20003050
 800b024:	20003068 	.word	0x20003068
 800b028:	20003034 	.word	0x20003034
 800b02c:	20003038 	.word	0x20003038

0800b030 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b082      	sub	sp, #8
 800b034:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b036:	e019      	b.n	800b06c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b038:	f000 fef6 	bl	800be28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b03c:	4b10      	ldr	r3, [pc, #64]	@ (800b080 <prvCheckTasksWaitingTermination+0x50>)
 800b03e:	68db      	ldr	r3, [r3, #12]
 800b040:	68db      	ldr	r3, [r3, #12]
 800b042:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	3304      	adds	r3, #4
 800b048:	4618      	mov	r0, r3
 800b04a:	f7fe fa85 	bl	8009558 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b04e:	4b0d      	ldr	r3, [pc, #52]	@ (800b084 <prvCheckTasksWaitingTermination+0x54>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	3b01      	subs	r3, #1
 800b054:	4a0b      	ldr	r2, [pc, #44]	@ (800b084 <prvCheckTasksWaitingTermination+0x54>)
 800b056:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b058:	4b0b      	ldr	r3, [pc, #44]	@ (800b088 <prvCheckTasksWaitingTermination+0x58>)
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	3b01      	subs	r3, #1
 800b05e:	4a0a      	ldr	r2, [pc, #40]	@ (800b088 <prvCheckTasksWaitingTermination+0x58>)
 800b060:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b062:	f000 ff13 	bl	800be8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f000 f810 	bl	800b08c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b06c:	4b06      	ldr	r3, [pc, #24]	@ (800b088 <prvCheckTasksWaitingTermination+0x58>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d1e1      	bne.n	800b038 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b074:	bf00      	nop
 800b076:	bf00      	nop
 800b078:	3708      	adds	r7, #8
 800b07a:	46bd      	mov	sp, r7
 800b07c:	bd80      	pop	{r7, pc}
 800b07e:	bf00      	nop
 800b080:	20003050 	.word	0x20003050
 800b084:	2000307c 	.word	0x2000307c
 800b088:	20003064 	.word	0x20003064

0800b08c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b084      	sub	sp, #16
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d108      	bne.n	800b0b0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	f001 f8b0 	bl	800c208 <vPortFree>
				vPortFree( pxTCB );
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f001 f8ad 	bl	800c208 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b0ae:	e019      	b.n	800b0e4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b0b6:	2b01      	cmp	r3, #1
 800b0b8:	d103      	bne.n	800b0c2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b0ba:	6878      	ldr	r0, [r7, #4]
 800b0bc:	f001 f8a4 	bl	800c208 <vPortFree>
	}
 800b0c0:	e010      	b.n	800b0e4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b0c8:	2b02      	cmp	r3, #2
 800b0ca:	d00b      	beq.n	800b0e4 <prvDeleteTCB+0x58>
	__asm volatile
 800b0cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0d0:	f383 8811 	msr	BASEPRI, r3
 800b0d4:	f3bf 8f6f 	isb	sy
 800b0d8:	f3bf 8f4f 	dsb	sy
 800b0dc:	60fb      	str	r3, [r7, #12]
}
 800b0de:	bf00      	nop
 800b0e0:	bf00      	nop
 800b0e2:	e7fd      	b.n	800b0e0 <prvDeleteTCB+0x54>
	}
 800b0e4:	bf00      	nop
 800b0e6:	3710      	adds	r7, #16
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}

0800b0ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b083      	sub	sp, #12
 800b0f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b0f2:	4b0c      	ldr	r3, [pc, #48]	@ (800b124 <prvResetNextTaskUnblockTime+0x38>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d104      	bne.n	800b106 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b0fc:	4b0a      	ldr	r3, [pc, #40]	@ (800b128 <prvResetNextTaskUnblockTime+0x3c>)
 800b0fe:	f04f 32ff 	mov.w	r2, #4294967295
 800b102:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b104:	e008      	b.n	800b118 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b106:	4b07      	ldr	r3, [pc, #28]	@ (800b124 <prvResetNextTaskUnblockTime+0x38>)
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	68db      	ldr	r3, [r3, #12]
 800b10c:	68db      	ldr	r3, [r3, #12]
 800b10e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	685b      	ldr	r3, [r3, #4]
 800b114:	4a04      	ldr	r2, [pc, #16]	@ (800b128 <prvResetNextTaskUnblockTime+0x3c>)
 800b116:	6013      	str	r3, [r2, #0]
}
 800b118:	bf00      	nop
 800b11a:	370c      	adds	r7, #12
 800b11c:	46bd      	mov	sp, r7
 800b11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b122:	4770      	bx	lr
 800b124:	20003034 	.word	0x20003034
 800b128:	2000309c 	.word	0x2000309c

0800b12c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800b12c:	b480      	push	{r7}
 800b12e:	b083      	sub	sp, #12
 800b130:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800b132:	4b05      	ldr	r3, [pc, #20]	@ (800b148 <xTaskGetCurrentTaskHandle+0x1c>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	607b      	str	r3, [r7, #4]

		return xReturn;
 800b138:	687b      	ldr	r3, [r7, #4]
	}
 800b13a:	4618      	mov	r0, r3
 800b13c:	370c      	adds	r7, #12
 800b13e:	46bd      	mov	sp, r7
 800b140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b144:	4770      	bx	lr
 800b146:	bf00      	nop
 800b148:	20002ba8 	.word	0x20002ba8

0800b14c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b14c:	b480      	push	{r7}
 800b14e:	b083      	sub	sp, #12
 800b150:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b152:	4b0b      	ldr	r3, [pc, #44]	@ (800b180 <xTaskGetSchedulerState+0x34>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d102      	bne.n	800b160 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b15a:	2301      	movs	r3, #1
 800b15c:	607b      	str	r3, [r7, #4]
 800b15e:	e008      	b.n	800b172 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b160:	4b08      	ldr	r3, [pc, #32]	@ (800b184 <xTaskGetSchedulerState+0x38>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d102      	bne.n	800b16e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b168:	2302      	movs	r3, #2
 800b16a:	607b      	str	r3, [r7, #4]
 800b16c:	e001      	b.n	800b172 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b16e:	2300      	movs	r3, #0
 800b170:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b172:	687b      	ldr	r3, [r7, #4]
	}
 800b174:	4618      	mov	r0, r3
 800b176:	370c      	adds	r7, #12
 800b178:	46bd      	mov	sp, r7
 800b17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17e:	4770      	bx	lr
 800b180:	20003088 	.word	0x20003088
 800b184:	200030a4 	.word	0x200030a4

0800b188 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b084      	sub	sp, #16
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b194:	2300      	movs	r3, #0
 800b196:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d051      	beq.n	800b242 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b19e:	68bb      	ldr	r3, [r7, #8]
 800b1a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1a2:	4b2a      	ldr	r3, [pc, #168]	@ (800b24c <xTaskPriorityInherit+0xc4>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	d241      	bcs.n	800b230 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b1ac:	68bb      	ldr	r3, [r7, #8]
 800b1ae:	699b      	ldr	r3, [r3, #24]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	db06      	blt.n	800b1c2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b1b4:	4b25      	ldr	r3, [pc, #148]	@ (800b24c <xTaskPriorityInherit+0xc4>)
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1ba:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b1be:	68bb      	ldr	r3, [r7, #8]
 800b1c0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	6959      	ldr	r1, [r3, #20]
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1ca:	4613      	mov	r3, r2
 800b1cc:	009b      	lsls	r3, r3, #2
 800b1ce:	4413      	add	r3, r2
 800b1d0:	009b      	lsls	r3, r3, #2
 800b1d2:	4a1f      	ldr	r2, [pc, #124]	@ (800b250 <xTaskPriorityInherit+0xc8>)
 800b1d4:	4413      	add	r3, r2
 800b1d6:	4299      	cmp	r1, r3
 800b1d8:	d122      	bne.n	800b220 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	3304      	adds	r3, #4
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f7fe f9ba 	bl	8009558 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b1e4:	4b19      	ldr	r3, [pc, #100]	@ (800b24c <xTaskPriorityInherit+0xc4>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b1ee:	68bb      	ldr	r3, [r7, #8]
 800b1f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1f2:	4b18      	ldr	r3, [pc, #96]	@ (800b254 <xTaskPriorityInherit+0xcc>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	429a      	cmp	r2, r3
 800b1f8:	d903      	bls.n	800b202 <xTaskPriorityInherit+0x7a>
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1fe:	4a15      	ldr	r2, [pc, #84]	@ (800b254 <xTaskPriorityInherit+0xcc>)
 800b200:	6013      	str	r3, [r2, #0]
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b206:	4613      	mov	r3, r2
 800b208:	009b      	lsls	r3, r3, #2
 800b20a:	4413      	add	r3, r2
 800b20c:	009b      	lsls	r3, r3, #2
 800b20e:	4a10      	ldr	r2, [pc, #64]	@ (800b250 <xTaskPriorityInherit+0xc8>)
 800b210:	441a      	add	r2, r3
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	3304      	adds	r3, #4
 800b216:	4619      	mov	r1, r3
 800b218:	4610      	mov	r0, r2
 800b21a:	f7fe f940 	bl	800949e <vListInsertEnd>
 800b21e:	e004      	b.n	800b22a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b220:	4b0a      	ldr	r3, [pc, #40]	@ (800b24c <xTaskPriorityInherit+0xc4>)
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b22a:	2301      	movs	r3, #1
 800b22c:	60fb      	str	r3, [r7, #12]
 800b22e:	e008      	b.n	800b242 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b234:	4b05      	ldr	r3, [pc, #20]	@ (800b24c <xTaskPriorityInherit+0xc4>)
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b23a:	429a      	cmp	r2, r3
 800b23c:	d201      	bcs.n	800b242 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b23e:	2301      	movs	r3, #1
 800b240:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b242:	68fb      	ldr	r3, [r7, #12]
	}
 800b244:	4618      	mov	r0, r3
 800b246:	3710      	adds	r7, #16
 800b248:	46bd      	mov	sp, r7
 800b24a:	bd80      	pop	{r7, pc}
 800b24c:	20002ba8 	.word	0x20002ba8
 800b250:	20002bac 	.word	0x20002bac
 800b254:	20003084 	.word	0x20003084

0800b258 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b086      	sub	sp, #24
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b264:	2300      	movs	r3, #0
 800b266:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d058      	beq.n	800b320 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b26e:	4b2f      	ldr	r3, [pc, #188]	@ (800b32c <xTaskPriorityDisinherit+0xd4>)
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	693a      	ldr	r2, [r7, #16]
 800b274:	429a      	cmp	r2, r3
 800b276:	d00b      	beq.n	800b290 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b27c:	f383 8811 	msr	BASEPRI, r3
 800b280:	f3bf 8f6f 	isb	sy
 800b284:	f3bf 8f4f 	dsb	sy
 800b288:	60fb      	str	r3, [r7, #12]
}
 800b28a:	bf00      	nop
 800b28c:	bf00      	nop
 800b28e:	e7fd      	b.n	800b28c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b290:	693b      	ldr	r3, [r7, #16]
 800b292:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b294:	2b00      	cmp	r3, #0
 800b296:	d10b      	bne.n	800b2b0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b29c:	f383 8811 	msr	BASEPRI, r3
 800b2a0:	f3bf 8f6f 	isb	sy
 800b2a4:	f3bf 8f4f 	dsb	sy
 800b2a8:	60bb      	str	r3, [r7, #8]
}
 800b2aa:	bf00      	nop
 800b2ac:	bf00      	nop
 800b2ae:	e7fd      	b.n	800b2ac <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b2b0:	693b      	ldr	r3, [r7, #16]
 800b2b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2b4:	1e5a      	subs	r2, r3, #1
 800b2b6:	693b      	ldr	r3, [r7, #16]
 800b2b8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b2ba:	693b      	ldr	r3, [r7, #16]
 800b2bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2be:	693b      	ldr	r3, [r7, #16]
 800b2c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b2c2:	429a      	cmp	r2, r3
 800b2c4:	d02c      	beq.n	800b320 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b2c6:	693b      	ldr	r3, [r7, #16]
 800b2c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d128      	bne.n	800b320 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	3304      	adds	r3, #4
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	f7fe f940 	bl	8009558 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b2d8:	693b      	ldr	r3, [r7, #16]
 800b2da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2e0:	693b      	ldr	r3, [r7, #16]
 800b2e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2e4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b2e8:	693b      	ldr	r3, [r7, #16]
 800b2ea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b2ec:	693b      	ldr	r3, [r7, #16]
 800b2ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2f0:	4b0f      	ldr	r3, [pc, #60]	@ (800b330 <xTaskPriorityDisinherit+0xd8>)
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	429a      	cmp	r2, r3
 800b2f6:	d903      	bls.n	800b300 <xTaskPriorityDisinherit+0xa8>
 800b2f8:	693b      	ldr	r3, [r7, #16]
 800b2fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2fc:	4a0c      	ldr	r2, [pc, #48]	@ (800b330 <xTaskPriorityDisinherit+0xd8>)
 800b2fe:	6013      	str	r3, [r2, #0]
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b304:	4613      	mov	r3, r2
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	4413      	add	r3, r2
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	4a09      	ldr	r2, [pc, #36]	@ (800b334 <xTaskPriorityDisinherit+0xdc>)
 800b30e:	441a      	add	r2, r3
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	3304      	adds	r3, #4
 800b314:	4619      	mov	r1, r3
 800b316:	4610      	mov	r0, r2
 800b318:	f7fe f8c1 	bl	800949e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b31c:	2301      	movs	r3, #1
 800b31e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b320:	697b      	ldr	r3, [r7, #20]
	}
 800b322:	4618      	mov	r0, r3
 800b324:	3718      	adds	r7, #24
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}
 800b32a:	bf00      	nop
 800b32c:	20002ba8 	.word	0x20002ba8
 800b330:	20003084 	.word	0x20003084
 800b334:	20002bac 	.word	0x20002bac

0800b338 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b088      	sub	sp, #32
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
 800b340:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b346:	2301      	movs	r3, #1
 800b348:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d06c      	beq.n	800b42a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b350:	69bb      	ldr	r3, [r7, #24]
 800b352:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b354:	2b00      	cmp	r3, #0
 800b356:	d10b      	bne.n	800b370 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b35c:	f383 8811 	msr	BASEPRI, r3
 800b360:	f3bf 8f6f 	isb	sy
 800b364:	f3bf 8f4f 	dsb	sy
 800b368:	60fb      	str	r3, [r7, #12]
}
 800b36a:	bf00      	nop
 800b36c:	bf00      	nop
 800b36e:	e7fd      	b.n	800b36c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b370:	69bb      	ldr	r3, [r7, #24]
 800b372:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b374:	683a      	ldr	r2, [r7, #0]
 800b376:	429a      	cmp	r2, r3
 800b378:	d902      	bls.n	800b380 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	61fb      	str	r3, [r7, #28]
 800b37e:	e002      	b.n	800b386 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b380:	69bb      	ldr	r3, [r7, #24]
 800b382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b384:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b386:	69bb      	ldr	r3, [r7, #24]
 800b388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b38a:	69fa      	ldr	r2, [r7, #28]
 800b38c:	429a      	cmp	r2, r3
 800b38e:	d04c      	beq.n	800b42a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b390:	69bb      	ldr	r3, [r7, #24]
 800b392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b394:	697a      	ldr	r2, [r7, #20]
 800b396:	429a      	cmp	r2, r3
 800b398:	d147      	bne.n	800b42a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b39a:	4b26      	ldr	r3, [pc, #152]	@ (800b434 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	69ba      	ldr	r2, [r7, #24]
 800b3a0:	429a      	cmp	r2, r3
 800b3a2:	d10b      	bne.n	800b3bc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b3a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3a8:	f383 8811 	msr	BASEPRI, r3
 800b3ac:	f3bf 8f6f 	isb	sy
 800b3b0:	f3bf 8f4f 	dsb	sy
 800b3b4:	60bb      	str	r3, [r7, #8]
}
 800b3b6:	bf00      	nop
 800b3b8:	bf00      	nop
 800b3ba:	e7fd      	b.n	800b3b8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b3bc:	69bb      	ldr	r3, [r7, #24]
 800b3be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3c0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b3c2:	69bb      	ldr	r3, [r7, #24]
 800b3c4:	69fa      	ldr	r2, [r7, #28]
 800b3c6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b3c8:	69bb      	ldr	r3, [r7, #24]
 800b3ca:	699b      	ldr	r3, [r3, #24]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	db04      	blt.n	800b3da <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3d0:	69fb      	ldr	r3, [r7, #28]
 800b3d2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b3d6:	69bb      	ldr	r3, [r7, #24]
 800b3d8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b3da:	69bb      	ldr	r3, [r7, #24]
 800b3dc:	6959      	ldr	r1, [r3, #20]
 800b3de:	693a      	ldr	r2, [r7, #16]
 800b3e0:	4613      	mov	r3, r2
 800b3e2:	009b      	lsls	r3, r3, #2
 800b3e4:	4413      	add	r3, r2
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	4a13      	ldr	r2, [pc, #76]	@ (800b438 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b3ea:	4413      	add	r3, r2
 800b3ec:	4299      	cmp	r1, r3
 800b3ee:	d11c      	bne.n	800b42a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3f0:	69bb      	ldr	r3, [r7, #24]
 800b3f2:	3304      	adds	r3, #4
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	f7fe f8af 	bl	8009558 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b3fa:	69bb      	ldr	r3, [r7, #24]
 800b3fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3fe:	4b0f      	ldr	r3, [pc, #60]	@ (800b43c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	429a      	cmp	r2, r3
 800b404:	d903      	bls.n	800b40e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800b406:	69bb      	ldr	r3, [r7, #24]
 800b408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b40a:	4a0c      	ldr	r2, [pc, #48]	@ (800b43c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b40c:	6013      	str	r3, [r2, #0]
 800b40e:	69bb      	ldr	r3, [r7, #24]
 800b410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b412:	4613      	mov	r3, r2
 800b414:	009b      	lsls	r3, r3, #2
 800b416:	4413      	add	r3, r2
 800b418:	009b      	lsls	r3, r3, #2
 800b41a:	4a07      	ldr	r2, [pc, #28]	@ (800b438 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b41c:	441a      	add	r2, r3
 800b41e:	69bb      	ldr	r3, [r7, #24]
 800b420:	3304      	adds	r3, #4
 800b422:	4619      	mov	r1, r3
 800b424:	4610      	mov	r0, r2
 800b426:	f7fe f83a 	bl	800949e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b42a:	bf00      	nop
 800b42c:	3720      	adds	r7, #32
 800b42e:	46bd      	mov	sp, r7
 800b430:	bd80      	pop	{r7, pc}
 800b432:	bf00      	nop
 800b434:	20002ba8 	.word	0x20002ba8
 800b438:	20002bac 	.word	0x20002bac
 800b43c:	20003084 	.word	0x20003084

0800b440 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b440:	b480      	push	{r7}
 800b442:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b444:	4b07      	ldr	r3, [pc, #28]	@ (800b464 <pvTaskIncrementMutexHeldCount+0x24>)
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d004      	beq.n	800b456 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b44c:	4b05      	ldr	r3, [pc, #20]	@ (800b464 <pvTaskIncrementMutexHeldCount+0x24>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b452:	3201      	adds	r2, #1
 800b454:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800b456:	4b03      	ldr	r3, [pc, #12]	@ (800b464 <pvTaskIncrementMutexHeldCount+0x24>)
 800b458:	681b      	ldr	r3, [r3, #0]
	}
 800b45a:	4618      	mov	r0, r3
 800b45c:	46bd      	mov	sp, r7
 800b45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b462:	4770      	bx	lr
 800b464:	20002ba8 	.word	0x20002ba8

0800b468 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b084      	sub	sp, #16
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
 800b470:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b472:	4b21      	ldr	r3, [pc, #132]	@ (800b4f8 <prvAddCurrentTaskToDelayedList+0x90>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b478:	4b20      	ldr	r3, [pc, #128]	@ (800b4fc <prvAddCurrentTaskToDelayedList+0x94>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	3304      	adds	r3, #4
 800b47e:	4618      	mov	r0, r3
 800b480:	f7fe f86a 	bl	8009558 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b48a:	d10a      	bne.n	800b4a2 <prvAddCurrentTaskToDelayedList+0x3a>
 800b48c:	683b      	ldr	r3, [r7, #0]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d007      	beq.n	800b4a2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b492:	4b1a      	ldr	r3, [pc, #104]	@ (800b4fc <prvAddCurrentTaskToDelayedList+0x94>)
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	3304      	adds	r3, #4
 800b498:	4619      	mov	r1, r3
 800b49a:	4819      	ldr	r0, [pc, #100]	@ (800b500 <prvAddCurrentTaskToDelayedList+0x98>)
 800b49c:	f7fd ffff 	bl	800949e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b4a0:	e026      	b.n	800b4f0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b4a2:	68fa      	ldr	r2, [r7, #12]
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	4413      	add	r3, r2
 800b4a8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b4aa:	4b14      	ldr	r3, [pc, #80]	@ (800b4fc <prvAddCurrentTaskToDelayedList+0x94>)
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	68ba      	ldr	r2, [r7, #8]
 800b4b0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b4b2:	68ba      	ldr	r2, [r7, #8]
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	429a      	cmp	r2, r3
 800b4b8:	d209      	bcs.n	800b4ce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b4ba:	4b12      	ldr	r3, [pc, #72]	@ (800b504 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b4bc:	681a      	ldr	r2, [r3, #0]
 800b4be:	4b0f      	ldr	r3, [pc, #60]	@ (800b4fc <prvAddCurrentTaskToDelayedList+0x94>)
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	3304      	adds	r3, #4
 800b4c4:	4619      	mov	r1, r3
 800b4c6:	4610      	mov	r0, r2
 800b4c8:	f7fe f80d 	bl	80094e6 <vListInsert>
}
 800b4cc:	e010      	b.n	800b4f0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b4ce:	4b0e      	ldr	r3, [pc, #56]	@ (800b508 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b4d0:	681a      	ldr	r2, [r3, #0]
 800b4d2:	4b0a      	ldr	r3, [pc, #40]	@ (800b4fc <prvAddCurrentTaskToDelayedList+0x94>)
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	3304      	adds	r3, #4
 800b4d8:	4619      	mov	r1, r3
 800b4da:	4610      	mov	r0, r2
 800b4dc:	f7fe f803 	bl	80094e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b4e0:	4b0a      	ldr	r3, [pc, #40]	@ (800b50c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	68ba      	ldr	r2, [r7, #8]
 800b4e6:	429a      	cmp	r2, r3
 800b4e8:	d202      	bcs.n	800b4f0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b4ea:	4a08      	ldr	r2, [pc, #32]	@ (800b50c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	6013      	str	r3, [r2, #0]
}
 800b4f0:	bf00      	nop
 800b4f2:	3710      	adds	r7, #16
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}
 800b4f8:	20003080 	.word	0x20003080
 800b4fc:	20002ba8 	.word	0x20002ba8
 800b500:	20003068 	.word	0x20003068
 800b504:	20003038 	.word	0x20003038
 800b508:	20003034 	.word	0x20003034
 800b50c:	2000309c 	.word	0x2000309c

0800b510 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b08a      	sub	sp, #40	@ 0x28
 800b514:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b516:	2300      	movs	r3, #0
 800b518:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b51a:	f000 fb13 	bl	800bb44 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b51e:	4b1d      	ldr	r3, [pc, #116]	@ (800b594 <xTimerCreateTimerTask+0x84>)
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d021      	beq.n	800b56a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b526:	2300      	movs	r3, #0
 800b528:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b52a:	2300      	movs	r3, #0
 800b52c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b52e:	1d3a      	adds	r2, r7, #4
 800b530:	f107 0108 	add.w	r1, r7, #8
 800b534:	f107 030c 	add.w	r3, r7, #12
 800b538:	4618      	mov	r0, r3
 800b53a:	f7fd ff69 	bl	8009410 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b53e:	6879      	ldr	r1, [r7, #4]
 800b540:	68bb      	ldr	r3, [r7, #8]
 800b542:	68fa      	ldr	r2, [r7, #12]
 800b544:	9202      	str	r2, [sp, #8]
 800b546:	9301      	str	r3, [sp, #4]
 800b548:	2302      	movs	r3, #2
 800b54a:	9300      	str	r3, [sp, #0]
 800b54c:	2300      	movs	r3, #0
 800b54e:	460a      	mov	r2, r1
 800b550:	4911      	ldr	r1, [pc, #68]	@ (800b598 <xTimerCreateTimerTask+0x88>)
 800b552:	4812      	ldr	r0, [pc, #72]	@ (800b59c <xTimerCreateTimerTask+0x8c>)
 800b554:	f7fe ff40 	bl	800a3d8 <xTaskCreateStatic>
 800b558:	4603      	mov	r3, r0
 800b55a:	4a11      	ldr	r2, [pc, #68]	@ (800b5a0 <xTimerCreateTimerTask+0x90>)
 800b55c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b55e:	4b10      	ldr	r3, [pc, #64]	@ (800b5a0 <xTimerCreateTimerTask+0x90>)
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d001      	beq.n	800b56a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b566:	2301      	movs	r3, #1
 800b568:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b56a:	697b      	ldr	r3, [r7, #20]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d10b      	bne.n	800b588 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b574:	f383 8811 	msr	BASEPRI, r3
 800b578:	f3bf 8f6f 	isb	sy
 800b57c:	f3bf 8f4f 	dsb	sy
 800b580:	613b      	str	r3, [r7, #16]
}
 800b582:	bf00      	nop
 800b584:	bf00      	nop
 800b586:	e7fd      	b.n	800b584 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b588:	697b      	ldr	r3, [r7, #20]
}
 800b58a:	4618      	mov	r0, r3
 800b58c:	3718      	adds	r7, #24
 800b58e:	46bd      	mov	sp, r7
 800b590:	bd80      	pop	{r7, pc}
 800b592:	bf00      	nop
 800b594:	200030d8 	.word	0x200030d8
 800b598:	08012c40 	.word	0x08012c40
 800b59c:	0800b6dd 	.word	0x0800b6dd
 800b5a0:	200030dc 	.word	0x200030dc

0800b5a4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b08a      	sub	sp, #40	@ 0x28
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	60f8      	str	r0, [r7, #12]
 800b5ac:	60b9      	str	r1, [r7, #8]
 800b5ae:	607a      	str	r2, [r7, #4]
 800b5b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d10b      	bne.n	800b5d4 <xTimerGenericCommand+0x30>
	__asm volatile
 800b5bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5c0:	f383 8811 	msr	BASEPRI, r3
 800b5c4:	f3bf 8f6f 	isb	sy
 800b5c8:	f3bf 8f4f 	dsb	sy
 800b5cc:	623b      	str	r3, [r7, #32]
}
 800b5ce:	bf00      	nop
 800b5d0:	bf00      	nop
 800b5d2:	e7fd      	b.n	800b5d0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b5d4:	4b19      	ldr	r3, [pc, #100]	@ (800b63c <xTimerGenericCommand+0x98>)
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d02a      	beq.n	800b632 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	2b05      	cmp	r3, #5
 800b5ec:	dc18      	bgt.n	800b620 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b5ee:	f7ff fdad 	bl	800b14c <xTaskGetSchedulerState>
 800b5f2:	4603      	mov	r3, r0
 800b5f4:	2b02      	cmp	r3, #2
 800b5f6:	d109      	bne.n	800b60c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b5f8:	4b10      	ldr	r3, [pc, #64]	@ (800b63c <xTimerGenericCommand+0x98>)
 800b5fa:	6818      	ldr	r0, [r3, #0]
 800b5fc:	f107 0110 	add.w	r1, r7, #16
 800b600:	2300      	movs	r3, #0
 800b602:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b604:	f7fe f9d0 	bl	80099a8 <xQueueGenericSend>
 800b608:	6278      	str	r0, [r7, #36]	@ 0x24
 800b60a:	e012      	b.n	800b632 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b60c:	4b0b      	ldr	r3, [pc, #44]	@ (800b63c <xTimerGenericCommand+0x98>)
 800b60e:	6818      	ldr	r0, [r3, #0]
 800b610:	f107 0110 	add.w	r1, r7, #16
 800b614:	2300      	movs	r3, #0
 800b616:	2200      	movs	r2, #0
 800b618:	f7fe f9c6 	bl	80099a8 <xQueueGenericSend>
 800b61c:	6278      	str	r0, [r7, #36]	@ 0x24
 800b61e:	e008      	b.n	800b632 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b620:	4b06      	ldr	r3, [pc, #24]	@ (800b63c <xTimerGenericCommand+0x98>)
 800b622:	6818      	ldr	r0, [r3, #0]
 800b624:	f107 0110 	add.w	r1, r7, #16
 800b628:	2300      	movs	r3, #0
 800b62a:	683a      	ldr	r2, [r7, #0]
 800b62c:	f7fe fabe 	bl	8009bac <xQueueGenericSendFromISR>
 800b630:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b634:	4618      	mov	r0, r3
 800b636:	3728      	adds	r7, #40	@ 0x28
 800b638:	46bd      	mov	sp, r7
 800b63a:	bd80      	pop	{r7, pc}
 800b63c:	200030d8 	.word	0x200030d8

0800b640 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b088      	sub	sp, #32
 800b644:	af02      	add	r7, sp, #8
 800b646:	6078      	str	r0, [r7, #4]
 800b648:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b64a:	4b23      	ldr	r3, [pc, #140]	@ (800b6d8 <prvProcessExpiredTimer+0x98>)
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	68db      	ldr	r3, [r3, #12]
 800b650:	68db      	ldr	r3, [r3, #12]
 800b652:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b654:	697b      	ldr	r3, [r7, #20]
 800b656:	3304      	adds	r3, #4
 800b658:	4618      	mov	r0, r3
 800b65a:	f7fd ff7d 	bl	8009558 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b664:	f003 0304 	and.w	r3, r3, #4
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d023      	beq.n	800b6b4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b66c:	697b      	ldr	r3, [r7, #20]
 800b66e:	699a      	ldr	r2, [r3, #24]
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	18d1      	adds	r1, r2, r3
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	683a      	ldr	r2, [r7, #0]
 800b678:	6978      	ldr	r0, [r7, #20]
 800b67a:	f000 f8d5 	bl	800b828 <prvInsertTimerInActiveList>
 800b67e:	4603      	mov	r3, r0
 800b680:	2b00      	cmp	r3, #0
 800b682:	d020      	beq.n	800b6c6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b684:	2300      	movs	r3, #0
 800b686:	9300      	str	r3, [sp, #0]
 800b688:	2300      	movs	r3, #0
 800b68a:	687a      	ldr	r2, [r7, #4]
 800b68c:	2100      	movs	r1, #0
 800b68e:	6978      	ldr	r0, [r7, #20]
 800b690:	f7ff ff88 	bl	800b5a4 <xTimerGenericCommand>
 800b694:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b696:	693b      	ldr	r3, [r7, #16]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d114      	bne.n	800b6c6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b69c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6a0:	f383 8811 	msr	BASEPRI, r3
 800b6a4:	f3bf 8f6f 	isb	sy
 800b6a8:	f3bf 8f4f 	dsb	sy
 800b6ac:	60fb      	str	r3, [r7, #12]
}
 800b6ae:	bf00      	nop
 800b6b0:	bf00      	nop
 800b6b2:	e7fd      	b.n	800b6b0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6ba:	f023 0301 	bic.w	r3, r3, #1
 800b6be:	b2da      	uxtb	r2, r3
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b6c6:	697b      	ldr	r3, [r7, #20]
 800b6c8:	6a1b      	ldr	r3, [r3, #32]
 800b6ca:	6978      	ldr	r0, [r7, #20]
 800b6cc:	4798      	blx	r3
}
 800b6ce:	bf00      	nop
 800b6d0:	3718      	adds	r7, #24
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	bd80      	pop	{r7, pc}
 800b6d6:	bf00      	nop
 800b6d8:	200030d0 	.word	0x200030d0

0800b6dc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b084      	sub	sp, #16
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b6e4:	f107 0308 	add.w	r3, r7, #8
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f000 f859 	bl	800b7a0 <prvGetNextExpireTime>
 800b6ee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	4619      	mov	r1, r3
 800b6f4:	68f8      	ldr	r0, [r7, #12]
 800b6f6:	f000 f805 	bl	800b704 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b6fa:	f000 f8d7 	bl	800b8ac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b6fe:	bf00      	nop
 800b700:	e7f0      	b.n	800b6e4 <prvTimerTask+0x8>
	...

0800b704 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b084      	sub	sp, #16
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
 800b70c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b70e:	f7ff f927 	bl	800a960 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b712:	f107 0308 	add.w	r3, r7, #8
 800b716:	4618      	mov	r0, r3
 800b718:	f000 f866 	bl	800b7e8 <prvSampleTimeNow>
 800b71c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b71e:	68bb      	ldr	r3, [r7, #8]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d130      	bne.n	800b786 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d10a      	bne.n	800b740 <prvProcessTimerOrBlockTask+0x3c>
 800b72a:	687a      	ldr	r2, [r7, #4]
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	429a      	cmp	r2, r3
 800b730:	d806      	bhi.n	800b740 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b732:	f7ff f923 	bl	800a97c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b736:	68f9      	ldr	r1, [r7, #12]
 800b738:	6878      	ldr	r0, [r7, #4]
 800b73a:	f7ff ff81 	bl	800b640 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b73e:	e024      	b.n	800b78a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d008      	beq.n	800b758 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b746:	4b13      	ldr	r3, [pc, #76]	@ (800b794 <prvProcessTimerOrBlockTask+0x90>)
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d101      	bne.n	800b754 <prvProcessTimerOrBlockTask+0x50>
 800b750:	2301      	movs	r3, #1
 800b752:	e000      	b.n	800b756 <prvProcessTimerOrBlockTask+0x52>
 800b754:	2300      	movs	r3, #0
 800b756:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b758:	4b0f      	ldr	r3, [pc, #60]	@ (800b798 <prvProcessTimerOrBlockTask+0x94>)
 800b75a:	6818      	ldr	r0, [r3, #0]
 800b75c:	687a      	ldr	r2, [r7, #4]
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	1ad3      	subs	r3, r2, r3
 800b762:	683a      	ldr	r2, [r7, #0]
 800b764:	4619      	mov	r1, r3
 800b766:	f7fe fe03 	bl	800a370 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b76a:	f7ff f907 	bl	800a97c <xTaskResumeAll>
 800b76e:	4603      	mov	r3, r0
 800b770:	2b00      	cmp	r3, #0
 800b772:	d10a      	bne.n	800b78a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b774:	4b09      	ldr	r3, [pc, #36]	@ (800b79c <prvProcessTimerOrBlockTask+0x98>)
 800b776:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b77a:	601a      	str	r2, [r3, #0]
 800b77c:	f3bf 8f4f 	dsb	sy
 800b780:	f3bf 8f6f 	isb	sy
}
 800b784:	e001      	b.n	800b78a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b786:	f7ff f8f9 	bl	800a97c <xTaskResumeAll>
}
 800b78a:	bf00      	nop
 800b78c:	3710      	adds	r7, #16
 800b78e:	46bd      	mov	sp, r7
 800b790:	bd80      	pop	{r7, pc}
 800b792:	bf00      	nop
 800b794:	200030d4 	.word	0x200030d4
 800b798:	200030d8 	.word	0x200030d8
 800b79c:	e000ed04 	.word	0xe000ed04

0800b7a0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b7a0:	b480      	push	{r7}
 800b7a2:	b085      	sub	sp, #20
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b7a8:	4b0e      	ldr	r3, [pc, #56]	@ (800b7e4 <prvGetNextExpireTime+0x44>)
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d101      	bne.n	800b7b6 <prvGetNextExpireTime+0x16>
 800b7b2:	2201      	movs	r2, #1
 800b7b4:	e000      	b.n	800b7b8 <prvGetNextExpireTime+0x18>
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d105      	bne.n	800b7d0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b7c4:	4b07      	ldr	r3, [pc, #28]	@ (800b7e4 <prvGetNextExpireTime+0x44>)
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	68db      	ldr	r3, [r3, #12]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	60fb      	str	r3, [r7, #12]
 800b7ce:	e001      	b.n	800b7d4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
}
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	3714      	adds	r7, #20
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e0:	4770      	bx	lr
 800b7e2:	bf00      	nop
 800b7e4:	200030d0 	.word	0x200030d0

0800b7e8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b084      	sub	sp, #16
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b7f0:	f7ff f962 	bl	800aab8 <xTaskGetTickCount>
 800b7f4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b7f6:	4b0b      	ldr	r3, [pc, #44]	@ (800b824 <prvSampleTimeNow+0x3c>)
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	68fa      	ldr	r2, [r7, #12]
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d205      	bcs.n	800b80c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b800:	f000 f93a 	bl	800ba78 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2201      	movs	r2, #1
 800b808:	601a      	str	r2, [r3, #0]
 800b80a:	e002      	b.n	800b812 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2200      	movs	r2, #0
 800b810:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b812:	4a04      	ldr	r2, [pc, #16]	@ (800b824 <prvSampleTimeNow+0x3c>)
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b818:	68fb      	ldr	r3, [r7, #12]
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3710      	adds	r7, #16
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}
 800b822:	bf00      	nop
 800b824:	200030e0 	.word	0x200030e0

0800b828 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b086      	sub	sp, #24
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	60f8      	str	r0, [r7, #12]
 800b830:	60b9      	str	r1, [r7, #8]
 800b832:	607a      	str	r2, [r7, #4]
 800b834:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b836:	2300      	movs	r3, #0
 800b838:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	68ba      	ldr	r2, [r7, #8]
 800b83e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	68fa      	ldr	r2, [r7, #12]
 800b844:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b846:	68ba      	ldr	r2, [r7, #8]
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	429a      	cmp	r2, r3
 800b84c:	d812      	bhi.n	800b874 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b84e:	687a      	ldr	r2, [r7, #4]
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	1ad2      	subs	r2, r2, r3
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	699b      	ldr	r3, [r3, #24]
 800b858:	429a      	cmp	r2, r3
 800b85a:	d302      	bcc.n	800b862 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b85c:	2301      	movs	r3, #1
 800b85e:	617b      	str	r3, [r7, #20]
 800b860:	e01b      	b.n	800b89a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b862:	4b10      	ldr	r3, [pc, #64]	@ (800b8a4 <prvInsertTimerInActiveList+0x7c>)
 800b864:	681a      	ldr	r2, [r3, #0]
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	3304      	adds	r3, #4
 800b86a:	4619      	mov	r1, r3
 800b86c:	4610      	mov	r0, r2
 800b86e:	f7fd fe3a 	bl	80094e6 <vListInsert>
 800b872:	e012      	b.n	800b89a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b874:	687a      	ldr	r2, [r7, #4]
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	429a      	cmp	r2, r3
 800b87a:	d206      	bcs.n	800b88a <prvInsertTimerInActiveList+0x62>
 800b87c:	68ba      	ldr	r2, [r7, #8]
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	429a      	cmp	r2, r3
 800b882:	d302      	bcc.n	800b88a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b884:	2301      	movs	r3, #1
 800b886:	617b      	str	r3, [r7, #20]
 800b888:	e007      	b.n	800b89a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b88a:	4b07      	ldr	r3, [pc, #28]	@ (800b8a8 <prvInsertTimerInActiveList+0x80>)
 800b88c:	681a      	ldr	r2, [r3, #0]
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	3304      	adds	r3, #4
 800b892:	4619      	mov	r1, r3
 800b894:	4610      	mov	r0, r2
 800b896:	f7fd fe26 	bl	80094e6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b89a:	697b      	ldr	r3, [r7, #20]
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3718      	adds	r7, #24
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}
 800b8a4:	200030d4 	.word	0x200030d4
 800b8a8:	200030d0 	.word	0x200030d0

0800b8ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b08e      	sub	sp, #56	@ 0x38
 800b8b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b8b2:	e0ce      	b.n	800ba52 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	da19      	bge.n	800b8ee <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b8ba:	1d3b      	adds	r3, r7, #4
 800b8bc:	3304      	adds	r3, #4
 800b8be:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b8c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d10b      	bne.n	800b8de <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b8c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8ca:	f383 8811 	msr	BASEPRI, r3
 800b8ce:	f3bf 8f6f 	isb	sy
 800b8d2:	f3bf 8f4f 	dsb	sy
 800b8d6:	61fb      	str	r3, [r7, #28]
}
 800b8d8:	bf00      	nop
 800b8da:	bf00      	nop
 800b8dc:	e7fd      	b.n	800b8da <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b8de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8e4:	6850      	ldr	r0, [r2, #4]
 800b8e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8e8:	6892      	ldr	r2, [r2, #8]
 800b8ea:	4611      	mov	r1, r2
 800b8ec:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	f2c0 80ae 	blt.w	800ba52 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b8fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8fc:	695b      	ldr	r3, [r3, #20]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d004      	beq.n	800b90c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b904:	3304      	adds	r3, #4
 800b906:	4618      	mov	r0, r3
 800b908:	f7fd fe26 	bl	8009558 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b90c:	463b      	mov	r3, r7
 800b90e:	4618      	mov	r0, r3
 800b910:	f7ff ff6a 	bl	800b7e8 <prvSampleTimeNow>
 800b914:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2b09      	cmp	r3, #9
 800b91a:	f200 8097 	bhi.w	800ba4c <prvProcessReceivedCommands+0x1a0>
 800b91e:	a201      	add	r2, pc, #4	@ (adr r2, 800b924 <prvProcessReceivedCommands+0x78>)
 800b920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b924:	0800b94d 	.word	0x0800b94d
 800b928:	0800b94d 	.word	0x0800b94d
 800b92c:	0800b94d 	.word	0x0800b94d
 800b930:	0800b9c3 	.word	0x0800b9c3
 800b934:	0800b9d7 	.word	0x0800b9d7
 800b938:	0800ba23 	.word	0x0800ba23
 800b93c:	0800b94d 	.word	0x0800b94d
 800b940:	0800b94d 	.word	0x0800b94d
 800b944:	0800b9c3 	.word	0x0800b9c3
 800b948:	0800b9d7 	.word	0x0800b9d7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b94c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b94e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b952:	f043 0301 	orr.w	r3, r3, #1
 800b956:	b2da      	uxtb	r2, r3
 800b958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b95a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b95e:	68ba      	ldr	r2, [r7, #8]
 800b960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b962:	699b      	ldr	r3, [r3, #24]
 800b964:	18d1      	adds	r1, r2, r3
 800b966:	68bb      	ldr	r3, [r7, #8]
 800b968:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b96a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b96c:	f7ff ff5c 	bl	800b828 <prvInsertTimerInActiveList>
 800b970:	4603      	mov	r3, r0
 800b972:	2b00      	cmp	r3, #0
 800b974:	d06c      	beq.n	800ba50 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b978:	6a1b      	ldr	r3, [r3, #32]
 800b97a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b97c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b97e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b980:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b984:	f003 0304 	and.w	r3, r3, #4
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d061      	beq.n	800ba50 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b98c:	68ba      	ldr	r2, [r7, #8]
 800b98e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b990:	699b      	ldr	r3, [r3, #24]
 800b992:	441a      	add	r2, r3
 800b994:	2300      	movs	r3, #0
 800b996:	9300      	str	r3, [sp, #0]
 800b998:	2300      	movs	r3, #0
 800b99a:	2100      	movs	r1, #0
 800b99c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b99e:	f7ff fe01 	bl	800b5a4 <xTimerGenericCommand>
 800b9a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b9a4:	6a3b      	ldr	r3, [r7, #32]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d152      	bne.n	800ba50 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b9aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9ae:	f383 8811 	msr	BASEPRI, r3
 800b9b2:	f3bf 8f6f 	isb	sy
 800b9b6:	f3bf 8f4f 	dsb	sy
 800b9ba:	61bb      	str	r3, [r7, #24]
}
 800b9bc:	bf00      	nop
 800b9be:	bf00      	nop
 800b9c0:	e7fd      	b.n	800b9be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b9c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9c8:	f023 0301 	bic.w	r3, r3, #1
 800b9cc:	b2da      	uxtb	r2, r3
 800b9ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b9d4:	e03d      	b.n	800ba52 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b9d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9dc:	f043 0301 	orr.w	r3, r3, #1
 800b9e0:	b2da      	uxtb	r2, r3
 800b9e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b9e8:	68ba      	ldr	r2, [r7, #8]
 800b9ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9ec:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b9ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9f0:	699b      	ldr	r3, [r3, #24]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d10b      	bne.n	800ba0e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b9f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9fa:	f383 8811 	msr	BASEPRI, r3
 800b9fe:	f3bf 8f6f 	isb	sy
 800ba02:	f3bf 8f4f 	dsb	sy
 800ba06:	617b      	str	r3, [r7, #20]
}
 800ba08:	bf00      	nop
 800ba0a:	bf00      	nop
 800ba0c:	e7fd      	b.n	800ba0a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ba0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba10:	699a      	ldr	r2, [r3, #24]
 800ba12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba14:	18d1      	adds	r1, r2, r3
 800ba16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba1c:	f7ff ff04 	bl	800b828 <prvInsertTimerInActiveList>
					break;
 800ba20:	e017      	b.n	800ba52 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ba22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba28:	f003 0302 	and.w	r3, r3, #2
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d103      	bne.n	800ba38 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ba30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba32:	f000 fbe9 	bl	800c208 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ba36:	e00c      	b.n	800ba52 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ba38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba3e:	f023 0301 	bic.w	r3, r3, #1
 800ba42:	b2da      	uxtb	r2, r3
 800ba44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba46:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ba4a:	e002      	b.n	800ba52 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ba4c:	bf00      	nop
 800ba4e:	e000      	b.n	800ba52 <prvProcessReceivedCommands+0x1a6>
					break;
 800ba50:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ba52:	4b08      	ldr	r3, [pc, #32]	@ (800ba74 <prvProcessReceivedCommands+0x1c8>)
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	1d39      	adds	r1, r7, #4
 800ba58:	2200      	movs	r2, #0
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	f7fe f944 	bl	8009ce8 <xQueueReceive>
 800ba60:	4603      	mov	r3, r0
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	f47f af26 	bne.w	800b8b4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ba68:	bf00      	nop
 800ba6a:	bf00      	nop
 800ba6c:	3730      	adds	r7, #48	@ 0x30
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}
 800ba72:	bf00      	nop
 800ba74:	200030d8 	.word	0x200030d8

0800ba78 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b088      	sub	sp, #32
 800ba7c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ba7e:	e049      	b.n	800bb14 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ba80:	4b2e      	ldr	r3, [pc, #184]	@ (800bb3c <prvSwitchTimerLists+0xc4>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	68db      	ldr	r3, [r3, #12]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba8a:	4b2c      	ldr	r3, [pc, #176]	@ (800bb3c <prvSwitchTimerLists+0xc4>)
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	68db      	ldr	r3, [r3, #12]
 800ba90:	68db      	ldr	r3, [r3, #12]
 800ba92:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	3304      	adds	r3, #4
 800ba98:	4618      	mov	r0, r3
 800ba9a:	f7fd fd5d 	bl	8009558 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	6a1b      	ldr	r3, [r3, #32]
 800baa2:	68f8      	ldr	r0, [r7, #12]
 800baa4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800baac:	f003 0304 	and.w	r3, r3, #4
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d02f      	beq.n	800bb14 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	699b      	ldr	r3, [r3, #24]
 800bab8:	693a      	ldr	r2, [r7, #16]
 800baba:	4413      	add	r3, r2
 800babc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800babe:	68ba      	ldr	r2, [r7, #8]
 800bac0:	693b      	ldr	r3, [r7, #16]
 800bac2:	429a      	cmp	r2, r3
 800bac4:	d90e      	bls.n	800bae4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	68ba      	ldr	r2, [r7, #8]
 800baca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	68fa      	ldr	r2, [r7, #12]
 800bad0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bad2:	4b1a      	ldr	r3, [pc, #104]	@ (800bb3c <prvSwitchTimerLists+0xc4>)
 800bad4:	681a      	ldr	r2, [r3, #0]
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	3304      	adds	r3, #4
 800bada:	4619      	mov	r1, r3
 800badc:	4610      	mov	r0, r2
 800bade:	f7fd fd02 	bl	80094e6 <vListInsert>
 800bae2:	e017      	b.n	800bb14 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bae4:	2300      	movs	r3, #0
 800bae6:	9300      	str	r3, [sp, #0]
 800bae8:	2300      	movs	r3, #0
 800baea:	693a      	ldr	r2, [r7, #16]
 800baec:	2100      	movs	r1, #0
 800baee:	68f8      	ldr	r0, [r7, #12]
 800baf0:	f7ff fd58 	bl	800b5a4 <xTimerGenericCommand>
 800baf4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d10b      	bne.n	800bb14 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800bafc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb00:	f383 8811 	msr	BASEPRI, r3
 800bb04:	f3bf 8f6f 	isb	sy
 800bb08:	f3bf 8f4f 	dsb	sy
 800bb0c:	603b      	str	r3, [r7, #0]
}
 800bb0e:	bf00      	nop
 800bb10:	bf00      	nop
 800bb12:	e7fd      	b.n	800bb10 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bb14:	4b09      	ldr	r3, [pc, #36]	@ (800bb3c <prvSwitchTimerLists+0xc4>)
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d1b0      	bne.n	800ba80 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bb1e:	4b07      	ldr	r3, [pc, #28]	@ (800bb3c <prvSwitchTimerLists+0xc4>)
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bb24:	4b06      	ldr	r3, [pc, #24]	@ (800bb40 <prvSwitchTimerLists+0xc8>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	4a04      	ldr	r2, [pc, #16]	@ (800bb3c <prvSwitchTimerLists+0xc4>)
 800bb2a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bb2c:	4a04      	ldr	r2, [pc, #16]	@ (800bb40 <prvSwitchTimerLists+0xc8>)
 800bb2e:	697b      	ldr	r3, [r7, #20]
 800bb30:	6013      	str	r3, [r2, #0]
}
 800bb32:	bf00      	nop
 800bb34:	3718      	adds	r7, #24
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bd80      	pop	{r7, pc}
 800bb3a:	bf00      	nop
 800bb3c:	200030d0 	.word	0x200030d0
 800bb40:	200030d4 	.word	0x200030d4

0800bb44 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b082      	sub	sp, #8
 800bb48:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bb4a:	f000 f96d 	bl	800be28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bb4e:	4b15      	ldr	r3, [pc, #84]	@ (800bba4 <prvCheckForValidListAndQueue+0x60>)
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d120      	bne.n	800bb98 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bb56:	4814      	ldr	r0, [pc, #80]	@ (800bba8 <prvCheckForValidListAndQueue+0x64>)
 800bb58:	f7fd fc74 	bl	8009444 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bb5c:	4813      	ldr	r0, [pc, #76]	@ (800bbac <prvCheckForValidListAndQueue+0x68>)
 800bb5e:	f7fd fc71 	bl	8009444 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bb62:	4b13      	ldr	r3, [pc, #76]	@ (800bbb0 <prvCheckForValidListAndQueue+0x6c>)
 800bb64:	4a10      	ldr	r2, [pc, #64]	@ (800bba8 <prvCheckForValidListAndQueue+0x64>)
 800bb66:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bb68:	4b12      	ldr	r3, [pc, #72]	@ (800bbb4 <prvCheckForValidListAndQueue+0x70>)
 800bb6a:	4a10      	ldr	r2, [pc, #64]	@ (800bbac <prvCheckForValidListAndQueue+0x68>)
 800bb6c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bb6e:	2300      	movs	r3, #0
 800bb70:	9300      	str	r3, [sp, #0]
 800bb72:	4b11      	ldr	r3, [pc, #68]	@ (800bbb8 <prvCheckForValidListAndQueue+0x74>)
 800bb74:	4a11      	ldr	r2, [pc, #68]	@ (800bbbc <prvCheckForValidListAndQueue+0x78>)
 800bb76:	2110      	movs	r1, #16
 800bb78:	200a      	movs	r0, #10
 800bb7a:	f7fd fd81 	bl	8009680 <xQueueGenericCreateStatic>
 800bb7e:	4603      	mov	r3, r0
 800bb80:	4a08      	ldr	r2, [pc, #32]	@ (800bba4 <prvCheckForValidListAndQueue+0x60>)
 800bb82:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bb84:	4b07      	ldr	r3, [pc, #28]	@ (800bba4 <prvCheckForValidListAndQueue+0x60>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d005      	beq.n	800bb98 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bb8c:	4b05      	ldr	r3, [pc, #20]	@ (800bba4 <prvCheckForValidListAndQueue+0x60>)
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	490b      	ldr	r1, [pc, #44]	@ (800bbc0 <prvCheckForValidListAndQueue+0x7c>)
 800bb92:	4618      	mov	r0, r3
 800bb94:	f7fe fbc2 	bl	800a31c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bb98:	f000 f978 	bl	800be8c <vPortExitCritical>
}
 800bb9c:	bf00      	nop
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	bd80      	pop	{r7, pc}
 800bba2:	bf00      	nop
 800bba4:	200030d8 	.word	0x200030d8
 800bba8:	200030a8 	.word	0x200030a8
 800bbac:	200030bc 	.word	0x200030bc
 800bbb0:	200030d0 	.word	0x200030d0
 800bbb4:	200030d4 	.word	0x200030d4
 800bbb8:	20003184 	.word	0x20003184
 800bbbc:	200030e4 	.word	0x200030e4
 800bbc0:	08012c48 	.word	0x08012c48

0800bbc4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bbc4:	b480      	push	{r7}
 800bbc6:	b085      	sub	sp, #20
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	60f8      	str	r0, [r7, #12]
 800bbcc:	60b9      	str	r1, [r7, #8]
 800bbce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	3b04      	subs	r3, #4
 800bbd4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bbdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	3b04      	subs	r3, #4
 800bbe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	f023 0201 	bic.w	r2, r3, #1
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	3b04      	subs	r3, #4
 800bbf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bbf4:	4a0c      	ldr	r2, [pc, #48]	@ (800bc28 <pxPortInitialiseStack+0x64>)
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	3b14      	subs	r3, #20
 800bbfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bc00:	687a      	ldr	r2, [r7, #4]
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	3b04      	subs	r3, #4
 800bc0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	f06f 0202 	mvn.w	r2, #2
 800bc12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	3b20      	subs	r3, #32
 800bc18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bc1a:	68fb      	ldr	r3, [r7, #12]
}
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	3714      	adds	r7, #20
 800bc20:	46bd      	mov	sp, r7
 800bc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc26:	4770      	bx	lr
 800bc28:	0800bc2d 	.word	0x0800bc2d

0800bc2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	b085      	sub	sp, #20
 800bc30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bc32:	2300      	movs	r3, #0
 800bc34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bc36:	4b13      	ldr	r3, [pc, #76]	@ (800bc84 <prvTaskExitError+0x58>)
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc3e:	d00b      	beq.n	800bc58 <prvTaskExitError+0x2c>
	__asm volatile
 800bc40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc44:	f383 8811 	msr	BASEPRI, r3
 800bc48:	f3bf 8f6f 	isb	sy
 800bc4c:	f3bf 8f4f 	dsb	sy
 800bc50:	60fb      	str	r3, [r7, #12]
}
 800bc52:	bf00      	nop
 800bc54:	bf00      	nop
 800bc56:	e7fd      	b.n	800bc54 <prvTaskExitError+0x28>
	__asm volatile
 800bc58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc5c:	f383 8811 	msr	BASEPRI, r3
 800bc60:	f3bf 8f6f 	isb	sy
 800bc64:	f3bf 8f4f 	dsb	sy
 800bc68:	60bb      	str	r3, [r7, #8]
}
 800bc6a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bc6c:	bf00      	nop
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d0fc      	beq.n	800bc6e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bc74:	bf00      	nop
 800bc76:	bf00      	nop
 800bc78:	3714      	adds	r7, #20
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc80:	4770      	bx	lr
 800bc82:	bf00      	nop
 800bc84:	20000020 	.word	0x20000020
	...

0800bc90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bc90:	4b07      	ldr	r3, [pc, #28]	@ (800bcb0 <pxCurrentTCBConst2>)
 800bc92:	6819      	ldr	r1, [r3, #0]
 800bc94:	6808      	ldr	r0, [r1, #0]
 800bc96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc9a:	f380 8809 	msr	PSP, r0
 800bc9e:	f3bf 8f6f 	isb	sy
 800bca2:	f04f 0000 	mov.w	r0, #0
 800bca6:	f380 8811 	msr	BASEPRI, r0
 800bcaa:	4770      	bx	lr
 800bcac:	f3af 8000 	nop.w

0800bcb0 <pxCurrentTCBConst2>:
 800bcb0:	20002ba8 	.word	0x20002ba8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bcb4:	bf00      	nop
 800bcb6:	bf00      	nop

0800bcb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bcb8:	4808      	ldr	r0, [pc, #32]	@ (800bcdc <prvPortStartFirstTask+0x24>)
 800bcba:	6800      	ldr	r0, [r0, #0]
 800bcbc:	6800      	ldr	r0, [r0, #0]
 800bcbe:	f380 8808 	msr	MSP, r0
 800bcc2:	f04f 0000 	mov.w	r0, #0
 800bcc6:	f380 8814 	msr	CONTROL, r0
 800bcca:	b662      	cpsie	i
 800bccc:	b661      	cpsie	f
 800bcce:	f3bf 8f4f 	dsb	sy
 800bcd2:	f3bf 8f6f 	isb	sy
 800bcd6:	df00      	svc	0
 800bcd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bcda:	bf00      	nop
 800bcdc:	e000ed08 	.word	0xe000ed08

0800bce0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b086      	sub	sp, #24
 800bce4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bce6:	4b47      	ldr	r3, [pc, #284]	@ (800be04 <xPortStartScheduler+0x124>)
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	4a47      	ldr	r2, [pc, #284]	@ (800be08 <xPortStartScheduler+0x128>)
 800bcec:	4293      	cmp	r3, r2
 800bcee:	d10b      	bne.n	800bd08 <xPortStartScheduler+0x28>
	__asm volatile
 800bcf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcf4:	f383 8811 	msr	BASEPRI, r3
 800bcf8:	f3bf 8f6f 	isb	sy
 800bcfc:	f3bf 8f4f 	dsb	sy
 800bd00:	60fb      	str	r3, [r7, #12]
}
 800bd02:	bf00      	nop
 800bd04:	bf00      	nop
 800bd06:	e7fd      	b.n	800bd04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bd08:	4b3e      	ldr	r3, [pc, #248]	@ (800be04 <xPortStartScheduler+0x124>)
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	4a3f      	ldr	r2, [pc, #252]	@ (800be0c <xPortStartScheduler+0x12c>)
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d10b      	bne.n	800bd2a <xPortStartScheduler+0x4a>
	__asm volatile
 800bd12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd16:	f383 8811 	msr	BASEPRI, r3
 800bd1a:	f3bf 8f6f 	isb	sy
 800bd1e:	f3bf 8f4f 	dsb	sy
 800bd22:	613b      	str	r3, [r7, #16]
}
 800bd24:	bf00      	nop
 800bd26:	bf00      	nop
 800bd28:	e7fd      	b.n	800bd26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bd2a:	4b39      	ldr	r3, [pc, #228]	@ (800be10 <xPortStartScheduler+0x130>)
 800bd2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bd2e:	697b      	ldr	r3, [r7, #20]
 800bd30:	781b      	ldrb	r3, [r3, #0]
 800bd32:	b2db      	uxtb	r3, r3
 800bd34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bd36:	697b      	ldr	r3, [r7, #20]
 800bd38:	22ff      	movs	r2, #255	@ 0xff
 800bd3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bd3c:	697b      	ldr	r3, [r7, #20]
 800bd3e:	781b      	ldrb	r3, [r3, #0]
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bd44:	78fb      	ldrb	r3, [r7, #3]
 800bd46:	b2db      	uxtb	r3, r3
 800bd48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bd4c:	b2da      	uxtb	r2, r3
 800bd4e:	4b31      	ldr	r3, [pc, #196]	@ (800be14 <xPortStartScheduler+0x134>)
 800bd50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bd52:	4b31      	ldr	r3, [pc, #196]	@ (800be18 <xPortStartScheduler+0x138>)
 800bd54:	2207      	movs	r2, #7
 800bd56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd58:	e009      	b.n	800bd6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bd5a:	4b2f      	ldr	r3, [pc, #188]	@ (800be18 <xPortStartScheduler+0x138>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	3b01      	subs	r3, #1
 800bd60:	4a2d      	ldr	r2, [pc, #180]	@ (800be18 <xPortStartScheduler+0x138>)
 800bd62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bd64:	78fb      	ldrb	r3, [r7, #3]
 800bd66:	b2db      	uxtb	r3, r3
 800bd68:	005b      	lsls	r3, r3, #1
 800bd6a:	b2db      	uxtb	r3, r3
 800bd6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd6e:	78fb      	ldrb	r3, [r7, #3]
 800bd70:	b2db      	uxtb	r3, r3
 800bd72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd76:	2b80      	cmp	r3, #128	@ 0x80
 800bd78:	d0ef      	beq.n	800bd5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bd7a:	4b27      	ldr	r3, [pc, #156]	@ (800be18 <xPortStartScheduler+0x138>)
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	f1c3 0307 	rsb	r3, r3, #7
 800bd82:	2b04      	cmp	r3, #4
 800bd84:	d00b      	beq.n	800bd9e <xPortStartScheduler+0xbe>
	__asm volatile
 800bd86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd8a:	f383 8811 	msr	BASEPRI, r3
 800bd8e:	f3bf 8f6f 	isb	sy
 800bd92:	f3bf 8f4f 	dsb	sy
 800bd96:	60bb      	str	r3, [r7, #8]
}
 800bd98:	bf00      	nop
 800bd9a:	bf00      	nop
 800bd9c:	e7fd      	b.n	800bd9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bd9e:	4b1e      	ldr	r3, [pc, #120]	@ (800be18 <xPortStartScheduler+0x138>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	021b      	lsls	r3, r3, #8
 800bda4:	4a1c      	ldr	r2, [pc, #112]	@ (800be18 <xPortStartScheduler+0x138>)
 800bda6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bda8:	4b1b      	ldr	r3, [pc, #108]	@ (800be18 <xPortStartScheduler+0x138>)
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bdb0:	4a19      	ldr	r2, [pc, #100]	@ (800be18 <xPortStartScheduler+0x138>)
 800bdb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	b2da      	uxtb	r2, r3
 800bdb8:	697b      	ldr	r3, [r7, #20]
 800bdba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bdbc:	4b17      	ldr	r3, [pc, #92]	@ (800be1c <xPortStartScheduler+0x13c>)
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	4a16      	ldr	r2, [pc, #88]	@ (800be1c <xPortStartScheduler+0x13c>)
 800bdc2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bdc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bdc8:	4b14      	ldr	r3, [pc, #80]	@ (800be1c <xPortStartScheduler+0x13c>)
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	4a13      	ldr	r2, [pc, #76]	@ (800be1c <xPortStartScheduler+0x13c>)
 800bdce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bdd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bdd4:	f000 f8da 	bl	800bf8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bdd8:	4b11      	ldr	r3, [pc, #68]	@ (800be20 <xPortStartScheduler+0x140>)
 800bdda:	2200      	movs	r2, #0
 800bddc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bdde:	f000 f8f9 	bl	800bfd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bde2:	4b10      	ldr	r3, [pc, #64]	@ (800be24 <xPortStartScheduler+0x144>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	4a0f      	ldr	r2, [pc, #60]	@ (800be24 <xPortStartScheduler+0x144>)
 800bde8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bdec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bdee:	f7ff ff63 	bl	800bcb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bdf2:	f7fe ff2b 	bl	800ac4c <vTaskSwitchContext>
	prvTaskExitError();
 800bdf6:	f7ff ff19 	bl	800bc2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bdfa:	2300      	movs	r3, #0
}
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	3718      	adds	r7, #24
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}
 800be04:	e000ed00 	.word	0xe000ed00
 800be08:	410fc271 	.word	0x410fc271
 800be0c:	410fc270 	.word	0x410fc270
 800be10:	e000e400 	.word	0xe000e400
 800be14:	200031d4 	.word	0x200031d4
 800be18:	200031d8 	.word	0x200031d8
 800be1c:	e000ed20 	.word	0xe000ed20
 800be20:	20000020 	.word	0x20000020
 800be24:	e000ef34 	.word	0xe000ef34

0800be28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800be28:	b480      	push	{r7}
 800be2a:	b083      	sub	sp, #12
 800be2c:	af00      	add	r7, sp, #0
	__asm volatile
 800be2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be32:	f383 8811 	msr	BASEPRI, r3
 800be36:	f3bf 8f6f 	isb	sy
 800be3a:	f3bf 8f4f 	dsb	sy
 800be3e:	607b      	str	r3, [r7, #4]
}
 800be40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800be42:	4b10      	ldr	r3, [pc, #64]	@ (800be84 <vPortEnterCritical+0x5c>)
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	3301      	adds	r3, #1
 800be48:	4a0e      	ldr	r2, [pc, #56]	@ (800be84 <vPortEnterCritical+0x5c>)
 800be4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800be4c:	4b0d      	ldr	r3, [pc, #52]	@ (800be84 <vPortEnterCritical+0x5c>)
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	2b01      	cmp	r3, #1
 800be52:	d110      	bne.n	800be76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800be54:	4b0c      	ldr	r3, [pc, #48]	@ (800be88 <vPortEnterCritical+0x60>)
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	b2db      	uxtb	r3, r3
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d00b      	beq.n	800be76 <vPortEnterCritical+0x4e>
	__asm volatile
 800be5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be62:	f383 8811 	msr	BASEPRI, r3
 800be66:	f3bf 8f6f 	isb	sy
 800be6a:	f3bf 8f4f 	dsb	sy
 800be6e:	603b      	str	r3, [r7, #0]
}
 800be70:	bf00      	nop
 800be72:	bf00      	nop
 800be74:	e7fd      	b.n	800be72 <vPortEnterCritical+0x4a>
	}
}
 800be76:	bf00      	nop
 800be78:	370c      	adds	r7, #12
 800be7a:	46bd      	mov	sp, r7
 800be7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be80:	4770      	bx	lr
 800be82:	bf00      	nop
 800be84:	20000020 	.word	0x20000020
 800be88:	e000ed04 	.word	0xe000ed04

0800be8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800be8c:	b480      	push	{r7}
 800be8e:	b083      	sub	sp, #12
 800be90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800be92:	4b12      	ldr	r3, [pc, #72]	@ (800bedc <vPortExitCritical+0x50>)
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d10b      	bne.n	800beb2 <vPortExitCritical+0x26>
	__asm volatile
 800be9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be9e:	f383 8811 	msr	BASEPRI, r3
 800bea2:	f3bf 8f6f 	isb	sy
 800bea6:	f3bf 8f4f 	dsb	sy
 800beaa:	607b      	str	r3, [r7, #4]
}
 800beac:	bf00      	nop
 800beae:	bf00      	nop
 800beb0:	e7fd      	b.n	800beae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800beb2:	4b0a      	ldr	r3, [pc, #40]	@ (800bedc <vPortExitCritical+0x50>)
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	3b01      	subs	r3, #1
 800beb8:	4a08      	ldr	r2, [pc, #32]	@ (800bedc <vPortExitCritical+0x50>)
 800beba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bebc:	4b07      	ldr	r3, [pc, #28]	@ (800bedc <vPortExitCritical+0x50>)
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d105      	bne.n	800bed0 <vPortExitCritical+0x44>
 800bec4:	2300      	movs	r3, #0
 800bec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	f383 8811 	msr	BASEPRI, r3
}
 800bece:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bed0:	bf00      	nop
 800bed2:	370c      	adds	r7, #12
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr
 800bedc:	20000020 	.word	0x20000020

0800bee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bee0:	f3ef 8009 	mrs	r0, PSP
 800bee4:	f3bf 8f6f 	isb	sy
 800bee8:	4b15      	ldr	r3, [pc, #84]	@ (800bf40 <pxCurrentTCBConst>)
 800beea:	681a      	ldr	r2, [r3, #0]
 800beec:	f01e 0f10 	tst.w	lr, #16
 800bef0:	bf08      	it	eq
 800bef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800befa:	6010      	str	r0, [r2, #0]
 800befc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bf00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bf04:	f380 8811 	msr	BASEPRI, r0
 800bf08:	f3bf 8f4f 	dsb	sy
 800bf0c:	f3bf 8f6f 	isb	sy
 800bf10:	f7fe fe9c 	bl	800ac4c <vTaskSwitchContext>
 800bf14:	f04f 0000 	mov.w	r0, #0
 800bf18:	f380 8811 	msr	BASEPRI, r0
 800bf1c:	bc09      	pop	{r0, r3}
 800bf1e:	6819      	ldr	r1, [r3, #0]
 800bf20:	6808      	ldr	r0, [r1, #0]
 800bf22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf26:	f01e 0f10 	tst.w	lr, #16
 800bf2a:	bf08      	it	eq
 800bf2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bf30:	f380 8809 	msr	PSP, r0
 800bf34:	f3bf 8f6f 	isb	sy
 800bf38:	4770      	bx	lr
 800bf3a:	bf00      	nop
 800bf3c:	f3af 8000 	nop.w

0800bf40 <pxCurrentTCBConst>:
 800bf40:	20002ba8 	.word	0x20002ba8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bf44:	bf00      	nop
 800bf46:	bf00      	nop

0800bf48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b082      	sub	sp, #8
 800bf4c:	af00      	add	r7, sp, #0
	__asm volatile
 800bf4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf52:	f383 8811 	msr	BASEPRI, r3
 800bf56:	f3bf 8f6f 	isb	sy
 800bf5a:	f3bf 8f4f 	dsb	sy
 800bf5e:	607b      	str	r3, [r7, #4]
}
 800bf60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bf62:	f7fe fdb9 	bl	800aad8 <xTaskIncrementTick>
 800bf66:	4603      	mov	r3, r0
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d003      	beq.n	800bf74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bf6c:	4b06      	ldr	r3, [pc, #24]	@ (800bf88 <xPortSysTickHandler+0x40>)
 800bf6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf72:	601a      	str	r2, [r3, #0]
 800bf74:	2300      	movs	r3, #0
 800bf76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	f383 8811 	msr	BASEPRI, r3
}
 800bf7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bf80:	bf00      	nop
 800bf82:	3708      	adds	r7, #8
 800bf84:	46bd      	mov	sp, r7
 800bf86:	bd80      	pop	{r7, pc}
 800bf88:	e000ed04 	.word	0xe000ed04

0800bf8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bf8c:	b480      	push	{r7}
 800bf8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bf90:	4b0b      	ldr	r3, [pc, #44]	@ (800bfc0 <vPortSetupTimerInterrupt+0x34>)
 800bf92:	2200      	movs	r2, #0
 800bf94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bf96:	4b0b      	ldr	r3, [pc, #44]	@ (800bfc4 <vPortSetupTimerInterrupt+0x38>)
 800bf98:	2200      	movs	r2, #0
 800bf9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bf9c:	4b0a      	ldr	r3, [pc, #40]	@ (800bfc8 <vPortSetupTimerInterrupt+0x3c>)
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	4a0a      	ldr	r2, [pc, #40]	@ (800bfcc <vPortSetupTimerInterrupt+0x40>)
 800bfa2:	fba2 2303 	umull	r2, r3, r2, r3
 800bfa6:	099b      	lsrs	r3, r3, #6
 800bfa8:	4a09      	ldr	r2, [pc, #36]	@ (800bfd0 <vPortSetupTimerInterrupt+0x44>)
 800bfaa:	3b01      	subs	r3, #1
 800bfac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bfae:	4b04      	ldr	r3, [pc, #16]	@ (800bfc0 <vPortSetupTimerInterrupt+0x34>)
 800bfb0:	2207      	movs	r2, #7
 800bfb2:	601a      	str	r2, [r3, #0]
}
 800bfb4:	bf00      	nop
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfbc:	4770      	bx	lr
 800bfbe:	bf00      	nop
 800bfc0:	e000e010 	.word	0xe000e010
 800bfc4:	e000e018 	.word	0xe000e018
 800bfc8:	20000014 	.word	0x20000014
 800bfcc:	10624dd3 	.word	0x10624dd3
 800bfd0:	e000e014 	.word	0xe000e014

0800bfd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bfd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bfe4 <vPortEnableVFP+0x10>
 800bfd8:	6801      	ldr	r1, [r0, #0]
 800bfda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bfde:	6001      	str	r1, [r0, #0]
 800bfe0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bfe2:	bf00      	nop
 800bfe4:	e000ed88 	.word	0xe000ed88

0800bfe8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bfe8:	b480      	push	{r7}
 800bfea:	b085      	sub	sp, #20
 800bfec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bfee:	f3ef 8305 	mrs	r3, IPSR
 800bff2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	2b0f      	cmp	r3, #15
 800bff8:	d915      	bls.n	800c026 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bffa:	4a18      	ldr	r2, [pc, #96]	@ (800c05c <vPortValidateInterruptPriority+0x74>)
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	4413      	add	r3, r2
 800c000:	781b      	ldrb	r3, [r3, #0]
 800c002:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c004:	4b16      	ldr	r3, [pc, #88]	@ (800c060 <vPortValidateInterruptPriority+0x78>)
 800c006:	781b      	ldrb	r3, [r3, #0]
 800c008:	7afa      	ldrb	r2, [r7, #11]
 800c00a:	429a      	cmp	r2, r3
 800c00c:	d20b      	bcs.n	800c026 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c012:	f383 8811 	msr	BASEPRI, r3
 800c016:	f3bf 8f6f 	isb	sy
 800c01a:	f3bf 8f4f 	dsb	sy
 800c01e:	607b      	str	r3, [r7, #4]
}
 800c020:	bf00      	nop
 800c022:	bf00      	nop
 800c024:	e7fd      	b.n	800c022 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c026:	4b0f      	ldr	r3, [pc, #60]	@ (800c064 <vPortValidateInterruptPriority+0x7c>)
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c02e:	4b0e      	ldr	r3, [pc, #56]	@ (800c068 <vPortValidateInterruptPriority+0x80>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	429a      	cmp	r2, r3
 800c034:	d90b      	bls.n	800c04e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c03a:	f383 8811 	msr	BASEPRI, r3
 800c03e:	f3bf 8f6f 	isb	sy
 800c042:	f3bf 8f4f 	dsb	sy
 800c046:	603b      	str	r3, [r7, #0]
}
 800c048:	bf00      	nop
 800c04a:	bf00      	nop
 800c04c:	e7fd      	b.n	800c04a <vPortValidateInterruptPriority+0x62>
	}
 800c04e:	bf00      	nop
 800c050:	3714      	adds	r7, #20
 800c052:	46bd      	mov	sp, r7
 800c054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c058:	4770      	bx	lr
 800c05a:	bf00      	nop
 800c05c:	e000e3f0 	.word	0xe000e3f0
 800c060:	200031d4 	.word	0x200031d4
 800c064:	e000ed0c 	.word	0xe000ed0c
 800c068:	200031d8 	.word	0x200031d8

0800c06c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b08a      	sub	sp, #40	@ 0x28
 800c070:	af00      	add	r7, sp, #0
 800c072:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c074:	2300      	movs	r3, #0
 800c076:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c078:	f7fe fc72 	bl	800a960 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c07c:	4b5c      	ldr	r3, [pc, #368]	@ (800c1f0 <pvPortMalloc+0x184>)
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d101      	bne.n	800c088 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c084:	f000 f924 	bl	800c2d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c088:	4b5a      	ldr	r3, [pc, #360]	@ (800c1f4 <pvPortMalloc+0x188>)
 800c08a:	681a      	ldr	r2, [r3, #0]
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	4013      	ands	r3, r2
 800c090:	2b00      	cmp	r3, #0
 800c092:	f040 8095 	bne.w	800c1c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d01e      	beq.n	800c0da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c09c:	2208      	movs	r2, #8
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	4413      	add	r3, r2
 800c0a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f003 0307 	and.w	r3, r3, #7
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d015      	beq.n	800c0da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	f023 0307 	bic.w	r3, r3, #7
 800c0b4:	3308      	adds	r3, #8
 800c0b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	f003 0307 	and.w	r3, r3, #7
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d00b      	beq.n	800c0da <pvPortMalloc+0x6e>
	__asm volatile
 800c0c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0c6:	f383 8811 	msr	BASEPRI, r3
 800c0ca:	f3bf 8f6f 	isb	sy
 800c0ce:	f3bf 8f4f 	dsb	sy
 800c0d2:	617b      	str	r3, [r7, #20]
}
 800c0d4:	bf00      	nop
 800c0d6:	bf00      	nop
 800c0d8:	e7fd      	b.n	800c0d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d06f      	beq.n	800c1c0 <pvPortMalloc+0x154>
 800c0e0:	4b45      	ldr	r3, [pc, #276]	@ (800c1f8 <pvPortMalloc+0x18c>)
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	687a      	ldr	r2, [r7, #4]
 800c0e6:	429a      	cmp	r2, r3
 800c0e8:	d86a      	bhi.n	800c1c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c0ea:	4b44      	ldr	r3, [pc, #272]	@ (800c1fc <pvPortMalloc+0x190>)
 800c0ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c0ee:	4b43      	ldr	r3, [pc, #268]	@ (800c1fc <pvPortMalloc+0x190>)
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c0f4:	e004      	b.n	800c100 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c102:	685b      	ldr	r3, [r3, #4]
 800c104:	687a      	ldr	r2, [r7, #4]
 800c106:	429a      	cmp	r2, r3
 800c108:	d903      	bls.n	800c112 <pvPortMalloc+0xa6>
 800c10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d1f1      	bne.n	800c0f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c112:	4b37      	ldr	r3, [pc, #220]	@ (800c1f0 <pvPortMalloc+0x184>)
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c118:	429a      	cmp	r2, r3
 800c11a:	d051      	beq.n	800c1c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c11c:	6a3b      	ldr	r3, [r7, #32]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	2208      	movs	r2, #8
 800c122:	4413      	add	r3, r2
 800c124:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c128:	681a      	ldr	r2, [r3, #0]
 800c12a:	6a3b      	ldr	r3, [r7, #32]
 800c12c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c130:	685a      	ldr	r2, [r3, #4]
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	1ad2      	subs	r2, r2, r3
 800c136:	2308      	movs	r3, #8
 800c138:	005b      	lsls	r3, r3, #1
 800c13a:	429a      	cmp	r2, r3
 800c13c:	d920      	bls.n	800c180 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c13e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	4413      	add	r3, r2
 800c144:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c146:	69bb      	ldr	r3, [r7, #24]
 800c148:	f003 0307 	and.w	r3, r3, #7
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d00b      	beq.n	800c168 <pvPortMalloc+0xfc>
	__asm volatile
 800c150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c154:	f383 8811 	msr	BASEPRI, r3
 800c158:	f3bf 8f6f 	isb	sy
 800c15c:	f3bf 8f4f 	dsb	sy
 800c160:	613b      	str	r3, [r7, #16]
}
 800c162:	bf00      	nop
 800c164:	bf00      	nop
 800c166:	e7fd      	b.n	800c164 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c16a:	685a      	ldr	r2, [r3, #4]
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	1ad2      	subs	r2, r2, r3
 800c170:	69bb      	ldr	r3, [r7, #24]
 800c172:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c176:	687a      	ldr	r2, [r7, #4]
 800c178:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c17a:	69b8      	ldr	r0, [r7, #24]
 800c17c:	f000 f90a 	bl	800c394 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c180:	4b1d      	ldr	r3, [pc, #116]	@ (800c1f8 <pvPortMalloc+0x18c>)
 800c182:	681a      	ldr	r2, [r3, #0]
 800c184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c186:	685b      	ldr	r3, [r3, #4]
 800c188:	1ad3      	subs	r3, r2, r3
 800c18a:	4a1b      	ldr	r2, [pc, #108]	@ (800c1f8 <pvPortMalloc+0x18c>)
 800c18c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c18e:	4b1a      	ldr	r3, [pc, #104]	@ (800c1f8 <pvPortMalloc+0x18c>)
 800c190:	681a      	ldr	r2, [r3, #0]
 800c192:	4b1b      	ldr	r3, [pc, #108]	@ (800c200 <pvPortMalloc+0x194>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	429a      	cmp	r2, r3
 800c198:	d203      	bcs.n	800c1a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c19a:	4b17      	ldr	r3, [pc, #92]	@ (800c1f8 <pvPortMalloc+0x18c>)
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	4a18      	ldr	r2, [pc, #96]	@ (800c200 <pvPortMalloc+0x194>)
 800c1a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c1a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1a4:	685a      	ldr	r2, [r3, #4]
 800c1a6:	4b13      	ldr	r3, [pc, #76]	@ (800c1f4 <pvPortMalloc+0x188>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	431a      	orrs	r2, r3
 800c1ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c1b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c1b6:	4b13      	ldr	r3, [pc, #76]	@ (800c204 <pvPortMalloc+0x198>)
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	3301      	adds	r3, #1
 800c1bc:	4a11      	ldr	r2, [pc, #68]	@ (800c204 <pvPortMalloc+0x198>)
 800c1be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c1c0:	f7fe fbdc 	bl	800a97c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c1c4:	69fb      	ldr	r3, [r7, #28]
 800c1c6:	f003 0307 	and.w	r3, r3, #7
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d00b      	beq.n	800c1e6 <pvPortMalloc+0x17a>
	__asm volatile
 800c1ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1d2:	f383 8811 	msr	BASEPRI, r3
 800c1d6:	f3bf 8f6f 	isb	sy
 800c1da:	f3bf 8f4f 	dsb	sy
 800c1de:	60fb      	str	r3, [r7, #12]
}
 800c1e0:	bf00      	nop
 800c1e2:	bf00      	nop
 800c1e4:	e7fd      	b.n	800c1e2 <pvPortMalloc+0x176>
	return pvReturn;
 800c1e6:	69fb      	ldr	r3, [r7, #28]
}
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	3728      	adds	r7, #40	@ 0x28
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}
 800c1f0:	20006de4 	.word	0x20006de4
 800c1f4:	20006df8 	.word	0x20006df8
 800c1f8:	20006de8 	.word	0x20006de8
 800c1fc:	20006ddc 	.word	0x20006ddc
 800c200:	20006dec 	.word	0x20006dec
 800c204:	20006df0 	.word	0x20006df0

0800c208 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c208:	b580      	push	{r7, lr}
 800c20a:	b086      	sub	sp, #24
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d04f      	beq.n	800c2ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c21a:	2308      	movs	r3, #8
 800c21c:	425b      	negs	r3, r3
 800c21e:	697a      	ldr	r2, [r7, #20]
 800c220:	4413      	add	r3, r2
 800c222:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c224:	697b      	ldr	r3, [r7, #20]
 800c226:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c228:	693b      	ldr	r3, [r7, #16]
 800c22a:	685a      	ldr	r2, [r3, #4]
 800c22c:	4b25      	ldr	r3, [pc, #148]	@ (800c2c4 <vPortFree+0xbc>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	4013      	ands	r3, r2
 800c232:	2b00      	cmp	r3, #0
 800c234:	d10b      	bne.n	800c24e <vPortFree+0x46>
	__asm volatile
 800c236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c23a:	f383 8811 	msr	BASEPRI, r3
 800c23e:	f3bf 8f6f 	isb	sy
 800c242:	f3bf 8f4f 	dsb	sy
 800c246:	60fb      	str	r3, [r7, #12]
}
 800c248:	bf00      	nop
 800c24a:	bf00      	nop
 800c24c:	e7fd      	b.n	800c24a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c24e:	693b      	ldr	r3, [r7, #16]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d00b      	beq.n	800c26e <vPortFree+0x66>
	__asm volatile
 800c256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c25a:	f383 8811 	msr	BASEPRI, r3
 800c25e:	f3bf 8f6f 	isb	sy
 800c262:	f3bf 8f4f 	dsb	sy
 800c266:	60bb      	str	r3, [r7, #8]
}
 800c268:	bf00      	nop
 800c26a:	bf00      	nop
 800c26c:	e7fd      	b.n	800c26a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c26e:	693b      	ldr	r3, [r7, #16]
 800c270:	685a      	ldr	r2, [r3, #4]
 800c272:	4b14      	ldr	r3, [pc, #80]	@ (800c2c4 <vPortFree+0xbc>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	4013      	ands	r3, r2
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d01e      	beq.n	800c2ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d11a      	bne.n	800c2ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c284:	693b      	ldr	r3, [r7, #16]
 800c286:	685a      	ldr	r2, [r3, #4]
 800c288:	4b0e      	ldr	r3, [pc, #56]	@ (800c2c4 <vPortFree+0xbc>)
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	43db      	mvns	r3, r3
 800c28e:	401a      	ands	r2, r3
 800c290:	693b      	ldr	r3, [r7, #16]
 800c292:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c294:	f7fe fb64 	bl	800a960 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c298:	693b      	ldr	r3, [r7, #16]
 800c29a:	685a      	ldr	r2, [r3, #4]
 800c29c:	4b0a      	ldr	r3, [pc, #40]	@ (800c2c8 <vPortFree+0xc0>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	4413      	add	r3, r2
 800c2a2:	4a09      	ldr	r2, [pc, #36]	@ (800c2c8 <vPortFree+0xc0>)
 800c2a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c2a6:	6938      	ldr	r0, [r7, #16]
 800c2a8:	f000 f874 	bl	800c394 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c2ac:	4b07      	ldr	r3, [pc, #28]	@ (800c2cc <vPortFree+0xc4>)
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	3301      	adds	r3, #1
 800c2b2:	4a06      	ldr	r2, [pc, #24]	@ (800c2cc <vPortFree+0xc4>)
 800c2b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c2b6:	f7fe fb61 	bl	800a97c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c2ba:	bf00      	nop
 800c2bc:	3718      	adds	r7, #24
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	bd80      	pop	{r7, pc}
 800c2c2:	bf00      	nop
 800c2c4:	20006df8 	.word	0x20006df8
 800c2c8:	20006de8 	.word	0x20006de8
 800c2cc:	20006df4 	.word	0x20006df4

0800c2d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c2d0:	b480      	push	{r7}
 800c2d2:	b085      	sub	sp, #20
 800c2d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c2d6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c2da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c2dc:	4b27      	ldr	r3, [pc, #156]	@ (800c37c <prvHeapInit+0xac>)
 800c2de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	f003 0307 	and.w	r3, r3, #7
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d00c      	beq.n	800c304 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	3307      	adds	r3, #7
 800c2ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	f023 0307 	bic.w	r3, r3, #7
 800c2f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c2f8:	68ba      	ldr	r2, [r7, #8]
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	1ad3      	subs	r3, r2, r3
 800c2fe:	4a1f      	ldr	r2, [pc, #124]	@ (800c37c <prvHeapInit+0xac>)
 800c300:	4413      	add	r3, r2
 800c302:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c308:	4a1d      	ldr	r2, [pc, #116]	@ (800c380 <prvHeapInit+0xb0>)
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c30e:	4b1c      	ldr	r3, [pc, #112]	@ (800c380 <prvHeapInit+0xb0>)
 800c310:	2200      	movs	r2, #0
 800c312:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	68ba      	ldr	r2, [r7, #8]
 800c318:	4413      	add	r3, r2
 800c31a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c31c:	2208      	movs	r2, #8
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	1a9b      	subs	r3, r3, r2
 800c322:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	f023 0307 	bic.w	r3, r3, #7
 800c32a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	4a15      	ldr	r2, [pc, #84]	@ (800c384 <prvHeapInit+0xb4>)
 800c330:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c332:	4b14      	ldr	r3, [pc, #80]	@ (800c384 <prvHeapInit+0xb4>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	2200      	movs	r2, #0
 800c338:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c33a:	4b12      	ldr	r3, [pc, #72]	@ (800c384 <prvHeapInit+0xb4>)
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	2200      	movs	r2, #0
 800c340:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	68fa      	ldr	r2, [r7, #12]
 800c34a:	1ad2      	subs	r2, r2, r3
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c350:	4b0c      	ldr	r3, [pc, #48]	@ (800c384 <prvHeapInit+0xb4>)
 800c352:	681a      	ldr	r2, [r3, #0]
 800c354:	683b      	ldr	r3, [r7, #0]
 800c356:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c358:	683b      	ldr	r3, [r7, #0]
 800c35a:	685b      	ldr	r3, [r3, #4]
 800c35c:	4a0a      	ldr	r2, [pc, #40]	@ (800c388 <prvHeapInit+0xb8>)
 800c35e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	685b      	ldr	r3, [r3, #4]
 800c364:	4a09      	ldr	r2, [pc, #36]	@ (800c38c <prvHeapInit+0xbc>)
 800c366:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c368:	4b09      	ldr	r3, [pc, #36]	@ (800c390 <prvHeapInit+0xc0>)
 800c36a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c36e:	601a      	str	r2, [r3, #0]
}
 800c370:	bf00      	nop
 800c372:	3714      	adds	r7, #20
 800c374:	46bd      	mov	sp, r7
 800c376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37a:	4770      	bx	lr
 800c37c:	200031dc 	.word	0x200031dc
 800c380:	20006ddc 	.word	0x20006ddc
 800c384:	20006de4 	.word	0x20006de4
 800c388:	20006dec 	.word	0x20006dec
 800c38c:	20006de8 	.word	0x20006de8
 800c390:	20006df8 	.word	0x20006df8

0800c394 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c394:	b480      	push	{r7}
 800c396:	b085      	sub	sp, #20
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c39c:	4b28      	ldr	r3, [pc, #160]	@ (800c440 <prvInsertBlockIntoFreeList+0xac>)
 800c39e:	60fb      	str	r3, [r7, #12]
 800c3a0:	e002      	b.n	800c3a8 <prvInsertBlockIntoFreeList+0x14>
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	60fb      	str	r3, [r7, #12]
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	687a      	ldr	r2, [r7, #4]
 800c3ae:	429a      	cmp	r2, r3
 800c3b0:	d8f7      	bhi.n	800c3a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	685b      	ldr	r3, [r3, #4]
 800c3ba:	68ba      	ldr	r2, [r7, #8]
 800c3bc:	4413      	add	r3, r2
 800c3be:	687a      	ldr	r2, [r7, #4]
 800c3c0:	429a      	cmp	r2, r3
 800c3c2:	d108      	bne.n	800c3d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	685a      	ldr	r2, [r3, #4]
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	685b      	ldr	r3, [r3, #4]
 800c3cc:	441a      	add	r2, r3
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	685b      	ldr	r3, [r3, #4]
 800c3de:	68ba      	ldr	r2, [r7, #8]
 800c3e0:	441a      	add	r2, r3
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	429a      	cmp	r2, r3
 800c3e8:	d118      	bne.n	800c41c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	681a      	ldr	r2, [r3, #0]
 800c3ee:	4b15      	ldr	r3, [pc, #84]	@ (800c444 <prvInsertBlockIntoFreeList+0xb0>)
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	429a      	cmp	r2, r3
 800c3f4:	d00d      	beq.n	800c412 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	685a      	ldr	r2, [r3, #4]
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	685b      	ldr	r3, [r3, #4]
 800c400:	441a      	add	r2, r3
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	681a      	ldr	r2, [r3, #0]
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	601a      	str	r2, [r3, #0]
 800c410:	e008      	b.n	800c424 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c412:	4b0c      	ldr	r3, [pc, #48]	@ (800c444 <prvInsertBlockIntoFreeList+0xb0>)
 800c414:	681a      	ldr	r2, [r3, #0]
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	601a      	str	r2, [r3, #0]
 800c41a:	e003      	b.n	800c424 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	681a      	ldr	r2, [r3, #0]
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c424:	68fa      	ldr	r2, [r7, #12]
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	429a      	cmp	r2, r3
 800c42a:	d002      	beq.n	800c432 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	687a      	ldr	r2, [r7, #4]
 800c430:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c432:	bf00      	nop
 800c434:	3714      	adds	r7, #20
 800c436:	46bd      	mov	sp, r7
 800c438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43c:	4770      	bx	lr
 800c43e:	bf00      	nop
 800c440:	20006ddc 	.word	0x20006ddc
 800c444:	20006de4 	.word	0x20006de4

0800c448 <atof>:
 800c448:	2100      	movs	r1, #0
 800c44a:	f000 be09 	b.w	800d060 <strtod>

0800c44e <atoi>:
 800c44e:	220a      	movs	r2, #10
 800c450:	2100      	movs	r1, #0
 800c452:	f000 be8d 	b.w	800d170 <strtol>

0800c456 <sulp>:
 800c456:	b570      	push	{r4, r5, r6, lr}
 800c458:	4604      	mov	r4, r0
 800c45a:	460d      	mov	r5, r1
 800c45c:	ec45 4b10 	vmov	d0, r4, r5
 800c460:	4616      	mov	r6, r2
 800c462:	f004 fc39 	bl	8010cd8 <__ulp>
 800c466:	ec51 0b10 	vmov	r0, r1, d0
 800c46a:	b17e      	cbz	r6, 800c48c <sulp+0x36>
 800c46c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c470:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c474:	2b00      	cmp	r3, #0
 800c476:	dd09      	ble.n	800c48c <sulp+0x36>
 800c478:	051b      	lsls	r3, r3, #20
 800c47a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c47e:	2400      	movs	r4, #0
 800c480:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c484:	4622      	mov	r2, r4
 800c486:	462b      	mov	r3, r5
 800c488:	f7f4 f8ce 	bl	8000628 <__aeabi_dmul>
 800c48c:	ec41 0b10 	vmov	d0, r0, r1
 800c490:	bd70      	pop	{r4, r5, r6, pc}
 800c492:	0000      	movs	r0, r0
 800c494:	0000      	movs	r0, r0
	...

0800c498 <_strtod_l>:
 800c498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c49c:	b09f      	sub	sp, #124	@ 0x7c
 800c49e:	460c      	mov	r4, r1
 800c4a0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	921a      	str	r2, [sp, #104]	@ 0x68
 800c4a6:	9005      	str	r0, [sp, #20]
 800c4a8:	f04f 0a00 	mov.w	sl, #0
 800c4ac:	f04f 0b00 	mov.w	fp, #0
 800c4b0:	460a      	mov	r2, r1
 800c4b2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c4b4:	7811      	ldrb	r1, [r2, #0]
 800c4b6:	292b      	cmp	r1, #43	@ 0x2b
 800c4b8:	d04a      	beq.n	800c550 <_strtod_l+0xb8>
 800c4ba:	d838      	bhi.n	800c52e <_strtod_l+0x96>
 800c4bc:	290d      	cmp	r1, #13
 800c4be:	d832      	bhi.n	800c526 <_strtod_l+0x8e>
 800c4c0:	2908      	cmp	r1, #8
 800c4c2:	d832      	bhi.n	800c52a <_strtod_l+0x92>
 800c4c4:	2900      	cmp	r1, #0
 800c4c6:	d03b      	beq.n	800c540 <_strtod_l+0xa8>
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	920e      	str	r2, [sp, #56]	@ 0x38
 800c4cc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c4ce:	782a      	ldrb	r2, [r5, #0]
 800c4d0:	2a30      	cmp	r2, #48	@ 0x30
 800c4d2:	f040 80b2 	bne.w	800c63a <_strtod_l+0x1a2>
 800c4d6:	786a      	ldrb	r2, [r5, #1]
 800c4d8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c4dc:	2a58      	cmp	r2, #88	@ 0x58
 800c4de:	d16e      	bne.n	800c5be <_strtod_l+0x126>
 800c4e0:	9302      	str	r3, [sp, #8]
 800c4e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c4e4:	9301      	str	r3, [sp, #4]
 800c4e6:	ab1a      	add	r3, sp, #104	@ 0x68
 800c4e8:	9300      	str	r3, [sp, #0]
 800c4ea:	4a8f      	ldr	r2, [pc, #572]	@ (800c728 <_strtod_l+0x290>)
 800c4ec:	9805      	ldr	r0, [sp, #20]
 800c4ee:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c4f0:	a919      	add	r1, sp, #100	@ 0x64
 800c4f2:	f003 fc9f 	bl	800fe34 <__gethex>
 800c4f6:	f010 060f 	ands.w	r6, r0, #15
 800c4fa:	4604      	mov	r4, r0
 800c4fc:	d005      	beq.n	800c50a <_strtod_l+0x72>
 800c4fe:	2e06      	cmp	r6, #6
 800c500:	d128      	bne.n	800c554 <_strtod_l+0xbc>
 800c502:	3501      	adds	r5, #1
 800c504:	2300      	movs	r3, #0
 800c506:	9519      	str	r5, [sp, #100]	@ 0x64
 800c508:	930e      	str	r3, [sp, #56]	@ 0x38
 800c50a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	f040 858e 	bne.w	800d02e <_strtod_l+0xb96>
 800c512:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c514:	b1cb      	cbz	r3, 800c54a <_strtod_l+0xb2>
 800c516:	4652      	mov	r2, sl
 800c518:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c51c:	ec43 2b10 	vmov	d0, r2, r3
 800c520:	b01f      	add	sp, #124	@ 0x7c
 800c522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c526:	2920      	cmp	r1, #32
 800c528:	d1ce      	bne.n	800c4c8 <_strtod_l+0x30>
 800c52a:	3201      	adds	r2, #1
 800c52c:	e7c1      	b.n	800c4b2 <_strtod_l+0x1a>
 800c52e:	292d      	cmp	r1, #45	@ 0x2d
 800c530:	d1ca      	bne.n	800c4c8 <_strtod_l+0x30>
 800c532:	2101      	movs	r1, #1
 800c534:	910e      	str	r1, [sp, #56]	@ 0x38
 800c536:	1c51      	adds	r1, r2, #1
 800c538:	9119      	str	r1, [sp, #100]	@ 0x64
 800c53a:	7852      	ldrb	r2, [r2, #1]
 800c53c:	2a00      	cmp	r2, #0
 800c53e:	d1c5      	bne.n	800c4cc <_strtod_l+0x34>
 800c540:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c542:	9419      	str	r4, [sp, #100]	@ 0x64
 800c544:	2b00      	cmp	r3, #0
 800c546:	f040 8570 	bne.w	800d02a <_strtod_l+0xb92>
 800c54a:	4652      	mov	r2, sl
 800c54c:	465b      	mov	r3, fp
 800c54e:	e7e5      	b.n	800c51c <_strtod_l+0x84>
 800c550:	2100      	movs	r1, #0
 800c552:	e7ef      	b.n	800c534 <_strtod_l+0x9c>
 800c554:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c556:	b13a      	cbz	r2, 800c568 <_strtod_l+0xd0>
 800c558:	2135      	movs	r1, #53	@ 0x35
 800c55a:	a81c      	add	r0, sp, #112	@ 0x70
 800c55c:	f004 fcb6 	bl	8010ecc <__copybits>
 800c560:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c562:	9805      	ldr	r0, [sp, #20]
 800c564:	f004 f88c 	bl	8010680 <_Bfree>
 800c568:	3e01      	subs	r6, #1
 800c56a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c56c:	2e04      	cmp	r6, #4
 800c56e:	d806      	bhi.n	800c57e <_strtod_l+0xe6>
 800c570:	e8df f006 	tbb	[pc, r6]
 800c574:	201d0314 	.word	0x201d0314
 800c578:	14          	.byte	0x14
 800c579:	00          	.byte	0x00
 800c57a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c57e:	05e1      	lsls	r1, r4, #23
 800c580:	bf48      	it	mi
 800c582:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c586:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c58a:	0d1b      	lsrs	r3, r3, #20
 800c58c:	051b      	lsls	r3, r3, #20
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d1bb      	bne.n	800c50a <_strtod_l+0x72>
 800c592:	f002 fccf 	bl	800ef34 <__errno>
 800c596:	2322      	movs	r3, #34	@ 0x22
 800c598:	6003      	str	r3, [r0, #0]
 800c59a:	e7b6      	b.n	800c50a <_strtod_l+0x72>
 800c59c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c5a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c5a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c5a8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c5ac:	e7e7      	b.n	800c57e <_strtod_l+0xe6>
 800c5ae:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c730 <_strtod_l+0x298>
 800c5b2:	e7e4      	b.n	800c57e <_strtod_l+0xe6>
 800c5b4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c5b8:	f04f 3aff 	mov.w	sl, #4294967295
 800c5bc:	e7df      	b.n	800c57e <_strtod_l+0xe6>
 800c5be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c5c0:	1c5a      	adds	r2, r3, #1
 800c5c2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c5c4:	785b      	ldrb	r3, [r3, #1]
 800c5c6:	2b30      	cmp	r3, #48	@ 0x30
 800c5c8:	d0f9      	beq.n	800c5be <_strtod_l+0x126>
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d09d      	beq.n	800c50a <_strtod_l+0x72>
 800c5ce:	2301      	movs	r3, #1
 800c5d0:	2700      	movs	r7, #0
 800c5d2:	9308      	str	r3, [sp, #32]
 800c5d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c5d6:	930c      	str	r3, [sp, #48]	@ 0x30
 800c5d8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c5da:	46b9      	mov	r9, r7
 800c5dc:	220a      	movs	r2, #10
 800c5de:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c5e0:	7805      	ldrb	r5, [r0, #0]
 800c5e2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c5e6:	b2d9      	uxtb	r1, r3
 800c5e8:	2909      	cmp	r1, #9
 800c5ea:	d928      	bls.n	800c63e <_strtod_l+0x1a6>
 800c5ec:	494f      	ldr	r1, [pc, #316]	@ (800c72c <_strtod_l+0x294>)
 800c5ee:	2201      	movs	r2, #1
 800c5f0:	f001 fd06 	bl	800e000 <strncmp>
 800c5f4:	2800      	cmp	r0, #0
 800c5f6:	d032      	beq.n	800c65e <_strtod_l+0x1c6>
 800c5f8:	2000      	movs	r0, #0
 800c5fa:	462a      	mov	r2, r5
 800c5fc:	900a      	str	r0, [sp, #40]	@ 0x28
 800c5fe:	464d      	mov	r5, r9
 800c600:	4603      	mov	r3, r0
 800c602:	2a65      	cmp	r2, #101	@ 0x65
 800c604:	d001      	beq.n	800c60a <_strtod_l+0x172>
 800c606:	2a45      	cmp	r2, #69	@ 0x45
 800c608:	d114      	bne.n	800c634 <_strtod_l+0x19c>
 800c60a:	b91d      	cbnz	r5, 800c614 <_strtod_l+0x17c>
 800c60c:	9a08      	ldr	r2, [sp, #32]
 800c60e:	4302      	orrs	r2, r0
 800c610:	d096      	beq.n	800c540 <_strtod_l+0xa8>
 800c612:	2500      	movs	r5, #0
 800c614:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c616:	1c62      	adds	r2, r4, #1
 800c618:	9219      	str	r2, [sp, #100]	@ 0x64
 800c61a:	7862      	ldrb	r2, [r4, #1]
 800c61c:	2a2b      	cmp	r2, #43	@ 0x2b
 800c61e:	d07a      	beq.n	800c716 <_strtod_l+0x27e>
 800c620:	2a2d      	cmp	r2, #45	@ 0x2d
 800c622:	d07e      	beq.n	800c722 <_strtod_l+0x28a>
 800c624:	f04f 0c00 	mov.w	ip, #0
 800c628:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c62c:	2909      	cmp	r1, #9
 800c62e:	f240 8085 	bls.w	800c73c <_strtod_l+0x2a4>
 800c632:	9419      	str	r4, [sp, #100]	@ 0x64
 800c634:	f04f 0800 	mov.w	r8, #0
 800c638:	e0a5      	b.n	800c786 <_strtod_l+0x2ee>
 800c63a:	2300      	movs	r3, #0
 800c63c:	e7c8      	b.n	800c5d0 <_strtod_l+0x138>
 800c63e:	f1b9 0f08 	cmp.w	r9, #8
 800c642:	bfd8      	it	le
 800c644:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c646:	f100 0001 	add.w	r0, r0, #1
 800c64a:	bfda      	itte	le
 800c64c:	fb02 3301 	mlale	r3, r2, r1, r3
 800c650:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c652:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c656:	f109 0901 	add.w	r9, r9, #1
 800c65a:	9019      	str	r0, [sp, #100]	@ 0x64
 800c65c:	e7bf      	b.n	800c5de <_strtod_l+0x146>
 800c65e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c660:	1c5a      	adds	r2, r3, #1
 800c662:	9219      	str	r2, [sp, #100]	@ 0x64
 800c664:	785a      	ldrb	r2, [r3, #1]
 800c666:	f1b9 0f00 	cmp.w	r9, #0
 800c66a:	d03b      	beq.n	800c6e4 <_strtod_l+0x24c>
 800c66c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c66e:	464d      	mov	r5, r9
 800c670:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c674:	2b09      	cmp	r3, #9
 800c676:	d912      	bls.n	800c69e <_strtod_l+0x206>
 800c678:	2301      	movs	r3, #1
 800c67a:	e7c2      	b.n	800c602 <_strtod_l+0x16a>
 800c67c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c67e:	1c5a      	adds	r2, r3, #1
 800c680:	9219      	str	r2, [sp, #100]	@ 0x64
 800c682:	785a      	ldrb	r2, [r3, #1]
 800c684:	3001      	adds	r0, #1
 800c686:	2a30      	cmp	r2, #48	@ 0x30
 800c688:	d0f8      	beq.n	800c67c <_strtod_l+0x1e4>
 800c68a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c68e:	2b08      	cmp	r3, #8
 800c690:	f200 84d2 	bhi.w	800d038 <_strtod_l+0xba0>
 800c694:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c696:	900a      	str	r0, [sp, #40]	@ 0x28
 800c698:	2000      	movs	r0, #0
 800c69a:	930c      	str	r3, [sp, #48]	@ 0x30
 800c69c:	4605      	mov	r5, r0
 800c69e:	3a30      	subs	r2, #48	@ 0x30
 800c6a0:	f100 0301 	add.w	r3, r0, #1
 800c6a4:	d018      	beq.n	800c6d8 <_strtod_l+0x240>
 800c6a6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c6a8:	4419      	add	r1, r3
 800c6aa:	910a      	str	r1, [sp, #40]	@ 0x28
 800c6ac:	462e      	mov	r6, r5
 800c6ae:	f04f 0e0a 	mov.w	lr, #10
 800c6b2:	1c71      	adds	r1, r6, #1
 800c6b4:	eba1 0c05 	sub.w	ip, r1, r5
 800c6b8:	4563      	cmp	r3, ip
 800c6ba:	dc15      	bgt.n	800c6e8 <_strtod_l+0x250>
 800c6bc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c6c0:	182b      	adds	r3, r5, r0
 800c6c2:	2b08      	cmp	r3, #8
 800c6c4:	f105 0501 	add.w	r5, r5, #1
 800c6c8:	4405      	add	r5, r0
 800c6ca:	dc1a      	bgt.n	800c702 <_strtod_l+0x26a>
 800c6cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c6ce:	230a      	movs	r3, #10
 800c6d0:	fb03 2301 	mla	r3, r3, r1, r2
 800c6d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c6da:	1c51      	adds	r1, r2, #1
 800c6dc:	9119      	str	r1, [sp, #100]	@ 0x64
 800c6de:	7852      	ldrb	r2, [r2, #1]
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	e7c5      	b.n	800c670 <_strtod_l+0x1d8>
 800c6e4:	4648      	mov	r0, r9
 800c6e6:	e7ce      	b.n	800c686 <_strtod_l+0x1ee>
 800c6e8:	2e08      	cmp	r6, #8
 800c6ea:	dc05      	bgt.n	800c6f8 <_strtod_l+0x260>
 800c6ec:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c6ee:	fb0e f606 	mul.w	r6, lr, r6
 800c6f2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c6f4:	460e      	mov	r6, r1
 800c6f6:	e7dc      	b.n	800c6b2 <_strtod_l+0x21a>
 800c6f8:	2910      	cmp	r1, #16
 800c6fa:	bfd8      	it	le
 800c6fc:	fb0e f707 	mulle.w	r7, lr, r7
 800c700:	e7f8      	b.n	800c6f4 <_strtod_l+0x25c>
 800c702:	2b0f      	cmp	r3, #15
 800c704:	bfdc      	itt	le
 800c706:	230a      	movle	r3, #10
 800c708:	fb03 2707 	mlale	r7, r3, r7, r2
 800c70c:	e7e3      	b.n	800c6d6 <_strtod_l+0x23e>
 800c70e:	2300      	movs	r3, #0
 800c710:	930a      	str	r3, [sp, #40]	@ 0x28
 800c712:	2301      	movs	r3, #1
 800c714:	e77a      	b.n	800c60c <_strtod_l+0x174>
 800c716:	f04f 0c00 	mov.w	ip, #0
 800c71a:	1ca2      	adds	r2, r4, #2
 800c71c:	9219      	str	r2, [sp, #100]	@ 0x64
 800c71e:	78a2      	ldrb	r2, [r4, #2]
 800c720:	e782      	b.n	800c628 <_strtod_l+0x190>
 800c722:	f04f 0c01 	mov.w	ip, #1
 800c726:	e7f8      	b.n	800c71a <_strtod_l+0x282>
 800c728:	080130fc 	.word	0x080130fc
 800c72c:	08012d84 	.word	0x08012d84
 800c730:	7ff00000 	.word	0x7ff00000
 800c734:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c736:	1c51      	adds	r1, r2, #1
 800c738:	9119      	str	r1, [sp, #100]	@ 0x64
 800c73a:	7852      	ldrb	r2, [r2, #1]
 800c73c:	2a30      	cmp	r2, #48	@ 0x30
 800c73e:	d0f9      	beq.n	800c734 <_strtod_l+0x29c>
 800c740:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c744:	2908      	cmp	r1, #8
 800c746:	f63f af75 	bhi.w	800c634 <_strtod_l+0x19c>
 800c74a:	3a30      	subs	r2, #48	@ 0x30
 800c74c:	9209      	str	r2, [sp, #36]	@ 0x24
 800c74e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c750:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c752:	f04f 080a 	mov.w	r8, #10
 800c756:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c758:	1c56      	adds	r6, r2, #1
 800c75a:	9619      	str	r6, [sp, #100]	@ 0x64
 800c75c:	7852      	ldrb	r2, [r2, #1]
 800c75e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c762:	f1be 0f09 	cmp.w	lr, #9
 800c766:	d939      	bls.n	800c7dc <_strtod_l+0x344>
 800c768:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c76a:	1a76      	subs	r6, r6, r1
 800c76c:	2e08      	cmp	r6, #8
 800c76e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c772:	dc03      	bgt.n	800c77c <_strtod_l+0x2e4>
 800c774:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c776:	4588      	cmp	r8, r1
 800c778:	bfa8      	it	ge
 800c77a:	4688      	movge	r8, r1
 800c77c:	f1bc 0f00 	cmp.w	ip, #0
 800c780:	d001      	beq.n	800c786 <_strtod_l+0x2ee>
 800c782:	f1c8 0800 	rsb	r8, r8, #0
 800c786:	2d00      	cmp	r5, #0
 800c788:	d14e      	bne.n	800c828 <_strtod_l+0x390>
 800c78a:	9908      	ldr	r1, [sp, #32]
 800c78c:	4308      	orrs	r0, r1
 800c78e:	f47f aebc 	bne.w	800c50a <_strtod_l+0x72>
 800c792:	2b00      	cmp	r3, #0
 800c794:	f47f aed4 	bne.w	800c540 <_strtod_l+0xa8>
 800c798:	2a69      	cmp	r2, #105	@ 0x69
 800c79a:	d028      	beq.n	800c7ee <_strtod_l+0x356>
 800c79c:	dc25      	bgt.n	800c7ea <_strtod_l+0x352>
 800c79e:	2a49      	cmp	r2, #73	@ 0x49
 800c7a0:	d025      	beq.n	800c7ee <_strtod_l+0x356>
 800c7a2:	2a4e      	cmp	r2, #78	@ 0x4e
 800c7a4:	f47f aecc 	bne.w	800c540 <_strtod_l+0xa8>
 800c7a8:	499a      	ldr	r1, [pc, #616]	@ (800ca14 <_strtod_l+0x57c>)
 800c7aa:	a819      	add	r0, sp, #100	@ 0x64
 800c7ac:	f003 fd64 	bl	8010278 <__match>
 800c7b0:	2800      	cmp	r0, #0
 800c7b2:	f43f aec5 	beq.w	800c540 <_strtod_l+0xa8>
 800c7b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c7b8:	781b      	ldrb	r3, [r3, #0]
 800c7ba:	2b28      	cmp	r3, #40	@ 0x28
 800c7bc:	d12e      	bne.n	800c81c <_strtod_l+0x384>
 800c7be:	4996      	ldr	r1, [pc, #600]	@ (800ca18 <_strtod_l+0x580>)
 800c7c0:	aa1c      	add	r2, sp, #112	@ 0x70
 800c7c2:	a819      	add	r0, sp, #100	@ 0x64
 800c7c4:	f003 fd6c 	bl	80102a0 <__hexnan>
 800c7c8:	2805      	cmp	r0, #5
 800c7ca:	d127      	bne.n	800c81c <_strtod_l+0x384>
 800c7cc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c7ce:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c7d2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c7d6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c7da:	e696      	b.n	800c50a <_strtod_l+0x72>
 800c7dc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c7de:	fb08 2101 	mla	r1, r8, r1, r2
 800c7e2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c7e6:	9209      	str	r2, [sp, #36]	@ 0x24
 800c7e8:	e7b5      	b.n	800c756 <_strtod_l+0x2be>
 800c7ea:	2a6e      	cmp	r2, #110	@ 0x6e
 800c7ec:	e7da      	b.n	800c7a4 <_strtod_l+0x30c>
 800c7ee:	498b      	ldr	r1, [pc, #556]	@ (800ca1c <_strtod_l+0x584>)
 800c7f0:	a819      	add	r0, sp, #100	@ 0x64
 800c7f2:	f003 fd41 	bl	8010278 <__match>
 800c7f6:	2800      	cmp	r0, #0
 800c7f8:	f43f aea2 	beq.w	800c540 <_strtod_l+0xa8>
 800c7fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c7fe:	4988      	ldr	r1, [pc, #544]	@ (800ca20 <_strtod_l+0x588>)
 800c800:	3b01      	subs	r3, #1
 800c802:	a819      	add	r0, sp, #100	@ 0x64
 800c804:	9319      	str	r3, [sp, #100]	@ 0x64
 800c806:	f003 fd37 	bl	8010278 <__match>
 800c80a:	b910      	cbnz	r0, 800c812 <_strtod_l+0x37a>
 800c80c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c80e:	3301      	adds	r3, #1
 800c810:	9319      	str	r3, [sp, #100]	@ 0x64
 800c812:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ca30 <_strtod_l+0x598>
 800c816:	f04f 0a00 	mov.w	sl, #0
 800c81a:	e676      	b.n	800c50a <_strtod_l+0x72>
 800c81c:	4881      	ldr	r0, [pc, #516]	@ (800ca24 <_strtod_l+0x58c>)
 800c81e:	f002 fbcf 	bl	800efc0 <nan>
 800c822:	ec5b ab10 	vmov	sl, fp, d0
 800c826:	e670      	b.n	800c50a <_strtod_l+0x72>
 800c828:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c82a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c82c:	eba8 0303 	sub.w	r3, r8, r3
 800c830:	f1b9 0f00 	cmp.w	r9, #0
 800c834:	bf08      	it	eq
 800c836:	46a9      	moveq	r9, r5
 800c838:	2d10      	cmp	r5, #16
 800c83a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c83c:	462c      	mov	r4, r5
 800c83e:	bfa8      	it	ge
 800c840:	2410      	movge	r4, #16
 800c842:	f7f3 fe77 	bl	8000534 <__aeabi_ui2d>
 800c846:	2d09      	cmp	r5, #9
 800c848:	4682      	mov	sl, r0
 800c84a:	468b      	mov	fp, r1
 800c84c:	dc13      	bgt.n	800c876 <_strtod_l+0x3de>
 800c84e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c850:	2b00      	cmp	r3, #0
 800c852:	f43f ae5a 	beq.w	800c50a <_strtod_l+0x72>
 800c856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c858:	dd78      	ble.n	800c94c <_strtod_l+0x4b4>
 800c85a:	2b16      	cmp	r3, #22
 800c85c:	dc5f      	bgt.n	800c91e <_strtod_l+0x486>
 800c85e:	4972      	ldr	r1, [pc, #456]	@ (800ca28 <_strtod_l+0x590>)
 800c860:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c864:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c868:	4652      	mov	r2, sl
 800c86a:	465b      	mov	r3, fp
 800c86c:	f7f3 fedc 	bl	8000628 <__aeabi_dmul>
 800c870:	4682      	mov	sl, r0
 800c872:	468b      	mov	fp, r1
 800c874:	e649      	b.n	800c50a <_strtod_l+0x72>
 800c876:	4b6c      	ldr	r3, [pc, #432]	@ (800ca28 <_strtod_l+0x590>)
 800c878:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c87c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c880:	f7f3 fed2 	bl	8000628 <__aeabi_dmul>
 800c884:	4682      	mov	sl, r0
 800c886:	4638      	mov	r0, r7
 800c888:	468b      	mov	fp, r1
 800c88a:	f7f3 fe53 	bl	8000534 <__aeabi_ui2d>
 800c88e:	4602      	mov	r2, r0
 800c890:	460b      	mov	r3, r1
 800c892:	4650      	mov	r0, sl
 800c894:	4659      	mov	r1, fp
 800c896:	f7f3 fd11 	bl	80002bc <__adddf3>
 800c89a:	2d0f      	cmp	r5, #15
 800c89c:	4682      	mov	sl, r0
 800c89e:	468b      	mov	fp, r1
 800c8a0:	ddd5      	ble.n	800c84e <_strtod_l+0x3b6>
 800c8a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8a4:	1b2c      	subs	r4, r5, r4
 800c8a6:	441c      	add	r4, r3
 800c8a8:	2c00      	cmp	r4, #0
 800c8aa:	f340 8093 	ble.w	800c9d4 <_strtod_l+0x53c>
 800c8ae:	f014 030f 	ands.w	r3, r4, #15
 800c8b2:	d00a      	beq.n	800c8ca <_strtod_l+0x432>
 800c8b4:	495c      	ldr	r1, [pc, #368]	@ (800ca28 <_strtod_l+0x590>)
 800c8b6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c8ba:	4652      	mov	r2, sl
 800c8bc:	465b      	mov	r3, fp
 800c8be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8c2:	f7f3 feb1 	bl	8000628 <__aeabi_dmul>
 800c8c6:	4682      	mov	sl, r0
 800c8c8:	468b      	mov	fp, r1
 800c8ca:	f034 040f 	bics.w	r4, r4, #15
 800c8ce:	d073      	beq.n	800c9b8 <_strtod_l+0x520>
 800c8d0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c8d4:	dd49      	ble.n	800c96a <_strtod_l+0x4d2>
 800c8d6:	2400      	movs	r4, #0
 800c8d8:	46a0      	mov	r8, r4
 800c8da:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c8dc:	46a1      	mov	r9, r4
 800c8de:	9a05      	ldr	r2, [sp, #20]
 800c8e0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ca30 <_strtod_l+0x598>
 800c8e4:	2322      	movs	r3, #34	@ 0x22
 800c8e6:	6013      	str	r3, [r2, #0]
 800c8e8:	f04f 0a00 	mov.w	sl, #0
 800c8ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	f43f ae0b 	beq.w	800c50a <_strtod_l+0x72>
 800c8f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c8f6:	9805      	ldr	r0, [sp, #20]
 800c8f8:	f003 fec2 	bl	8010680 <_Bfree>
 800c8fc:	9805      	ldr	r0, [sp, #20]
 800c8fe:	4649      	mov	r1, r9
 800c900:	f003 febe 	bl	8010680 <_Bfree>
 800c904:	9805      	ldr	r0, [sp, #20]
 800c906:	4641      	mov	r1, r8
 800c908:	f003 feba 	bl	8010680 <_Bfree>
 800c90c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c90e:	9805      	ldr	r0, [sp, #20]
 800c910:	f003 feb6 	bl	8010680 <_Bfree>
 800c914:	9805      	ldr	r0, [sp, #20]
 800c916:	4621      	mov	r1, r4
 800c918:	f003 feb2 	bl	8010680 <_Bfree>
 800c91c:	e5f5      	b.n	800c50a <_strtod_l+0x72>
 800c91e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c920:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c924:	4293      	cmp	r3, r2
 800c926:	dbbc      	blt.n	800c8a2 <_strtod_l+0x40a>
 800c928:	4c3f      	ldr	r4, [pc, #252]	@ (800ca28 <_strtod_l+0x590>)
 800c92a:	f1c5 050f 	rsb	r5, r5, #15
 800c92e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c932:	4652      	mov	r2, sl
 800c934:	465b      	mov	r3, fp
 800c936:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c93a:	f7f3 fe75 	bl	8000628 <__aeabi_dmul>
 800c93e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c940:	1b5d      	subs	r5, r3, r5
 800c942:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c946:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c94a:	e78f      	b.n	800c86c <_strtod_l+0x3d4>
 800c94c:	3316      	adds	r3, #22
 800c94e:	dba8      	blt.n	800c8a2 <_strtod_l+0x40a>
 800c950:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c952:	eba3 0808 	sub.w	r8, r3, r8
 800c956:	4b34      	ldr	r3, [pc, #208]	@ (800ca28 <_strtod_l+0x590>)
 800c958:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c95c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c960:	4650      	mov	r0, sl
 800c962:	4659      	mov	r1, fp
 800c964:	f7f3 ff8a 	bl	800087c <__aeabi_ddiv>
 800c968:	e782      	b.n	800c870 <_strtod_l+0x3d8>
 800c96a:	2300      	movs	r3, #0
 800c96c:	4f2f      	ldr	r7, [pc, #188]	@ (800ca2c <_strtod_l+0x594>)
 800c96e:	1124      	asrs	r4, r4, #4
 800c970:	4650      	mov	r0, sl
 800c972:	4659      	mov	r1, fp
 800c974:	461e      	mov	r6, r3
 800c976:	2c01      	cmp	r4, #1
 800c978:	dc21      	bgt.n	800c9be <_strtod_l+0x526>
 800c97a:	b10b      	cbz	r3, 800c980 <_strtod_l+0x4e8>
 800c97c:	4682      	mov	sl, r0
 800c97e:	468b      	mov	fp, r1
 800c980:	492a      	ldr	r1, [pc, #168]	@ (800ca2c <_strtod_l+0x594>)
 800c982:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c986:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c98a:	4652      	mov	r2, sl
 800c98c:	465b      	mov	r3, fp
 800c98e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c992:	f7f3 fe49 	bl	8000628 <__aeabi_dmul>
 800c996:	4b26      	ldr	r3, [pc, #152]	@ (800ca30 <_strtod_l+0x598>)
 800c998:	460a      	mov	r2, r1
 800c99a:	400b      	ands	r3, r1
 800c99c:	4925      	ldr	r1, [pc, #148]	@ (800ca34 <_strtod_l+0x59c>)
 800c99e:	428b      	cmp	r3, r1
 800c9a0:	4682      	mov	sl, r0
 800c9a2:	d898      	bhi.n	800c8d6 <_strtod_l+0x43e>
 800c9a4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c9a8:	428b      	cmp	r3, r1
 800c9aa:	bf86      	itte	hi
 800c9ac:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ca38 <_strtod_l+0x5a0>
 800c9b0:	f04f 3aff 	movhi.w	sl, #4294967295
 800c9b4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	9308      	str	r3, [sp, #32]
 800c9bc:	e076      	b.n	800caac <_strtod_l+0x614>
 800c9be:	07e2      	lsls	r2, r4, #31
 800c9c0:	d504      	bpl.n	800c9cc <_strtod_l+0x534>
 800c9c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c9c6:	f7f3 fe2f 	bl	8000628 <__aeabi_dmul>
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	3601      	adds	r6, #1
 800c9ce:	1064      	asrs	r4, r4, #1
 800c9d0:	3708      	adds	r7, #8
 800c9d2:	e7d0      	b.n	800c976 <_strtod_l+0x4de>
 800c9d4:	d0f0      	beq.n	800c9b8 <_strtod_l+0x520>
 800c9d6:	4264      	negs	r4, r4
 800c9d8:	f014 020f 	ands.w	r2, r4, #15
 800c9dc:	d00a      	beq.n	800c9f4 <_strtod_l+0x55c>
 800c9de:	4b12      	ldr	r3, [pc, #72]	@ (800ca28 <_strtod_l+0x590>)
 800c9e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c9e4:	4650      	mov	r0, sl
 800c9e6:	4659      	mov	r1, fp
 800c9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ec:	f7f3 ff46 	bl	800087c <__aeabi_ddiv>
 800c9f0:	4682      	mov	sl, r0
 800c9f2:	468b      	mov	fp, r1
 800c9f4:	1124      	asrs	r4, r4, #4
 800c9f6:	d0df      	beq.n	800c9b8 <_strtod_l+0x520>
 800c9f8:	2c1f      	cmp	r4, #31
 800c9fa:	dd1f      	ble.n	800ca3c <_strtod_l+0x5a4>
 800c9fc:	2400      	movs	r4, #0
 800c9fe:	46a0      	mov	r8, r4
 800ca00:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ca02:	46a1      	mov	r9, r4
 800ca04:	9a05      	ldr	r2, [sp, #20]
 800ca06:	2322      	movs	r3, #34	@ 0x22
 800ca08:	f04f 0a00 	mov.w	sl, #0
 800ca0c:	f04f 0b00 	mov.w	fp, #0
 800ca10:	6013      	str	r3, [r2, #0]
 800ca12:	e76b      	b.n	800c8ec <_strtod_l+0x454>
 800ca14:	08012d93 	.word	0x08012d93
 800ca18:	080130e8 	.word	0x080130e8
 800ca1c:	08012d8b 	.word	0x08012d8b
 800ca20:	08012f17 	.word	0x08012f17
 800ca24:	080130e7 	.word	0x080130e7
 800ca28:	08013330 	.word	0x08013330
 800ca2c:	08013308 	.word	0x08013308
 800ca30:	7ff00000 	.word	0x7ff00000
 800ca34:	7ca00000 	.word	0x7ca00000
 800ca38:	7fefffff 	.word	0x7fefffff
 800ca3c:	f014 0310 	ands.w	r3, r4, #16
 800ca40:	bf18      	it	ne
 800ca42:	236a      	movne	r3, #106	@ 0x6a
 800ca44:	4ea9      	ldr	r6, [pc, #676]	@ (800ccec <_strtod_l+0x854>)
 800ca46:	9308      	str	r3, [sp, #32]
 800ca48:	4650      	mov	r0, sl
 800ca4a:	4659      	mov	r1, fp
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	07e7      	lsls	r7, r4, #31
 800ca50:	d504      	bpl.n	800ca5c <_strtod_l+0x5c4>
 800ca52:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ca56:	f7f3 fde7 	bl	8000628 <__aeabi_dmul>
 800ca5a:	2301      	movs	r3, #1
 800ca5c:	1064      	asrs	r4, r4, #1
 800ca5e:	f106 0608 	add.w	r6, r6, #8
 800ca62:	d1f4      	bne.n	800ca4e <_strtod_l+0x5b6>
 800ca64:	b10b      	cbz	r3, 800ca6a <_strtod_l+0x5d2>
 800ca66:	4682      	mov	sl, r0
 800ca68:	468b      	mov	fp, r1
 800ca6a:	9b08      	ldr	r3, [sp, #32]
 800ca6c:	b1b3      	cbz	r3, 800ca9c <_strtod_l+0x604>
 800ca6e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ca72:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	4659      	mov	r1, fp
 800ca7a:	dd0f      	ble.n	800ca9c <_strtod_l+0x604>
 800ca7c:	2b1f      	cmp	r3, #31
 800ca7e:	dd56      	ble.n	800cb2e <_strtod_l+0x696>
 800ca80:	2b34      	cmp	r3, #52	@ 0x34
 800ca82:	bfde      	ittt	le
 800ca84:	f04f 33ff 	movle.w	r3, #4294967295
 800ca88:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ca8c:	4093      	lslle	r3, r2
 800ca8e:	f04f 0a00 	mov.w	sl, #0
 800ca92:	bfcc      	ite	gt
 800ca94:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ca98:	ea03 0b01 	andle.w	fp, r3, r1
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	2300      	movs	r3, #0
 800caa0:	4650      	mov	r0, sl
 800caa2:	4659      	mov	r1, fp
 800caa4:	f7f4 f828 	bl	8000af8 <__aeabi_dcmpeq>
 800caa8:	2800      	cmp	r0, #0
 800caaa:	d1a7      	bne.n	800c9fc <_strtod_l+0x564>
 800caac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800caae:	9300      	str	r3, [sp, #0]
 800cab0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cab2:	9805      	ldr	r0, [sp, #20]
 800cab4:	462b      	mov	r3, r5
 800cab6:	464a      	mov	r2, r9
 800cab8:	f003 fe4a 	bl	8010750 <__s2b>
 800cabc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800cabe:	2800      	cmp	r0, #0
 800cac0:	f43f af09 	beq.w	800c8d6 <_strtod_l+0x43e>
 800cac4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cac6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cac8:	2a00      	cmp	r2, #0
 800caca:	eba3 0308 	sub.w	r3, r3, r8
 800cace:	bfa8      	it	ge
 800cad0:	2300      	movge	r3, #0
 800cad2:	9312      	str	r3, [sp, #72]	@ 0x48
 800cad4:	2400      	movs	r4, #0
 800cad6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cada:	9316      	str	r3, [sp, #88]	@ 0x58
 800cadc:	46a0      	mov	r8, r4
 800cade:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cae0:	9805      	ldr	r0, [sp, #20]
 800cae2:	6859      	ldr	r1, [r3, #4]
 800cae4:	f003 fd8c 	bl	8010600 <_Balloc>
 800cae8:	4681      	mov	r9, r0
 800caea:	2800      	cmp	r0, #0
 800caec:	f43f aef7 	beq.w	800c8de <_strtod_l+0x446>
 800caf0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800caf2:	691a      	ldr	r2, [r3, #16]
 800caf4:	3202      	adds	r2, #2
 800caf6:	f103 010c 	add.w	r1, r3, #12
 800cafa:	0092      	lsls	r2, r2, #2
 800cafc:	300c      	adds	r0, #12
 800cafe:	f002 fa50 	bl	800efa2 <memcpy>
 800cb02:	ec4b ab10 	vmov	d0, sl, fp
 800cb06:	9805      	ldr	r0, [sp, #20]
 800cb08:	aa1c      	add	r2, sp, #112	@ 0x70
 800cb0a:	a91b      	add	r1, sp, #108	@ 0x6c
 800cb0c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cb10:	f004 f952 	bl	8010db8 <__d2b>
 800cb14:	901a      	str	r0, [sp, #104]	@ 0x68
 800cb16:	2800      	cmp	r0, #0
 800cb18:	f43f aee1 	beq.w	800c8de <_strtod_l+0x446>
 800cb1c:	9805      	ldr	r0, [sp, #20]
 800cb1e:	2101      	movs	r1, #1
 800cb20:	f003 feac 	bl	801087c <__i2b>
 800cb24:	4680      	mov	r8, r0
 800cb26:	b948      	cbnz	r0, 800cb3c <_strtod_l+0x6a4>
 800cb28:	f04f 0800 	mov.w	r8, #0
 800cb2c:	e6d7      	b.n	800c8de <_strtod_l+0x446>
 800cb2e:	f04f 32ff 	mov.w	r2, #4294967295
 800cb32:	fa02 f303 	lsl.w	r3, r2, r3
 800cb36:	ea03 0a0a 	and.w	sl, r3, sl
 800cb3a:	e7af      	b.n	800ca9c <_strtod_l+0x604>
 800cb3c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cb3e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cb40:	2d00      	cmp	r5, #0
 800cb42:	bfab      	itete	ge
 800cb44:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cb46:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cb48:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cb4a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800cb4c:	bfac      	ite	ge
 800cb4e:	18ef      	addge	r7, r5, r3
 800cb50:	1b5e      	sublt	r6, r3, r5
 800cb52:	9b08      	ldr	r3, [sp, #32]
 800cb54:	1aed      	subs	r5, r5, r3
 800cb56:	4415      	add	r5, r2
 800cb58:	4b65      	ldr	r3, [pc, #404]	@ (800ccf0 <_strtod_l+0x858>)
 800cb5a:	3d01      	subs	r5, #1
 800cb5c:	429d      	cmp	r5, r3
 800cb5e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800cb62:	da50      	bge.n	800cc06 <_strtod_l+0x76e>
 800cb64:	1b5b      	subs	r3, r3, r5
 800cb66:	2b1f      	cmp	r3, #31
 800cb68:	eba2 0203 	sub.w	r2, r2, r3
 800cb6c:	f04f 0101 	mov.w	r1, #1
 800cb70:	dc3d      	bgt.n	800cbee <_strtod_l+0x756>
 800cb72:	fa01 f303 	lsl.w	r3, r1, r3
 800cb76:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cb78:	2300      	movs	r3, #0
 800cb7a:	9310      	str	r3, [sp, #64]	@ 0x40
 800cb7c:	18bd      	adds	r5, r7, r2
 800cb7e:	9b08      	ldr	r3, [sp, #32]
 800cb80:	42af      	cmp	r7, r5
 800cb82:	4416      	add	r6, r2
 800cb84:	441e      	add	r6, r3
 800cb86:	463b      	mov	r3, r7
 800cb88:	bfa8      	it	ge
 800cb8a:	462b      	movge	r3, r5
 800cb8c:	42b3      	cmp	r3, r6
 800cb8e:	bfa8      	it	ge
 800cb90:	4633      	movge	r3, r6
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	bfc2      	ittt	gt
 800cb96:	1aed      	subgt	r5, r5, r3
 800cb98:	1af6      	subgt	r6, r6, r3
 800cb9a:	1aff      	subgt	r7, r7, r3
 800cb9c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	dd16      	ble.n	800cbd0 <_strtod_l+0x738>
 800cba2:	4641      	mov	r1, r8
 800cba4:	9805      	ldr	r0, [sp, #20]
 800cba6:	461a      	mov	r2, r3
 800cba8:	f003 ff20 	bl	80109ec <__pow5mult>
 800cbac:	4680      	mov	r8, r0
 800cbae:	2800      	cmp	r0, #0
 800cbb0:	d0ba      	beq.n	800cb28 <_strtod_l+0x690>
 800cbb2:	4601      	mov	r1, r0
 800cbb4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cbb6:	9805      	ldr	r0, [sp, #20]
 800cbb8:	f003 fe76 	bl	80108a8 <__multiply>
 800cbbc:	900a      	str	r0, [sp, #40]	@ 0x28
 800cbbe:	2800      	cmp	r0, #0
 800cbc0:	f43f ae8d 	beq.w	800c8de <_strtod_l+0x446>
 800cbc4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cbc6:	9805      	ldr	r0, [sp, #20]
 800cbc8:	f003 fd5a 	bl	8010680 <_Bfree>
 800cbcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbce:	931a      	str	r3, [sp, #104]	@ 0x68
 800cbd0:	2d00      	cmp	r5, #0
 800cbd2:	dc1d      	bgt.n	800cc10 <_strtod_l+0x778>
 800cbd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	dd23      	ble.n	800cc22 <_strtod_l+0x78a>
 800cbda:	4649      	mov	r1, r9
 800cbdc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cbde:	9805      	ldr	r0, [sp, #20]
 800cbe0:	f003 ff04 	bl	80109ec <__pow5mult>
 800cbe4:	4681      	mov	r9, r0
 800cbe6:	b9e0      	cbnz	r0, 800cc22 <_strtod_l+0x78a>
 800cbe8:	f04f 0900 	mov.w	r9, #0
 800cbec:	e677      	b.n	800c8de <_strtod_l+0x446>
 800cbee:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800cbf2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800cbf6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800cbfa:	35e2      	adds	r5, #226	@ 0xe2
 800cbfc:	fa01 f305 	lsl.w	r3, r1, r5
 800cc00:	9310      	str	r3, [sp, #64]	@ 0x40
 800cc02:	9113      	str	r1, [sp, #76]	@ 0x4c
 800cc04:	e7ba      	b.n	800cb7c <_strtod_l+0x6e4>
 800cc06:	2300      	movs	r3, #0
 800cc08:	9310      	str	r3, [sp, #64]	@ 0x40
 800cc0a:	2301      	movs	r3, #1
 800cc0c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cc0e:	e7b5      	b.n	800cb7c <_strtod_l+0x6e4>
 800cc10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cc12:	9805      	ldr	r0, [sp, #20]
 800cc14:	462a      	mov	r2, r5
 800cc16:	f003 ff43 	bl	8010aa0 <__lshift>
 800cc1a:	901a      	str	r0, [sp, #104]	@ 0x68
 800cc1c:	2800      	cmp	r0, #0
 800cc1e:	d1d9      	bne.n	800cbd4 <_strtod_l+0x73c>
 800cc20:	e65d      	b.n	800c8de <_strtod_l+0x446>
 800cc22:	2e00      	cmp	r6, #0
 800cc24:	dd07      	ble.n	800cc36 <_strtod_l+0x79e>
 800cc26:	4649      	mov	r1, r9
 800cc28:	9805      	ldr	r0, [sp, #20]
 800cc2a:	4632      	mov	r2, r6
 800cc2c:	f003 ff38 	bl	8010aa0 <__lshift>
 800cc30:	4681      	mov	r9, r0
 800cc32:	2800      	cmp	r0, #0
 800cc34:	d0d8      	beq.n	800cbe8 <_strtod_l+0x750>
 800cc36:	2f00      	cmp	r7, #0
 800cc38:	dd08      	ble.n	800cc4c <_strtod_l+0x7b4>
 800cc3a:	4641      	mov	r1, r8
 800cc3c:	9805      	ldr	r0, [sp, #20]
 800cc3e:	463a      	mov	r2, r7
 800cc40:	f003 ff2e 	bl	8010aa0 <__lshift>
 800cc44:	4680      	mov	r8, r0
 800cc46:	2800      	cmp	r0, #0
 800cc48:	f43f ae49 	beq.w	800c8de <_strtod_l+0x446>
 800cc4c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cc4e:	9805      	ldr	r0, [sp, #20]
 800cc50:	464a      	mov	r2, r9
 800cc52:	f003 ffad 	bl	8010bb0 <__mdiff>
 800cc56:	4604      	mov	r4, r0
 800cc58:	2800      	cmp	r0, #0
 800cc5a:	f43f ae40 	beq.w	800c8de <_strtod_l+0x446>
 800cc5e:	68c3      	ldr	r3, [r0, #12]
 800cc60:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cc62:	2300      	movs	r3, #0
 800cc64:	60c3      	str	r3, [r0, #12]
 800cc66:	4641      	mov	r1, r8
 800cc68:	f003 ff86 	bl	8010b78 <__mcmp>
 800cc6c:	2800      	cmp	r0, #0
 800cc6e:	da45      	bge.n	800ccfc <_strtod_l+0x864>
 800cc70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc72:	ea53 030a 	orrs.w	r3, r3, sl
 800cc76:	d16b      	bne.n	800cd50 <_strtod_l+0x8b8>
 800cc78:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d167      	bne.n	800cd50 <_strtod_l+0x8b8>
 800cc80:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cc84:	0d1b      	lsrs	r3, r3, #20
 800cc86:	051b      	lsls	r3, r3, #20
 800cc88:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cc8c:	d960      	bls.n	800cd50 <_strtod_l+0x8b8>
 800cc8e:	6963      	ldr	r3, [r4, #20]
 800cc90:	b913      	cbnz	r3, 800cc98 <_strtod_l+0x800>
 800cc92:	6923      	ldr	r3, [r4, #16]
 800cc94:	2b01      	cmp	r3, #1
 800cc96:	dd5b      	ble.n	800cd50 <_strtod_l+0x8b8>
 800cc98:	4621      	mov	r1, r4
 800cc9a:	2201      	movs	r2, #1
 800cc9c:	9805      	ldr	r0, [sp, #20]
 800cc9e:	f003 feff 	bl	8010aa0 <__lshift>
 800cca2:	4641      	mov	r1, r8
 800cca4:	4604      	mov	r4, r0
 800cca6:	f003 ff67 	bl	8010b78 <__mcmp>
 800ccaa:	2800      	cmp	r0, #0
 800ccac:	dd50      	ble.n	800cd50 <_strtod_l+0x8b8>
 800ccae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ccb2:	9a08      	ldr	r2, [sp, #32]
 800ccb4:	0d1b      	lsrs	r3, r3, #20
 800ccb6:	051b      	lsls	r3, r3, #20
 800ccb8:	2a00      	cmp	r2, #0
 800ccba:	d06a      	beq.n	800cd92 <_strtod_l+0x8fa>
 800ccbc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ccc0:	d867      	bhi.n	800cd92 <_strtod_l+0x8fa>
 800ccc2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ccc6:	f67f ae9d 	bls.w	800ca04 <_strtod_l+0x56c>
 800ccca:	4b0a      	ldr	r3, [pc, #40]	@ (800ccf4 <_strtod_l+0x85c>)
 800cccc:	4650      	mov	r0, sl
 800ccce:	4659      	mov	r1, fp
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	f7f3 fca9 	bl	8000628 <__aeabi_dmul>
 800ccd6:	4b08      	ldr	r3, [pc, #32]	@ (800ccf8 <_strtod_l+0x860>)
 800ccd8:	400b      	ands	r3, r1
 800ccda:	4682      	mov	sl, r0
 800ccdc:	468b      	mov	fp, r1
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	f47f ae08 	bne.w	800c8f4 <_strtod_l+0x45c>
 800cce4:	9a05      	ldr	r2, [sp, #20]
 800cce6:	2322      	movs	r3, #34	@ 0x22
 800cce8:	6013      	str	r3, [r2, #0]
 800ccea:	e603      	b.n	800c8f4 <_strtod_l+0x45c>
 800ccec:	08013110 	.word	0x08013110
 800ccf0:	fffffc02 	.word	0xfffffc02
 800ccf4:	39500000 	.word	0x39500000
 800ccf8:	7ff00000 	.word	0x7ff00000
 800ccfc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cd00:	d165      	bne.n	800cdce <_strtod_l+0x936>
 800cd02:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cd04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cd08:	b35a      	cbz	r2, 800cd62 <_strtod_l+0x8ca>
 800cd0a:	4a9f      	ldr	r2, [pc, #636]	@ (800cf88 <_strtod_l+0xaf0>)
 800cd0c:	4293      	cmp	r3, r2
 800cd0e:	d12b      	bne.n	800cd68 <_strtod_l+0x8d0>
 800cd10:	9b08      	ldr	r3, [sp, #32]
 800cd12:	4651      	mov	r1, sl
 800cd14:	b303      	cbz	r3, 800cd58 <_strtod_l+0x8c0>
 800cd16:	4b9d      	ldr	r3, [pc, #628]	@ (800cf8c <_strtod_l+0xaf4>)
 800cd18:	465a      	mov	r2, fp
 800cd1a:	4013      	ands	r3, r2
 800cd1c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cd20:	f04f 32ff 	mov.w	r2, #4294967295
 800cd24:	d81b      	bhi.n	800cd5e <_strtod_l+0x8c6>
 800cd26:	0d1b      	lsrs	r3, r3, #20
 800cd28:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cd2c:	fa02 f303 	lsl.w	r3, r2, r3
 800cd30:	4299      	cmp	r1, r3
 800cd32:	d119      	bne.n	800cd68 <_strtod_l+0x8d0>
 800cd34:	4b96      	ldr	r3, [pc, #600]	@ (800cf90 <_strtod_l+0xaf8>)
 800cd36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cd38:	429a      	cmp	r2, r3
 800cd3a:	d102      	bne.n	800cd42 <_strtod_l+0x8aa>
 800cd3c:	3101      	adds	r1, #1
 800cd3e:	f43f adce 	beq.w	800c8de <_strtod_l+0x446>
 800cd42:	4b92      	ldr	r3, [pc, #584]	@ (800cf8c <_strtod_l+0xaf4>)
 800cd44:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cd46:	401a      	ands	r2, r3
 800cd48:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cd4c:	f04f 0a00 	mov.w	sl, #0
 800cd50:	9b08      	ldr	r3, [sp, #32]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d1b9      	bne.n	800ccca <_strtod_l+0x832>
 800cd56:	e5cd      	b.n	800c8f4 <_strtod_l+0x45c>
 800cd58:	f04f 33ff 	mov.w	r3, #4294967295
 800cd5c:	e7e8      	b.n	800cd30 <_strtod_l+0x898>
 800cd5e:	4613      	mov	r3, r2
 800cd60:	e7e6      	b.n	800cd30 <_strtod_l+0x898>
 800cd62:	ea53 030a 	orrs.w	r3, r3, sl
 800cd66:	d0a2      	beq.n	800ccae <_strtod_l+0x816>
 800cd68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cd6a:	b1db      	cbz	r3, 800cda4 <_strtod_l+0x90c>
 800cd6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cd6e:	4213      	tst	r3, r2
 800cd70:	d0ee      	beq.n	800cd50 <_strtod_l+0x8b8>
 800cd72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd74:	9a08      	ldr	r2, [sp, #32]
 800cd76:	4650      	mov	r0, sl
 800cd78:	4659      	mov	r1, fp
 800cd7a:	b1bb      	cbz	r3, 800cdac <_strtod_l+0x914>
 800cd7c:	f7ff fb6b 	bl	800c456 <sulp>
 800cd80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cd84:	ec53 2b10 	vmov	r2, r3, d0
 800cd88:	f7f3 fa98 	bl	80002bc <__adddf3>
 800cd8c:	4682      	mov	sl, r0
 800cd8e:	468b      	mov	fp, r1
 800cd90:	e7de      	b.n	800cd50 <_strtod_l+0x8b8>
 800cd92:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cd96:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cd9a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cd9e:	f04f 3aff 	mov.w	sl, #4294967295
 800cda2:	e7d5      	b.n	800cd50 <_strtod_l+0x8b8>
 800cda4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cda6:	ea13 0f0a 	tst.w	r3, sl
 800cdaa:	e7e1      	b.n	800cd70 <_strtod_l+0x8d8>
 800cdac:	f7ff fb53 	bl	800c456 <sulp>
 800cdb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cdb4:	ec53 2b10 	vmov	r2, r3, d0
 800cdb8:	f7f3 fa7e 	bl	80002b8 <__aeabi_dsub>
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	4682      	mov	sl, r0
 800cdc2:	468b      	mov	fp, r1
 800cdc4:	f7f3 fe98 	bl	8000af8 <__aeabi_dcmpeq>
 800cdc8:	2800      	cmp	r0, #0
 800cdca:	d0c1      	beq.n	800cd50 <_strtod_l+0x8b8>
 800cdcc:	e61a      	b.n	800ca04 <_strtod_l+0x56c>
 800cdce:	4641      	mov	r1, r8
 800cdd0:	4620      	mov	r0, r4
 800cdd2:	f004 f849 	bl	8010e68 <__ratio>
 800cdd6:	ec57 6b10 	vmov	r6, r7, d0
 800cdda:	2200      	movs	r2, #0
 800cddc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cde0:	4630      	mov	r0, r6
 800cde2:	4639      	mov	r1, r7
 800cde4:	f7f3 fe9c 	bl	8000b20 <__aeabi_dcmple>
 800cde8:	2800      	cmp	r0, #0
 800cdea:	d06f      	beq.n	800cecc <_strtod_l+0xa34>
 800cdec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d17a      	bne.n	800cee8 <_strtod_l+0xa50>
 800cdf2:	f1ba 0f00 	cmp.w	sl, #0
 800cdf6:	d158      	bne.n	800ceaa <_strtod_l+0xa12>
 800cdf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cdfa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d15a      	bne.n	800ceb8 <_strtod_l+0xa20>
 800ce02:	4b64      	ldr	r3, [pc, #400]	@ (800cf94 <_strtod_l+0xafc>)
 800ce04:	2200      	movs	r2, #0
 800ce06:	4630      	mov	r0, r6
 800ce08:	4639      	mov	r1, r7
 800ce0a:	f7f3 fe7f 	bl	8000b0c <__aeabi_dcmplt>
 800ce0e:	2800      	cmp	r0, #0
 800ce10:	d159      	bne.n	800cec6 <_strtod_l+0xa2e>
 800ce12:	4630      	mov	r0, r6
 800ce14:	4639      	mov	r1, r7
 800ce16:	4b60      	ldr	r3, [pc, #384]	@ (800cf98 <_strtod_l+0xb00>)
 800ce18:	2200      	movs	r2, #0
 800ce1a:	f7f3 fc05 	bl	8000628 <__aeabi_dmul>
 800ce1e:	4606      	mov	r6, r0
 800ce20:	460f      	mov	r7, r1
 800ce22:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ce26:	9606      	str	r6, [sp, #24]
 800ce28:	9307      	str	r3, [sp, #28]
 800ce2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ce2e:	4d57      	ldr	r5, [pc, #348]	@ (800cf8c <_strtod_l+0xaf4>)
 800ce30:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ce34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce36:	401d      	ands	r5, r3
 800ce38:	4b58      	ldr	r3, [pc, #352]	@ (800cf9c <_strtod_l+0xb04>)
 800ce3a:	429d      	cmp	r5, r3
 800ce3c:	f040 80b2 	bne.w	800cfa4 <_strtod_l+0xb0c>
 800ce40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce42:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ce46:	ec4b ab10 	vmov	d0, sl, fp
 800ce4a:	f003 ff45 	bl	8010cd8 <__ulp>
 800ce4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ce52:	ec51 0b10 	vmov	r0, r1, d0
 800ce56:	f7f3 fbe7 	bl	8000628 <__aeabi_dmul>
 800ce5a:	4652      	mov	r2, sl
 800ce5c:	465b      	mov	r3, fp
 800ce5e:	f7f3 fa2d 	bl	80002bc <__adddf3>
 800ce62:	460b      	mov	r3, r1
 800ce64:	4949      	ldr	r1, [pc, #292]	@ (800cf8c <_strtod_l+0xaf4>)
 800ce66:	4a4e      	ldr	r2, [pc, #312]	@ (800cfa0 <_strtod_l+0xb08>)
 800ce68:	4019      	ands	r1, r3
 800ce6a:	4291      	cmp	r1, r2
 800ce6c:	4682      	mov	sl, r0
 800ce6e:	d942      	bls.n	800cef6 <_strtod_l+0xa5e>
 800ce70:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ce72:	4b47      	ldr	r3, [pc, #284]	@ (800cf90 <_strtod_l+0xaf8>)
 800ce74:	429a      	cmp	r2, r3
 800ce76:	d103      	bne.n	800ce80 <_strtod_l+0x9e8>
 800ce78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ce7a:	3301      	adds	r3, #1
 800ce7c:	f43f ad2f 	beq.w	800c8de <_strtod_l+0x446>
 800ce80:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800cf90 <_strtod_l+0xaf8>
 800ce84:	f04f 3aff 	mov.w	sl, #4294967295
 800ce88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ce8a:	9805      	ldr	r0, [sp, #20]
 800ce8c:	f003 fbf8 	bl	8010680 <_Bfree>
 800ce90:	9805      	ldr	r0, [sp, #20]
 800ce92:	4649      	mov	r1, r9
 800ce94:	f003 fbf4 	bl	8010680 <_Bfree>
 800ce98:	9805      	ldr	r0, [sp, #20]
 800ce9a:	4641      	mov	r1, r8
 800ce9c:	f003 fbf0 	bl	8010680 <_Bfree>
 800cea0:	9805      	ldr	r0, [sp, #20]
 800cea2:	4621      	mov	r1, r4
 800cea4:	f003 fbec 	bl	8010680 <_Bfree>
 800cea8:	e619      	b.n	800cade <_strtod_l+0x646>
 800ceaa:	f1ba 0f01 	cmp.w	sl, #1
 800ceae:	d103      	bne.n	800ceb8 <_strtod_l+0xa20>
 800ceb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	f43f ada6 	beq.w	800ca04 <_strtod_l+0x56c>
 800ceb8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800cf68 <_strtod_l+0xad0>
 800cebc:	4f35      	ldr	r7, [pc, #212]	@ (800cf94 <_strtod_l+0xafc>)
 800cebe:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cec2:	2600      	movs	r6, #0
 800cec4:	e7b1      	b.n	800ce2a <_strtod_l+0x992>
 800cec6:	4f34      	ldr	r7, [pc, #208]	@ (800cf98 <_strtod_l+0xb00>)
 800cec8:	2600      	movs	r6, #0
 800ceca:	e7aa      	b.n	800ce22 <_strtod_l+0x98a>
 800cecc:	4b32      	ldr	r3, [pc, #200]	@ (800cf98 <_strtod_l+0xb00>)
 800cece:	4630      	mov	r0, r6
 800ced0:	4639      	mov	r1, r7
 800ced2:	2200      	movs	r2, #0
 800ced4:	f7f3 fba8 	bl	8000628 <__aeabi_dmul>
 800ced8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ceda:	4606      	mov	r6, r0
 800cedc:	460f      	mov	r7, r1
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d09f      	beq.n	800ce22 <_strtod_l+0x98a>
 800cee2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cee6:	e7a0      	b.n	800ce2a <_strtod_l+0x992>
 800cee8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800cf70 <_strtod_l+0xad8>
 800ceec:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cef0:	ec57 6b17 	vmov	r6, r7, d7
 800cef4:	e799      	b.n	800ce2a <_strtod_l+0x992>
 800cef6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cefa:	9b08      	ldr	r3, [sp, #32]
 800cefc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d1c1      	bne.n	800ce88 <_strtod_l+0x9f0>
 800cf04:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cf08:	0d1b      	lsrs	r3, r3, #20
 800cf0a:	051b      	lsls	r3, r3, #20
 800cf0c:	429d      	cmp	r5, r3
 800cf0e:	d1bb      	bne.n	800ce88 <_strtod_l+0x9f0>
 800cf10:	4630      	mov	r0, r6
 800cf12:	4639      	mov	r1, r7
 800cf14:	f7f3 ff38 	bl	8000d88 <__aeabi_d2lz>
 800cf18:	f7f3 fb58 	bl	80005cc <__aeabi_l2d>
 800cf1c:	4602      	mov	r2, r0
 800cf1e:	460b      	mov	r3, r1
 800cf20:	4630      	mov	r0, r6
 800cf22:	4639      	mov	r1, r7
 800cf24:	f7f3 f9c8 	bl	80002b8 <__aeabi_dsub>
 800cf28:	460b      	mov	r3, r1
 800cf2a:	4602      	mov	r2, r0
 800cf2c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cf30:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cf34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf36:	ea46 060a 	orr.w	r6, r6, sl
 800cf3a:	431e      	orrs	r6, r3
 800cf3c:	d06f      	beq.n	800d01e <_strtod_l+0xb86>
 800cf3e:	a30e      	add	r3, pc, #56	@ (adr r3, 800cf78 <_strtod_l+0xae0>)
 800cf40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf44:	f7f3 fde2 	bl	8000b0c <__aeabi_dcmplt>
 800cf48:	2800      	cmp	r0, #0
 800cf4a:	f47f acd3 	bne.w	800c8f4 <_strtod_l+0x45c>
 800cf4e:	a30c      	add	r3, pc, #48	@ (adr r3, 800cf80 <_strtod_l+0xae8>)
 800cf50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cf58:	f7f3 fdf6 	bl	8000b48 <__aeabi_dcmpgt>
 800cf5c:	2800      	cmp	r0, #0
 800cf5e:	d093      	beq.n	800ce88 <_strtod_l+0x9f0>
 800cf60:	e4c8      	b.n	800c8f4 <_strtod_l+0x45c>
 800cf62:	bf00      	nop
 800cf64:	f3af 8000 	nop.w
 800cf68:	00000000 	.word	0x00000000
 800cf6c:	bff00000 	.word	0xbff00000
 800cf70:	00000000 	.word	0x00000000
 800cf74:	3ff00000 	.word	0x3ff00000
 800cf78:	94a03595 	.word	0x94a03595
 800cf7c:	3fdfffff 	.word	0x3fdfffff
 800cf80:	35afe535 	.word	0x35afe535
 800cf84:	3fe00000 	.word	0x3fe00000
 800cf88:	000fffff 	.word	0x000fffff
 800cf8c:	7ff00000 	.word	0x7ff00000
 800cf90:	7fefffff 	.word	0x7fefffff
 800cf94:	3ff00000 	.word	0x3ff00000
 800cf98:	3fe00000 	.word	0x3fe00000
 800cf9c:	7fe00000 	.word	0x7fe00000
 800cfa0:	7c9fffff 	.word	0x7c9fffff
 800cfa4:	9b08      	ldr	r3, [sp, #32]
 800cfa6:	b323      	cbz	r3, 800cff2 <_strtod_l+0xb5a>
 800cfa8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800cfac:	d821      	bhi.n	800cff2 <_strtod_l+0xb5a>
 800cfae:	a328      	add	r3, pc, #160	@ (adr r3, 800d050 <_strtod_l+0xbb8>)
 800cfb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfb4:	4630      	mov	r0, r6
 800cfb6:	4639      	mov	r1, r7
 800cfb8:	f7f3 fdb2 	bl	8000b20 <__aeabi_dcmple>
 800cfbc:	b1a0      	cbz	r0, 800cfe8 <_strtod_l+0xb50>
 800cfbe:	4639      	mov	r1, r7
 800cfc0:	4630      	mov	r0, r6
 800cfc2:	f7f3 fe09 	bl	8000bd8 <__aeabi_d2uiz>
 800cfc6:	2801      	cmp	r0, #1
 800cfc8:	bf38      	it	cc
 800cfca:	2001      	movcc	r0, #1
 800cfcc:	f7f3 fab2 	bl	8000534 <__aeabi_ui2d>
 800cfd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cfd2:	4606      	mov	r6, r0
 800cfd4:	460f      	mov	r7, r1
 800cfd6:	b9fb      	cbnz	r3, 800d018 <_strtod_l+0xb80>
 800cfd8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cfdc:	9014      	str	r0, [sp, #80]	@ 0x50
 800cfde:	9315      	str	r3, [sp, #84]	@ 0x54
 800cfe0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800cfe4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cfe8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cfea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800cfee:	1b5b      	subs	r3, r3, r5
 800cff0:	9311      	str	r3, [sp, #68]	@ 0x44
 800cff2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cff6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800cffa:	f003 fe6d 	bl	8010cd8 <__ulp>
 800cffe:	4650      	mov	r0, sl
 800d000:	ec53 2b10 	vmov	r2, r3, d0
 800d004:	4659      	mov	r1, fp
 800d006:	f7f3 fb0f 	bl	8000628 <__aeabi_dmul>
 800d00a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d00e:	f7f3 f955 	bl	80002bc <__adddf3>
 800d012:	4682      	mov	sl, r0
 800d014:	468b      	mov	fp, r1
 800d016:	e770      	b.n	800cefa <_strtod_l+0xa62>
 800d018:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d01c:	e7e0      	b.n	800cfe0 <_strtod_l+0xb48>
 800d01e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d058 <_strtod_l+0xbc0>)
 800d020:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d024:	f7f3 fd72 	bl	8000b0c <__aeabi_dcmplt>
 800d028:	e798      	b.n	800cf5c <_strtod_l+0xac4>
 800d02a:	2300      	movs	r3, #0
 800d02c:	930e      	str	r3, [sp, #56]	@ 0x38
 800d02e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d030:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d032:	6013      	str	r3, [r2, #0]
 800d034:	f7ff ba6d 	b.w	800c512 <_strtod_l+0x7a>
 800d038:	2a65      	cmp	r2, #101	@ 0x65
 800d03a:	f43f ab68 	beq.w	800c70e <_strtod_l+0x276>
 800d03e:	2a45      	cmp	r2, #69	@ 0x45
 800d040:	f43f ab65 	beq.w	800c70e <_strtod_l+0x276>
 800d044:	2301      	movs	r3, #1
 800d046:	f7ff bba0 	b.w	800c78a <_strtod_l+0x2f2>
 800d04a:	bf00      	nop
 800d04c:	f3af 8000 	nop.w
 800d050:	ffc00000 	.word	0xffc00000
 800d054:	41dfffff 	.word	0x41dfffff
 800d058:	94a03595 	.word	0x94a03595
 800d05c:	3fcfffff 	.word	0x3fcfffff

0800d060 <strtod>:
 800d060:	460a      	mov	r2, r1
 800d062:	4601      	mov	r1, r0
 800d064:	4802      	ldr	r0, [pc, #8]	@ (800d070 <strtod+0x10>)
 800d066:	4b03      	ldr	r3, [pc, #12]	@ (800d074 <strtod+0x14>)
 800d068:	6800      	ldr	r0, [r0, #0]
 800d06a:	f7ff ba15 	b.w	800c498 <_strtod_l>
 800d06e:	bf00      	nop
 800d070:	200001a4 	.word	0x200001a4
 800d074:	20000038 	.word	0x20000038

0800d078 <_strtol_l.isra.0>:
 800d078:	2b24      	cmp	r3, #36	@ 0x24
 800d07a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d07e:	4686      	mov	lr, r0
 800d080:	4690      	mov	r8, r2
 800d082:	d801      	bhi.n	800d088 <_strtol_l.isra.0+0x10>
 800d084:	2b01      	cmp	r3, #1
 800d086:	d106      	bne.n	800d096 <_strtol_l.isra.0+0x1e>
 800d088:	f001 ff54 	bl	800ef34 <__errno>
 800d08c:	2316      	movs	r3, #22
 800d08e:	6003      	str	r3, [r0, #0]
 800d090:	2000      	movs	r0, #0
 800d092:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d096:	4834      	ldr	r0, [pc, #208]	@ (800d168 <_strtol_l.isra.0+0xf0>)
 800d098:	460d      	mov	r5, r1
 800d09a:	462a      	mov	r2, r5
 800d09c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d0a0:	5d06      	ldrb	r6, [r0, r4]
 800d0a2:	f016 0608 	ands.w	r6, r6, #8
 800d0a6:	d1f8      	bne.n	800d09a <_strtol_l.isra.0+0x22>
 800d0a8:	2c2d      	cmp	r4, #45	@ 0x2d
 800d0aa:	d110      	bne.n	800d0ce <_strtol_l.isra.0+0x56>
 800d0ac:	782c      	ldrb	r4, [r5, #0]
 800d0ae:	2601      	movs	r6, #1
 800d0b0:	1c95      	adds	r5, r2, #2
 800d0b2:	f033 0210 	bics.w	r2, r3, #16
 800d0b6:	d115      	bne.n	800d0e4 <_strtol_l.isra.0+0x6c>
 800d0b8:	2c30      	cmp	r4, #48	@ 0x30
 800d0ba:	d10d      	bne.n	800d0d8 <_strtol_l.isra.0+0x60>
 800d0bc:	782a      	ldrb	r2, [r5, #0]
 800d0be:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d0c2:	2a58      	cmp	r2, #88	@ 0x58
 800d0c4:	d108      	bne.n	800d0d8 <_strtol_l.isra.0+0x60>
 800d0c6:	786c      	ldrb	r4, [r5, #1]
 800d0c8:	3502      	adds	r5, #2
 800d0ca:	2310      	movs	r3, #16
 800d0cc:	e00a      	b.n	800d0e4 <_strtol_l.isra.0+0x6c>
 800d0ce:	2c2b      	cmp	r4, #43	@ 0x2b
 800d0d0:	bf04      	itt	eq
 800d0d2:	782c      	ldrbeq	r4, [r5, #0]
 800d0d4:	1c95      	addeq	r5, r2, #2
 800d0d6:	e7ec      	b.n	800d0b2 <_strtol_l.isra.0+0x3a>
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d1f6      	bne.n	800d0ca <_strtol_l.isra.0+0x52>
 800d0dc:	2c30      	cmp	r4, #48	@ 0x30
 800d0de:	bf14      	ite	ne
 800d0e0:	230a      	movne	r3, #10
 800d0e2:	2308      	moveq	r3, #8
 800d0e4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d0e8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d0ec:	2200      	movs	r2, #0
 800d0ee:	fbbc f9f3 	udiv	r9, ip, r3
 800d0f2:	4610      	mov	r0, r2
 800d0f4:	fb03 ca19 	mls	sl, r3, r9, ip
 800d0f8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d0fc:	2f09      	cmp	r7, #9
 800d0fe:	d80f      	bhi.n	800d120 <_strtol_l.isra.0+0xa8>
 800d100:	463c      	mov	r4, r7
 800d102:	42a3      	cmp	r3, r4
 800d104:	dd1b      	ble.n	800d13e <_strtol_l.isra.0+0xc6>
 800d106:	1c57      	adds	r7, r2, #1
 800d108:	d007      	beq.n	800d11a <_strtol_l.isra.0+0xa2>
 800d10a:	4581      	cmp	r9, r0
 800d10c:	d314      	bcc.n	800d138 <_strtol_l.isra.0+0xc0>
 800d10e:	d101      	bne.n	800d114 <_strtol_l.isra.0+0x9c>
 800d110:	45a2      	cmp	sl, r4
 800d112:	db11      	blt.n	800d138 <_strtol_l.isra.0+0xc0>
 800d114:	fb00 4003 	mla	r0, r0, r3, r4
 800d118:	2201      	movs	r2, #1
 800d11a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d11e:	e7eb      	b.n	800d0f8 <_strtol_l.isra.0+0x80>
 800d120:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d124:	2f19      	cmp	r7, #25
 800d126:	d801      	bhi.n	800d12c <_strtol_l.isra.0+0xb4>
 800d128:	3c37      	subs	r4, #55	@ 0x37
 800d12a:	e7ea      	b.n	800d102 <_strtol_l.isra.0+0x8a>
 800d12c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d130:	2f19      	cmp	r7, #25
 800d132:	d804      	bhi.n	800d13e <_strtol_l.isra.0+0xc6>
 800d134:	3c57      	subs	r4, #87	@ 0x57
 800d136:	e7e4      	b.n	800d102 <_strtol_l.isra.0+0x8a>
 800d138:	f04f 32ff 	mov.w	r2, #4294967295
 800d13c:	e7ed      	b.n	800d11a <_strtol_l.isra.0+0xa2>
 800d13e:	1c53      	adds	r3, r2, #1
 800d140:	d108      	bne.n	800d154 <_strtol_l.isra.0+0xdc>
 800d142:	2322      	movs	r3, #34	@ 0x22
 800d144:	f8ce 3000 	str.w	r3, [lr]
 800d148:	4660      	mov	r0, ip
 800d14a:	f1b8 0f00 	cmp.w	r8, #0
 800d14e:	d0a0      	beq.n	800d092 <_strtol_l.isra.0+0x1a>
 800d150:	1e69      	subs	r1, r5, #1
 800d152:	e006      	b.n	800d162 <_strtol_l.isra.0+0xea>
 800d154:	b106      	cbz	r6, 800d158 <_strtol_l.isra.0+0xe0>
 800d156:	4240      	negs	r0, r0
 800d158:	f1b8 0f00 	cmp.w	r8, #0
 800d15c:	d099      	beq.n	800d092 <_strtol_l.isra.0+0x1a>
 800d15e:	2a00      	cmp	r2, #0
 800d160:	d1f6      	bne.n	800d150 <_strtol_l.isra.0+0xd8>
 800d162:	f8c8 1000 	str.w	r1, [r8]
 800d166:	e794      	b.n	800d092 <_strtol_l.isra.0+0x1a>
 800d168:	08013139 	.word	0x08013139

0800d16c <_strtol_r>:
 800d16c:	f7ff bf84 	b.w	800d078 <_strtol_l.isra.0>

0800d170 <strtol>:
 800d170:	4613      	mov	r3, r2
 800d172:	460a      	mov	r2, r1
 800d174:	4601      	mov	r1, r0
 800d176:	4802      	ldr	r0, [pc, #8]	@ (800d180 <strtol+0x10>)
 800d178:	6800      	ldr	r0, [r0, #0]
 800d17a:	f7ff bf7d 	b.w	800d078 <_strtol_l.isra.0>
 800d17e:	bf00      	nop
 800d180:	200001a4 	.word	0x200001a4

0800d184 <__cvt>:
 800d184:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d188:	ec57 6b10 	vmov	r6, r7, d0
 800d18c:	2f00      	cmp	r7, #0
 800d18e:	460c      	mov	r4, r1
 800d190:	4619      	mov	r1, r3
 800d192:	463b      	mov	r3, r7
 800d194:	bfbb      	ittet	lt
 800d196:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d19a:	461f      	movlt	r7, r3
 800d19c:	2300      	movge	r3, #0
 800d19e:	232d      	movlt	r3, #45	@ 0x2d
 800d1a0:	700b      	strb	r3, [r1, #0]
 800d1a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d1a4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d1a8:	4691      	mov	r9, r2
 800d1aa:	f023 0820 	bic.w	r8, r3, #32
 800d1ae:	bfbc      	itt	lt
 800d1b0:	4632      	movlt	r2, r6
 800d1b2:	4616      	movlt	r6, r2
 800d1b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d1b8:	d005      	beq.n	800d1c6 <__cvt+0x42>
 800d1ba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d1be:	d100      	bne.n	800d1c2 <__cvt+0x3e>
 800d1c0:	3401      	adds	r4, #1
 800d1c2:	2102      	movs	r1, #2
 800d1c4:	e000      	b.n	800d1c8 <__cvt+0x44>
 800d1c6:	2103      	movs	r1, #3
 800d1c8:	ab03      	add	r3, sp, #12
 800d1ca:	9301      	str	r3, [sp, #4]
 800d1cc:	ab02      	add	r3, sp, #8
 800d1ce:	9300      	str	r3, [sp, #0]
 800d1d0:	ec47 6b10 	vmov	d0, r6, r7
 800d1d4:	4653      	mov	r3, sl
 800d1d6:	4622      	mov	r2, r4
 800d1d8:	f001 ffaa 	bl	800f130 <_dtoa_r>
 800d1dc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d1e0:	4605      	mov	r5, r0
 800d1e2:	d119      	bne.n	800d218 <__cvt+0x94>
 800d1e4:	f019 0f01 	tst.w	r9, #1
 800d1e8:	d00e      	beq.n	800d208 <__cvt+0x84>
 800d1ea:	eb00 0904 	add.w	r9, r0, r4
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	4630      	mov	r0, r6
 800d1f4:	4639      	mov	r1, r7
 800d1f6:	f7f3 fc7f 	bl	8000af8 <__aeabi_dcmpeq>
 800d1fa:	b108      	cbz	r0, 800d200 <__cvt+0x7c>
 800d1fc:	f8cd 900c 	str.w	r9, [sp, #12]
 800d200:	2230      	movs	r2, #48	@ 0x30
 800d202:	9b03      	ldr	r3, [sp, #12]
 800d204:	454b      	cmp	r3, r9
 800d206:	d31e      	bcc.n	800d246 <__cvt+0xc2>
 800d208:	9b03      	ldr	r3, [sp, #12]
 800d20a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d20c:	1b5b      	subs	r3, r3, r5
 800d20e:	4628      	mov	r0, r5
 800d210:	6013      	str	r3, [r2, #0]
 800d212:	b004      	add	sp, #16
 800d214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d218:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d21c:	eb00 0904 	add.w	r9, r0, r4
 800d220:	d1e5      	bne.n	800d1ee <__cvt+0x6a>
 800d222:	7803      	ldrb	r3, [r0, #0]
 800d224:	2b30      	cmp	r3, #48	@ 0x30
 800d226:	d10a      	bne.n	800d23e <__cvt+0xba>
 800d228:	2200      	movs	r2, #0
 800d22a:	2300      	movs	r3, #0
 800d22c:	4630      	mov	r0, r6
 800d22e:	4639      	mov	r1, r7
 800d230:	f7f3 fc62 	bl	8000af8 <__aeabi_dcmpeq>
 800d234:	b918      	cbnz	r0, 800d23e <__cvt+0xba>
 800d236:	f1c4 0401 	rsb	r4, r4, #1
 800d23a:	f8ca 4000 	str.w	r4, [sl]
 800d23e:	f8da 3000 	ldr.w	r3, [sl]
 800d242:	4499      	add	r9, r3
 800d244:	e7d3      	b.n	800d1ee <__cvt+0x6a>
 800d246:	1c59      	adds	r1, r3, #1
 800d248:	9103      	str	r1, [sp, #12]
 800d24a:	701a      	strb	r2, [r3, #0]
 800d24c:	e7d9      	b.n	800d202 <__cvt+0x7e>

0800d24e <__exponent>:
 800d24e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d250:	2900      	cmp	r1, #0
 800d252:	bfba      	itte	lt
 800d254:	4249      	neglt	r1, r1
 800d256:	232d      	movlt	r3, #45	@ 0x2d
 800d258:	232b      	movge	r3, #43	@ 0x2b
 800d25a:	2909      	cmp	r1, #9
 800d25c:	7002      	strb	r2, [r0, #0]
 800d25e:	7043      	strb	r3, [r0, #1]
 800d260:	dd29      	ble.n	800d2b6 <__exponent+0x68>
 800d262:	f10d 0307 	add.w	r3, sp, #7
 800d266:	461d      	mov	r5, r3
 800d268:	270a      	movs	r7, #10
 800d26a:	461a      	mov	r2, r3
 800d26c:	fbb1 f6f7 	udiv	r6, r1, r7
 800d270:	fb07 1416 	mls	r4, r7, r6, r1
 800d274:	3430      	adds	r4, #48	@ 0x30
 800d276:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d27a:	460c      	mov	r4, r1
 800d27c:	2c63      	cmp	r4, #99	@ 0x63
 800d27e:	f103 33ff 	add.w	r3, r3, #4294967295
 800d282:	4631      	mov	r1, r6
 800d284:	dcf1      	bgt.n	800d26a <__exponent+0x1c>
 800d286:	3130      	adds	r1, #48	@ 0x30
 800d288:	1e94      	subs	r4, r2, #2
 800d28a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d28e:	1c41      	adds	r1, r0, #1
 800d290:	4623      	mov	r3, r4
 800d292:	42ab      	cmp	r3, r5
 800d294:	d30a      	bcc.n	800d2ac <__exponent+0x5e>
 800d296:	f10d 0309 	add.w	r3, sp, #9
 800d29a:	1a9b      	subs	r3, r3, r2
 800d29c:	42ac      	cmp	r4, r5
 800d29e:	bf88      	it	hi
 800d2a0:	2300      	movhi	r3, #0
 800d2a2:	3302      	adds	r3, #2
 800d2a4:	4403      	add	r3, r0
 800d2a6:	1a18      	subs	r0, r3, r0
 800d2a8:	b003      	add	sp, #12
 800d2aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2ac:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d2b0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d2b4:	e7ed      	b.n	800d292 <__exponent+0x44>
 800d2b6:	2330      	movs	r3, #48	@ 0x30
 800d2b8:	3130      	adds	r1, #48	@ 0x30
 800d2ba:	7083      	strb	r3, [r0, #2]
 800d2bc:	70c1      	strb	r1, [r0, #3]
 800d2be:	1d03      	adds	r3, r0, #4
 800d2c0:	e7f1      	b.n	800d2a6 <__exponent+0x58>
	...

0800d2c4 <_printf_float>:
 800d2c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2c8:	b08d      	sub	sp, #52	@ 0x34
 800d2ca:	460c      	mov	r4, r1
 800d2cc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d2d0:	4616      	mov	r6, r2
 800d2d2:	461f      	mov	r7, r3
 800d2d4:	4605      	mov	r5, r0
 800d2d6:	f001 fdd1 	bl	800ee7c <_localeconv_r>
 800d2da:	6803      	ldr	r3, [r0, #0]
 800d2dc:	9304      	str	r3, [sp, #16]
 800d2de:	4618      	mov	r0, r3
 800d2e0:	f7f2 ffde 	bl	80002a0 <strlen>
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d2e8:	f8d8 3000 	ldr.w	r3, [r8]
 800d2ec:	9005      	str	r0, [sp, #20]
 800d2ee:	3307      	adds	r3, #7
 800d2f0:	f023 0307 	bic.w	r3, r3, #7
 800d2f4:	f103 0208 	add.w	r2, r3, #8
 800d2f8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d2fc:	f8d4 b000 	ldr.w	fp, [r4]
 800d300:	f8c8 2000 	str.w	r2, [r8]
 800d304:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d308:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d30c:	9307      	str	r3, [sp, #28]
 800d30e:	f8cd 8018 	str.w	r8, [sp, #24]
 800d312:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d316:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d31a:	4b9c      	ldr	r3, [pc, #624]	@ (800d58c <_printf_float+0x2c8>)
 800d31c:	f04f 32ff 	mov.w	r2, #4294967295
 800d320:	f7f3 fc1c 	bl	8000b5c <__aeabi_dcmpun>
 800d324:	bb70      	cbnz	r0, 800d384 <_printf_float+0xc0>
 800d326:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d32a:	4b98      	ldr	r3, [pc, #608]	@ (800d58c <_printf_float+0x2c8>)
 800d32c:	f04f 32ff 	mov.w	r2, #4294967295
 800d330:	f7f3 fbf6 	bl	8000b20 <__aeabi_dcmple>
 800d334:	bb30      	cbnz	r0, 800d384 <_printf_float+0xc0>
 800d336:	2200      	movs	r2, #0
 800d338:	2300      	movs	r3, #0
 800d33a:	4640      	mov	r0, r8
 800d33c:	4649      	mov	r1, r9
 800d33e:	f7f3 fbe5 	bl	8000b0c <__aeabi_dcmplt>
 800d342:	b110      	cbz	r0, 800d34a <_printf_float+0x86>
 800d344:	232d      	movs	r3, #45	@ 0x2d
 800d346:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d34a:	4a91      	ldr	r2, [pc, #580]	@ (800d590 <_printf_float+0x2cc>)
 800d34c:	4b91      	ldr	r3, [pc, #580]	@ (800d594 <_printf_float+0x2d0>)
 800d34e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d352:	bf8c      	ite	hi
 800d354:	4690      	movhi	r8, r2
 800d356:	4698      	movls	r8, r3
 800d358:	2303      	movs	r3, #3
 800d35a:	6123      	str	r3, [r4, #16]
 800d35c:	f02b 0304 	bic.w	r3, fp, #4
 800d360:	6023      	str	r3, [r4, #0]
 800d362:	f04f 0900 	mov.w	r9, #0
 800d366:	9700      	str	r7, [sp, #0]
 800d368:	4633      	mov	r3, r6
 800d36a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d36c:	4621      	mov	r1, r4
 800d36e:	4628      	mov	r0, r5
 800d370:	f000 f9d2 	bl	800d718 <_printf_common>
 800d374:	3001      	adds	r0, #1
 800d376:	f040 808d 	bne.w	800d494 <_printf_float+0x1d0>
 800d37a:	f04f 30ff 	mov.w	r0, #4294967295
 800d37e:	b00d      	add	sp, #52	@ 0x34
 800d380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d384:	4642      	mov	r2, r8
 800d386:	464b      	mov	r3, r9
 800d388:	4640      	mov	r0, r8
 800d38a:	4649      	mov	r1, r9
 800d38c:	f7f3 fbe6 	bl	8000b5c <__aeabi_dcmpun>
 800d390:	b140      	cbz	r0, 800d3a4 <_printf_float+0xe0>
 800d392:	464b      	mov	r3, r9
 800d394:	2b00      	cmp	r3, #0
 800d396:	bfbc      	itt	lt
 800d398:	232d      	movlt	r3, #45	@ 0x2d
 800d39a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d39e:	4a7e      	ldr	r2, [pc, #504]	@ (800d598 <_printf_float+0x2d4>)
 800d3a0:	4b7e      	ldr	r3, [pc, #504]	@ (800d59c <_printf_float+0x2d8>)
 800d3a2:	e7d4      	b.n	800d34e <_printf_float+0x8a>
 800d3a4:	6863      	ldr	r3, [r4, #4]
 800d3a6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d3aa:	9206      	str	r2, [sp, #24]
 800d3ac:	1c5a      	adds	r2, r3, #1
 800d3ae:	d13b      	bne.n	800d428 <_printf_float+0x164>
 800d3b0:	2306      	movs	r3, #6
 800d3b2:	6063      	str	r3, [r4, #4]
 800d3b4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	6022      	str	r2, [r4, #0]
 800d3bc:	9303      	str	r3, [sp, #12]
 800d3be:	ab0a      	add	r3, sp, #40	@ 0x28
 800d3c0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d3c4:	ab09      	add	r3, sp, #36	@ 0x24
 800d3c6:	9300      	str	r3, [sp, #0]
 800d3c8:	6861      	ldr	r1, [r4, #4]
 800d3ca:	ec49 8b10 	vmov	d0, r8, r9
 800d3ce:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d3d2:	4628      	mov	r0, r5
 800d3d4:	f7ff fed6 	bl	800d184 <__cvt>
 800d3d8:	9b06      	ldr	r3, [sp, #24]
 800d3da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d3dc:	2b47      	cmp	r3, #71	@ 0x47
 800d3de:	4680      	mov	r8, r0
 800d3e0:	d129      	bne.n	800d436 <_printf_float+0x172>
 800d3e2:	1cc8      	adds	r0, r1, #3
 800d3e4:	db02      	blt.n	800d3ec <_printf_float+0x128>
 800d3e6:	6863      	ldr	r3, [r4, #4]
 800d3e8:	4299      	cmp	r1, r3
 800d3ea:	dd41      	ble.n	800d470 <_printf_float+0x1ac>
 800d3ec:	f1aa 0a02 	sub.w	sl, sl, #2
 800d3f0:	fa5f fa8a 	uxtb.w	sl, sl
 800d3f4:	3901      	subs	r1, #1
 800d3f6:	4652      	mov	r2, sl
 800d3f8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d3fc:	9109      	str	r1, [sp, #36]	@ 0x24
 800d3fe:	f7ff ff26 	bl	800d24e <__exponent>
 800d402:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d404:	1813      	adds	r3, r2, r0
 800d406:	2a01      	cmp	r2, #1
 800d408:	4681      	mov	r9, r0
 800d40a:	6123      	str	r3, [r4, #16]
 800d40c:	dc02      	bgt.n	800d414 <_printf_float+0x150>
 800d40e:	6822      	ldr	r2, [r4, #0]
 800d410:	07d2      	lsls	r2, r2, #31
 800d412:	d501      	bpl.n	800d418 <_printf_float+0x154>
 800d414:	3301      	adds	r3, #1
 800d416:	6123      	str	r3, [r4, #16]
 800d418:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d0a2      	beq.n	800d366 <_printf_float+0xa2>
 800d420:	232d      	movs	r3, #45	@ 0x2d
 800d422:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d426:	e79e      	b.n	800d366 <_printf_float+0xa2>
 800d428:	9a06      	ldr	r2, [sp, #24]
 800d42a:	2a47      	cmp	r2, #71	@ 0x47
 800d42c:	d1c2      	bne.n	800d3b4 <_printf_float+0xf0>
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d1c0      	bne.n	800d3b4 <_printf_float+0xf0>
 800d432:	2301      	movs	r3, #1
 800d434:	e7bd      	b.n	800d3b2 <_printf_float+0xee>
 800d436:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d43a:	d9db      	bls.n	800d3f4 <_printf_float+0x130>
 800d43c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d440:	d118      	bne.n	800d474 <_printf_float+0x1b0>
 800d442:	2900      	cmp	r1, #0
 800d444:	6863      	ldr	r3, [r4, #4]
 800d446:	dd0b      	ble.n	800d460 <_printf_float+0x19c>
 800d448:	6121      	str	r1, [r4, #16]
 800d44a:	b913      	cbnz	r3, 800d452 <_printf_float+0x18e>
 800d44c:	6822      	ldr	r2, [r4, #0]
 800d44e:	07d0      	lsls	r0, r2, #31
 800d450:	d502      	bpl.n	800d458 <_printf_float+0x194>
 800d452:	3301      	adds	r3, #1
 800d454:	440b      	add	r3, r1
 800d456:	6123      	str	r3, [r4, #16]
 800d458:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d45a:	f04f 0900 	mov.w	r9, #0
 800d45e:	e7db      	b.n	800d418 <_printf_float+0x154>
 800d460:	b913      	cbnz	r3, 800d468 <_printf_float+0x1a4>
 800d462:	6822      	ldr	r2, [r4, #0]
 800d464:	07d2      	lsls	r2, r2, #31
 800d466:	d501      	bpl.n	800d46c <_printf_float+0x1a8>
 800d468:	3302      	adds	r3, #2
 800d46a:	e7f4      	b.n	800d456 <_printf_float+0x192>
 800d46c:	2301      	movs	r3, #1
 800d46e:	e7f2      	b.n	800d456 <_printf_float+0x192>
 800d470:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d474:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d476:	4299      	cmp	r1, r3
 800d478:	db05      	blt.n	800d486 <_printf_float+0x1c2>
 800d47a:	6823      	ldr	r3, [r4, #0]
 800d47c:	6121      	str	r1, [r4, #16]
 800d47e:	07d8      	lsls	r0, r3, #31
 800d480:	d5ea      	bpl.n	800d458 <_printf_float+0x194>
 800d482:	1c4b      	adds	r3, r1, #1
 800d484:	e7e7      	b.n	800d456 <_printf_float+0x192>
 800d486:	2900      	cmp	r1, #0
 800d488:	bfd4      	ite	le
 800d48a:	f1c1 0202 	rsble	r2, r1, #2
 800d48e:	2201      	movgt	r2, #1
 800d490:	4413      	add	r3, r2
 800d492:	e7e0      	b.n	800d456 <_printf_float+0x192>
 800d494:	6823      	ldr	r3, [r4, #0]
 800d496:	055a      	lsls	r2, r3, #21
 800d498:	d407      	bmi.n	800d4aa <_printf_float+0x1e6>
 800d49a:	6923      	ldr	r3, [r4, #16]
 800d49c:	4642      	mov	r2, r8
 800d49e:	4631      	mov	r1, r6
 800d4a0:	4628      	mov	r0, r5
 800d4a2:	47b8      	blx	r7
 800d4a4:	3001      	adds	r0, #1
 800d4a6:	d12b      	bne.n	800d500 <_printf_float+0x23c>
 800d4a8:	e767      	b.n	800d37a <_printf_float+0xb6>
 800d4aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d4ae:	f240 80dd 	bls.w	800d66c <_printf_float+0x3a8>
 800d4b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	f7f3 fb1d 	bl	8000af8 <__aeabi_dcmpeq>
 800d4be:	2800      	cmp	r0, #0
 800d4c0:	d033      	beq.n	800d52a <_printf_float+0x266>
 800d4c2:	4a37      	ldr	r2, [pc, #220]	@ (800d5a0 <_printf_float+0x2dc>)
 800d4c4:	2301      	movs	r3, #1
 800d4c6:	4631      	mov	r1, r6
 800d4c8:	4628      	mov	r0, r5
 800d4ca:	47b8      	blx	r7
 800d4cc:	3001      	adds	r0, #1
 800d4ce:	f43f af54 	beq.w	800d37a <_printf_float+0xb6>
 800d4d2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d4d6:	4543      	cmp	r3, r8
 800d4d8:	db02      	blt.n	800d4e0 <_printf_float+0x21c>
 800d4da:	6823      	ldr	r3, [r4, #0]
 800d4dc:	07d8      	lsls	r0, r3, #31
 800d4de:	d50f      	bpl.n	800d500 <_printf_float+0x23c>
 800d4e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4e4:	4631      	mov	r1, r6
 800d4e6:	4628      	mov	r0, r5
 800d4e8:	47b8      	blx	r7
 800d4ea:	3001      	adds	r0, #1
 800d4ec:	f43f af45 	beq.w	800d37a <_printf_float+0xb6>
 800d4f0:	f04f 0900 	mov.w	r9, #0
 800d4f4:	f108 38ff 	add.w	r8, r8, #4294967295
 800d4f8:	f104 0a1a 	add.w	sl, r4, #26
 800d4fc:	45c8      	cmp	r8, r9
 800d4fe:	dc09      	bgt.n	800d514 <_printf_float+0x250>
 800d500:	6823      	ldr	r3, [r4, #0]
 800d502:	079b      	lsls	r3, r3, #30
 800d504:	f100 8103 	bmi.w	800d70e <_printf_float+0x44a>
 800d508:	68e0      	ldr	r0, [r4, #12]
 800d50a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d50c:	4298      	cmp	r0, r3
 800d50e:	bfb8      	it	lt
 800d510:	4618      	movlt	r0, r3
 800d512:	e734      	b.n	800d37e <_printf_float+0xba>
 800d514:	2301      	movs	r3, #1
 800d516:	4652      	mov	r2, sl
 800d518:	4631      	mov	r1, r6
 800d51a:	4628      	mov	r0, r5
 800d51c:	47b8      	blx	r7
 800d51e:	3001      	adds	r0, #1
 800d520:	f43f af2b 	beq.w	800d37a <_printf_float+0xb6>
 800d524:	f109 0901 	add.w	r9, r9, #1
 800d528:	e7e8      	b.n	800d4fc <_printf_float+0x238>
 800d52a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	dc39      	bgt.n	800d5a4 <_printf_float+0x2e0>
 800d530:	4a1b      	ldr	r2, [pc, #108]	@ (800d5a0 <_printf_float+0x2dc>)
 800d532:	2301      	movs	r3, #1
 800d534:	4631      	mov	r1, r6
 800d536:	4628      	mov	r0, r5
 800d538:	47b8      	blx	r7
 800d53a:	3001      	adds	r0, #1
 800d53c:	f43f af1d 	beq.w	800d37a <_printf_float+0xb6>
 800d540:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d544:	ea59 0303 	orrs.w	r3, r9, r3
 800d548:	d102      	bne.n	800d550 <_printf_float+0x28c>
 800d54a:	6823      	ldr	r3, [r4, #0]
 800d54c:	07d9      	lsls	r1, r3, #31
 800d54e:	d5d7      	bpl.n	800d500 <_printf_float+0x23c>
 800d550:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d554:	4631      	mov	r1, r6
 800d556:	4628      	mov	r0, r5
 800d558:	47b8      	blx	r7
 800d55a:	3001      	adds	r0, #1
 800d55c:	f43f af0d 	beq.w	800d37a <_printf_float+0xb6>
 800d560:	f04f 0a00 	mov.w	sl, #0
 800d564:	f104 0b1a 	add.w	fp, r4, #26
 800d568:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d56a:	425b      	negs	r3, r3
 800d56c:	4553      	cmp	r3, sl
 800d56e:	dc01      	bgt.n	800d574 <_printf_float+0x2b0>
 800d570:	464b      	mov	r3, r9
 800d572:	e793      	b.n	800d49c <_printf_float+0x1d8>
 800d574:	2301      	movs	r3, #1
 800d576:	465a      	mov	r2, fp
 800d578:	4631      	mov	r1, r6
 800d57a:	4628      	mov	r0, r5
 800d57c:	47b8      	blx	r7
 800d57e:	3001      	adds	r0, #1
 800d580:	f43f aefb 	beq.w	800d37a <_printf_float+0xb6>
 800d584:	f10a 0a01 	add.w	sl, sl, #1
 800d588:	e7ee      	b.n	800d568 <_printf_float+0x2a4>
 800d58a:	bf00      	nop
 800d58c:	7fefffff 	.word	0x7fefffff
 800d590:	08012d8a 	.word	0x08012d8a
 800d594:	08012d86 	.word	0x08012d86
 800d598:	08012d92 	.word	0x08012d92
 800d59c:	08012d8e 	.word	0x08012d8e
 800d5a0:	0801306a 	.word	0x0801306a
 800d5a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d5a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d5aa:	4553      	cmp	r3, sl
 800d5ac:	bfa8      	it	ge
 800d5ae:	4653      	movge	r3, sl
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	4699      	mov	r9, r3
 800d5b4:	dc36      	bgt.n	800d624 <_printf_float+0x360>
 800d5b6:	f04f 0b00 	mov.w	fp, #0
 800d5ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d5be:	f104 021a 	add.w	r2, r4, #26
 800d5c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d5c4:	9306      	str	r3, [sp, #24]
 800d5c6:	eba3 0309 	sub.w	r3, r3, r9
 800d5ca:	455b      	cmp	r3, fp
 800d5cc:	dc31      	bgt.n	800d632 <_printf_float+0x36e>
 800d5ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5d0:	459a      	cmp	sl, r3
 800d5d2:	dc3a      	bgt.n	800d64a <_printf_float+0x386>
 800d5d4:	6823      	ldr	r3, [r4, #0]
 800d5d6:	07da      	lsls	r2, r3, #31
 800d5d8:	d437      	bmi.n	800d64a <_printf_float+0x386>
 800d5da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5dc:	ebaa 0903 	sub.w	r9, sl, r3
 800d5e0:	9b06      	ldr	r3, [sp, #24]
 800d5e2:	ebaa 0303 	sub.w	r3, sl, r3
 800d5e6:	4599      	cmp	r9, r3
 800d5e8:	bfa8      	it	ge
 800d5ea:	4699      	movge	r9, r3
 800d5ec:	f1b9 0f00 	cmp.w	r9, #0
 800d5f0:	dc33      	bgt.n	800d65a <_printf_float+0x396>
 800d5f2:	f04f 0800 	mov.w	r8, #0
 800d5f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d5fa:	f104 0b1a 	add.w	fp, r4, #26
 800d5fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d600:	ebaa 0303 	sub.w	r3, sl, r3
 800d604:	eba3 0309 	sub.w	r3, r3, r9
 800d608:	4543      	cmp	r3, r8
 800d60a:	f77f af79 	ble.w	800d500 <_printf_float+0x23c>
 800d60e:	2301      	movs	r3, #1
 800d610:	465a      	mov	r2, fp
 800d612:	4631      	mov	r1, r6
 800d614:	4628      	mov	r0, r5
 800d616:	47b8      	blx	r7
 800d618:	3001      	adds	r0, #1
 800d61a:	f43f aeae 	beq.w	800d37a <_printf_float+0xb6>
 800d61e:	f108 0801 	add.w	r8, r8, #1
 800d622:	e7ec      	b.n	800d5fe <_printf_float+0x33a>
 800d624:	4642      	mov	r2, r8
 800d626:	4631      	mov	r1, r6
 800d628:	4628      	mov	r0, r5
 800d62a:	47b8      	blx	r7
 800d62c:	3001      	adds	r0, #1
 800d62e:	d1c2      	bne.n	800d5b6 <_printf_float+0x2f2>
 800d630:	e6a3      	b.n	800d37a <_printf_float+0xb6>
 800d632:	2301      	movs	r3, #1
 800d634:	4631      	mov	r1, r6
 800d636:	4628      	mov	r0, r5
 800d638:	9206      	str	r2, [sp, #24]
 800d63a:	47b8      	blx	r7
 800d63c:	3001      	adds	r0, #1
 800d63e:	f43f ae9c 	beq.w	800d37a <_printf_float+0xb6>
 800d642:	9a06      	ldr	r2, [sp, #24]
 800d644:	f10b 0b01 	add.w	fp, fp, #1
 800d648:	e7bb      	b.n	800d5c2 <_printf_float+0x2fe>
 800d64a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d64e:	4631      	mov	r1, r6
 800d650:	4628      	mov	r0, r5
 800d652:	47b8      	blx	r7
 800d654:	3001      	adds	r0, #1
 800d656:	d1c0      	bne.n	800d5da <_printf_float+0x316>
 800d658:	e68f      	b.n	800d37a <_printf_float+0xb6>
 800d65a:	9a06      	ldr	r2, [sp, #24]
 800d65c:	464b      	mov	r3, r9
 800d65e:	4442      	add	r2, r8
 800d660:	4631      	mov	r1, r6
 800d662:	4628      	mov	r0, r5
 800d664:	47b8      	blx	r7
 800d666:	3001      	adds	r0, #1
 800d668:	d1c3      	bne.n	800d5f2 <_printf_float+0x32e>
 800d66a:	e686      	b.n	800d37a <_printf_float+0xb6>
 800d66c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d670:	f1ba 0f01 	cmp.w	sl, #1
 800d674:	dc01      	bgt.n	800d67a <_printf_float+0x3b6>
 800d676:	07db      	lsls	r3, r3, #31
 800d678:	d536      	bpl.n	800d6e8 <_printf_float+0x424>
 800d67a:	2301      	movs	r3, #1
 800d67c:	4642      	mov	r2, r8
 800d67e:	4631      	mov	r1, r6
 800d680:	4628      	mov	r0, r5
 800d682:	47b8      	blx	r7
 800d684:	3001      	adds	r0, #1
 800d686:	f43f ae78 	beq.w	800d37a <_printf_float+0xb6>
 800d68a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d68e:	4631      	mov	r1, r6
 800d690:	4628      	mov	r0, r5
 800d692:	47b8      	blx	r7
 800d694:	3001      	adds	r0, #1
 800d696:	f43f ae70 	beq.w	800d37a <_printf_float+0xb6>
 800d69a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d69e:	2200      	movs	r2, #0
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d6a6:	f7f3 fa27 	bl	8000af8 <__aeabi_dcmpeq>
 800d6aa:	b9c0      	cbnz	r0, 800d6de <_printf_float+0x41a>
 800d6ac:	4653      	mov	r3, sl
 800d6ae:	f108 0201 	add.w	r2, r8, #1
 800d6b2:	4631      	mov	r1, r6
 800d6b4:	4628      	mov	r0, r5
 800d6b6:	47b8      	blx	r7
 800d6b8:	3001      	adds	r0, #1
 800d6ba:	d10c      	bne.n	800d6d6 <_printf_float+0x412>
 800d6bc:	e65d      	b.n	800d37a <_printf_float+0xb6>
 800d6be:	2301      	movs	r3, #1
 800d6c0:	465a      	mov	r2, fp
 800d6c2:	4631      	mov	r1, r6
 800d6c4:	4628      	mov	r0, r5
 800d6c6:	47b8      	blx	r7
 800d6c8:	3001      	adds	r0, #1
 800d6ca:	f43f ae56 	beq.w	800d37a <_printf_float+0xb6>
 800d6ce:	f108 0801 	add.w	r8, r8, #1
 800d6d2:	45d0      	cmp	r8, sl
 800d6d4:	dbf3      	blt.n	800d6be <_printf_float+0x3fa>
 800d6d6:	464b      	mov	r3, r9
 800d6d8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d6dc:	e6df      	b.n	800d49e <_printf_float+0x1da>
 800d6de:	f04f 0800 	mov.w	r8, #0
 800d6e2:	f104 0b1a 	add.w	fp, r4, #26
 800d6e6:	e7f4      	b.n	800d6d2 <_printf_float+0x40e>
 800d6e8:	2301      	movs	r3, #1
 800d6ea:	4642      	mov	r2, r8
 800d6ec:	e7e1      	b.n	800d6b2 <_printf_float+0x3ee>
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	464a      	mov	r2, r9
 800d6f2:	4631      	mov	r1, r6
 800d6f4:	4628      	mov	r0, r5
 800d6f6:	47b8      	blx	r7
 800d6f8:	3001      	adds	r0, #1
 800d6fa:	f43f ae3e 	beq.w	800d37a <_printf_float+0xb6>
 800d6fe:	f108 0801 	add.w	r8, r8, #1
 800d702:	68e3      	ldr	r3, [r4, #12]
 800d704:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d706:	1a5b      	subs	r3, r3, r1
 800d708:	4543      	cmp	r3, r8
 800d70a:	dcf0      	bgt.n	800d6ee <_printf_float+0x42a>
 800d70c:	e6fc      	b.n	800d508 <_printf_float+0x244>
 800d70e:	f04f 0800 	mov.w	r8, #0
 800d712:	f104 0919 	add.w	r9, r4, #25
 800d716:	e7f4      	b.n	800d702 <_printf_float+0x43e>

0800d718 <_printf_common>:
 800d718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d71c:	4616      	mov	r6, r2
 800d71e:	4698      	mov	r8, r3
 800d720:	688a      	ldr	r2, [r1, #8]
 800d722:	690b      	ldr	r3, [r1, #16]
 800d724:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d728:	4293      	cmp	r3, r2
 800d72a:	bfb8      	it	lt
 800d72c:	4613      	movlt	r3, r2
 800d72e:	6033      	str	r3, [r6, #0]
 800d730:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d734:	4607      	mov	r7, r0
 800d736:	460c      	mov	r4, r1
 800d738:	b10a      	cbz	r2, 800d73e <_printf_common+0x26>
 800d73a:	3301      	adds	r3, #1
 800d73c:	6033      	str	r3, [r6, #0]
 800d73e:	6823      	ldr	r3, [r4, #0]
 800d740:	0699      	lsls	r1, r3, #26
 800d742:	bf42      	ittt	mi
 800d744:	6833      	ldrmi	r3, [r6, #0]
 800d746:	3302      	addmi	r3, #2
 800d748:	6033      	strmi	r3, [r6, #0]
 800d74a:	6825      	ldr	r5, [r4, #0]
 800d74c:	f015 0506 	ands.w	r5, r5, #6
 800d750:	d106      	bne.n	800d760 <_printf_common+0x48>
 800d752:	f104 0a19 	add.w	sl, r4, #25
 800d756:	68e3      	ldr	r3, [r4, #12]
 800d758:	6832      	ldr	r2, [r6, #0]
 800d75a:	1a9b      	subs	r3, r3, r2
 800d75c:	42ab      	cmp	r3, r5
 800d75e:	dc26      	bgt.n	800d7ae <_printf_common+0x96>
 800d760:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d764:	6822      	ldr	r2, [r4, #0]
 800d766:	3b00      	subs	r3, #0
 800d768:	bf18      	it	ne
 800d76a:	2301      	movne	r3, #1
 800d76c:	0692      	lsls	r2, r2, #26
 800d76e:	d42b      	bmi.n	800d7c8 <_printf_common+0xb0>
 800d770:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d774:	4641      	mov	r1, r8
 800d776:	4638      	mov	r0, r7
 800d778:	47c8      	blx	r9
 800d77a:	3001      	adds	r0, #1
 800d77c:	d01e      	beq.n	800d7bc <_printf_common+0xa4>
 800d77e:	6823      	ldr	r3, [r4, #0]
 800d780:	6922      	ldr	r2, [r4, #16]
 800d782:	f003 0306 	and.w	r3, r3, #6
 800d786:	2b04      	cmp	r3, #4
 800d788:	bf02      	ittt	eq
 800d78a:	68e5      	ldreq	r5, [r4, #12]
 800d78c:	6833      	ldreq	r3, [r6, #0]
 800d78e:	1aed      	subeq	r5, r5, r3
 800d790:	68a3      	ldr	r3, [r4, #8]
 800d792:	bf0c      	ite	eq
 800d794:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d798:	2500      	movne	r5, #0
 800d79a:	4293      	cmp	r3, r2
 800d79c:	bfc4      	itt	gt
 800d79e:	1a9b      	subgt	r3, r3, r2
 800d7a0:	18ed      	addgt	r5, r5, r3
 800d7a2:	2600      	movs	r6, #0
 800d7a4:	341a      	adds	r4, #26
 800d7a6:	42b5      	cmp	r5, r6
 800d7a8:	d11a      	bne.n	800d7e0 <_printf_common+0xc8>
 800d7aa:	2000      	movs	r0, #0
 800d7ac:	e008      	b.n	800d7c0 <_printf_common+0xa8>
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	4652      	mov	r2, sl
 800d7b2:	4641      	mov	r1, r8
 800d7b4:	4638      	mov	r0, r7
 800d7b6:	47c8      	blx	r9
 800d7b8:	3001      	adds	r0, #1
 800d7ba:	d103      	bne.n	800d7c4 <_printf_common+0xac>
 800d7bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d7c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7c4:	3501      	adds	r5, #1
 800d7c6:	e7c6      	b.n	800d756 <_printf_common+0x3e>
 800d7c8:	18e1      	adds	r1, r4, r3
 800d7ca:	1c5a      	adds	r2, r3, #1
 800d7cc:	2030      	movs	r0, #48	@ 0x30
 800d7ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d7d2:	4422      	add	r2, r4
 800d7d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d7d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d7dc:	3302      	adds	r3, #2
 800d7de:	e7c7      	b.n	800d770 <_printf_common+0x58>
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	4622      	mov	r2, r4
 800d7e4:	4641      	mov	r1, r8
 800d7e6:	4638      	mov	r0, r7
 800d7e8:	47c8      	blx	r9
 800d7ea:	3001      	adds	r0, #1
 800d7ec:	d0e6      	beq.n	800d7bc <_printf_common+0xa4>
 800d7ee:	3601      	adds	r6, #1
 800d7f0:	e7d9      	b.n	800d7a6 <_printf_common+0x8e>
	...

0800d7f4 <_printf_i>:
 800d7f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d7f8:	7e0f      	ldrb	r7, [r1, #24]
 800d7fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d7fc:	2f78      	cmp	r7, #120	@ 0x78
 800d7fe:	4691      	mov	r9, r2
 800d800:	4680      	mov	r8, r0
 800d802:	460c      	mov	r4, r1
 800d804:	469a      	mov	sl, r3
 800d806:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d80a:	d807      	bhi.n	800d81c <_printf_i+0x28>
 800d80c:	2f62      	cmp	r7, #98	@ 0x62
 800d80e:	d80a      	bhi.n	800d826 <_printf_i+0x32>
 800d810:	2f00      	cmp	r7, #0
 800d812:	f000 80d1 	beq.w	800d9b8 <_printf_i+0x1c4>
 800d816:	2f58      	cmp	r7, #88	@ 0x58
 800d818:	f000 80b8 	beq.w	800d98c <_printf_i+0x198>
 800d81c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d820:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d824:	e03a      	b.n	800d89c <_printf_i+0xa8>
 800d826:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d82a:	2b15      	cmp	r3, #21
 800d82c:	d8f6      	bhi.n	800d81c <_printf_i+0x28>
 800d82e:	a101      	add	r1, pc, #4	@ (adr r1, 800d834 <_printf_i+0x40>)
 800d830:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d834:	0800d88d 	.word	0x0800d88d
 800d838:	0800d8a1 	.word	0x0800d8a1
 800d83c:	0800d81d 	.word	0x0800d81d
 800d840:	0800d81d 	.word	0x0800d81d
 800d844:	0800d81d 	.word	0x0800d81d
 800d848:	0800d81d 	.word	0x0800d81d
 800d84c:	0800d8a1 	.word	0x0800d8a1
 800d850:	0800d81d 	.word	0x0800d81d
 800d854:	0800d81d 	.word	0x0800d81d
 800d858:	0800d81d 	.word	0x0800d81d
 800d85c:	0800d81d 	.word	0x0800d81d
 800d860:	0800d99f 	.word	0x0800d99f
 800d864:	0800d8cb 	.word	0x0800d8cb
 800d868:	0800d959 	.word	0x0800d959
 800d86c:	0800d81d 	.word	0x0800d81d
 800d870:	0800d81d 	.word	0x0800d81d
 800d874:	0800d9c1 	.word	0x0800d9c1
 800d878:	0800d81d 	.word	0x0800d81d
 800d87c:	0800d8cb 	.word	0x0800d8cb
 800d880:	0800d81d 	.word	0x0800d81d
 800d884:	0800d81d 	.word	0x0800d81d
 800d888:	0800d961 	.word	0x0800d961
 800d88c:	6833      	ldr	r3, [r6, #0]
 800d88e:	1d1a      	adds	r2, r3, #4
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	6032      	str	r2, [r6, #0]
 800d894:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d898:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d89c:	2301      	movs	r3, #1
 800d89e:	e09c      	b.n	800d9da <_printf_i+0x1e6>
 800d8a0:	6833      	ldr	r3, [r6, #0]
 800d8a2:	6820      	ldr	r0, [r4, #0]
 800d8a4:	1d19      	adds	r1, r3, #4
 800d8a6:	6031      	str	r1, [r6, #0]
 800d8a8:	0606      	lsls	r6, r0, #24
 800d8aa:	d501      	bpl.n	800d8b0 <_printf_i+0xbc>
 800d8ac:	681d      	ldr	r5, [r3, #0]
 800d8ae:	e003      	b.n	800d8b8 <_printf_i+0xc4>
 800d8b0:	0645      	lsls	r5, r0, #25
 800d8b2:	d5fb      	bpl.n	800d8ac <_printf_i+0xb8>
 800d8b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d8b8:	2d00      	cmp	r5, #0
 800d8ba:	da03      	bge.n	800d8c4 <_printf_i+0xd0>
 800d8bc:	232d      	movs	r3, #45	@ 0x2d
 800d8be:	426d      	negs	r5, r5
 800d8c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d8c4:	4858      	ldr	r0, [pc, #352]	@ (800da28 <_printf_i+0x234>)
 800d8c6:	230a      	movs	r3, #10
 800d8c8:	e011      	b.n	800d8ee <_printf_i+0xfa>
 800d8ca:	6821      	ldr	r1, [r4, #0]
 800d8cc:	6833      	ldr	r3, [r6, #0]
 800d8ce:	0608      	lsls	r0, r1, #24
 800d8d0:	f853 5b04 	ldr.w	r5, [r3], #4
 800d8d4:	d402      	bmi.n	800d8dc <_printf_i+0xe8>
 800d8d6:	0649      	lsls	r1, r1, #25
 800d8d8:	bf48      	it	mi
 800d8da:	b2ad      	uxthmi	r5, r5
 800d8dc:	2f6f      	cmp	r7, #111	@ 0x6f
 800d8de:	4852      	ldr	r0, [pc, #328]	@ (800da28 <_printf_i+0x234>)
 800d8e0:	6033      	str	r3, [r6, #0]
 800d8e2:	bf14      	ite	ne
 800d8e4:	230a      	movne	r3, #10
 800d8e6:	2308      	moveq	r3, #8
 800d8e8:	2100      	movs	r1, #0
 800d8ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d8ee:	6866      	ldr	r6, [r4, #4]
 800d8f0:	60a6      	str	r6, [r4, #8]
 800d8f2:	2e00      	cmp	r6, #0
 800d8f4:	db05      	blt.n	800d902 <_printf_i+0x10e>
 800d8f6:	6821      	ldr	r1, [r4, #0]
 800d8f8:	432e      	orrs	r6, r5
 800d8fa:	f021 0104 	bic.w	r1, r1, #4
 800d8fe:	6021      	str	r1, [r4, #0]
 800d900:	d04b      	beq.n	800d99a <_printf_i+0x1a6>
 800d902:	4616      	mov	r6, r2
 800d904:	fbb5 f1f3 	udiv	r1, r5, r3
 800d908:	fb03 5711 	mls	r7, r3, r1, r5
 800d90c:	5dc7      	ldrb	r7, [r0, r7]
 800d90e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d912:	462f      	mov	r7, r5
 800d914:	42bb      	cmp	r3, r7
 800d916:	460d      	mov	r5, r1
 800d918:	d9f4      	bls.n	800d904 <_printf_i+0x110>
 800d91a:	2b08      	cmp	r3, #8
 800d91c:	d10b      	bne.n	800d936 <_printf_i+0x142>
 800d91e:	6823      	ldr	r3, [r4, #0]
 800d920:	07df      	lsls	r7, r3, #31
 800d922:	d508      	bpl.n	800d936 <_printf_i+0x142>
 800d924:	6923      	ldr	r3, [r4, #16]
 800d926:	6861      	ldr	r1, [r4, #4]
 800d928:	4299      	cmp	r1, r3
 800d92a:	bfde      	ittt	le
 800d92c:	2330      	movle	r3, #48	@ 0x30
 800d92e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d932:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d936:	1b92      	subs	r2, r2, r6
 800d938:	6122      	str	r2, [r4, #16]
 800d93a:	f8cd a000 	str.w	sl, [sp]
 800d93e:	464b      	mov	r3, r9
 800d940:	aa03      	add	r2, sp, #12
 800d942:	4621      	mov	r1, r4
 800d944:	4640      	mov	r0, r8
 800d946:	f7ff fee7 	bl	800d718 <_printf_common>
 800d94a:	3001      	adds	r0, #1
 800d94c:	d14a      	bne.n	800d9e4 <_printf_i+0x1f0>
 800d94e:	f04f 30ff 	mov.w	r0, #4294967295
 800d952:	b004      	add	sp, #16
 800d954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d958:	6823      	ldr	r3, [r4, #0]
 800d95a:	f043 0320 	orr.w	r3, r3, #32
 800d95e:	6023      	str	r3, [r4, #0]
 800d960:	4832      	ldr	r0, [pc, #200]	@ (800da2c <_printf_i+0x238>)
 800d962:	2778      	movs	r7, #120	@ 0x78
 800d964:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d968:	6823      	ldr	r3, [r4, #0]
 800d96a:	6831      	ldr	r1, [r6, #0]
 800d96c:	061f      	lsls	r7, r3, #24
 800d96e:	f851 5b04 	ldr.w	r5, [r1], #4
 800d972:	d402      	bmi.n	800d97a <_printf_i+0x186>
 800d974:	065f      	lsls	r7, r3, #25
 800d976:	bf48      	it	mi
 800d978:	b2ad      	uxthmi	r5, r5
 800d97a:	6031      	str	r1, [r6, #0]
 800d97c:	07d9      	lsls	r1, r3, #31
 800d97e:	bf44      	itt	mi
 800d980:	f043 0320 	orrmi.w	r3, r3, #32
 800d984:	6023      	strmi	r3, [r4, #0]
 800d986:	b11d      	cbz	r5, 800d990 <_printf_i+0x19c>
 800d988:	2310      	movs	r3, #16
 800d98a:	e7ad      	b.n	800d8e8 <_printf_i+0xf4>
 800d98c:	4826      	ldr	r0, [pc, #152]	@ (800da28 <_printf_i+0x234>)
 800d98e:	e7e9      	b.n	800d964 <_printf_i+0x170>
 800d990:	6823      	ldr	r3, [r4, #0]
 800d992:	f023 0320 	bic.w	r3, r3, #32
 800d996:	6023      	str	r3, [r4, #0]
 800d998:	e7f6      	b.n	800d988 <_printf_i+0x194>
 800d99a:	4616      	mov	r6, r2
 800d99c:	e7bd      	b.n	800d91a <_printf_i+0x126>
 800d99e:	6833      	ldr	r3, [r6, #0]
 800d9a0:	6825      	ldr	r5, [r4, #0]
 800d9a2:	6961      	ldr	r1, [r4, #20]
 800d9a4:	1d18      	adds	r0, r3, #4
 800d9a6:	6030      	str	r0, [r6, #0]
 800d9a8:	062e      	lsls	r6, r5, #24
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	d501      	bpl.n	800d9b2 <_printf_i+0x1be>
 800d9ae:	6019      	str	r1, [r3, #0]
 800d9b0:	e002      	b.n	800d9b8 <_printf_i+0x1c4>
 800d9b2:	0668      	lsls	r0, r5, #25
 800d9b4:	d5fb      	bpl.n	800d9ae <_printf_i+0x1ba>
 800d9b6:	8019      	strh	r1, [r3, #0]
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	6123      	str	r3, [r4, #16]
 800d9bc:	4616      	mov	r6, r2
 800d9be:	e7bc      	b.n	800d93a <_printf_i+0x146>
 800d9c0:	6833      	ldr	r3, [r6, #0]
 800d9c2:	1d1a      	adds	r2, r3, #4
 800d9c4:	6032      	str	r2, [r6, #0]
 800d9c6:	681e      	ldr	r6, [r3, #0]
 800d9c8:	6862      	ldr	r2, [r4, #4]
 800d9ca:	2100      	movs	r1, #0
 800d9cc:	4630      	mov	r0, r6
 800d9ce:	f7f2 fc17 	bl	8000200 <memchr>
 800d9d2:	b108      	cbz	r0, 800d9d8 <_printf_i+0x1e4>
 800d9d4:	1b80      	subs	r0, r0, r6
 800d9d6:	6060      	str	r0, [r4, #4]
 800d9d8:	6863      	ldr	r3, [r4, #4]
 800d9da:	6123      	str	r3, [r4, #16]
 800d9dc:	2300      	movs	r3, #0
 800d9de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d9e2:	e7aa      	b.n	800d93a <_printf_i+0x146>
 800d9e4:	6923      	ldr	r3, [r4, #16]
 800d9e6:	4632      	mov	r2, r6
 800d9e8:	4649      	mov	r1, r9
 800d9ea:	4640      	mov	r0, r8
 800d9ec:	47d0      	blx	sl
 800d9ee:	3001      	adds	r0, #1
 800d9f0:	d0ad      	beq.n	800d94e <_printf_i+0x15a>
 800d9f2:	6823      	ldr	r3, [r4, #0]
 800d9f4:	079b      	lsls	r3, r3, #30
 800d9f6:	d413      	bmi.n	800da20 <_printf_i+0x22c>
 800d9f8:	68e0      	ldr	r0, [r4, #12]
 800d9fa:	9b03      	ldr	r3, [sp, #12]
 800d9fc:	4298      	cmp	r0, r3
 800d9fe:	bfb8      	it	lt
 800da00:	4618      	movlt	r0, r3
 800da02:	e7a6      	b.n	800d952 <_printf_i+0x15e>
 800da04:	2301      	movs	r3, #1
 800da06:	4632      	mov	r2, r6
 800da08:	4649      	mov	r1, r9
 800da0a:	4640      	mov	r0, r8
 800da0c:	47d0      	blx	sl
 800da0e:	3001      	adds	r0, #1
 800da10:	d09d      	beq.n	800d94e <_printf_i+0x15a>
 800da12:	3501      	adds	r5, #1
 800da14:	68e3      	ldr	r3, [r4, #12]
 800da16:	9903      	ldr	r1, [sp, #12]
 800da18:	1a5b      	subs	r3, r3, r1
 800da1a:	42ab      	cmp	r3, r5
 800da1c:	dcf2      	bgt.n	800da04 <_printf_i+0x210>
 800da1e:	e7eb      	b.n	800d9f8 <_printf_i+0x204>
 800da20:	2500      	movs	r5, #0
 800da22:	f104 0619 	add.w	r6, r4, #25
 800da26:	e7f5      	b.n	800da14 <_printf_i+0x220>
 800da28:	08012d96 	.word	0x08012d96
 800da2c:	08012da7 	.word	0x08012da7

0800da30 <std>:
 800da30:	2300      	movs	r3, #0
 800da32:	b510      	push	{r4, lr}
 800da34:	4604      	mov	r4, r0
 800da36:	e9c0 3300 	strd	r3, r3, [r0]
 800da3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800da3e:	6083      	str	r3, [r0, #8]
 800da40:	8181      	strh	r1, [r0, #12]
 800da42:	6643      	str	r3, [r0, #100]	@ 0x64
 800da44:	81c2      	strh	r2, [r0, #14]
 800da46:	6183      	str	r3, [r0, #24]
 800da48:	4619      	mov	r1, r3
 800da4a:	2208      	movs	r2, #8
 800da4c:	305c      	adds	r0, #92	@ 0x5c
 800da4e:	f000 fab1 	bl	800dfb4 <memset>
 800da52:	4b0d      	ldr	r3, [pc, #52]	@ (800da88 <std+0x58>)
 800da54:	6263      	str	r3, [r4, #36]	@ 0x24
 800da56:	4b0d      	ldr	r3, [pc, #52]	@ (800da8c <std+0x5c>)
 800da58:	62a3      	str	r3, [r4, #40]	@ 0x28
 800da5a:	4b0d      	ldr	r3, [pc, #52]	@ (800da90 <std+0x60>)
 800da5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800da5e:	4b0d      	ldr	r3, [pc, #52]	@ (800da94 <std+0x64>)
 800da60:	6323      	str	r3, [r4, #48]	@ 0x30
 800da62:	4b0d      	ldr	r3, [pc, #52]	@ (800da98 <std+0x68>)
 800da64:	6224      	str	r4, [r4, #32]
 800da66:	429c      	cmp	r4, r3
 800da68:	d006      	beq.n	800da78 <std+0x48>
 800da6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800da6e:	4294      	cmp	r4, r2
 800da70:	d002      	beq.n	800da78 <std+0x48>
 800da72:	33d0      	adds	r3, #208	@ 0xd0
 800da74:	429c      	cmp	r4, r3
 800da76:	d105      	bne.n	800da84 <std+0x54>
 800da78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800da7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da80:	f001 ba82 	b.w	800ef88 <__retarget_lock_init_recursive>
 800da84:	bd10      	pop	{r4, pc}
 800da86:	bf00      	nop
 800da88:	0800ddad 	.word	0x0800ddad
 800da8c:	0800ddd3 	.word	0x0800ddd3
 800da90:	0800de0b 	.word	0x0800de0b
 800da94:	0800de2f 	.word	0x0800de2f
 800da98:	20006dfc 	.word	0x20006dfc

0800da9c <stdio_exit_handler>:
 800da9c:	4a02      	ldr	r2, [pc, #8]	@ (800daa8 <stdio_exit_handler+0xc>)
 800da9e:	4903      	ldr	r1, [pc, #12]	@ (800daac <stdio_exit_handler+0x10>)
 800daa0:	4803      	ldr	r0, [pc, #12]	@ (800dab0 <stdio_exit_handler+0x14>)
 800daa2:	f000 b869 	b.w	800db78 <_fwalk_sglue>
 800daa6:	bf00      	nop
 800daa8:	20000024 	.word	0x20000024
 800daac:	08011cd9 	.word	0x08011cd9
 800dab0:	200001a8 	.word	0x200001a8

0800dab4 <cleanup_stdio>:
 800dab4:	6841      	ldr	r1, [r0, #4]
 800dab6:	4b0c      	ldr	r3, [pc, #48]	@ (800dae8 <cleanup_stdio+0x34>)
 800dab8:	4299      	cmp	r1, r3
 800daba:	b510      	push	{r4, lr}
 800dabc:	4604      	mov	r4, r0
 800dabe:	d001      	beq.n	800dac4 <cleanup_stdio+0x10>
 800dac0:	f004 f90a 	bl	8011cd8 <_fflush_r>
 800dac4:	68a1      	ldr	r1, [r4, #8]
 800dac6:	4b09      	ldr	r3, [pc, #36]	@ (800daec <cleanup_stdio+0x38>)
 800dac8:	4299      	cmp	r1, r3
 800daca:	d002      	beq.n	800dad2 <cleanup_stdio+0x1e>
 800dacc:	4620      	mov	r0, r4
 800dace:	f004 f903 	bl	8011cd8 <_fflush_r>
 800dad2:	68e1      	ldr	r1, [r4, #12]
 800dad4:	4b06      	ldr	r3, [pc, #24]	@ (800daf0 <cleanup_stdio+0x3c>)
 800dad6:	4299      	cmp	r1, r3
 800dad8:	d004      	beq.n	800dae4 <cleanup_stdio+0x30>
 800dada:	4620      	mov	r0, r4
 800dadc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dae0:	f004 b8fa 	b.w	8011cd8 <_fflush_r>
 800dae4:	bd10      	pop	{r4, pc}
 800dae6:	bf00      	nop
 800dae8:	20006dfc 	.word	0x20006dfc
 800daec:	20006e64 	.word	0x20006e64
 800daf0:	20006ecc 	.word	0x20006ecc

0800daf4 <global_stdio_init.part.0>:
 800daf4:	b510      	push	{r4, lr}
 800daf6:	4b0b      	ldr	r3, [pc, #44]	@ (800db24 <global_stdio_init.part.0+0x30>)
 800daf8:	4c0b      	ldr	r4, [pc, #44]	@ (800db28 <global_stdio_init.part.0+0x34>)
 800dafa:	4a0c      	ldr	r2, [pc, #48]	@ (800db2c <global_stdio_init.part.0+0x38>)
 800dafc:	601a      	str	r2, [r3, #0]
 800dafe:	4620      	mov	r0, r4
 800db00:	2200      	movs	r2, #0
 800db02:	2104      	movs	r1, #4
 800db04:	f7ff ff94 	bl	800da30 <std>
 800db08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800db0c:	2201      	movs	r2, #1
 800db0e:	2109      	movs	r1, #9
 800db10:	f7ff ff8e 	bl	800da30 <std>
 800db14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800db18:	2202      	movs	r2, #2
 800db1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db1e:	2112      	movs	r1, #18
 800db20:	f7ff bf86 	b.w	800da30 <std>
 800db24:	20006f34 	.word	0x20006f34
 800db28:	20006dfc 	.word	0x20006dfc
 800db2c:	0800da9d 	.word	0x0800da9d

0800db30 <__sfp_lock_acquire>:
 800db30:	4801      	ldr	r0, [pc, #4]	@ (800db38 <__sfp_lock_acquire+0x8>)
 800db32:	f001 ba2b 	b.w	800ef8c <__retarget_lock_acquire_recursive>
 800db36:	bf00      	nop
 800db38:	20006f63 	.word	0x20006f63

0800db3c <__sfp_lock_release>:
 800db3c:	4801      	ldr	r0, [pc, #4]	@ (800db44 <__sfp_lock_release+0x8>)
 800db3e:	f001 ba27 	b.w	800ef90 <__retarget_lock_release_recursive>
 800db42:	bf00      	nop
 800db44:	20006f63 	.word	0x20006f63

0800db48 <__sinit>:
 800db48:	b510      	push	{r4, lr}
 800db4a:	4604      	mov	r4, r0
 800db4c:	f7ff fff0 	bl	800db30 <__sfp_lock_acquire>
 800db50:	6a23      	ldr	r3, [r4, #32]
 800db52:	b11b      	cbz	r3, 800db5c <__sinit+0x14>
 800db54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db58:	f7ff bff0 	b.w	800db3c <__sfp_lock_release>
 800db5c:	4b04      	ldr	r3, [pc, #16]	@ (800db70 <__sinit+0x28>)
 800db5e:	6223      	str	r3, [r4, #32]
 800db60:	4b04      	ldr	r3, [pc, #16]	@ (800db74 <__sinit+0x2c>)
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	2b00      	cmp	r3, #0
 800db66:	d1f5      	bne.n	800db54 <__sinit+0xc>
 800db68:	f7ff ffc4 	bl	800daf4 <global_stdio_init.part.0>
 800db6c:	e7f2      	b.n	800db54 <__sinit+0xc>
 800db6e:	bf00      	nop
 800db70:	0800dab5 	.word	0x0800dab5
 800db74:	20006f34 	.word	0x20006f34

0800db78 <_fwalk_sglue>:
 800db78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db7c:	4607      	mov	r7, r0
 800db7e:	4688      	mov	r8, r1
 800db80:	4614      	mov	r4, r2
 800db82:	2600      	movs	r6, #0
 800db84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800db88:	f1b9 0901 	subs.w	r9, r9, #1
 800db8c:	d505      	bpl.n	800db9a <_fwalk_sglue+0x22>
 800db8e:	6824      	ldr	r4, [r4, #0]
 800db90:	2c00      	cmp	r4, #0
 800db92:	d1f7      	bne.n	800db84 <_fwalk_sglue+0xc>
 800db94:	4630      	mov	r0, r6
 800db96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db9a:	89ab      	ldrh	r3, [r5, #12]
 800db9c:	2b01      	cmp	r3, #1
 800db9e:	d907      	bls.n	800dbb0 <_fwalk_sglue+0x38>
 800dba0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dba4:	3301      	adds	r3, #1
 800dba6:	d003      	beq.n	800dbb0 <_fwalk_sglue+0x38>
 800dba8:	4629      	mov	r1, r5
 800dbaa:	4638      	mov	r0, r7
 800dbac:	47c0      	blx	r8
 800dbae:	4306      	orrs	r6, r0
 800dbb0:	3568      	adds	r5, #104	@ 0x68
 800dbb2:	e7e9      	b.n	800db88 <_fwalk_sglue+0x10>

0800dbb4 <iprintf>:
 800dbb4:	b40f      	push	{r0, r1, r2, r3}
 800dbb6:	b507      	push	{r0, r1, r2, lr}
 800dbb8:	4906      	ldr	r1, [pc, #24]	@ (800dbd4 <iprintf+0x20>)
 800dbba:	ab04      	add	r3, sp, #16
 800dbbc:	6808      	ldr	r0, [r1, #0]
 800dbbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbc2:	6881      	ldr	r1, [r0, #8]
 800dbc4:	9301      	str	r3, [sp, #4]
 800dbc6:	f003 fd9d 	bl	8011704 <_vfiprintf_r>
 800dbca:	b003      	add	sp, #12
 800dbcc:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbd0:	b004      	add	sp, #16
 800dbd2:	4770      	bx	lr
 800dbd4:	200001a4 	.word	0x200001a4

0800dbd8 <putchar>:
 800dbd8:	4b02      	ldr	r3, [pc, #8]	@ (800dbe4 <putchar+0xc>)
 800dbda:	4601      	mov	r1, r0
 800dbdc:	6818      	ldr	r0, [r3, #0]
 800dbde:	6882      	ldr	r2, [r0, #8]
 800dbe0:	f004 b916 	b.w	8011e10 <_putc_r>
 800dbe4:	200001a4 	.word	0x200001a4

0800dbe8 <_puts_r>:
 800dbe8:	6a03      	ldr	r3, [r0, #32]
 800dbea:	b570      	push	{r4, r5, r6, lr}
 800dbec:	6884      	ldr	r4, [r0, #8]
 800dbee:	4605      	mov	r5, r0
 800dbf0:	460e      	mov	r6, r1
 800dbf2:	b90b      	cbnz	r3, 800dbf8 <_puts_r+0x10>
 800dbf4:	f7ff ffa8 	bl	800db48 <__sinit>
 800dbf8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dbfa:	07db      	lsls	r3, r3, #31
 800dbfc:	d405      	bmi.n	800dc0a <_puts_r+0x22>
 800dbfe:	89a3      	ldrh	r3, [r4, #12]
 800dc00:	0598      	lsls	r0, r3, #22
 800dc02:	d402      	bmi.n	800dc0a <_puts_r+0x22>
 800dc04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc06:	f001 f9c1 	bl	800ef8c <__retarget_lock_acquire_recursive>
 800dc0a:	89a3      	ldrh	r3, [r4, #12]
 800dc0c:	0719      	lsls	r1, r3, #28
 800dc0e:	d502      	bpl.n	800dc16 <_puts_r+0x2e>
 800dc10:	6923      	ldr	r3, [r4, #16]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d135      	bne.n	800dc82 <_puts_r+0x9a>
 800dc16:	4621      	mov	r1, r4
 800dc18:	4628      	mov	r0, r5
 800dc1a:	f000 f94b 	bl	800deb4 <__swsetup_r>
 800dc1e:	b380      	cbz	r0, 800dc82 <_puts_r+0x9a>
 800dc20:	f04f 35ff 	mov.w	r5, #4294967295
 800dc24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dc26:	07da      	lsls	r2, r3, #31
 800dc28:	d405      	bmi.n	800dc36 <_puts_r+0x4e>
 800dc2a:	89a3      	ldrh	r3, [r4, #12]
 800dc2c:	059b      	lsls	r3, r3, #22
 800dc2e:	d402      	bmi.n	800dc36 <_puts_r+0x4e>
 800dc30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc32:	f001 f9ad 	bl	800ef90 <__retarget_lock_release_recursive>
 800dc36:	4628      	mov	r0, r5
 800dc38:	bd70      	pop	{r4, r5, r6, pc}
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	da04      	bge.n	800dc48 <_puts_r+0x60>
 800dc3e:	69a2      	ldr	r2, [r4, #24]
 800dc40:	429a      	cmp	r2, r3
 800dc42:	dc17      	bgt.n	800dc74 <_puts_r+0x8c>
 800dc44:	290a      	cmp	r1, #10
 800dc46:	d015      	beq.n	800dc74 <_puts_r+0x8c>
 800dc48:	6823      	ldr	r3, [r4, #0]
 800dc4a:	1c5a      	adds	r2, r3, #1
 800dc4c:	6022      	str	r2, [r4, #0]
 800dc4e:	7019      	strb	r1, [r3, #0]
 800dc50:	68a3      	ldr	r3, [r4, #8]
 800dc52:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800dc56:	3b01      	subs	r3, #1
 800dc58:	60a3      	str	r3, [r4, #8]
 800dc5a:	2900      	cmp	r1, #0
 800dc5c:	d1ed      	bne.n	800dc3a <_puts_r+0x52>
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	da11      	bge.n	800dc86 <_puts_r+0x9e>
 800dc62:	4622      	mov	r2, r4
 800dc64:	210a      	movs	r1, #10
 800dc66:	4628      	mov	r0, r5
 800dc68:	f000 f8e5 	bl	800de36 <__swbuf_r>
 800dc6c:	3001      	adds	r0, #1
 800dc6e:	d0d7      	beq.n	800dc20 <_puts_r+0x38>
 800dc70:	250a      	movs	r5, #10
 800dc72:	e7d7      	b.n	800dc24 <_puts_r+0x3c>
 800dc74:	4622      	mov	r2, r4
 800dc76:	4628      	mov	r0, r5
 800dc78:	f000 f8dd 	bl	800de36 <__swbuf_r>
 800dc7c:	3001      	adds	r0, #1
 800dc7e:	d1e7      	bne.n	800dc50 <_puts_r+0x68>
 800dc80:	e7ce      	b.n	800dc20 <_puts_r+0x38>
 800dc82:	3e01      	subs	r6, #1
 800dc84:	e7e4      	b.n	800dc50 <_puts_r+0x68>
 800dc86:	6823      	ldr	r3, [r4, #0]
 800dc88:	1c5a      	adds	r2, r3, #1
 800dc8a:	6022      	str	r2, [r4, #0]
 800dc8c:	220a      	movs	r2, #10
 800dc8e:	701a      	strb	r2, [r3, #0]
 800dc90:	e7ee      	b.n	800dc70 <_puts_r+0x88>
	...

0800dc94 <puts>:
 800dc94:	4b02      	ldr	r3, [pc, #8]	@ (800dca0 <puts+0xc>)
 800dc96:	4601      	mov	r1, r0
 800dc98:	6818      	ldr	r0, [r3, #0]
 800dc9a:	f7ff bfa5 	b.w	800dbe8 <_puts_r>
 800dc9e:	bf00      	nop
 800dca0:	200001a4 	.word	0x200001a4

0800dca4 <sniprintf>:
 800dca4:	b40c      	push	{r2, r3}
 800dca6:	b530      	push	{r4, r5, lr}
 800dca8:	4b18      	ldr	r3, [pc, #96]	@ (800dd0c <sniprintf+0x68>)
 800dcaa:	1e0c      	subs	r4, r1, #0
 800dcac:	681d      	ldr	r5, [r3, #0]
 800dcae:	b09d      	sub	sp, #116	@ 0x74
 800dcb0:	da08      	bge.n	800dcc4 <sniprintf+0x20>
 800dcb2:	238b      	movs	r3, #139	@ 0x8b
 800dcb4:	602b      	str	r3, [r5, #0]
 800dcb6:	f04f 30ff 	mov.w	r0, #4294967295
 800dcba:	b01d      	add	sp, #116	@ 0x74
 800dcbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dcc0:	b002      	add	sp, #8
 800dcc2:	4770      	bx	lr
 800dcc4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800dcc8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800dccc:	f04f 0300 	mov.w	r3, #0
 800dcd0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800dcd2:	bf14      	ite	ne
 800dcd4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800dcd8:	4623      	moveq	r3, r4
 800dcda:	9304      	str	r3, [sp, #16]
 800dcdc:	9307      	str	r3, [sp, #28]
 800dcde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dce2:	9002      	str	r0, [sp, #8]
 800dce4:	9006      	str	r0, [sp, #24]
 800dce6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800dcea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800dcec:	ab21      	add	r3, sp, #132	@ 0x84
 800dcee:	a902      	add	r1, sp, #8
 800dcf0:	4628      	mov	r0, r5
 800dcf2:	9301      	str	r3, [sp, #4]
 800dcf4:	f003 fa10 	bl	8011118 <_svfiprintf_r>
 800dcf8:	1c43      	adds	r3, r0, #1
 800dcfa:	bfbc      	itt	lt
 800dcfc:	238b      	movlt	r3, #139	@ 0x8b
 800dcfe:	602b      	strlt	r3, [r5, #0]
 800dd00:	2c00      	cmp	r4, #0
 800dd02:	d0da      	beq.n	800dcba <sniprintf+0x16>
 800dd04:	9b02      	ldr	r3, [sp, #8]
 800dd06:	2200      	movs	r2, #0
 800dd08:	701a      	strb	r2, [r3, #0]
 800dd0a:	e7d6      	b.n	800dcba <sniprintf+0x16>
 800dd0c:	200001a4 	.word	0x200001a4

0800dd10 <siprintf>:
 800dd10:	b40e      	push	{r1, r2, r3}
 800dd12:	b510      	push	{r4, lr}
 800dd14:	b09d      	sub	sp, #116	@ 0x74
 800dd16:	ab1f      	add	r3, sp, #124	@ 0x7c
 800dd18:	9002      	str	r0, [sp, #8]
 800dd1a:	9006      	str	r0, [sp, #24]
 800dd1c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800dd20:	480a      	ldr	r0, [pc, #40]	@ (800dd4c <siprintf+0x3c>)
 800dd22:	9107      	str	r1, [sp, #28]
 800dd24:	9104      	str	r1, [sp, #16]
 800dd26:	490a      	ldr	r1, [pc, #40]	@ (800dd50 <siprintf+0x40>)
 800dd28:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd2c:	9105      	str	r1, [sp, #20]
 800dd2e:	2400      	movs	r4, #0
 800dd30:	a902      	add	r1, sp, #8
 800dd32:	6800      	ldr	r0, [r0, #0]
 800dd34:	9301      	str	r3, [sp, #4]
 800dd36:	941b      	str	r4, [sp, #108]	@ 0x6c
 800dd38:	f003 f9ee 	bl	8011118 <_svfiprintf_r>
 800dd3c:	9b02      	ldr	r3, [sp, #8]
 800dd3e:	701c      	strb	r4, [r3, #0]
 800dd40:	b01d      	add	sp, #116	@ 0x74
 800dd42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dd46:	b003      	add	sp, #12
 800dd48:	4770      	bx	lr
 800dd4a:	bf00      	nop
 800dd4c:	200001a4 	.word	0x200001a4
 800dd50:	ffff0208 	.word	0xffff0208

0800dd54 <siscanf>:
 800dd54:	b40e      	push	{r1, r2, r3}
 800dd56:	b570      	push	{r4, r5, r6, lr}
 800dd58:	b09d      	sub	sp, #116	@ 0x74
 800dd5a:	ac21      	add	r4, sp, #132	@ 0x84
 800dd5c:	2500      	movs	r5, #0
 800dd5e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800dd62:	f854 6b04 	ldr.w	r6, [r4], #4
 800dd66:	f8ad 2014 	strh.w	r2, [sp, #20]
 800dd6a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800dd6c:	9002      	str	r0, [sp, #8]
 800dd6e:	9006      	str	r0, [sp, #24]
 800dd70:	f7f2 fa96 	bl	80002a0 <strlen>
 800dd74:	4b0b      	ldr	r3, [pc, #44]	@ (800dda4 <siscanf+0x50>)
 800dd76:	9003      	str	r0, [sp, #12]
 800dd78:	9007      	str	r0, [sp, #28]
 800dd7a:	480b      	ldr	r0, [pc, #44]	@ (800dda8 <siscanf+0x54>)
 800dd7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dd7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dd82:	f8ad 3016 	strh.w	r3, [sp, #22]
 800dd86:	4632      	mov	r2, r6
 800dd88:	4623      	mov	r3, r4
 800dd8a:	a902      	add	r1, sp, #8
 800dd8c:	6800      	ldr	r0, [r0, #0]
 800dd8e:	950f      	str	r5, [sp, #60]	@ 0x3c
 800dd90:	9514      	str	r5, [sp, #80]	@ 0x50
 800dd92:	9401      	str	r4, [sp, #4]
 800dd94:	f003 fb16 	bl	80113c4 <__ssvfiscanf_r>
 800dd98:	b01d      	add	sp, #116	@ 0x74
 800dd9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dd9e:	b003      	add	sp, #12
 800dda0:	4770      	bx	lr
 800dda2:	bf00      	nop
 800dda4:	0800ddcf 	.word	0x0800ddcf
 800dda8:	200001a4 	.word	0x200001a4

0800ddac <__sread>:
 800ddac:	b510      	push	{r4, lr}
 800ddae:	460c      	mov	r4, r1
 800ddb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ddb4:	f001 f89a 	bl	800eeec <_read_r>
 800ddb8:	2800      	cmp	r0, #0
 800ddba:	bfab      	itete	ge
 800ddbc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ddbe:	89a3      	ldrhlt	r3, [r4, #12]
 800ddc0:	181b      	addge	r3, r3, r0
 800ddc2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ddc6:	bfac      	ite	ge
 800ddc8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ddca:	81a3      	strhlt	r3, [r4, #12]
 800ddcc:	bd10      	pop	{r4, pc}

0800ddce <__seofread>:
 800ddce:	2000      	movs	r0, #0
 800ddd0:	4770      	bx	lr

0800ddd2 <__swrite>:
 800ddd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddd6:	461f      	mov	r7, r3
 800ddd8:	898b      	ldrh	r3, [r1, #12]
 800ddda:	05db      	lsls	r3, r3, #23
 800dddc:	4605      	mov	r5, r0
 800ddde:	460c      	mov	r4, r1
 800dde0:	4616      	mov	r6, r2
 800dde2:	d505      	bpl.n	800ddf0 <__swrite+0x1e>
 800dde4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dde8:	2302      	movs	r3, #2
 800ddea:	2200      	movs	r2, #0
 800ddec:	f001 f86c 	bl	800eec8 <_lseek_r>
 800ddf0:	89a3      	ldrh	r3, [r4, #12]
 800ddf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ddf6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ddfa:	81a3      	strh	r3, [r4, #12]
 800ddfc:	4632      	mov	r2, r6
 800ddfe:	463b      	mov	r3, r7
 800de00:	4628      	mov	r0, r5
 800de02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de06:	f001 b883 	b.w	800ef10 <_write_r>

0800de0a <__sseek>:
 800de0a:	b510      	push	{r4, lr}
 800de0c:	460c      	mov	r4, r1
 800de0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de12:	f001 f859 	bl	800eec8 <_lseek_r>
 800de16:	1c43      	adds	r3, r0, #1
 800de18:	89a3      	ldrh	r3, [r4, #12]
 800de1a:	bf15      	itete	ne
 800de1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800de1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800de22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800de26:	81a3      	strheq	r3, [r4, #12]
 800de28:	bf18      	it	ne
 800de2a:	81a3      	strhne	r3, [r4, #12]
 800de2c:	bd10      	pop	{r4, pc}

0800de2e <__sclose>:
 800de2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de32:	f001 b827 	b.w	800ee84 <_close_r>

0800de36 <__swbuf_r>:
 800de36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de38:	460e      	mov	r6, r1
 800de3a:	4614      	mov	r4, r2
 800de3c:	4605      	mov	r5, r0
 800de3e:	b118      	cbz	r0, 800de48 <__swbuf_r+0x12>
 800de40:	6a03      	ldr	r3, [r0, #32]
 800de42:	b90b      	cbnz	r3, 800de48 <__swbuf_r+0x12>
 800de44:	f7ff fe80 	bl	800db48 <__sinit>
 800de48:	69a3      	ldr	r3, [r4, #24]
 800de4a:	60a3      	str	r3, [r4, #8]
 800de4c:	89a3      	ldrh	r3, [r4, #12]
 800de4e:	071a      	lsls	r2, r3, #28
 800de50:	d501      	bpl.n	800de56 <__swbuf_r+0x20>
 800de52:	6923      	ldr	r3, [r4, #16]
 800de54:	b943      	cbnz	r3, 800de68 <__swbuf_r+0x32>
 800de56:	4621      	mov	r1, r4
 800de58:	4628      	mov	r0, r5
 800de5a:	f000 f82b 	bl	800deb4 <__swsetup_r>
 800de5e:	b118      	cbz	r0, 800de68 <__swbuf_r+0x32>
 800de60:	f04f 37ff 	mov.w	r7, #4294967295
 800de64:	4638      	mov	r0, r7
 800de66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de68:	6823      	ldr	r3, [r4, #0]
 800de6a:	6922      	ldr	r2, [r4, #16]
 800de6c:	1a98      	subs	r0, r3, r2
 800de6e:	6963      	ldr	r3, [r4, #20]
 800de70:	b2f6      	uxtb	r6, r6
 800de72:	4283      	cmp	r3, r0
 800de74:	4637      	mov	r7, r6
 800de76:	dc05      	bgt.n	800de84 <__swbuf_r+0x4e>
 800de78:	4621      	mov	r1, r4
 800de7a:	4628      	mov	r0, r5
 800de7c:	f003 ff2c 	bl	8011cd8 <_fflush_r>
 800de80:	2800      	cmp	r0, #0
 800de82:	d1ed      	bne.n	800de60 <__swbuf_r+0x2a>
 800de84:	68a3      	ldr	r3, [r4, #8]
 800de86:	3b01      	subs	r3, #1
 800de88:	60a3      	str	r3, [r4, #8]
 800de8a:	6823      	ldr	r3, [r4, #0]
 800de8c:	1c5a      	adds	r2, r3, #1
 800de8e:	6022      	str	r2, [r4, #0]
 800de90:	701e      	strb	r6, [r3, #0]
 800de92:	6962      	ldr	r2, [r4, #20]
 800de94:	1c43      	adds	r3, r0, #1
 800de96:	429a      	cmp	r2, r3
 800de98:	d004      	beq.n	800dea4 <__swbuf_r+0x6e>
 800de9a:	89a3      	ldrh	r3, [r4, #12]
 800de9c:	07db      	lsls	r3, r3, #31
 800de9e:	d5e1      	bpl.n	800de64 <__swbuf_r+0x2e>
 800dea0:	2e0a      	cmp	r6, #10
 800dea2:	d1df      	bne.n	800de64 <__swbuf_r+0x2e>
 800dea4:	4621      	mov	r1, r4
 800dea6:	4628      	mov	r0, r5
 800dea8:	f003 ff16 	bl	8011cd8 <_fflush_r>
 800deac:	2800      	cmp	r0, #0
 800deae:	d0d9      	beq.n	800de64 <__swbuf_r+0x2e>
 800deb0:	e7d6      	b.n	800de60 <__swbuf_r+0x2a>
	...

0800deb4 <__swsetup_r>:
 800deb4:	b538      	push	{r3, r4, r5, lr}
 800deb6:	4b29      	ldr	r3, [pc, #164]	@ (800df5c <__swsetup_r+0xa8>)
 800deb8:	4605      	mov	r5, r0
 800deba:	6818      	ldr	r0, [r3, #0]
 800debc:	460c      	mov	r4, r1
 800debe:	b118      	cbz	r0, 800dec8 <__swsetup_r+0x14>
 800dec0:	6a03      	ldr	r3, [r0, #32]
 800dec2:	b90b      	cbnz	r3, 800dec8 <__swsetup_r+0x14>
 800dec4:	f7ff fe40 	bl	800db48 <__sinit>
 800dec8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800decc:	0719      	lsls	r1, r3, #28
 800dece:	d422      	bmi.n	800df16 <__swsetup_r+0x62>
 800ded0:	06da      	lsls	r2, r3, #27
 800ded2:	d407      	bmi.n	800dee4 <__swsetup_r+0x30>
 800ded4:	2209      	movs	r2, #9
 800ded6:	602a      	str	r2, [r5, #0]
 800ded8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dedc:	81a3      	strh	r3, [r4, #12]
 800dede:	f04f 30ff 	mov.w	r0, #4294967295
 800dee2:	e033      	b.n	800df4c <__swsetup_r+0x98>
 800dee4:	0758      	lsls	r0, r3, #29
 800dee6:	d512      	bpl.n	800df0e <__swsetup_r+0x5a>
 800dee8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800deea:	b141      	cbz	r1, 800defe <__swsetup_r+0x4a>
 800deec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800def0:	4299      	cmp	r1, r3
 800def2:	d002      	beq.n	800defa <__swsetup_r+0x46>
 800def4:	4628      	mov	r0, r5
 800def6:	f001 feeb 	bl	800fcd0 <_free_r>
 800defa:	2300      	movs	r3, #0
 800defc:	6363      	str	r3, [r4, #52]	@ 0x34
 800defe:	89a3      	ldrh	r3, [r4, #12]
 800df00:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800df04:	81a3      	strh	r3, [r4, #12]
 800df06:	2300      	movs	r3, #0
 800df08:	6063      	str	r3, [r4, #4]
 800df0a:	6923      	ldr	r3, [r4, #16]
 800df0c:	6023      	str	r3, [r4, #0]
 800df0e:	89a3      	ldrh	r3, [r4, #12]
 800df10:	f043 0308 	orr.w	r3, r3, #8
 800df14:	81a3      	strh	r3, [r4, #12]
 800df16:	6923      	ldr	r3, [r4, #16]
 800df18:	b94b      	cbnz	r3, 800df2e <__swsetup_r+0x7a>
 800df1a:	89a3      	ldrh	r3, [r4, #12]
 800df1c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800df20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800df24:	d003      	beq.n	800df2e <__swsetup_r+0x7a>
 800df26:	4621      	mov	r1, r4
 800df28:	4628      	mov	r0, r5
 800df2a:	f003 ff35 	bl	8011d98 <__smakebuf_r>
 800df2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df32:	f013 0201 	ands.w	r2, r3, #1
 800df36:	d00a      	beq.n	800df4e <__swsetup_r+0x9a>
 800df38:	2200      	movs	r2, #0
 800df3a:	60a2      	str	r2, [r4, #8]
 800df3c:	6962      	ldr	r2, [r4, #20]
 800df3e:	4252      	negs	r2, r2
 800df40:	61a2      	str	r2, [r4, #24]
 800df42:	6922      	ldr	r2, [r4, #16]
 800df44:	b942      	cbnz	r2, 800df58 <__swsetup_r+0xa4>
 800df46:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800df4a:	d1c5      	bne.n	800ded8 <__swsetup_r+0x24>
 800df4c:	bd38      	pop	{r3, r4, r5, pc}
 800df4e:	0799      	lsls	r1, r3, #30
 800df50:	bf58      	it	pl
 800df52:	6962      	ldrpl	r2, [r4, #20]
 800df54:	60a2      	str	r2, [r4, #8]
 800df56:	e7f4      	b.n	800df42 <__swsetup_r+0x8e>
 800df58:	2000      	movs	r0, #0
 800df5a:	e7f7      	b.n	800df4c <__swsetup_r+0x98>
 800df5c:	200001a4 	.word	0x200001a4

0800df60 <memcmp>:
 800df60:	b510      	push	{r4, lr}
 800df62:	3901      	subs	r1, #1
 800df64:	4402      	add	r2, r0
 800df66:	4290      	cmp	r0, r2
 800df68:	d101      	bne.n	800df6e <memcmp+0xe>
 800df6a:	2000      	movs	r0, #0
 800df6c:	e005      	b.n	800df7a <memcmp+0x1a>
 800df6e:	7803      	ldrb	r3, [r0, #0]
 800df70:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800df74:	42a3      	cmp	r3, r4
 800df76:	d001      	beq.n	800df7c <memcmp+0x1c>
 800df78:	1b18      	subs	r0, r3, r4
 800df7a:	bd10      	pop	{r4, pc}
 800df7c:	3001      	adds	r0, #1
 800df7e:	e7f2      	b.n	800df66 <memcmp+0x6>

0800df80 <memmove>:
 800df80:	4288      	cmp	r0, r1
 800df82:	b510      	push	{r4, lr}
 800df84:	eb01 0402 	add.w	r4, r1, r2
 800df88:	d902      	bls.n	800df90 <memmove+0x10>
 800df8a:	4284      	cmp	r4, r0
 800df8c:	4623      	mov	r3, r4
 800df8e:	d807      	bhi.n	800dfa0 <memmove+0x20>
 800df90:	1e43      	subs	r3, r0, #1
 800df92:	42a1      	cmp	r1, r4
 800df94:	d008      	beq.n	800dfa8 <memmove+0x28>
 800df96:	f811 2b01 	ldrb.w	r2, [r1], #1
 800df9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800df9e:	e7f8      	b.n	800df92 <memmove+0x12>
 800dfa0:	4402      	add	r2, r0
 800dfa2:	4601      	mov	r1, r0
 800dfa4:	428a      	cmp	r2, r1
 800dfa6:	d100      	bne.n	800dfaa <memmove+0x2a>
 800dfa8:	bd10      	pop	{r4, pc}
 800dfaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dfae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dfb2:	e7f7      	b.n	800dfa4 <memmove+0x24>

0800dfb4 <memset>:
 800dfb4:	4402      	add	r2, r0
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	4293      	cmp	r3, r2
 800dfba:	d100      	bne.n	800dfbe <memset+0xa>
 800dfbc:	4770      	bx	lr
 800dfbe:	f803 1b01 	strb.w	r1, [r3], #1
 800dfc2:	e7f9      	b.n	800dfb8 <memset+0x4>

0800dfc4 <strchr>:
 800dfc4:	b2c9      	uxtb	r1, r1
 800dfc6:	4603      	mov	r3, r0
 800dfc8:	4618      	mov	r0, r3
 800dfca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dfce:	b112      	cbz	r2, 800dfd6 <strchr+0x12>
 800dfd0:	428a      	cmp	r2, r1
 800dfd2:	d1f9      	bne.n	800dfc8 <strchr+0x4>
 800dfd4:	4770      	bx	lr
 800dfd6:	2900      	cmp	r1, #0
 800dfd8:	bf18      	it	ne
 800dfda:	2000      	movne	r0, #0
 800dfdc:	4770      	bx	lr

0800dfde <strcspn>:
 800dfde:	b570      	push	{r4, r5, r6, lr}
 800dfe0:	4603      	mov	r3, r0
 800dfe2:	461e      	mov	r6, r3
 800dfe4:	f813 4b01 	ldrb.w	r4, [r3], #1
 800dfe8:	b144      	cbz	r4, 800dffc <strcspn+0x1e>
 800dfea:	1e4a      	subs	r2, r1, #1
 800dfec:	e001      	b.n	800dff2 <strcspn+0x14>
 800dfee:	42a5      	cmp	r5, r4
 800dff0:	d004      	beq.n	800dffc <strcspn+0x1e>
 800dff2:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800dff6:	2d00      	cmp	r5, #0
 800dff8:	d1f9      	bne.n	800dfee <strcspn+0x10>
 800dffa:	e7f2      	b.n	800dfe2 <strcspn+0x4>
 800dffc:	1a30      	subs	r0, r6, r0
 800dffe:	bd70      	pop	{r4, r5, r6, pc}

0800e000 <strncmp>:
 800e000:	b510      	push	{r4, lr}
 800e002:	b16a      	cbz	r2, 800e020 <strncmp+0x20>
 800e004:	3901      	subs	r1, #1
 800e006:	1884      	adds	r4, r0, r2
 800e008:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e00c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e010:	429a      	cmp	r2, r3
 800e012:	d103      	bne.n	800e01c <strncmp+0x1c>
 800e014:	42a0      	cmp	r0, r4
 800e016:	d001      	beq.n	800e01c <strncmp+0x1c>
 800e018:	2a00      	cmp	r2, #0
 800e01a:	d1f5      	bne.n	800e008 <strncmp+0x8>
 800e01c:	1ad0      	subs	r0, r2, r3
 800e01e:	bd10      	pop	{r4, pc}
 800e020:	4610      	mov	r0, r2
 800e022:	e7fc      	b.n	800e01e <strncmp+0x1e>

0800e024 <strncpy>:
 800e024:	b510      	push	{r4, lr}
 800e026:	3901      	subs	r1, #1
 800e028:	4603      	mov	r3, r0
 800e02a:	b132      	cbz	r2, 800e03a <strncpy+0x16>
 800e02c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e030:	f803 4b01 	strb.w	r4, [r3], #1
 800e034:	3a01      	subs	r2, #1
 800e036:	2c00      	cmp	r4, #0
 800e038:	d1f7      	bne.n	800e02a <strncpy+0x6>
 800e03a:	441a      	add	r2, r3
 800e03c:	2100      	movs	r1, #0
 800e03e:	4293      	cmp	r3, r2
 800e040:	d100      	bne.n	800e044 <strncpy+0x20>
 800e042:	bd10      	pop	{r4, pc}
 800e044:	f803 1b01 	strb.w	r1, [r3], #1
 800e048:	e7f9      	b.n	800e03e <strncpy+0x1a>
	...

0800e04c <strtok>:
 800e04c:	4b16      	ldr	r3, [pc, #88]	@ (800e0a8 <strtok+0x5c>)
 800e04e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e052:	681f      	ldr	r7, [r3, #0]
 800e054:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800e056:	4605      	mov	r5, r0
 800e058:	460e      	mov	r6, r1
 800e05a:	b9ec      	cbnz	r4, 800e098 <strtok+0x4c>
 800e05c:	2050      	movs	r0, #80	@ 0x50
 800e05e:	f002 f9ff 	bl	8010460 <malloc>
 800e062:	4602      	mov	r2, r0
 800e064:	6478      	str	r0, [r7, #68]	@ 0x44
 800e066:	b920      	cbnz	r0, 800e072 <strtok+0x26>
 800e068:	4b10      	ldr	r3, [pc, #64]	@ (800e0ac <strtok+0x60>)
 800e06a:	4811      	ldr	r0, [pc, #68]	@ (800e0b0 <strtok+0x64>)
 800e06c:	215b      	movs	r1, #91	@ 0x5b
 800e06e:	f000 ffaf 	bl	800efd0 <__assert_func>
 800e072:	e9c0 4400 	strd	r4, r4, [r0]
 800e076:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800e07a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800e07e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800e082:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800e086:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800e08a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800e08e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800e092:	6184      	str	r4, [r0, #24]
 800e094:	7704      	strb	r4, [r0, #28]
 800e096:	6244      	str	r4, [r0, #36]	@ 0x24
 800e098:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e09a:	4631      	mov	r1, r6
 800e09c:	4628      	mov	r0, r5
 800e09e:	2301      	movs	r3, #1
 800e0a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e0a4:	f000 b806 	b.w	800e0b4 <__strtok_r>
 800e0a8:	200001a4 	.word	0x200001a4
 800e0ac:	08012db8 	.word	0x08012db8
 800e0b0:	08012dcf 	.word	0x08012dcf

0800e0b4 <__strtok_r>:
 800e0b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e0b6:	4604      	mov	r4, r0
 800e0b8:	b908      	cbnz	r0, 800e0be <__strtok_r+0xa>
 800e0ba:	6814      	ldr	r4, [r2, #0]
 800e0bc:	b144      	cbz	r4, 800e0d0 <__strtok_r+0x1c>
 800e0be:	4620      	mov	r0, r4
 800e0c0:	f814 5b01 	ldrb.w	r5, [r4], #1
 800e0c4:	460f      	mov	r7, r1
 800e0c6:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e0ca:	b91e      	cbnz	r6, 800e0d4 <__strtok_r+0x20>
 800e0cc:	b965      	cbnz	r5, 800e0e8 <__strtok_r+0x34>
 800e0ce:	6015      	str	r5, [r2, #0]
 800e0d0:	2000      	movs	r0, #0
 800e0d2:	e005      	b.n	800e0e0 <__strtok_r+0x2c>
 800e0d4:	42b5      	cmp	r5, r6
 800e0d6:	d1f6      	bne.n	800e0c6 <__strtok_r+0x12>
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d1f0      	bne.n	800e0be <__strtok_r+0xa>
 800e0dc:	6014      	str	r4, [r2, #0]
 800e0de:	7003      	strb	r3, [r0, #0]
 800e0e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e0e2:	461c      	mov	r4, r3
 800e0e4:	e00c      	b.n	800e100 <__strtok_r+0x4c>
 800e0e6:	b91d      	cbnz	r5, 800e0f0 <__strtok_r+0x3c>
 800e0e8:	4627      	mov	r7, r4
 800e0ea:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e0ee:	460e      	mov	r6, r1
 800e0f0:	f816 5b01 	ldrb.w	r5, [r6], #1
 800e0f4:	42ab      	cmp	r3, r5
 800e0f6:	d1f6      	bne.n	800e0e6 <__strtok_r+0x32>
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d0f2      	beq.n	800e0e2 <__strtok_r+0x2e>
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	703b      	strb	r3, [r7, #0]
 800e100:	6014      	str	r4, [r2, #0]
 800e102:	e7ed      	b.n	800e0e0 <__strtok_r+0x2c>

0800e104 <strstr>:
 800e104:	780a      	ldrb	r2, [r1, #0]
 800e106:	b570      	push	{r4, r5, r6, lr}
 800e108:	b96a      	cbnz	r2, 800e126 <strstr+0x22>
 800e10a:	bd70      	pop	{r4, r5, r6, pc}
 800e10c:	429a      	cmp	r2, r3
 800e10e:	d109      	bne.n	800e124 <strstr+0x20>
 800e110:	460c      	mov	r4, r1
 800e112:	4605      	mov	r5, r0
 800e114:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d0f6      	beq.n	800e10a <strstr+0x6>
 800e11c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e120:	429e      	cmp	r6, r3
 800e122:	d0f7      	beq.n	800e114 <strstr+0x10>
 800e124:	3001      	adds	r0, #1
 800e126:	7803      	ldrb	r3, [r0, #0]
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d1ef      	bne.n	800e10c <strstr+0x8>
 800e12c:	4618      	mov	r0, r3
 800e12e:	e7ec      	b.n	800e10a <strstr+0x6>

0800e130 <ctime>:
 800e130:	b508      	push	{r3, lr}
 800e132:	f000 f805 	bl	800e140 <localtime>
 800e136:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e13a:	f003 bf11 	b.w	8011f60 <asctime>
	...

0800e140 <localtime>:
 800e140:	b538      	push	{r3, r4, r5, lr}
 800e142:	4b0b      	ldr	r3, [pc, #44]	@ (800e170 <localtime+0x30>)
 800e144:	681d      	ldr	r5, [r3, #0]
 800e146:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800e148:	4604      	mov	r4, r0
 800e14a:	b953      	cbnz	r3, 800e162 <localtime+0x22>
 800e14c:	2024      	movs	r0, #36	@ 0x24
 800e14e:	f002 f987 	bl	8010460 <malloc>
 800e152:	4602      	mov	r2, r0
 800e154:	6368      	str	r0, [r5, #52]	@ 0x34
 800e156:	b920      	cbnz	r0, 800e162 <localtime+0x22>
 800e158:	4b06      	ldr	r3, [pc, #24]	@ (800e174 <localtime+0x34>)
 800e15a:	4807      	ldr	r0, [pc, #28]	@ (800e178 <localtime+0x38>)
 800e15c:	2132      	movs	r1, #50	@ 0x32
 800e15e:	f000 ff37 	bl	800efd0 <__assert_func>
 800e162:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 800e164:	4620      	mov	r0, r4
 800e166:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e16a:	f000 b807 	b.w	800e17c <localtime_r>
 800e16e:	bf00      	nop
 800e170:	200001a4 	.word	0x200001a4
 800e174:	08012db8 	.word	0x08012db8
 800e178:	08012e29 	.word	0x08012e29

0800e17c <localtime_r>:
 800e17c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e180:	460c      	mov	r4, r1
 800e182:	4607      	mov	r7, r0
 800e184:	f003 ff34 	bl	8011ff0 <__gettzinfo>
 800e188:	4621      	mov	r1, r4
 800e18a:	4605      	mov	r5, r0
 800e18c:	4638      	mov	r0, r7
 800e18e:	f003 ff33 	bl	8011ff8 <gmtime_r>
 800e192:	6943      	ldr	r3, [r0, #20]
 800e194:	0799      	lsls	r1, r3, #30
 800e196:	4604      	mov	r4, r0
 800e198:	f203 786c 	addw	r8, r3, #1900	@ 0x76c
 800e19c:	d106      	bne.n	800e1ac <localtime_r+0x30>
 800e19e:	2264      	movs	r2, #100	@ 0x64
 800e1a0:	fb98 f3f2 	sdiv	r3, r8, r2
 800e1a4:	fb02 8313 	mls	r3, r2, r3, r8
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d171      	bne.n	800e290 <localtime_r+0x114>
 800e1ac:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e1b0:	fb98 f3f2 	sdiv	r3, r8, r2
 800e1b4:	fb02 8313 	mls	r3, r2, r3, r8
 800e1b8:	fab3 f383 	clz	r3, r3
 800e1bc:	095b      	lsrs	r3, r3, #5
 800e1be:	425e      	negs	r6, r3
 800e1c0:	4b64      	ldr	r3, [pc, #400]	@ (800e354 <localtime_r+0x1d8>)
 800e1c2:	f006 0630 	and.w	r6, r6, #48	@ 0x30
 800e1c6:	441e      	add	r6, r3
 800e1c8:	f000 fc24 	bl	800ea14 <__tz_lock>
 800e1cc:	f000 fc2e 	bl	800ea2c <_tzset_unlocked>
 800e1d0:	4b61      	ldr	r3, [pc, #388]	@ (800e358 <localtime_r+0x1dc>)
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d06a      	beq.n	800e2ae <localtime_r+0x132>
 800e1d8:	686b      	ldr	r3, [r5, #4]
 800e1da:	4543      	cmp	r3, r8
 800e1dc:	d15a      	bne.n	800e294 <localtime_r+0x118>
 800e1de:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e1e2:	682f      	ldr	r7, [r5, #0]
 800e1e4:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 800e1e8:	2f00      	cmp	r7, #0
 800e1ea:	d15b      	bne.n	800e2a4 <localtime_r+0x128>
 800e1ec:	4282      	cmp	r2, r0
 800e1ee:	eb73 0101 	sbcs.w	r1, r3, r1
 800e1f2:	db5e      	blt.n	800e2b2 <localtime_r+0x136>
 800e1f4:	2301      	movs	r3, #1
 800e1f6:	6223      	str	r3, [r4, #32]
 800e1f8:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800e1fa:	6861      	ldr	r1, [r4, #4]
 800e1fc:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800e200:	fb93 f0f2 	sdiv	r0, r3, r2
 800e204:	fb02 3310 	mls	r3, r2, r0, r3
 800e208:	223c      	movs	r2, #60	@ 0x3c
 800e20a:	fb93 f5f2 	sdiv	r5, r3, r2
 800e20e:	fb02 3215 	mls	r2, r2, r5, r3
 800e212:	6823      	ldr	r3, [r4, #0]
 800e214:	1a9b      	subs	r3, r3, r2
 800e216:	68a2      	ldr	r2, [r4, #8]
 800e218:	6023      	str	r3, [r4, #0]
 800e21a:	1b49      	subs	r1, r1, r5
 800e21c:	1a12      	subs	r2, r2, r0
 800e21e:	2b3b      	cmp	r3, #59	@ 0x3b
 800e220:	6061      	str	r1, [r4, #4]
 800e222:	60a2      	str	r2, [r4, #8]
 800e224:	dd51      	ble.n	800e2ca <localtime_r+0x14e>
 800e226:	3101      	adds	r1, #1
 800e228:	6061      	str	r1, [r4, #4]
 800e22a:	3b3c      	subs	r3, #60	@ 0x3c
 800e22c:	6023      	str	r3, [r4, #0]
 800e22e:	6863      	ldr	r3, [r4, #4]
 800e230:	2b3b      	cmp	r3, #59	@ 0x3b
 800e232:	dd50      	ble.n	800e2d6 <localtime_r+0x15a>
 800e234:	3201      	adds	r2, #1
 800e236:	60a2      	str	r2, [r4, #8]
 800e238:	3b3c      	subs	r3, #60	@ 0x3c
 800e23a:	6063      	str	r3, [r4, #4]
 800e23c:	68a3      	ldr	r3, [r4, #8]
 800e23e:	2b17      	cmp	r3, #23
 800e240:	dd4f      	ble.n	800e2e2 <localtime_r+0x166>
 800e242:	69e2      	ldr	r2, [r4, #28]
 800e244:	3201      	adds	r2, #1
 800e246:	61e2      	str	r2, [r4, #28]
 800e248:	69a2      	ldr	r2, [r4, #24]
 800e24a:	3201      	adds	r2, #1
 800e24c:	2a07      	cmp	r2, #7
 800e24e:	bfa8      	it	ge
 800e250:	2200      	movge	r2, #0
 800e252:	61a2      	str	r2, [r4, #24]
 800e254:	68e2      	ldr	r2, [r4, #12]
 800e256:	3b18      	subs	r3, #24
 800e258:	3201      	adds	r2, #1
 800e25a:	60a3      	str	r3, [r4, #8]
 800e25c:	6923      	ldr	r3, [r4, #16]
 800e25e:	60e2      	str	r2, [r4, #12]
 800e260:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 800e264:	428a      	cmp	r2, r1
 800e266:	dd0e      	ble.n	800e286 <localtime_r+0x10a>
 800e268:	2b0b      	cmp	r3, #11
 800e26a:	eba2 0201 	sub.w	r2, r2, r1
 800e26e:	60e2      	str	r2, [r4, #12]
 800e270:	f103 0201 	add.w	r2, r3, #1
 800e274:	bf09      	itett	eq
 800e276:	6963      	ldreq	r3, [r4, #20]
 800e278:	6122      	strne	r2, [r4, #16]
 800e27a:	2200      	moveq	r2, #0
 800e27c:	3301      	addeq	r3, #1
 800e27e:	bf02      	ittt	eq
 800e280:	6122      	streq	r2, [r4, #16]
 800e282:	6163      	streq	r3, [r4, #20]
 800e284:	61e2      	streq	r2, [r4, #28]
 800e286:	f000 fbcb 	bl	800ea20 <__tz_unlock>
 800e28a:	4620      	mov	r0, r4
 800e28c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e290:	2301      	movs	r3, #1
 800e292:	e794      	b.n	800e1be <localtime_r+0x42>
 800e294:	4640      	mov	r0, r8
 800e296:	f000 fb09 	bl	800e8ac <__tzcalc_limits>
 800e29a:	2800      	cmp	r0, #0
 800e29c:	d19f      	bne.n	800e1de <localtime_r+0x62>
 800e29e:	f04f 33ff 	mov.w	r3, #4294967295
 800e2a2:	e004      	b.n	800e2ae <localtime_r+0x132>
 800e2a4:	4282      	cmp	r2, r0
 800e2a6:	eb73 0101 	sbcs.w	r1, r3, r1
 800e2aa:	da02      	bge.n	800e2b2 <localtime_r+0x136>
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	6223      	str	r3, [r4, #32]
 800e2b0:	e009      	b.n	800e2c6 <localtime_r+0x14a>
 800e2b2:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	@ 0x48
 800e2b6:	4282      	cmp	r2, r0
 800e2b8:	418b      	sbcs	r3, r1
 800e2ba:	bfb4      	ite	lt
 800e2bc:	2301      	movlt	r3, #1
 800e2be:	2300      	movge	r3, #0
 800e2c0:	6223      	str	r3, [r4, #32]
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d198      	bne.n	800e1f8 <localtime_r+0x7c>
 800e2c6:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800e2c8:	e797      	b.n	800e1fa <localtime_r+0x7e>
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	daaf      	bge.n	800e22e <localtime_r+0xb2>
 800e2ce:	3901      	subs	r1, #1
 800e2d0:	6061      	str	r1, [r4, #4]
 800e2d2:	333c      	adds	r3, #60	@ 0x3c
 800e2d4:	e7aa      	b.n	800e22c <localtime_r+0xb0>
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	dab0      	bge.n	800e23c <localtime_r+0xc0>
 800e2da:	3a01      	subs	r2, #1
 800e2dc:	60a2      	str	r2, [r4, #8]
 800e2de:	333c      	adds	r3, #60	@ 0x3c
 800e2e0:	e7ab      	b.n	800e23a <localtime_r+0xbe>
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	dacf      	bge.n	800e286 <localtime_r+0x10a>
 800e2e6:	69e2      	ldr	r2, [r4, #28]
 800e2e8:	3a01      	subs	r2, #1
 800e2ea:	61e2      	str	r2, [r4, #28]
 800e2ec:	69a2      	ldr	r2, [r4, #24]
 800e2ee:	3a01      	subs	r2, #1
 800e2f0:	bf48      	it	mi
 800e2f2:	2206      	movmi	r2, #6
 800e2f4:	61a2      	str	r2, [r4, #24]
 800e2f6:	68e2      	ldr	r2, [r4, #12]
 800e2f8:	3318      	adds	r3, #24
 800e2fa:	3a01      	subs	r2, #1
 800e2fc:	60e2      	str	r2, [r4, #12]
 800e2fe:	60a3      	str	r3, [r4, #8]
 800e300:	2a00      	cmp	r2, #0
 800e302:	d1c0      	bne.n	800e286 <localtime_r+0x10a>
 800e304:	6923      	ldr	r3, [r4, #16]
 800e306:	3b01      	subs	r3, #1
 800e308:	d405      	bmi.n	800e316 <localtime_r+0x19a>
 800e30a:	6123      	str	r3, [r4, #16]
 800e30c:	6923      	ldr	r3, [r4, #16]
 800e30e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800e312:	60e3      	str	r3, [r4, #12]
 800e314:	e7b7      	b.n	800e286 <localtime_r+0x10a>
 800e316:	230b      	movs	r3, #11
 800e318:	6123      	str	r3, [r4, #16]
 800e31a:	6963      	ldr	r3, [r4, #20]
 800e31c:	1e5a      	subs	r2, r3, #1
 800e31e:	6162      	str	r2, [r4, #20]
 800e320:	0792      	lsls	r2, r2, #30
 800e322:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800e326:	d105      	bne.n	800e334 <localtime_r+0x1b8>
 800e328:	2164      	movs	r1, #100	@ 0x64
 800e32a:	fb93 f2f1 	sdiv	r2, r3, r1
 800e32e:	fb01 3212 	mls	r2, r1, r2, r3
 800e332:	b962      	cbnz	r2, 800e34e <localtime_r+0x1d2>
 800e334:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e338:	fb93 f1f2 	sdiv	r1, r3, r2
 800e33c:	fb02 3311 	mls	r3, r2, r1, r3
 800e340:	fab3 f383 	clz	r3, r3
 800e344:	095b      	lsrs	r3, r3, #5
 800e346:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800e34a:	61e3      	str	r3, [r4, #28]
 800e34c:	e7de      	b.n	800e30c <localtime_r+0x190>
 800e34e:	2301      	movs	r3, #1
 800e350:	e7f9      	b.n	800e346 <localtime_r+0x1ca>
 800e352:	bf00      	nop
 800e354:	0801329c 	.word	0x0801329c
 800e358:	20006f58 	.word	0x20006f58

0800e35c <validate_structure>:
 800e35c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e35e:	6801      	ldr	r1, [r0, #0]
 800e360:	293b      	cmp	r1, #59	@ 0x3b
 800e362:	4604      	mov	r4, r0
 800e364:	d911      	bls.n	800e38a <validate_structure+0x2e>
 800e366:	223c      	movs	r2, #60	@ 0x3c
 800e368:	4668      	mov	r0, sp
 800e36a:	f000 fe4f 	bl	800f00c <div>
 800e36e:	9a01      	ldr	r2, [sp, #4]
 800e370:	6863      	ldr	r3, [r4, #4]
 800e372:	9900      	ldr	r1, [sp, #0]
 800e374:	2a00      	cmp	r2, #0
 800e376:	440b      	add	r3, r1
 800e378:	6063      	str	r3, [r4, #4]
 800e37a:	bfbb      	ittet	lt
 800e37c:	323c      	addlt	r2, #60	@ 0x3c
 800e37e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e382:	6022      	strge	r2, [r4, #0]
 800e384:	6022      	strlt	r2, [r4, #0]
 800e386:	bfb8      	it	lt
 800e388:	6063      	strlt	r3, [r4, #4]
 800e38a:	6861      	ldr	r1, [r4, #4]
 800e38c:	293b      	cmp	r1, #59	@ 0x3b
 800e38e:	d911      	bls.n	800e3b4 <validate_structure+0x58>
 800e390:	223c      	movs	r2, #60	@ 0x3c
 800e392:	4668      	mov	r0, sp
 800e394:	f000 fe3a 	bl	800f00c <div>
 800e398:	9a01      	ldr	r2, [sp, #4]
 800e39a:	68a3      	ldr	r3, [r4, #8]
 800e39c:	9900      	ldr	r1, [sp, #0]
 800e39e:	2a00      	cmp	r2, #0
 800e3a0:	440b      	add	r3, r1
 800e3a2:	60a3      	str	r3, [r4, #8]
 800e3a4:	bfbb      	ittet	lt
 800e3a6:	323c      	addlt	r2, #60	@ 0x3c
 800e3a8:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e3ac:	6062      	strge	r2, [r4, #4]
 800e3ae:	6062      	strlt	r2, [r4, #4]
 800e3b0:	bfb8      	it	lt
 800e3b2:	60a3      	strlt	r3, [r4, #8]
 800e3b4:	68a1      	ldr	r1, [r4, #8]
 800e3b6:	2917      	cmp	r1, #23
 800e3b8:	d911      	bls.n	800e3de <validate_structure+0x82>
 800e3ba:	2218      	movs	r2, #24
 800e3bc:	4668      	mov	r0, sp
 800e3be:	f000 fe25 	bl	800f00c <div>
 800e3c2:	9a01      	ldr	r2, [sp, #4]
 800e3c4:	68e3      	ldr	r3, [r4, #12]
 800e3c6:	9900      	ldr	r1, [sp, #0]
 800e3c8:	2a00      	cmp	r2, #0
 800e3ca:	440b      	add	r3, r1
 800e3cc:	60e3      	str	r3, [r4, #12]
 800e3ce:	bfbb      	ittet	lt
 800e3d0:	3218      	addlt	r2, #24
 800e3d2:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e3d6:	60a2      	strge	r2, [r4, #8]
 800e3d8:	60a2      	strlt	r2, [r4, #8]
 800e3da:	bfb8      	it	lt
 800e3dc:	60e3      	strlt	r3, [r4, #12]
 800e3de:	6921      	ldr	r1, [r4, #16]
 800e3e0:	290b      	cmp	r1, #11
 800e3e2:	d911      	bls.n	800e408 <validate_structure+0xac>
 800e3e4:	220c      	movs	r2, #12
 800e3e6:	4668      	mov	r0, sp
 800e3e8:	f000 fe10 	bl	800f00c <div>
 800e3ec:	9a01      	ldr	r2, [sp, #4]
 800e3ee:	6963      	ldr	r3, [r4, #20]
 800e3f0:	9900      	ldr	r1, [sp, #0]
 800e3f2:	2a00      	cmp	r2, #0
 800e3f4:	440b      	add	r3, r1
 800e3f6:	6163      	str	r3, [r4, #20]
 800e3f8:	bfbb      	ittet	lt
 800e3fa:	320c      	addlt	r2, #12
 800e3fc:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e400:	6122      	strge	r2, [r4, #16]
 800e402:	6122      	strlt	r2, [r4, #16]
 800e404:	bfb8      	it	lt
 800e406:	6163      	strlt	r3, [r4, #20]
 800e408:	6963      	ldr	r3, [r4, #20]
 800e40a:	079a      	lsls	r2, r3, #30
 800e40c:	d11c      	bne.n	800e448 <validate_structure+0xec>
 800e40e:	2164      	movs	r1, #100	@ 0x64
 800e410:	fb93 f2f1 	sdiv	r2, r3, r1
 800e414:	fb01 3212 	mls	r2, r1, r2, r3
 800e418:	b9c2      	cbnz	r2, 800e44c <validate_structure+0xf0>
 800e41a:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 800e41e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e422:	fb93 f1f2 	sdiv	r1, r3, r2
 800e426:	fb02 3311 	mls	r3, r2, r1, r3
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	bf0c      	ite	eq
 800e42e:	231d      	moveq	r3, #29
 800e430:	231c      	movne	r3, #28
 800e432:	68e2      	ldr	r2, [r4, #12]
 800e434:	2a00      	cmp	r2, #0
 800e436:	dc0b      	bgt.n	800e450 <validate_structure+0xf4>
 800e438:	4d31      	ldr	r5, [pc, #196]	@ (800e500 <validate_structure+0x1a4>)
 800e43a:	200b      	movs	r0, #11
 800e43c:	2164      	movs	r1, #100	@ 0x64
 800e43e:	68e6      	ldr	r6, [r4, #12]
 800e440:	2e00      	cmp	r6, #0
 800e442:	dd30      	ble.n	800e4a6 <validate_structure+0x14a>
 800e444:	b003      	add	sp, #12
 800e446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e448:	231c      	movs	r3, #28
 800e44a:	e7f2      	b.n	800e432 <validate_structure+0xd6>
 800e44c:	231d      	movs	r3, #29
 800e44e:	e7f0      	b.n	800e432 <validate_structure+0xd6>
 800e450:	4d2b      	ldr	r5, [pc, #172]	@ (800e500 <validate_structure+0x1a4>)
 800e452:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800e456:	2a01      	cmp	r2, #1
 800e458:	bf14      	ite	ne
 800e45a:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 800e45e:	4618      	moveq	r0, r3
 800e460:	4281      	cmp	r1, r0
 800e462:	ddef      	ble.n	800e444 <validate_structure+0xe8>
 800e464:	3201      	adds	r2, #1
 800e466:	1a09      	subs	r1, r1, r0
 800e468:	2a0c      	cmp	r2, #12
 800e46a:	60e1      	str	r1, [r4, #12]
 800e46c:	6122      	str	r2, [r4, #16]
 800e46e:	d1f0      	bne.n	800e452 <validate_structure+0xf6>
 800e470:	6963      	ldr	r3, [r4, #20]
 800e472:	2100      	movs	r1, #0
 800e474:	1c5a      	adds	r2, r3, #1
 800e476:	6121      	str	r1, [r4, #16]
 800e478:	0791      	lsls	r1, r2, #30
 800e47a:	6162      	str	r2, [r4, #20]
 800e47c:	d13c      	bne.n	800e4f8 <validate_structure+0x19c>
 800e47e:	2164      	movs	r1, #100	@ 0x64
 800e480:	fb92 f0f1 	sdiv	r0, r2, r1
 800e484:	fb01 2210 	mls	r2, r1, r0, r2
 800e488:	2a00      	cmp	r2, #0
 800e48a:	d137      	bne.n	800e4fc <validate_structure+0x1a0>
 800e48c:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 800e490:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e494:	fb93 f1f2 	sdiv	r1, r3, r2
 800e498:	fb02 3311 	mls	r3, r2, r1, r3
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	bf0c      	ite	eq
 800e4a0:	231d      	moveq	r3, #29
 800e4a2:	231c      	movne	r3, #28
 800e4a4:	e7d5      	b.n	800e452 <validate_structure+0xf6>
 800e4a6:	6922      	ldr	r2, [r4, #16]
 800e4a8:	3a01      	subs	r2, #1
 800e4aa:	6122      	str	r2, [r4, #16]
 800e4ac:	3201      	adds	r2, #1
 800e4ae:	d116      	bne.n	800e4de <validate_structure+0x182>
 800e4b0:	6963      	ldr	r3, [r4, #20]
 800e4b2:	1e5a      	subs	r2, r3, #1
 800e4b4:	0797      	lsls	r7, r2, #30
 800e4b6:	e9c4 0204 	strd	r0, r2, [r4, #16]
 800e4ba:	d119      	bne.n	800e4f0 <validate_structure+0x194>
 800e4bc:	fb92 f7f1 	sdiv	r7, r2, r1
 800e4c0:	fb01 2217 	mls	r2, r1, r7, r2
 800e4c4:	b9b2      	cbnz	r2, 800e4f4 <validate_structure+0x198>
 800e4c6:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800e4ca:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e4ce:	fb93 f7f2 	sdiv	r7, r3, r2
 800e4d2:	fb02 3317 	mls	r3, r2, r7, r3
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	bf0c      	ite	eq
 800e4da:	231d      	moveq	r3, #29
 800e4dc:	231c      	movne	r3, #28
 800e4de:	6922      	ldr	r2, [r4, #16]
 800e4e0:	2a01      	cmp	r2, #1
 800e4e2:	bf14      	ite	ne
 800e4e4:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 800e4e8:	461a      	moveq	r2, r3
 800e4ea:	4432      	add	r2, r6
 800e4ec:	60e2      	str	r2, [r4, #12]
 800e4ee:	e7a6      	b.n	800e43e <validate_structure+0xe2>
 800e4f0:	231c      	movs	r3, #28
 800e4f2:	e7f4      	b.n	800e4de <validate_structure+0x182>
 800e4f4:	231d      	movs	r3, #29
 800e4f6:	e7f2      	b.n	800e4de <validate_structure+0x182>
 800e4f8:	231c      	movs	r3, #28
 800e4fa:	e7aa      	b.n	800e452 <validate_structure+0xf6>
 800e4fc:	231d      	movs	r3, #29
 800e4fe:	e7a8      	b.n	800e452 <validate_structure+0xf6>
 800e500:	0801326c 	.word	0x0801326c

0800e504 <mktime>:
 800e504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e508:	b085      	sub	sp, #20
 800e50a:	4607      	mov	r7, r0
 800e50c:	f003 fd70 	bl	8011ff0 <__gettzinfo>
 800e510:	4681      	mov	r9, r0
 800e512:	4638      	mov	r0, r7
 800e514:	f7ff ff22 	bl	800e35c <validate_structure>
 800e518:	e9d7 4300 	ldrd	r4, r3, [r7]
 800e51c:	223c      	movs	r2, #60	@ 0x3c
 800e51e:	fb02 4403 	mla	r4, r2, r3, r4
 800e522:	68bb      	ldr	r3, [r7, #8]
 800e524:	697d      	ldr	r5, [r7, #20]
 800e526:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800e52a:	fb02 4403 	mla	r4, r2, r3, r4
 800e52e:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 800e532:	4ac3      	ldr	r2, [pc, #780]	@ (800e840 <mktime+0x33c>)
 800e534:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800e538:	3e01      	subs	r6, #1
 800e53a:	2b01      	cmp	r3, #1
 800e53c:	4416      	add	r6, r2
 800e53e:	dd11      	ble.n	800e564 <mktime+0x60>
 800e540:	07a9      	lsls	r1, r5, #30
 800e542:	d10f      	bne.n	800e564 <mktime+0x60>
 800e544:	2264      	movs	r2, #100	@ 0x64
 800e546:	fb95 f3f2 	sdiv	r3, r5, r2
 800e54a:	fb02 5313 	mls	r3, r2, r3, r5
 800e54e:	b943      	cbnz	r3, 800e562 <mktime+0x5e>
 800e550:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800e554:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e558:	fb93 f1f2 	sdiv	r1, r3, r2
 800e55c:	fb02 3311 	mls	r3, r2, r1, r3
 800e560:	b903      	cbnz	r3, 800e564 <mktime+0x60>
 800e562:	3601      	adds	r6, #1
 800e564:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 800e568:	3310      	adds	r3, #16
 800e56a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800e56e:	4293      	cmp	r3, r2
 800e570:	61fe      	str	r6, [r7, #28]
 800e572:	f200 8170 	bhi.w	800e856 <mktime+0x352>
 800e576:	2d46      	cmp	r5, #70	@ 0x46
 800e578:	f340 80b6 	ble.w	800e6e8 <mktime+0x1e4>
 800e57c:	2346      	movs	r3, #70	@ 0x46
 800e57e:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800e582:	2164      	movs	r1, #100	@ 0x64
 800e584:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800e588:	079a      	lsls	r2, r3, #30
 800e58a:	f040 80a7 	bne.w	800e6dc <mktime+0x1d8>
 800e58e:	fb93 f2f1 	sdiv	r2, r3, r1
 800e592:	fb01 3212 	mls	r2, r1, r2, r3
 800e596:	2a00      	cmp	r2, #0
 800e598:	f040 80a3 	bne.w	800e6e2 <mktime+0x1de>
 800e59c:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800e5a0:	fb92 fef0 	sdiv	lr, r2, r0
 800e5a4:	fb00 221e 	mls	r2, r0, lr, r2
 800e5a8:	2a00      	cmp	r2, #0
 800e5aa:	bf0c      	ite	eq
 800e5ac:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800e5b0:	4662      	movne	r2, ip
 800e5b2:	3301      	adds	r3, #1
 800e5b4:	429d      	cmp	r5, r3
 800e5b6:	4416      	add	r6, r2
 800e5b8:	d1e6      	bne.n	800e588 <mktime+0x84>
 800e5ba:	4ba2      	ldr	r3, [pc, #648]	@ (800e844 <mktime+0x340>)
 800e5bc:	ea4f 78e4 	mov.w	r8, r4, asr #31
 800e5c0:	fbc6 4803 	smlal	r4, r8, r6, r3
 800e5c4:	f000 fa26 	bl	800ea14 <__tz_lock>
 800e5c8:	f000 fa30 	bl	800ea2c <_tzset_unlocked>
 800e5cc:	4b9e      	ldr	r3, [pc, #632]	@ (800e848 <mktime+0x344>)
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	f000 8147 	beq.w	800e864 <mktime+0x360>
 800e5d6:	f8d7 a020 	ldr.w	sl, [r7, #32]
 800e5da:	6978      	ldr	r0, [r7, #20]
 800e5dc:	4653      	mov	r3, sl
 800e5de:	2b01      	cmp	r3, #1
 800e5e0:	bfa8      	it	ge
 800e5e2:	2301      	movge	r3, #1
 800e5e4:	9301      	str	r3, [sp, #4]
 800e5e6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e5ea:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 800e5ee:	4283      	cmp	r3, r0
 800e5f0:	f040 80bd 	bne.w	800e76e <mktime+0x26a>
 800e5f4:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 800e5f8:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 800e5fc:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 800e600:	1a13      	subs	r3, r2, r0
 800e602:	9303      	str	r3, [sp, #12]
 800e604:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 800e608:	9302      	str	r3, [sp, #8]
 800e60a:	9a02      	ldr	r2, [sp, #8]
 800e60c:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800e610:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 800e614:	ebb2 0e03 	subs.w	lr, r2, r3
 800e618:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 800e61c:	4574      	cmp	r4, lr
 800e61e:	eb78 0201 	sbcs.w	r2, r8, r1
 800e622:	f280 80c7 	bge.w	800e7b4 <mktime+0x2b0>
 800e626:	f8d9 2000 	ldr.w	r2, [r9]
 800e62a:	2a00      	cmp	r2, #0
 800e62c:	f000 80d0 	beq.w	800e7d0 <mktime+0x2cc>
 800e630:	9a03      	ldr	r2, [sp, #12]
 800e632:	4294      	cmp	r4, r2
 800e634:	eb78 020b 	sbcs.w	r2, r8, fp
 800e638:	f2c0 8111 	blt.w	800e85e <mktime+0x35a>
 800e63c:	4574      	cmp	r4, lr
 800e63e:	eb78 0101 	sbcs.w	r1, r8, r1
 800e642:	bfb4      	ite	lt
 800e644:	f04f 0b01 	movlt.w	fp, #1
 800e648:	f04f 0b00 	movge.w	fp, #0
 800e64c:	f1ba 0f00 	cmp.w	sl, #0
 800e650:	f2c0 8094 	blt.w	800e77c <mktime+0x278>
 800e654:	9a01      	ldr	r2, [sp, #4]
 800e656:	ea82 0a0b 	eor.w	sl, r2, fp
 800e65a:	f1ba 0f01 	cmp.w	sl, #1
 800e65e:	f040 808d 	bne.w	800e77c <mktime+0x278>
 800e662:	f1bb 0f00 	cmp.w	fp, #0
 800e666:	f000 80c2 	beq.w	800e7ee <mktime+0x2ea>
 800e66a:	1a1b      	subs	r3, r3, r0
 800e66c:	683a      	ldr	r2, [r7, #0]
 800e66e:	441a      	add	r2, r3
 800e670:	191c      	adds	r4, r3, r4
 800e672:	603a      	str	r2, [r7, #0]
 800e674:	4638      	mov	r0, r7
 800e676:	68fa      	ldr	r2, [r7, #12]
 800e678:	9201      	str	r2, [sp, #4]
 800e67a:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800e67e:	f7ff fe6d 	bl	800e35c <validate_structure>
 800e682:	68fb      	ldr	r3, [r7, #12]
 800e684:	9a01      	ldr	r2, [sp, #4]
 800e686:	1a9b      	subs	r3, r3, r2
 800e688:	d078      	beq.n	800e77c <mktime+0x278>
 800e68a:	2b01      	cmp	r3, #1
 800e68c:	f300 80b1 	bgt.w	800e7f2 <mktime+0x2ee>
 800e690:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e694:	bfa8      	it	ge
 800e696:	469a      	movge	sl, r3
 800e698:	69fb      	ldr	r3, [r7, #28]
 800e69a:	eb1a 0303 	adds.w	r3, sl, r3
 800e69e:	4456      	add	r6, sl
 800e6a0:	f140 80b0 	bpl.w	800e804 <mktime+0x300>
 800e6a4:	1e6b      	subs	r3, r5, #1
 800e6a6:	0799      	lsls	r1, r3, #30
 800e6a8:	f040 80a6 	bne.w	800e7f8 <mktime+0x2f4>
 800e6ac:	2264      	movs	r2, #100	@ 0x64
 800e6ae:	fb93 f1f2 	sdiv	r1, r3, r2
 800e6b2:	fb02 3311 	mls	r3, r2, r1, r3
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	f040 80a1 	bne.w	800e7fe <mktime+0x2fa>
 800e6bc:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800e6c0:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 800e6c4:	fb95 f2f3 	sdiv	r2, r5, r3
 800e6c8:	fb03 5512 	mls	r5, r3, r2, r5
 800e6cc:	2d00      	cmp	r5, #0
 800e6ce:	f240 136d 	movw	r3, #365	@ 0x16d
 800e6d2:	bf18      	it	ne
 800e6d4:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 800e6d8:	61fb      	str	r3, [r7, #28]
 800e6da:	e04f      	b.n	800e77c <mktime+0x278>
 800e6dc:	f240 126d 	movw	r2, #365	@ 0x16d
 800e6e0:	e767      	b.n	800e5b2 <mktime+0xae>
 800e6e2:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800e6e6:	e764      	b.n	800e5b2 <mktime+0xae>
 800e6e8:	f43f af67 	beq.w	800e5ba <mktime+0xb6>
 800e6ec:	2345      	movs	r3, #69	@ 0x45
 800e6ee:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800e6f2:	2164      	movs	r1, #100	@ 0x64
 800e6f4:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800e6f8:	e012      	b.n	800e720 <mktime+0x21c>
 800e6fa:	bb62      	cbnz	r2, 800e756 <mktime+0x252>
 800e6fc:	fb93 f2f1 	sdiv	r2, r3, r1
 800e700:	fb01 3212 	mls	r2, r1, r2, r3
 800e704:	bb52      	cbnz	r2, 800e75c <mktime+0x258>
 800e706:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800e70a:	fb92 fef0 	sdiv	lr, r2, r0
 800e70e:	fb00 221e 	mls	r2, r0, lr, r2
 800e712:	2a00      	cmp	r2, #0
 800e714:	bf0c      	ite	eq
 800e716:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800e71a:	4662      	movne	r2, ip
 800e71c:	1ab6      	subs	r6, r6, r2
 800e71e:	3b01      	subs	r3, #1
 800e720:	429d      	cmp	r5, r3
 800e722:	f003 0203 	and.w	r2, r3, #3
 800e726:	dbe8      	blt.n	800e6fa <mktime+0x1f6>
 800e728:	b9da      	cbnz	r2, 800e762 <mktime+0x25e>
 800e72a:	2264      	movs	r2, #100	@ 0x64
 800e72c:	fb95 f3f2 	sdiv	r3, r5, r2
 800e730:	fb02 5313 	mls	r3, r2, r3, r5
 800e734:	b9c3      	cbnz	r3, 800e768 <mktime+0x264>
 800e736:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800e73a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e73e:	fb93 f1f2 	sdiv	r1, r3, r2
 800e742:	fb02 3311 	mls	r3, r2, r1, r3
 800e746:	2b00      	cmp	r3, #0
 800e748:	f240 136d 	movw	r3, #365	@ 0x16d
 800e74c:	bf08      	it	eq
 800e74e:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 800e752:	1af6      	subs	r6, r6, r3
 800e754:	e731      	b.n	800e5ba <mktime+0xb6>
 800e756:	f240 126d 	movw	r2, #365	@ 0x16d
 800e75a:	e7df      	b.n	800e71c <mktime+0x218>
 800e75c:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800e760:	e7dc      	b.n	800e71c <mktime+0x218>
 800e762:	f240 136d 	movw	r3, #365	@ 0x16d
 800e766:	e7f4      	b.n	800e752 <mktime+0x24e>
 800e768:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 800e76c:	e7f1      	b.n	800e752 <mktime+0x24e>
 800e76e:	f000 f89d 	bl	800e8ac <__tzcalc_limits>
 800e772:	2800      	cmp	r0, #0
 800e774:	f47f af3e 	bne.w	800e5f4 <mktime+0xf0>
 800e778:	f8dd b004 	ldr.w	fp, [sp, #4]
 800e77c:	f1bb 0f01 	cmp.w	fp, #1
 800e780:	d172      	bne.n	800e868 <mktime+0x364>
 800e782:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 800e786:	191c      	adds	r4, r3, r4
 800e788:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800e78c:	f04f 0b01 	mov.w	fp, #1
 800e790:	f000 f946 	bl	800ea20 <__tz_unlock>
 800e794:	3604      	adds	r6, #4
 800e796:	2307      	movs	r3, #7
 800e798:	fb96 f3f3 	sdiv	r3, r6, r3
 800e79c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800e7a0:	1af6      	subs	r6, r6, r3
 800e7a2:	d456      	bmi.n	800e852 <mktime+0x34e>
 800e7a4:	f8c7 b020 	str.w	fp, [r7, #32]
 800e7a8:	61be      	str	r6, [r7, #24]
 800e7aa:	4620      	mov	r0, r4
 800e7ac:	4641      	mov	r1, r8
 800e7ae:	b005      	add	sp, #20
 800e7b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7b4:	9a02      	ldr	r2, [sp, #8]
 800e7b6:	1a12      	subs	r2, r2, r0
 800e7b8:	9202      	str	r2, [sp, #8]
 800e7ba:	ea4f 72e0 	mov.w	r2, r0, asr #31
 800e7be:	eb6c 0c02 	sbc.w	ip, ip, r2
 800e7c2:	9a02      	ldr	r2, [sp, #8]
 800e7c4:	4294      	cmp	r4, r2
 800e7c6:	eb78 0c0c 	sbcs.w	ip, r8, ip
 800e7ca:	f6bf af2c 	bge.w	800e626 <mktime+0x122>
 800e7ce:	e7d3      	b.n	800e778 <mktime+0x274>
 800e7d0:	9a03      	ldr	r2, [sp, #12]
 800e7d2:	4294      	cmp	r4, r2
 800e7d4:	eb78 020b 	sbcs.w	r2, r8, fp
 800e7d8:	f6ff af30 	blt.w	800e63c <mktime+0x138>
 800e7dc:	f1ba 0f00 	cmp.w	sl, #0
 800e7e0:	dbcf      	blt.n	800e782 <mktime+0x27e>
 800e7e2:	f04f 0b01 	mov.w	fp, #1
 800e7e6:	e735      	b.n	800e654 <mktime+0x150>
 800e7e8:	f04f 0b00 	mov.w	fp, #0
 800e7ec:	e732      	b.n	800e654 <mktime+0x150>
 800e7ee:	1ac3      	subs	r3, r0, r3
 800e7f0:	e73c      	b.n	800e66c <mktime+0x168>
 800e7f2:	f04f 3aff 	mov.w	sl, #4294967295
 800e7f6:	e74f      	b.n	800e698 <mktime+0x194>
 800e7f8:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 800e7fc:	e76c      	b.n	800e6d8 <mktime+0x1d4>
 800e7fe:	f240 136d 	movw	r3, #365	@ 0x16d
 800e802:	e769      	b.n	800e6d8 <mktime+0x1d4>
 800e804:	07aa      	lsls	r2, r5, #30
 800e806:	d117      	bne.n	800e838 <mktime+0x334>
 800e808:	2164      	movs	r1, #100	@ 0x64
 800e80a:	fb95 f2f1 	sdiv	r2, r5, r1
 800e80e:	fb01 5212 	mls	r2, r1, r2, r5
 800e812:	b9da      	cbnz	r2, 800e84c <mktime+0x348>
 800e814:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e818:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 800e81c:	fb95 f1f2 	sdiv	r1, r5, r2
 800e820:	fb02 5511 	mls	r5, r2, r1, r5
 800e824:	2d00      	cmp	r5, #0
 800e826:	f240 126d 	movw	r2, #365	@ 0x16d
 800e82a:	bf08      	it	eq
 800e82c:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800e830:	4293      	cmp	r3, r2
 800e832:	bfa8      	it	ge
 800e834:	1a9b      	subge	r3, r3, r2
 800e836:	e74f      	b.n	800e6d8 <mktime+0x1d4>
 800e838:	f240 126d 	movw	r2, #365	@ 0x16d
 800e83c:	e7f8      	b.n	800e830 <mktime+0x32c>
 800e83e:	bf00      	nop
 800e840:	0801323c 	.word	0x0801323c
 800e844:	00015180 	.word	0x00015180
 800e848:	20006f58 	.word	0x20006f58
 800e84c:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800e850:	e7ee      	b.n	800e830 <mktime+0x32c>
 800e852:	3607      	adds	r6, #7
 800e854:	e7a6      	b.n	800e7a4 <mktime+0x2a0>
 800e856:	f04f 34ff 	mov.w	r4, #4294967295
 800e85a:	46a0      	mov	r8, r4
 800e85c:	e7a5      	b.n	800e7aa <mktime+0x2a6>
 800e85e:	f1ba 0f00 	cmp.w	sl, #0
 800e862:	dac1      	bge.n	800e7e8 <mktime+0x2e4>
 800e864:	f04f 0b00 	mov.w	fp, #0
 800e868:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800e86c:	191c      	adds	r4, r3, r4
 800e86e:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800e872:	e78d      	b.n	800e790 <mktime+0x28c>

0800e874 <time>:
 800e874:	b5df      	push	{r0, r1, r2, r3, r4, r6, r7, lr}
 800e876:	4b0c      	ldr	r3, [pc, #48]	@ (800e8a8 <time+0x34>)
 800e878:	f04f 36ff 	mov.w	r6, #4294967295
 800e87c:	f04f 37ff 	mov.w	r7, #4294967295
 800e880:	4669      	mov	r1, sp
 800e882:	4604      	mov	r4, r0
 800e884:	2200      	movs	r2, #0
 800e886:	6818      	ldr	r0, [r3, #0]
 800e888:	e9cd 6700 	strd	r6, r7, [sp]
 800e88c:	f000 fb0a 	bl	800eea4 <_gettimeofday_r>
 800e890:	2800      	cmp	r0, #0
 800e892:	bfb8      	it	lt
 800e894:	e9cd 6700 	strdlt	r6, r7, [sp]
 800e898:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e89c:	b10c      	cbz	r4, 800e8a2 <time+0x2e>
 800e89e:	e9c4 0100 	strd	r0, r1, [r4]
 800e8a2:	b004      	add	sp, #16
 800e8a4:	bdd0      	pop	{r4, r6, r7, pc}
 800e8a6:	bf00      	nop
 800e8a8:	200001a4 	.word	0x200001a4

0800e8ac <__tzcalc_limits>:
 800e8ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8b0:	4604      	mov	r4, r0
 800e8b2:	f003 fb9d 	bl	8011ff0 <__gettzinfo>
 800e8b6:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 800e8ba:	429c      	cmp	r4, r3
 800e8bc:	f340 80a3 	ble.w	800ea06 <__tzcalc_limits+0x15a>
 800e8c0:	f46f 61f6 	mvn.w	r1, #1968	@ 0x7b0
 800e8c4:	1865      	adds	r5, r4, r1
 800e8c6:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 800e8ca:	f240 126d 	movw	r2, #365	@ 0x16d
 800e8ce:	10ad      	asrs	r5, r5, #2
 800e8d0:	fb02 5503 	mla	r5, r2, r3, r5
 800e8d4:	f46f 66c8 	mvn.w	r6, #1600	@ 0x640
 800e8d8:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800e8dc:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 800e8e0:	fb93 f3f2 	sdiv	r3, r3, r2
 800e8e4:	441d      	add	r5, r3
 800e8e6:	19a3      	adds	r3, r4, r6
 800e8e8:	4e48      	ldr	r6, [pc, #288]	@ (800ea0c <__tzcalc_limits+0x160>)
 800e8ea:	6044      	str	r4, [r0, #4]
 800e8ec:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e8f0:	4601      	mov	r1, r0
 800e8f2:	fbb3 f3f2 	udiv	r3, r3, r2
 800e8f6:	f100 0750 	add.w	r7, r0, #80	@ 0x50
 800e8fa:	441d      	add	r5, r3
 800e8fc:	7a0b      	ldrb	r3, [r1, #8]
 800e8fe:	f8d1 c014 	ldr.w	ip, [r1, #20]
 800e902:	2b4a      	cmp	r3, #74	@ 0x4a
 800e904:	d138      	bne.n	800e978 <__tzcalc_limits+0xcc>
 800e906:	07a2      	lsls	r2, r4, #30
 800e908:	eb05 030c 	add.w	r3, r5, ip
 800e90c:	d106      	bne.n	800e91c <__tzcalc_limits+0x70>
 800e90e:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800e912:	fb94 f2fe 	sdiv	r2, r4, lr
 800e916:	fb0e 4212 	mls	r2, lr, r2, r4
 800e91a:	b932      	cbnz	r2, 800e92a <__tzcalc_limits+0x7e>
 800e91c:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 800e920:	fb94 f2fe 	sdiv	r2, r4, lr
 800e924:	fb0e 4212 	mls	r2, lr, r2, r4
 800e928:	bb1a      	cbnz	r2, 800e972 <__tzcalc_limits+0xc6>
 800e92a:	f1bc 0f3b 	cmp.w	ip, #59	@ 0x3b
 800e92e:	bfd4      	ite	le
 800e930:	f04f 0c00 	movle.w	ip, #0
 800e934:	f04f 0c01 	movgt.w	ip, #1
 800e938:	4463      	add	r3, ip
 800e93a:	3b01      	subs	r3, #1
 800e93c:	698a      	ldr	r2, [r1, #24]
 800e93e:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 800e942:	fbc3 2c06 	smlal	r2, ip, r3, r6
 800e946:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800e948:	18d2      	adds	r2, r2, r3
 800e94a:	eb4c 73e3 	adc.w	r3, ip, r3, asr #31
 800e94e:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800e952:	3128      	adds	r1, #40	@ 0x28
 800e954:	428f      	cmp	r7, r1
 800e956:	d1d1      	bne.n	800e8fc <__tzcalc_limits+0x50>
 800e958:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 800e95c:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 800e960:	428c      	cmp	r4, r1
 800e962:	4193      	sbcs	r3, r2
 800e964:	bfb4      	ite	lt
 800e966:	2301      	movlt	r3, #1
 800e968:	2300      	movge	r3, #0
 800e96a:	6003      	str	r3, [r0, #0]
 800e96c:	2001      	movs	r0, #1
 800e96e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e972:	f04f 0c00 	mov.w	ip, #0
 800e976:	e7df      	b.n	800e938 <__tzcalc_limits+0x8c>
 800e978:	2b44      	cmp	r3, #68	@ 0x44
 800e97a:	d102      	bne.n	800e982 <__tzcalc_limits+0xd6>
 800e97c:	eb05 030c 	add.w	r3, r5, ip
 800e980:	e7dc      	b.n	800e93c <__tzcalc_limits+0x90>
 800e982:	07a3      	lsls	r3, r4, #30
 800e984:	d105      	bne.n	800e992 <__tzcalc_limits+0xe6>
 800e986:	2264      	movs	r2, #100	@ 0x64
 800e988:	fb94 f3f2 	sdiv	r3, r4, r2
 800e98c:	fb02 4313 	mls	r3, r2, r3, r4
 800e990:	bb93      	cbnz	r3, 800e9f8 <__tzcalc_limits+0x14c>
 800e992:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e996:	fb94 f3f2 	sdiv	r3, r4, r2
 800e99a:	fb02 4313 	mls	r3, r2, r3, r4
 800e99e:	fab3 f383 	clz	r3, r3
 800e9a2:	095b      	lsrs	r3, r3, #5
 800e9a4:	f8df e068 	ldr.w	lr, [pc, #104]	@ 800ea10 <__tzcalc_limits+0x164>
 800e9a8:	f8d1 900c 	ldr.w	r9, [r1, #12]
 800e9ac:	425b      	negs	r3, r3
 800e9ae:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800e9b2:	462a      	mov	r2, r5
 800e9b4:	f04f 0800 	mov.w	r8, #0
 800e9b8:	4473      	add	r3, lr
 800e9ba:	f108 0801 	add.w	r8, r8, #1
 800e9be:	45c1      	cmp	r9, r8
 800e9c0:	f853 e028 	ldr.w	lr, [r3, r8, lsl #2]
 800e9c4:	dc1a      	bgt.n	800e9fc <__tzcalc_limits+0x150>
 800e9c6:	f102 0804 	add.w	r8, r2, #4
 800e9ca:	2307      	movs	r3, #7
 800e9cc:	fb98 f3f3 	sdiv	r3, r8, r3
 800e9d0:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800e9d4:	eba8 0303 	sub.w	r3, r8, r3
 800e9d8:	ebbc 0c03 	subs.w	ip, ip, r3
 800e9dc:	690b      	ldr	r3, [r1, #16]
 800e9de:	f103 33ff 	add.w	r3, r3, #4294967295
 800e9e2:	bf48      	it	mi
 800e9e4:	f10c 0c07 	addmi.w	ip, ip, #7
 800e9e8:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800e9ec:	449c      	add	ip, r3
 800e9ee:	45f4      	cmp	ip, lr
 800e9f0:	da06      	bge.n	800ea00 <__tzcalc_limits+0x154>
 800e9f2:	eb02 030c 	add.w	r3, r2, ip
 800e9f6:	e7a1      	b.n	800e93c <__tzcalc_limits+0x90>
 800e9f8:	2301      	movs	r3, #1
 800e9fa:	e7d3      	b.n	800e9a4 <__tzcalc_limits+0xf8>
 800e9fc:	4472      	add	r2, lr
 800e9fe:	e7dc      	b.n	800e9ba <__tzcalc_limits+0x10e>
 800ea00:	f1ac 0c07 	sub.w	ip, ip, #7
 800ea04:	e7f3      	b.n	800e9ee <__tzcalc_limits+0x142>
 800ea06:	2000      	movs	r0, #0
 800ea08:	e7b1      	b.n	800e96e <__tzcalc_limits+0xc2>
 800ea0a:	bf00      	nop
 800ea0c:	00015180 	.word	0x00015180
 800ea10:	08013298 	.word	0x08013298

0800ea14 <__tz_lock>:
 800ea14:	4801      	ldr	r0, [pc, #4]	@ (800ea1c <__tz_lock+0x8>)
 800ea16:	f000 bab8 	b.w	800ef8a <__retarget_lock_acquire>
 800ea1a:	bf00      	nop
 800ea1c:	20006f60 	.word	0x20006f60

0800ea20 <__tz_unlock>:
 800ea20:	4801      	ldr	r0, [pc, #4]	@ (800ea28 <__tz_unlock+0x8>)
 800ea22:	f000 bab4 	b.w	800ef8e <__retarget_lock_release>
 800ea26:	bf00      	nop
 800ea28:	20006f60 	.word	0x20006f60

0800ea2c <_tzset_unlocked>:
 800ea2c:	4b01      	ldr	r3, [pc, #4]	@ (800ea34 <_tzset_unlocked+0x8>)
 800ea2e:	6818      	ldr	r0, [r3, #0]
 800ea30:	f000 b802 	b.w	800ea38 <_tzset_unlocked_r>
 800ea34:	200001a4 	.word	0x200001a4

0800ea38 <_tzset_unlocked_r>:
 800ea38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea3c:	b08d      	sub	sp, #52	@ 0x34
 800ea3e:	4607      	mov	r7, r0
 800ea40:	f003 fad6 	bl	8011ff0 <__gettzinfo>
 800ea44:	49bc      	ldr	r1, [pc, #752]	@ (800ed38 <_tzset_unlocked_r+0x300>)
 800ea46:	4dbd      	ldr	r5, [pc, #756]	@ (800ed3c <_tzset_unlocked_r+0x304>)
 800ea48:	4604      	mov	r4, r0
 800ea4a:	4638      	mov	r0, r7
 800ea4c:	f001 fd00 	bl	8010450 <_getenv_r>
 800ea50:	4606      	mov	r6, r0
 800ea52:	bb10      	cbnz	r0, 800ea9a <_tzset_unlocked_r+0x62>
 800ea54:	4bba      	ldr	r3, [pc, #744]	@ (800ed40 <_tzset_unlocked_r+0x308>)
 800ea56:	4abb      	ldr	r2, [pc, #748]	@ (800ed44 <_tzset_unlocked_r+0x30c>)
 800ea58:	6018      	str	r0, [r3, #0]
 800ea5a:	4bbb      	ldr	r3, [pc, #748]	@ (800ed48 <_tzset_unlocked_r+0x310>)
 800ea5c:	62a0      	str	r0, [r4, #40]	@ 0x28
 800ea5e:	6018      	str	r0, [r3, #0]
 800ea60:	4bba      	ldr	r3, [pc, #744]	@ (800ed4c <_tzset_unlocked_r+0x314>)
 800ea62:	6520      	str	r0, [r4, #80]	@ 0x50
 800ea64:	e9c3 2200 	strd	r2, r2, [r3]
 800ea68:	214a      	movs	r1, #74	@ 0x4a
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	e9c4 0003 	strd	r0, r0, [r4, #12]
 800ea72:	e9c4 0005 	strd	r0, r0, [r4, #20]
 800ea76:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 800ea7a:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 800ea7e:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800ea82:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800ea86:	6828      	ldr	r0, [r5, #0]
 800ea88:	7221      	strb	r1, [r4, #8]
 800ea8a:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800ea8e:	f001 fcef 	bl	8010470 <free>
 800ea92:	602e      	str	r6, [r5, #0]
 800ea94:	b00d      	add	sp, #52	@ 0x34
 800ea96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea9a:	6829      	ldr	r1, [r5, #0]
 800ea9c:	2900      	cmp	r1, #0
 800ea9e:	f040 808e 	bne.w	800ebbe <_tzset_unlocked_r+0x186>
 800eaa2:	6828      	ldr	r0, [r5, #0]
 800eaa4:	f001 fce4 	bl	8010470 <free>
 800eaa8:	4630      	mov	r0, r6
 800eaaa:	f7f1 fbf9 	bl	80002a0 <strlen>
 800eaae:	1c41      	adds	r1, r0, #1
 800eab0:	4638      	mov	r0, r7
 800eab2:	f001 fd07 	bl	80104c4 <_malloc_r>
 800eab6:	6028      	str	r0, [r5, #0]
 800eab8:	2800      	cmp	r0, #0
 800eaba:	f040 8086 	bne.w	800ebca <_tzset_unlocked_r+0x192>
 800eabe:	4aa2      	ldr	r2, [pc, #648]	@ (800ed48 <_tzset_unlocked_r+0x310>)
 800eac0:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 800ed4c <_tzset_unlocked_r+0x314>
 800eac4:	f8df a278 	ldr.w	sl, [pc, #632]	@ 800ed40 <_tzset_unlocked_r+0x308>
 800eac8:	2300      	movs	r3, #0
 800eaca:	6013      	str	r3, [r2, #0]
 800eacc:	4aa0      	ldr	r2, [pc, #640]	@ (800ed50 <_tzset_unlocked_r+0x318>)
 800eace:	f8ca 3000 	str.w	r3, [sl]
 800ead2:	2000      	movs	r0, #0
 800ead4:	2100      	movs	r1, #0
 800ead6:	e9c8 2200 	strd	r2, r2, [r8]
 800eada:	e9c4 3303 	strd	r3, r3, [r4, #12]
 800eade:	e9c4 3305 	strd	r3, r3, [r4, #20]
 800eae2:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800eae6:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 800eaea:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 800eaee:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 800eaf2:	224a      	movs	r2, #74	@ 0x4a
 800eaf4:	7222      	strb	r2, [r4, #8]
 800eaf6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800eaf8:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 800eafc:	6523      	str	r3, [r4, #80]	@ 0x50
 800eafe:	7833      	ldrb	r3, [r6, #0]
 800eb00:	2b3a      	cmp	r3, #58	@ 0x3a
 800eb02:	bf08      	it	eq
 800eb04:	3601      	addeq	r6, #1
 800eb06:	7833      	ldrb	r3, [r6, #0]
 800eb08:	2b3c      	cmp	r3, #60	@ 0x3c
 800eb0a:	d162      	bne.n	800ebd2 <_tzset_unlocked_r+0x19a>
 800eb0c:	1c75      	adds	r5, r6, #1
 800eb0e:	4a91      	ldr	r2, [pc, #580]	@ (800ed54 <_tzset_unlocked_r+0x31c>)
 800eb10:	4991      	ldr	r1, [pc, #580]	@ (800ed58 <_tzset_unlocked_r+0x320>)
 800eb12:	ab0a      	add	r3, sp, #40	@ 0x28
 800eb14:	4628      	mov	r0, r5
 800eb16:	f7ff f91d 	bl	800dd54 <siscanf>
 800eb1a:	2800      	cmp	r0, #0
 800eb1c:	ddba      	ble.n	800ea94 <_tzset_unlocked_r+0x5c>
 800eb1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb20:	1eda      	subs	r2, r3, #3
 800eb22:	2a07      	cmp	r2, #7
 800eb24:	d8b6      	bhi.n	800ea94 <_tzset_unlocked_r+0x5c>
 800eb26:	5ceb      	ldrb	r3, [r5, r3]
 800eb28:	2b3e      	cmp	r3, #62	@ 0x3e
 800eb2a:	d1b3      	bne.n	800ea94 <_tzset_unlocked_r+0x5c>
 800eb2c:	3602      	adds	r6, #2
 800eb2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb30:	18f5      	adds	r5, r6, r3
 800eb32:	5cf3      	ldrb	r3, [r6, r3]
 800eb34:	2b2d      	cmp	r3, #45	@ 0x2d
 800eb36:	d15a      	bne.n	800ebee <_tzset_unlocked_r+0x1b6>
 800eb38:	3501      	adds	r5, #1
 800eb3a:	f04f 39ff 	mov.w	r9, #4294967295
 800eb3e:	2300      	movs	r3, #0
 800eb40:	f8ad 301e 	strh.w	r3, [sp, #30]
 800eb44:	f8ad 3020 	strh.w	r3, [sp, #32]
 800eb48:	af08      	add	r7, sp, #32
 800eb4a:	ab0a      	add	r3, sp, #40	@ 0x28
 800eb4c:	e9cd 3701 	strd	r3, r7, [sp, #4]
 800eb50:	9303      	str	r3, [sp, #12]
 800eb52:	f10d 031e 	add.w	r3, sp, #30
 800eb56:	9300      	str	r3, [sp, #0]
 800eb58:	4980      	ldr	r1, [pc, #512]	@ (800ed5c <_tzset_unlocked_r+0x324>)
 800eb5a:	ab0a      	add	r3, sp, #40	@ 0x28
 800eb5c:	aa07      	add	r2, sp, #28
 800eb5e:	4628      	mov	r0, r5
 800eb60:	f7ff f8f8 	bl	800dd54 <siscanf>
 800eb64:	2800      	cmp	r0, #0
 800eb66:	dd95      	ble.n	800ea94 <_tzset_unlocked_r+0x5c>
 800eb68:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800eb6c:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 800eb70:	223c      	movs	r2, #60	@ 0x3c
 800eb72:	fb02 6603 	mla	r6, r2, r3, r6
 800eb76:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800eb7a:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800eb7e:	fb02 6603 	mla	r6, r2, r3, r6
 800eb82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb84:	fb09 f606 	mul.w	r6, r9, r6
 800eb88:	eb05 0903 	add.w	r9, r5, r3
 800eb8c:	5ceb      	ldrb	r3, [r5, r3]
 800eb8e:	2b3c      	cmp	r3, #60	@ 0x3c
 800eb90:	f040 80ee 	bne.w	800ed70 <_tzset_unlocked_r+0x338>
 800eb94:	f109 0501 	add.w	r5, r9, #1
 800eb98:	4a71      	ldr	r2, [pc, #452]	@ (800ed60 <_tzset_unlocked_r+0x328>)
 800eb9a:	496f      	ldr	r1, [pc, #444]	@ (800ed58 <_tzset_unlocked_r+0x320>)
 800eb9c:	ab0a      	add	r3, sp, #40	@ 0x28
 800eb9e:	4628      	mov	r0, r5
 800eba0:	f7ff f8d8 	bl	800dd54 <siscanf>
 800eba4:	2800      	cmp	r0, #0
 800eba6:	dc28      	bgt.n	800ebfa <_tzset_unlocked_r+0x1c2>
 800eba8:	f899 3001 	ldrb.w	r3, [r9, #1]
 800ebac:	2b3e      	cmp	r3, #62	@ 0x3e
 800ebae:	d124      	bne.n	800ebfa <_tzset_unlocked_r+0x1c2>
 800ebb0:	4b68      	ldr	r3, [pc, #416]	@ (800ed54 <_tzset_unlocked_r+0x31c>)
 800ebb2:	62a6      	str	r6, [r4, #40]	@ 0x28
 800ebb4:	e9c8 3300 	strd	r3, r3, [r8]
 800ebb8:	f8ca 6000 	str.w	r6, [sl]
 800ebbc:	e76a      	b.n	800ea94 <_tzset_unlocked_r+0x5c>
 800ebbe:	f7f1 fb0f 	bl	80001e0 <strcmp>
 800ebc2:	2800      	cmp	r0, #0
 800ebc4:	f47f af6d 	bne.w	800eaa2 <_tzset_unlocked_r+0x6a>
 800ebc8:	e764      	b.n	800ea94 <_tzset_unlocked_r+0x5c>
 800ebca:	4631      	mov	r1, r6
 800ebcc:	f000 f9e1 	bl	800ef92 <strcpy>
 800ebd0:	e775      	b.n	800eabe <_tzset_unlocked_r+0x86>
 800ebd2:	4a60      	ldr	r2, [pc, #384]	@ (800ed54 <_tzset_unlocked_r+0x31c>)
 800ebd4:	4963      	ldr	r1, [pc, #396]	@ (800ed64 <_tzset_unlocked_r+0x32c>)
 800ebd6:	ab0a      	add	r3, sp, #40	@ 0x28
 800ebd8:	4630      	mov	r0, r6
 800ebda:	f7ff f8bb 	bl	800dd54 <siscanf>
 800ebde:	2800      	cmp	r0, #0
 800ebe0:	f77f af58 	ble.w	800ea94 <_tzset_unlocked_r+0x5c>
 800ebe4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebe6:	3b03      	subs	r3, #3
 800ebe8:	2b07      	cmp	r3, #7
 800ebea:	d9a0      	bls.n	800eb2e <_tzset_unlocked_r+0xf6>
 800ebec:	e752      	b.n	800ea94 <_tzset_unlocked_r+0x5c>
 800ebee:	2b2b      	cmp	r3, #43	@ 0x2b
 800ebf0:	bf08      	it	eq
 800ebf2:	3501      	addeq	r5, #1
 800ebf4:	f04f 0901 	mov.w	r9, #1
 800ebf8:	e7a1      	b.n	800eb3e <_tzset_unlocked_r+0x106>
 800ebfa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebfc:	1eda      	subs	r2, r3, #3
 800ebfe:	2a07      	cmp	r2, #7
 800ec00:	f63f af48 	bhi.w	800ea94 <_tzset_unlocked_r+0x5c>
 800ec04:	5ceb      	ldrb	r3, [r5, r3]
 800ec06:	2b3e      	cmp	r3, #62	@ 0x3e
 800ec08:	f47f af44 	bne.w	800ea94 <_tzset_unlocked_r+0x5c>
 800ec0c:	f109 0902 	add.w	r9, r9, #2
 800ec10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec12:	eb09 0503 	add.w	r5, r9, r3
 800ec16:	f819 3003 	ldrb.w	r3, [r9, r3]
 800ec1a:	2b2d      	cmp	r3, #45	@ 0x2d
 800ec1c:	f040 80b7 	bne.w	800ed8e <_tzset_unlocked_r+0x356>
 800ec20:	3501      	adds	r5, #1
 800ec22:	f04f 39ff 	mov.w	r9, #4294967295
 800ec26:	2300      	movs	r3, #0
 800ec28:	f8ad 301c 	strh.w	r3, [sp, #28]
 800ec2c:	f8ad 301e 	strh.w	r3, [sp, #30]
 800ec30:	f8ad 3020 	strh.w	r3, [sp, #32]
 800ec34:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec36:	ab0a      	add	r3, sp, #40	@ 0x28
 800ec38:	e9cd 7302 	strd	r7, r3, [sp, #8]
 800ec3c:	9301      	str	r3, [sp, #4]
 800ec3e:	f10d 031e 	add.w	r3, sp, #30
 800ec42:	9300      	str	r3, [sp, #0]
 800ec44:	4945      	ldr	r1, [pc, #276]	@ (800ed5c <_tzset_unlocked_r+0x324>)
 800ec46:	ab0a      	add	r3, sp, #40	@ 0x28
 800ec48:	aa07      	add	r2, sp, #28
 800ec4a:	4628      	mov	r0, r5
 800ec4c:	f7ff f882 	bl	800dd54 <siscanf>
 800ec50:	2800      	cmp	r0, #0
 800ec52:	f300 80a2 	bgt.w	800ed9a <_tzset_unlocked_r+0x362>
 800ec56:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 800ec5a:	9304      	str	r3, [sp, #16]
 800ec5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec5e:	4627      	mov	r7, r4
 800ec60:	441d      	add	r5, r3
 800ec62:	f04f 0b00 	mov.w	fp, #0
 800ec66:	782b      	ldrb	r3, [r5, #0]
 800ec68:	2b2c      	cmp	r3, #44	@ 0x2c
 800ec6a:	bf08      	it	eq
 800ec6c:	3501      	addeq	r5, #1
 800ec6e:	f895 9000 	ldrb.w	r9, [r5]
 800ec72:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 800ec76:	f040 80a3 	bne.w	800edc0 <_tzset_unlocked_r+0x388>
 800ec7a:	ab0a      	add	r3, sp, #40	@ 0x28
 800ec7c:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 800ec80:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ec84:	aa09      	add	r2, sp, #36	@ 0x24
 800ec86:	9200      	str	r2, [sp, #0]
 800ec88:	4937      	ldr	r1, [pc, #220]	@ (800ed68 <_tzset_unlocked_r+0x330>)
 800ec8a:	9303      	str	r3, [sp, #12]
 800ec8c:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 800ec90:	4628      	mov	r0, r5
 800ec92:	f7ff f85f 	bl	800dd54 <siscanf>
 800ec96:	2803      	cmp	r0, #3
 800ec98:	f47f aefc 	bne.w	800ea94 <_tzset_unlocked_r+0x5c>
 800ec9c:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 800eca0:	1e4b      	subs	r3, r1, #1
 800eca2:	2b0b      	cmp	r3, #11
 800eca4:	f63f aef6 	bhi.w	800ea94 <_tzset_unlocked_r+0x5c>
 800eca8:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 800ecac:	1e53      	subs	r3, r2, #1
 800ecae:	2b04      	cmp	r3, #4
 800ecb0:	f63f aef0 	bhi.w	800ea94 <_tzset_unlocked_r+0x5c>
 800ecb4:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800ecb8:	2b06      	cmp	r3, #6
 800ecba:	f63f aeeb 	bhi.w	800ea94 <_tzset_unlocked_r+0x5c>
 800ecbe:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800ecc2:	f887 9008 	strb.w	r9, [r7, #8]
 800ecc6:	617b      	str	r3, [r7, #20]
 800ecc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ecca:	eb05 0903 	add.w	r9, r5, r3
 800ecce:	2500      	movs	r5, #0
 800ecd0:	f04f 0302 	mov.w	r3, #2
 800ecd4:	f8ad 301c 	strh.w	r3, [sp, #28]
 800ecd8:	f8ad 501e 	strh.w	r5, [sp, #30]
 800ecdc:	f8ad 5020 	strh.w	r5, [sp, #32]
 800ece0:	950a      	str	r5, [sp, #40]	@ 0x28
 800ece2:	f899 3000 	ldrb.w	r3, [r9]
 800ece6:	2b2f      	cmp	r3, #47	@ 0x2f
 800ece8:	f040 8096 	bne.w	800ee18 <_tzset_unlocked_r+0x3e0>
 800ecec:	ab0a      	add	r3, sp, #40	@ 0x28
 800ecee:	aa08      	add	r2, sp, #32
 800ecf0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ecf4:	f10d 021e 	add.w	r2, sp, #30
 800ecf8:	9200      	str	r2, [sp, #0]
 800ecfa:	491c      	ldr	r1, [pc, #112]	@ (800ed6c <_tzset_unlocked_r+0x334>)
 800ecfc:	9303      	str	r3, [sp, #12]
 800ecfe:	aa07      	add	r2, sp, #28
 800ed00:	4648      	mov	r0, r9
 800ed02:	f7ff f827 	bl	800dd54 <siscanf>
 800ed06:	42a8      	cmp	r0, r5
 800ed08:	f300 8086 	bgt.w	800ee18 <_tzset_unlocked_r+0x3e0>
 800ed0c:	214a      	movs	r1, #74	@ 0x4a
 800ed0e:	2200      	movs	r2, #0
 800ed10:	2300      	movs	r3, #0
 800ed12:	e9c4 5503 	strd	r5, r5, [r4, #12]
 800ed16:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800ed1a:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800ed1e:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800ed22:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 800ed26:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800ed2a:	7221      	strb	r1, [r4, #8]
 800ed2c:	62a5      	str	r5, [r4, #40]	@ 0x28
 800ed2e:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800ed32:	6525      	str	r5, [r4, #80]	@ 0x50
 800ed34:	e6ae      	b.n	800ea94 <_tzset_unlocked_r+0x5c>
 800ed36:	bf00      	nop
 800ed38:	08012e82 	.word	0x08012e82
 800ed3c:	20006f38 	.word	0x20006f38
 800ed40:	20006f54 	.word	0x20006f54
 800ed44:	08012e85 	.word	0x08012e85
 800ed48:	20006f58 	.word	0x20006f58
 800ed4c:	20000030 	.word	0x20000030
 800ed50:	080130e7 	.word	0x080130e7
 800ed54:	20006f48 	.word	0x20006f48
 800ed58:	08012e89 	.word	0x08012e89
 800ed5c:	08012ebe 	.word	0x08012ebe
 800ed60:	20006f3c 	.word	0x20006f3c
 800ed64:	08012e9c 	.word	0x08012e9c
 800ed68:	08012eaa 	.word	0x08012eaa
 800ed6c:	08012ebd 	.word	0x08012ebd
 800ed70:	4a3e      	ldr	r2, [pc, #248]	@ (800ee6c <_tzset_unlocked_r+0x434>)
 800ed72:	493f      	ldr	r1, [pc, #252]	@ (800ee70 <_tzset_unlocked_r+0x438>)
 800ed74:	ab0a      	add	r3, sp, #40	@ 0x28
 800ed76:	4648      	mov	r0, r9
 800ed78:	f7fe ffec 	bl	800dd54 <siscanf>
 800ed7c:	2800      	cmp	r0, #0
 800ed7e:	f77f af17 	ble.w	800ebb0 <_tzset_unlocked_r+0x178>
 800ed82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed84:	3b03      	subs	r3, #3
 800ed86:	2b07      	cmp	r3, #7
 800ed88:	f67f af42 	bls.w	800ec10 <_tzset_unlocked_r+0x1d8>
 800ed8c:	e682      	b.n	800ea94 <_tzset_unlocked_r+0x5c>
 800ed8e:	2b2b      	cmp	r3, #43	@ 0x2b
 800ed90:	bf08      	it	eq
 800ed92:	3501      	addeq	r5, #1
 800ed94:	f04f 0901 	mov.w	r9, #1
 800ed98:	e745      	b.n	800ec26 <_tzset_unlocked_r+0x1ee>
 800ed9a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800ed9e:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800eda2:	213c      	movs	r1, #60	@ 0x3c
 800eda4:	fb01 3302 	mla	r3, r1, r2, r3
 800eda8:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800edac:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800edb0:	fb01 3302 	mla	r3, r1, r2, r3
 800edb4:	fb09 f303 	mul.w	r3, r9, r3
 800edb8:	e74f      	b.n	800ec5a <_tzset_unlocked_r+0x222>
 800edba:	f04f 0b01 	mov.w	fp, #1
 800edbe:	e752      	b.n	800ec66 <_tzset_unlocked_r+0x22e>
 800edc0:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 800edc4:	bf06      	itte	eq
 800edc6:	3501      	addeq	r5, #1
 800edc8:	464b      	moveq	r3, r9
 800edca:	2344      	movne	r3, #68	@ 0x44
 800edcc:	220a      	movs	r2, #10
 800edce:	a90b      	add	r1, sp, #44	@ 0x2c
 800edd0:	4628      	mov	r0, r5
 800edd2:	9305      	str	r3, [sp, #20]
 800edd4:	f002 f92e 	bl	8011034 <strtoul>
 800edd8:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 800eddc:	9b05      	ldr	r3, [sp, #20]
 800edde:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 800ede2:	45a9      	cmp	r9, r5
 800ede4:	d114      	bne.n	800ee10 <_tzset_unlocked_r+0x3d8>
 800ede6:	234d      	movs	r3, #77	@ 0x4d
 800ede8:	f1bb 0f00 	cmp.w	fp, #0
 800edec:	d107      	bne.n	800edfe <_tzset_unlocked_r+0x3c6>
 800edee:	7223      	strb	r3, [r4, #8]
 800edf0:	2103      	movs	r1, #3
 800edf2:	2302      	movs	r3, #2
 800edf4:	e9c4 1303 	strd	r1, r3, [r4, #12]
 800edf8:	f8c4 b014 	str.w	fp, [r4, #20]
 800edfc:	e767      	b.n	800ecce <_tzset_unlocked_r+0x296>
 800edfe:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 800ee02:	220b      	movs	r2, #11
 800ee04:	2301      	movs	r3, #1
 800ee06:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800ee0e:	e75e      	b.n	800ecce <_tzset_unlocked_r+0x296>
 800ee10:	b280      	uxth	r0, r0
 800ee12:	723b      	strb	r3, [r7, #8]
 800ee14:	6178      	str	r0, [r7, #20]
 800ee16:	e75a      	b.n	800ecce <_tzset_unlocked_r+0x296>
 800ee18:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800ee1c:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800ee20:	213c      	movs	r1, #60	@ 0x3c
 800ee22:	fb01 3302 	mla	r3, r1, r2, r3
 800ee26:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800ee2a:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800ee2e:	fb01 3302 	mla	r3, r1, r2, r3
 800ee32:	61bb      	str	r3, [r7, #24]
 800ee34:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800ee36:	3728      	adds	r7, #40	@ 0x28
 800ee38:	444d      	add	r5, r9
 800ee3a:	f1bb 0f00 	cmp.w	fp, #0
 800ee3e:	d0bc      	beq.n	800edba <_tzset_unlocked_r+0x382>
 800ee40:	9b04      	ldr	r3, [sp, #16]
 800ee42:	6523      	str	r3, [r4, #80]	@ 0x50
 800ee44:	4b0b      	ldr	r3, [pc, #44]	@ (800ee74 <_tzset_unlocked_r+0x43c>)
 800ee46:	f8c8 3000 	str.w	r3, [r8]
 800ee4a:	6860      	ldr	r0, [r4, #4]
 800ee4c:	4b07      	ldr	r3, [pc, #28]	@ (800ee6c <_tzset_unlocked_r+0x434>)
 800ee4e:	62a6      	str	r6, [r4, #40]	@ 0x28
 800ee50:	f8c8 3004 	str.w	r3, [r8, #4]
 800ee54:	f7ff fd2a 	bl	800e8ac <__tzcalc_limits>
 800ee58:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800ee5a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800ee5c:	f8ca 2000 	str.w	r2, [sl]
 800ee60:	1a9b      	subs	r3, r3, r2
 800ee62:	4a05      	ldr	r2, [pc, #20]	@ (800ee78 <_tzset_unlocked_r+0x440>)
 800ee64:	bf18      	it	ne
 800ee66:	2301      	movne	r3, #1
 800ee68:	6013      	str	r3, [r2, #0]
 800ee6a:	e613      	b.n	800ea94 <_tzset_unlocked_r+0x5c>
 800ee6c:	20006f3c 	.word	0x20006f3c
 800ee70:	08012e9c 	.word	0x08012e9c
 800ee74:	20006f48 	.word	0x20006f48
 800ee78:	20006f58 	.word	0x20006f58

0800ee7c <_localeconv_r>:
 800ee7c:	4800      	ldr	r0, [pc, #0]	@ (800ee80 <_localeconv_r+0x4>)
 800ee7e:	4770      	bx	lr
 800ee80:	20000128 	.word	0x20000128

0800ee84 <_close_r>:
 800ee84:	b538      	push	{r3, r4, r5, lr}
 800ee86:	4d06      	ldr	r5, [pc, #24]	@ (800eea0 <_close_r+0x1c>)
 800ee88:	2300      	movs	r3, #0
 800ee8a:	4604      	mov	r4, r0
 800ee8c:	4608      	mov	r0, r1
 800ee8e:	602b      	str	r3, [r5, #0]
 800ee90:	f7f5 faa0 	bl	80043d4 <_close>
 800ee94:	1c43      	adds	r3, r0, #1
 800ee96:	d102      	bne.n	800ee9e <_close_r+0x1a>
 800ee98:	682b      	ldr	r3, [r5, #0]
 800ee9a:	b103      	cbz	r3, 800ee9e <_close_r+0x1a>
 800ee9c:	6023      	str	r3, [r4, #0]
 800ee9e:	bd38      	pop	{r3, r4, r5, pc}
 800eea0:	20006f5c 	.word	0x20006f5c

0800eea4 <_gettimeofday_r>:
 800eea4:	b538      	push	{r3, r4, r5, lr}
 800eea6:	4d07      	ldr	r5, [pc, #28]	@ (800eec4 <_gettimeofday_r+0x20>)
 800eea8:	2300      	movs	r3, #0
 800eeaa:	4604      	mov	r4, r0
 800eeac:	4608      	mov	r0, r1
 800eeae:	4611      	mov	r1, r2
 800eeb0:	602b      	str	r3, [r5, #0]
 800eeb2:	f7f5 fac3 	bl	800443c <_gettimeofday>
 800eeb6:	1c43      	adds	r3, r0, #1
 800eeb8:	d102      	bne.n	800eec0 <_gettimeofday_r+0x1c>
 800eeba:	682b      	ldr	r3, [r5, #0]
 800eebc:	b103      	cbz	r3, 800eec0 <_gettimeofday_r+0x1c>
 800eebe:	6023      	str	r3, [r4, #0]
 800eec0:	bd38      	pop	{r3, r4, r5, pc}
 800eec2:	bf00      	nop
 800eec4:	20006f5c 	.word	0x20006f5c

0800eec8 <_lseek_r>:
 800eec8:	b538      	push	{r3, r4, r5, lr}
 800eeca:	4d07      	ldr	r5, [pc, #28]	@ (800eee8 <_lseek_r+0x20>)
 800eecc:	4604      	mov	r4, r0
 800eece:	4608      	mov	r0, r1
 800eed0:	4611      	mov	r1, r2
 800eed2:	2200      	movs	r2, #0
 800eed4:	602a      	str	r2, [r5, #0]
 800eed6:	461a      	mov	r2, r3
 800eed8:	f7f5 faa3 	bl	8004422 <_lseek>
 800eedc:	1c43      	adds	r3, r0, #1
 800eede:	d102      	bne.n	800eee6 <_lseek_r+0x1e>
 800eee0:	682b      	ldr	r3, [r5, #0]
 800eee2:	b103      	cbz	r3, 800eee6 <_lseek_r+0x1e>
 800eee4:	6023      	str	r3, [r4, #0]
 800eee6:	bd38      	pop	{r3, r4, r5, pc}
 800eee8:	20006f5c 	.word	0x20006f5c

0800eeec <_read_r>:
 800eeec:	b538      	push	{r3, r4, r5, lr}
 800eeee:	4d07      	ldr	r5, [pc, #28]	@ (800ef0c <_read_r+0x20>)
 800eef0:	4604      	mov	r4, r0
 800eef2:	4608      	mov	r0, r1
 800eef4:	4611      	mov	r1, r2
 800eef6:	2200      	movs	r2, #0
 800eef8:	602a      	str	r2, [r5, #0]
 800eefa:	461a      	mov	r2, r3
 800eefc:	f7f5 fa31 	bl	8004362 <_read>
 800ef00:	1c43      	adds	r3, r0, #1
 800ef02:	d102      	bne.n	800ef0a <_read_r+0x1e>
 800ef04:	682b      	ldr	r3, [r5, #0]
 800ef06:	b103      	cbz	r3, 800ef0a <_read_r+0x1e>
 800ef08:	6023      	str	r3, [r4, #0]
 800ef0a:	bd38      	pop	{r3, r4, r5, pc}
 800ef0c:	20006f5c 	.word	0x20006f5c

0800ef10 <_write_r>:
 800ef10:	b538      	push	{r3, r4, r5, lr}
 800ef12:	4d07      	ldr	r5, [pc, #28]	@ (800ef30 <_write_r+0x20>)
 800ef14:	4604      	mov	r4, r0
 800ef16:	4608      	mov	r0, r1
 800ef18:	4611      	mov	r1, r2
 800ef1a:	2200      	movs	r2, #0
 800ef1c:	602a      	str	r2, [r5, #0]
 800ef1e:	461a      	mov	r2, r3
 800ef20:	f7f5 fa3c 	bl	800439c <_write>
 800ef24:	1c43      	adds	r3, r0, #1
 800ef26:	d102      	bne.n	800ef2e <_write_r+0x1e>
 800ef28:	682b      	ldr	r3, [r5, #0]
 800ef2a:	b103      	cbz	r3, 800ef2e <_write_r+0x1e>
 800ef2c:	6023      	str	r3, [r4, #0]
 800ef2e:	bd38      	pop	{r3, r4, r5, pc}
 800ef30:	20006f5c 	.word	0x20006f5c

0800ef34 <__errno>:
 800ef34:	4b01      	ldr	r3, [pc, #4]	@ (800ef3c <__errno+0x8>)
 800ef36:	6818      	ldr	r0, [r3, #0]
 800ef38:	4770      	bx	lr
 800ef3a:	bf00      	nop
 800ef3c:	200001a4 	.word	0x200001a4

0800ef40 <__libc_init_array>:
 800ef40:	b570      	push	{r4, r5, r6, lr}
 800ef42:	4d0d      	ldr	r5, [pc, #52]	@ (800ef78 <__libc_init_array+0x38>)
 800ef44:	4c0d      	ldr	r4, [pc, #52]	@ (800ef7c <__libc_init_array+0x3c>)
 800ef46:	1b64      	subs	r4, r4, r5
 800ef48:	10a4      	asrs	r4, r4, #2
 800ef4a:	2600      	movs	r6, #0
 800ef4c:	42a6      	cmp	r6, r4
 800ef4e:	d109      	bne.n	800ef64 <__libc_init_array+0x24>
 800ef50:	4d0b      	ldr	r5, [pc, #44]	@ (800ef80 <__libc_init_array+0x40>)
 800ef52:	4c0c      	ldr	r4, [pc, #48]	@ (800ef84 <__libc_init_array+0x44>)
 800ef54:	f003 f9ca 	bl	80122ec <_init>
 800ef58:	1b64      	subs	r4, r4, r5
 800ef5a:	10a4      	asrs	r4, r4, #2
 800ef5c:	2600      	movs	r6, #0
 800ef5e:	42a6      	cmp	r6, r4
 800ef60:	d105      	bne.n	800ef6e <__libc_init_array+0x2e>
 800ef62:	bd70      	pop	{r4, r5, r6, pc}
 800ef64:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef68:	4798      	blx	r3
 800ef6a:	3601      	adds	r6, #1
 800ef6c:	e7ee      	b.n	800ef4c <__libc_init_array+0xc>
 800ef6e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef72:	4798      	blx	r3
 800ef74:	3601      	adds	r6, #1
 800ef76:	e7f2      	b.n	800ef5e <__libc_init_array+0x1e>
 800ef78:	0801343c 	.word	0x0801343c
 800ef7c:	0801343c 	.word	0x0801343c
 800ef80:	0801343c 	.word	0x0801343c
 800ef84:	08013440 	.word	0x08013440

0800ef88 <__retarget_lock_init_recursive>:
 800ef88:	4770      	bx	lr

0800ef8a <__retarget_lock_acquire>:
 800ef8a:	4770      	bx	lr

0800ef8c <__retarget_lock_acquire_recursive>:
 800ef8c:	4770      	bx	lr

0800ef8e <__retarget_lock_release>:
 800ef8e:	4770      	bx	lr

0800ef90 <__retarget_lock_release_recursive>:
 800ef90:	4770      	bx	lr

0800ef92 <strcpy>:
 800ef92:	4603      	mov	r3, r0
 800ef94:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ef98:	f803 2b01 	strb.w	r2, [r3], #1
 800ef9c:	2a00      	cmp	r2, #0
 800ef9e:	d1f9      	bne.n	800ef94 <strcpy+0x2>
 800efa0:	4770      	bx	lr

0800efa2 <memcpy>:
 800efa2:	440a      	add	r2, r1
 800efa4:	4291      	cmp	r1, r2
 800efa6:	f100 33ff 	add.w	r3, r0, #4294967295
 800efaa:	d100      	bne.n	800efae <memcpy+0xc>
 800efac:	4770      	bx	lr
 800efae:	b510      	push	{r4, lr}
 800efb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800efb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800efb8:	4291      	cmp	r1, r2
 800efba:	d1f9      	bne.n	800efb0 <memcpy+0xe>
 800efbc:	bd10      	pop	{r4, pc}
	...

0800efc0 <nan>:
 800efc0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800efc8 <nan+0x8>
 800efc4:	4770      	bx	lr
 800efc6:	bf00      	nop
 800efc8:	00000000 	.word	0x00000000
 800efcc:	7ff80000 	.word	0x7ff80000

0800efd0 <__assert_func>:
 800efd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800efd2:	4614      	mov	r4, r2
 800efd4:	461a      	mov	r2, r3
 800efd6:	4b09      	ldr	r3, [pc, #36]	@ (800effc <__assert_func+0x2c>)
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	4605      	mov	r5, r0
 800efdc:	68d8      	ldr	r0, [r3, #12]
 800efde:	b14c      	cbz	r4, 800eff4 <__assert_func+0x24>
 800efe0:	4b07      	ldr	r3, [pc, #28]	@ (800f000 <__assert_func+0x30>)
 800efe2:	9100      	str	r1, [sp, #0]
 800efe4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800efe8:	4906      	ldr	r1, [pc, #24]	@ (800f004 <__assert_func+0x34>)
 800efea:	462b      	mov	r3, r5
 800efec:	f002 fe9c 	bl	8011d28 <fiprintf>
 800eff0:	f003 f8da 	bl	80121a8 <abort>
 800eff4:	4b04      	ldr	r3, [pc, #16]	@ (800f008 <__assert_func+0x38>)
 800eff6:	461c      	mov	r4, r3
 800eff8:	e7f3      	b.n	800efe2 <__assert_func+0x12>
 800effa:	bf00      	nop
 800effc:	200001a4 	.word	0x200001a4
 800f000:	08012ed8 	.word	0x08012ed8
 800f004:	08012ee5 	.word	0x08012ee5
 800f008:	080130e7 	.word	0x080130e7

0800f00c <div>:
 800f00c:	b510      	push	{r4, lr}
 800f00e:	fb91 f4f2 	sdiv	r4, r1, r2
 800f012:	fb02 1114 	mls	r1, r2, r4, r1
 800f016:	6004      	str	r4, [r0, #0]
 800f018:	6041      	str	r1, [r0, #4]
 800f01a:	bd10      	pop	{r4, pc}

0800f01c <quorem>:
 800f01c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f020:	6903      	ldr	r3, [r0, #16]
 800f022:	690c      	ldr	r4, [r1, #16]
 800f024:	42a3      	cmp	r3, r4
 800f026:	4607      	mov	r7, r0
 800f028:	db7e      	blt.n	800f128 <quorem+0x10c>
 800f02a:	3c01      	subs	r4, #1
 800f02c:	f101 0814 	add.w	r8, r1, #20
 800f030:	00a3      	lsls	r3, r4, #2
 800f032:	f100 0514 	add.w	r5, r0, #20
 800f036:	9300      	str	r3, [sp, #0]
 800f038:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f03c:	9301      	str	r3, [sp, #4]
 800f03e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f042:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f046:	3301      	adds	r3, #1
 800f048:	429a      	cmp	r2, r3
 800f04a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f04e:	fbb2 f6f3 	udiv	r6, r2, r3
 800f052:	d32e      	bcc.n	800f0b2 <quorem+0x96>
 800f054:	f04f 0a00 	mov.w	sl, #0
 800f058:	46c4      	mov	ip, r8
 800f05a:	46ae      	mov	lr, r5
 800f05c:	46d3      	mov	fp, sl
 800f05e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f062:	b298      	uxth	r0, r3
 800f064:	fb06 a000 	mla	r0, r6, r0, sl
 800f068:	0c02      	lsrs	r2, r0, #16
 800f06a:	0c1b      	lsrs	r3, r3, #16
 800f06c:	fb06 2303 	mla	r3, r6, r3, r2
 800f070:	f8de 2000 	ldr.w	r2, [lr]
 800f074:	b280      	uxth	r0, r0
 800f076:	b292      	uxth	r2, r2
 800f078:	1a12      	subs	r2, r2, r0
 800f07a:	445a      	add	r2, fp
 800f07c:	f8de 0000 	ldr.w	r0, [lr]
 800f080:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f084:	b29b      	uxth	r3, r3
 800f086:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f08a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f08e:	b292      	uxth	r2, r2
 800f090:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f094:	45e1      	cmp	r9, ip
 800f096:	f84e 2b04 	str.w	r2, [lr], #4
 800f09a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f09e:	d2de      	bcs.n	800f05e <quorem+0x42>
 800f0a0:	9b00      	ldr	r3, [sp, #0]
 800f0a2:	58eb      	ldr	r3, [r5, r3]
 800f0a4:	b92b      	cbnz	r3, 800f0b2 <quorem+0x96>
 800f0a6:	9b01      	ldr	r3, [sp, #4]
 800f0a8:	3b04      	subs	r3, #4
 800f0aa:	429d      	cmp	r5, r3
 800f0ac:	461a      	mov	r2, r3
 800f0ae:	d32f      	bcc.n	800f110 <quorem+0xf4>
 800f0b0:	613c      	str	r4, [r7, #16]
 800f0b2:	4638      	mov	r0, r7
 800f0b4:	f001 fd60 	bl	8010b78 <__mcmp>
 800f0b8:	2800      	cmp	r0, #0
 800f0ba:	db25      	blt.n	800f108 <quorem+0xec>
 800f0bc:	4629      	mov	r1, r5
 800f0be:	2000      	movs	r0, #0
 800f0c0:	f858 2b04 	ldr.w	r2, [r8], #4
 800f0c4:	f8d1 c000 	ldr.w	ip, [r1]
 800f0c8:	fa1f fe82 	uxth.w	lr, r2
 800f0cc:	fa1f f38c 	uxth.w	r3, ip
 800f0d0:	eba3 030e 	sub.w	r3, r3, lr
 800f0d4:	4403      	add	r3, r0
 800f0d6:	0c12      	lsrs	r2, r2, #16
 800f0d8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f0dc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f0e0:	b29b      	uxth	r3, r3
 800f0e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f0e6:	45c1      	cmp	r9, r8
 800f0e8:	f841 3b04 	str.w	r3, [r1], #4
 800f0ec:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f0f0:	d2e6      	bcs.n	800f0c0 <quorem+0xa4>
 800f0f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f0f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f0fa:	b922      	cbnz	r2, 800f106 <quorem+0xea>
 800f0fc:	3b04      	subs	r3, #4
 800f0fe:	429d      	cmp	r5, r3
 800f100:	461a      	mov	r2, r3
 800f102:	d30b      	bcc.n	800f11c <quorem+0x100>
 800f104:	613c      	str	r4, [r7, #16]
 800f106:	3601      	adds	r6, #1
 800f108:	4630      	mov	r0, r6
 800f10a:	b003      	add	sp, #12
 800f10c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f110:	6812      	ldr	r2, [r2, #0]
 800f112:	3b04      	subs	r3, #4
 800f114:	2a00      	cmp	r2, #0
 800f116:	d1cb      	bne.n	800f0b0 <quorem+0x94>
 800f118:	3c01      	subs	r4, #1
 800f11a:	e7c6      	b.n	800f0aa <quorem+0x8e>
 800f11c:	6812      	ldr	r2, [r2, #0]
 800f11e:	3b04      	subs	r3, #4
 800f120:	2a00      	cmp	r2, #0
 800f122:	d1ef      	bne.n	800f104 <quorem+0xe8>
 800f124:	3c01      	subs	r4, #1
 800f126:	e7ea      	b.n	800f0fe <quorem+0xe2>
 800f128:	2000      	movs	r0, #0
 800f12a:	e7ee      	b.n	800f10a <quorem+0xee>
 800f12c:	0000      	movs	r0, r0
	...

0800f130 <_dtoa_r>:
 800f130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f134:	69c7      	ldr	r7, [r0, #28]
 800f136:	b097      	sub	sp, #92	@ 0x5c
 800f138:	ed8d 0b04 	vstr	d0, [sp, #16]
 800f13c:	ec55 4b10 	vmov	r4, r5, d0
 800f140:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800f142:	9107      	str	r1, [sp, #28]
 800f144:	4681      	mov	r9, r0
 800f146:	920c      	str	r2, [sp, #48]	@ 0x30
 800f148:	9311      	str	r3, [sp, #68]	@ 0x44
 800f14a:	b97f      	cbnz	r7, 800f16c <_dtoa_r+0x3c>
 800f14c:	2010      	movs	r0, #16
 800f14e:	f001 f987 	bl	8010460 <malloc>
 800f152:	4602      	mov	r2, r0
 800f154:	f8c9 001c 	str.w	r0, [r9, #28]
 800f158:	b920      	cbnz	r0, 800f164 <_dtoa_r+0x34>
 800f15a:	4ba9      	ldr	r3, [pc, #676]	@ (800f400 <_dtoa_r+0x2d0>)
 800f15c:	21ef      	movs	r1, #239	@ 0xef
 800f15e:	48a9      	ldr	r0, [pc, #676]	@ (800f404 <_dtoa_r+0x2d4>)
 800f160:	f7ff ff36 	bl	800efd0 <__assert_func>
 800f164:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f168:	6007      	str	r7, [r0, #0]
 800f16a:	60c7      	str	r7, [r0, #12]
 800f16c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f170:	6819      	ldr	r1, [r3, #0]
 800f172:	b159      	cbz	r1, 800f18c <_dtoa_r+0x5c>
 800f174:	685a      	ldr	r2, [r3, #4]
 800f176:	604a      	str	r2, [r1, #4]
 800f178:	2301      	movs	r3, #1
 800f17a:	4093      	lsls	r3, r2
 800f17c:	608b      	str	r3, [r1, #8]
 800f17e:	4648      	mov	r0, r9
 800f180:	f001 fa7e 	bl	8010680 <_Bfree>
 800f184:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f188:	2200      	movs	r2, #0
 800f18a:	601a      	str	r2, [r3, #0]
 800f18c:	1e2b      	subs	r3, r5, #0
 800f18e:	bfb9      	ittee	lt
 800f190:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f194:	9305      	strlt	r3, [sp, #20]
 800f196:	2300      	movge	r3, #0
 800f198:	6033      	strge	r3, [r6, #0]
 800f19a:	9f05      	ldr	r7, [sp, #20]
 800f19c:	4b9a      	ldr	r3, [pc, #616]	@ (800f408 <_dtoa_r+0x2d8>)
 800f19e:	bfbc      	itt	lt
 800f1a0:	2201      	movlt	r2, #1
 800f1a2:	6032      	strlt	r2, [r6, #0]
 800f1a4:	43bb      	bics	r3, r7
 800f1a6:	d112      	bne.n	800f1ce <_dtoa_r+0x9e>
 800f1a8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f1aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f1ae:	6013      	str	r3, [r2, #0]
 800f1b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f1b4:	4323      	orrs	r3, r4
 800f1b6:	f000 855a 	beq.w	800fc6e <_dtoa_r+0xb3e>
 800f1ba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f1bc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f41c <_dtoa_r+0x2ec>
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	f000 855c 	beq.w	800fc7e <_dtoa_r+0xb4e>
 800f1c6:	f10a 0303 	add.w	r3, sl, #3
 800f1ca:	f000 bd56 	b.w	800fc7a <_dtoa_r+0xb4a>
 800f1ce:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	ec51 0b17 	vmov	r0, r1, d7
 800f1d8:	2300      	movs	r3, #0
 800f1da:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800f1de:	f7f1 fc8b 	bl	8000af8 <__aeabi_dcmpeq>
 800f1e2:	4680      	mov	r8, r0
 800f1e4:	b158      	cbz	r0, 800f1fe <_dtoa_r+0xce>
 800f1e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f1e8:	2301      	movs	r3, #1
 800f1ea:	6013      	str	r3, [r2, #0]
 800f1ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f1ee:	b113      	cbz	r3, 800f1f6 <_dtoa_r+0xc6>
 800f1f0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f1f2:	4b86      	ldr	r3, [pc, #536]	@ (800f40c <_dtoa_r+0x2dc>)
 800f1f4:	6013      	str	r3, [r2, #0]
 800f1f6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800f420 <_dtoa_r+0x2f0>
 800f1fa:	f000 bd40 	b.w	800fc7e <_dtoa_r+0xb4e>
 800f1fe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800f202:	aa14      	add	r2, sp, #80	@ 0x50
 800f204:	a915      	add	r1, sp, #84	@ 0x54
 800f206:	4648      	mov	r0, r9
 800f208:	f001 fdd6 	bl	8010db8 <__d2b>
 800f20c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f210:	9002      	str	r0, [sp, #8]
 800f212:	2e00      	cmp	r6, #0
 800f214:	d078      	beq.n	800f308 <_dtoa_r+0x1d8>
 800f216:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f218:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800f21c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f220:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f224:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f228:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f22c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f230:	4619      	mov	r1, r3
 800f232:	2200      	movs	r2, #0
 800f234:	4b76      	ldr	r3, [pc, #472]	@ (800f410 <_dtoa_r+0x2e0>)
 800f236:	f7f1 f83f 	bl	80002b8 <__aeabi_dsub>
 800f23a:	a36b      	add	r3, pc, #428	@ (adr r3, 800f3e8 <_dtoa_r+0x2b8>)
 800f23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f240:	f7f1 f9f2 	bl	8000628 <__aeabi_dmul>
 800f244:	a36a      	add	r3, pc, #424	@ (adr r3, 800f3f0 <_dtoa_r+0x2c0>)
 800f246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f24a:	f7f1 f837 	bl	80002bc <__adddf3>
 800f24e:	4604      	mov	r4, r0
 800f250:	4630      	mov	r0, r6
 800f252:	460d      	mov	r5, r1
 800f254:	f7f1 f97e 	bl	8000554 <__aeabi_i2d>
 800f258:	a367      	add	r3, pc, #412	@ (adr r3, 800f3f8 <_dtoa_r+0x2c8>)
 800f25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f25e:	f7f1 f9e3 	bl	8000628 <__aeabi_dmul>
 800f262:	4602      	mov	r2, r0
 800f264:	460b      	mov	r3, r1
 800f266:	4620      	mov	r0, r4
 800f268:	4629      	mov	r1, r5
 800f26a:	f7f1 f827 	bl	80002bc <__adddf3>
 800f26e:	4604      	mov	r4, r0
 800f270:	460d      	mov	r5, r1
 800f272:	f7f1 fc89 	bl	8000b88 <__aeabi_d2iz>
 800f276:	2200      	movs	r2, #0
 800f278:	4607      	mov	r7, r0
 800f27a:	2300      	movs	r3, #0
 800f27c:	4620      	mov	r0, r4
 800f27e:	4629      	mov	r1, r5
 800f280:	f7f1 fc44 	bl	8000b0c <__aeabi_dcmplt>
 800f284:	b140      	cbz	r0, 800f298 <_dtoa_r+0x168>
 800f286:	4638      	mov	r0, r7
 800f288:	f7f1 f964 	bl	8000554 <__aeabi_i2d>
 800f28c:	4622      	mov	r2, r4
 800f28e:	462b      	mov	r3, r5
 800f290:	f7f1 fc32 	bl	8000af8 <__aeabi_dcmpeq>
 800f294:	b900      	cbnz	r0, 800f298 <_dtoa_r+0x168>
 800f296:	3f01      	subs	r7, #1
 800f298:	2f16      	cmp	r7, #22
 800f29a:	d852      	bhi.n	800f342 <_dtoa_r+0x212>
 800f29c:	4b5d      	ldr	r3, [pc, #372]	@ (800f414 <_dtoa_r+0x2e4>)
 800f29e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f2aa:	f7f1 fc2f 	bl	8000b0c <__aeabi_dcmplt>
 800f2ae:	2800      	cmp	r0, #0
 800f2b0:	d049      	beq.n	800f346 <_dtoa_r+0x216>
 800f2b2:	3f01      	subs	r7, #1
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	9310      	str	r3, [sp, #64]	@ 0x40
 800f2b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f2ba:	1b9b      	subs	r3, r3, r6
 800f2bc:	1e5a      	subs	r2, r3, #1
 800f2be:	bf45      	ittet	mi
 800f2c0:	f1c3 0301 	rsbmi	r3, r3, #1
 800f2c4:	9300      	strmi	r3, [sp, #0]
 800f2c6:	2300      	movpl	r3, #0
 800f2c8:	2300      	movmi	r3, #0
 800f2ca:	9206      	str	r2, [sp, #24]
 800f2cc:	bf54      	ite	pl
 800f2ce:	9300      	strpl	r3, [sp, #0]
 800f2d0:	9306      	strmi	r3, [sp, #24]
 800f2d2:	2f00      	cmp	r7, #0
 800f2d4:	db39      	blt.n	800f34a <_dtoa_r+0x21a>
 800f2d6:	9b06      	ldr	r3, [sp, #24]
 800f2d8:	970d      	str	r7, [sp, #52]	@ 0x34
 800f2da:	443b      	add	r3, r7
 800f2dc:	9306      	str	r3, [sp, #24]
 800f2de:	2300      	movs	r3, #0
 800f2e0:	9308      	str	r3, [sp, #32]
 800f2e2:	9b07      	ldr	r3, [sp, #28]
 800f2e4:	2b09      	cmp	r3, #9
 800f2e6:	d863      	bhi.n	800f3b0 <_dtoa_r+0x280>
 800f2e8:	2b05      	cmp	r3, #5
 800f2ea:	bfc4      	itt	gt
 800f2ec:	3b04      	subgt	r3, #4
 800f2ee:	9307      	strgt	r3, [sp, #28]
 800f2f0:	9b07      	ldr	r3, [sp, #28]
 800f2f2:	f1a3 0302 	sub.w	r3, r3, #2
 800f2f6:	bfcc      	ite	gt
 800f2f8:	2400      	movgt	r4, #0
 800f2fa:	2401      	movle	r4, #1
 800f2fc:	2b03      	cmp	r3, #3
 800f2fe:	d863      	bhi.n	800f3c8 <_dtoa_r+0x298>
 800f300:	e8df f003 	tbb	[pc, r3]
 800f304:	2b375452 	.word	0x2b375452
 800f308:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f30c:	441e      	add	r6, r3
 800f30e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f312:	2b20      	cmp	r3, #32
 800f314:	bfc1      	itttt	gt
 800f316:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f31a:	409f      	lslgt	r7, r3
 800f31c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f320:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f324:	bfd6      	itet	le
 800f326:	f1c3 0320 	rsble	r3, r3, #32
 800f32a:	ea47 0003 	orrgt.w	r0, r7, r3
 800f32e:	fa04 f003 	lslle.w	r0, r4, r3
 800f332:	f7f1 f8ff 	bl	8000534 <__aeabi_ui2d>
 800f336:	2201      	movs	r2, #1
 800f338:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f33c:	3e01      	subs	r6, #1
 800f33e:	9212      	str	r2, [sp, #72]	@ 0x48
 800f340:	e776      	b.n	800f230 <_dtoa_r+0x100>
 800f342:	2301      	movs	r3, #1
 800f344:	e7b7      	b.n	800f2b6 <_dtoa_r+0x186>
 800f346:	9010      	str	r0, [sp, #64]	@ 0x40
 800f348:	e7b6      	b.n	800f2b8 <_dtoa_r+0x188>
 800f34a:	9b00      	ldr	r3, [sp, #0]
 800f34c:	1bdb      	subs	r3, r3, r7
 800f34e:	9300      	str	r3, [sp, #0]
 800f350:	427b      	negs	r3, r7
 800f352:	9308      	str	r3, [sp, #32]
 800f354:	2300      	movs	r3, #0
 800f356:	930d      	str	r3, [sp, #52]	@ 0x34
 800f358:	e7c3      	b.n	800f2e2 <_dtoa_r+0x1b2>
 800f35a:	2301      	movs	r3, #1
 800f35c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f35e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f360:	eb07 0b03 	add.w	fp, r7, r3
 800f364:	f10b 0301 	add.w	r3, fp, #1
 800f368:	2b01      	cmp	r3, #1
 800f36a:	9303      	str	r3, [sp, #12]
 800f36c:	bfb8      	it	lt
 800f36e:	2301      	movlt	r3, #1
 800f370:	e006      	b.n	800f380 <_dtoa_r+0x250>
 800f372:	2301      	movs	r3, #1
 800f374:	9309      	str	r3, [sp, #36]	@ 0x24
 800f376:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f378:	2b00      	cmp	r3, #0
 800f37a:	dd28      	ble.n	800f3ce <_dtoa_r+0x29e>
 800f37c:	469b      	mov	fp, r3
 800f37e:	9303      	str	r3, [sp, #12]
 800f380:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800f384:	2100      	movs	r1, #0
 800f386:	2204      	movs	r2, #4
 800f388:	f102 0514 	add.w	r5, r2, #20
 800f38c:	429d      	cmp	r5, r3
 800f38e:	d926      	bls.n	800f3de <_dtoa_r+0x2ae>
 800f390:	6041      	str	r1, [r0, #4]
 800f392:	4648      	mov	r0, r9
 800f394:	f001 f934 	bl	8010600 <_Balloc>
 800f398:	4682      	mov	sl, r0
 800f39a:	2800      	cmp	r0, #0
 800f39c:	d142      	bne.n	800f424 <_dtoa_r+0x2f4>
 800f39e:	4b1e      	ldr	r3, [pc, #120]	@ (800f418 <_dtoa_r+0x2e8>)
 800f3a0:	4602      	mov	r2, r0
 800f3a2:	f240 11af 	movw	r1, #431	@ 0x1af
 800f3a6:	e6da      	b.n	800f15e <_dtoa_r+0x2e>
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	e7e3      	b.n	800f374 <_dtoa_r+0x244>
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	e7d5      	b.n	800f35c <_dtoa_r+0x22c>
 800f3b0:	2401      	movs	r4, #1
 800f3b2:	2300      	movs	r3, #0
 800f3b4:	9307      	str	r3, [sp, #28]
 800f3b6:	9409      	str	r4, [sp, #36]	@ 0x24
 800f3b8:	f04f 3bff 	mov.w	fp, #4294967295
 800f3bc:	2200      	movs	r2, #0
 800f3be:	f8cd b00c 	str.w	fp, [sp, #12]
 800f3c2:	2312      	movs	r3, #18
 800f3c4:	920c      	str	r2, [sp, #48]	@ 0x30
 800f3c6:	e7db      	b.n	800f380 <_dtoa_r+0x250>
 800f3c8:	2301      	movs	r3, #1
 800f3ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3cc:	e7f4      	b.n	800f3b8 <_dtoa_r+0x288>
 800f3ce:	f04f 0b01 	mov.w	fp, #1
 800f3d2:	f8cd b00c 	str.w	fp, [sp, #12]
 800f3d6:	465b      	mov	r3, fp
 800f3d8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f3dc:	e7d0      	b.n	800f380 <_dtoa_r+0x250>
 800f3de:	3101      	adds	r1, #1
 800f3e0:	0052      	lsls	r2, r2, #1
 800f3e2:	e7d1      	b.n	800f388 <_dtoa_r+0x258>
 800f3e4:	f3af 8000 	nop.w
 800f3e8:	636f4361 	.word	0x636f4361
 800f3ec:	3fd287a7 	.word	0x3fd287a7
 800f3f0:	8b60c8b3 	.word	0x8b60c8b3
 800f3f4:	3fc68a28 	.word	0x3fc68a28
 800f3f8:	509f79fb 	.word	0x509f79fb
 800f3fc:	3fd34413 	.word	0x3fd34413
 800f400:	08012db8 	.word	0x08012db8
 800f404:	08012f21 	.word	0x08012f21
 800f408:	7ff00000 	.word	0x7ff00000
 800f40c:	0801306b 	.word	0x0801306b
 800f410:	3ff80000 	.word	0x3ff80000
 800f414:	08013330 	.word	0x08013330
 800f418:	08012f79 	.word	0x08012f79
 800f41c:	08012f1d 	.word	0x08012f1d
 800f420:	0801306a 	.word	0x0801306a
 800f424:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f428:	6018      	str	r0, [r3, #0]
 800f42a:	9b03      	ldr	r3, [sp, #12]
 800f42c:	2b0e      	cmp	r3, #14
 800f42e:	f200 80a1 	bhi.w	800f574 <_dtoa_r+0x444>
 800f432:	2c00      	cmp	r4, #0
 800f434:	f000 809e 	beq.w	800f574 <_dtoa_r+0x444>
 800f438:	2f00      	cmp	r7, #0
 800f43a:	dd33      	ble.n	800f4a4 <_dtoa_r+0x374>
 800f43c:	4b9c      	ldr	r3, [pc, #624]	@ (800f6b0 <_dtoa_r+0x580>)
 800f43e:	f007 020f 	and.w	r2, r7, #15
 800f442:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f446:	ed93 7b00 	vldr	d7, [r3]
 800f44a:	05f8      	lsls	r0, r7, #23
 800f44c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f450:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f454:	d516      	bpl.n	800f484 <_dtoa_r+0x354>
 800f456:	4b97      	ldr	r3, [pc, #604]	@ (800f6b4 <_dtoa_r+0x584>)
 800f458:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f45c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f460:	f7f1 fa0c 	bl	800087c <__aeabi_ddiv>
 800f464:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f468:	f004 040f 	and.w	r4, r4, #15
 800f46c:	2603      	movs	r6, #3
 800f46e:	4d91      	ldr	r5, [pc, #580]	@ (800f6b4 <_dtoa_r+0x584>)
 800f470:	b954      	cbnz	r4, 800f488 <_dtoa_r+0x358>
 800f472:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f476:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f47a:	f7f1 f9ff 	bl	800087c <__aeabi_ddiv>
 800f47e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f482:	e028      	b.n	800f4d6 <_dtoa_r+0x3a6>
 800f484:	2602      	movs	r6, #2
 800f486:	e7f2      	b.n	800f46e <_dtoa_r+0x33e>
 800f488:	07e1      	lsls	r1, r4, #31
 800f48a:	d508      	bpl.n	800f49e <_dtoa_r+0x36e>
 800f48c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f490:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f494:	f7f1 f8c8 	bl	8000628 <__aeabi_dmul>
 800f498:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f49c:	3601      	adds	r6, #1
 800f49e:	1064      	asrs	r4, r4, #1
 800f4a0:	3508      	adds	r5, #8
 800f4a2:	e7e5      	b.n	800f470 <_dtoa_r+0x340>
 800f4a4:	f000 80af 	beq.w	800f606 <_dtoa_r+0x4d6>
 800f4a8:	427c      	negs	r4, r7
 800f4aa:	4b81      	ldr	r3, [pc, #516]	@ (800f6b0 <_dtoa_r+0x580>)
 800f4ac:	4d81      	ldr	r5, [pc, #516]	@ (800f6b4 <_dtoa_r+0x584>)
 800f4ae:	f004 020f 	and.w	r2, r4, #15
 800f4b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f4be:	f7f1 f8b3 	bl	8000628 <__aeabi_dmul>
 800f4c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f4c6:	1124      	asrs	r4, r4, #4
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	2602      	movs	r6, #2
 800f4cc:	2c00      	cmp	r4, #0
 800f4ce:	f040 808f 	bne.w	800f5f0 <_dtoa_r+0x4c0>
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d1d3      	bne.n	800f47e <_dtoa_r+0x34e>
 800f4d6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f4d8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	f000 8094 	beq.w	800f60a <_dtoa_r+0x4da>
 800f4e2:	4b75      	ldr	r3, [pc, #468]	@ (800f6b8 <_dtoa_r+0x588>)
 800f4e4:	2200      	movs	r2, #0
 800f4e6:	4620      	mov	r0, r4
 800f4e8:	4629      	mov	r1, r5
 800f4ea:	f7f1 fb0f 	bl	8000b0c <__aeabi_dcmplt>
 800f4ee:	2800      	cmp	r0, #0
 800f4f0:	f000 808b 	beq.w	800f60a <_dtoa_r+0x4da>
 800f4f4:	9b03      	ldr	r3, [sp, #12]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	f000 8087 	beq.w	800f60a <_dtoa_r+0x4da>
 800f4fc:	f1bb 0f00 	cmp.w	fp, #0
 800f500:	dd34      	ble.n	800f56c <_dtoa_r+0x43c>
 800f502:	4620      	mov	r0, r4
 800f504:	4b6d      	ldr	r3, [pc, #436]	@ (800f6bc <_dtoa_r+0x58c>)
 800f506:	2200      	movs	r2, #0
 800f508:	4629      	mov	r1, r5
 800f50a:	f7f1 f88d 	bl	8000628 <__aeabi_dmul>
 800f50e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f512:	f107 38ff 	add.w	r8, r7, #4294967295
 800f516:	3601      	adds	r6, #1
 800f518:	465c      	mov	r4, fp
 800f51a:	4630      	mov	r0, r6
 800f51c:	f7f1 f81a 	bl	8000554 <__aeabi_i2d>
 800f520:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f524:	f7f1 f880 	bl	8000628 <__aeabi_dmul>
 800f528:	4b65      	ldr	r3, [pc, #404]	@ (800f6c0 <_dtoa_r+0x590>)
 800f52a:	2200      	movs	r2, #0
 800f52c:	f7f0 fec6 	bl	80002bc <__adddf3>
 800f530:	4605      	mov	r5, r0
 800f532:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f536:	2c00      	cmp	r4, #0
 800f538:	d16a      	bne.n	800f610 <_dtoa_r+0x4e0>
 800f53a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f53e:	4b61      	ldr	r3, [pc, #388]	@ (800f6c4 <_dtoa_r+0x594>)
 800f540:	2200      	movs	r2, #0
 800f542:	f7f0 feb9 	bl	80002b8 <__aeabi_dsub>
 800f546:	4602      	mov	r2, r0
 800f548:	460b      	mov	r3, r1
 800f54a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f54e:	462a      	mov	r2, r5
 800f550:	4633      	mov	r3, r6
 800f552:	f7f1 faf9 	bl	8000b48 <__aeabi_dcmpgt>
 800f556:	2800      	cmp	r0, #0
 800f558:	f040 8298 	bne.w	800fa8c <_dtoa_r+0x95c>
 800f55c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f560:	462a      	mov	r2, r5
 800f562:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f566:	f7f1 fad1 	bl	8000b0c <__aeabi_dcmplt>
 800f56a:	bb38      	cbnz	r0, 800f5bc <_dtoa_r+0x48c>
 800f56c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800f570:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f574:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f576:	2b00      	cmp	r3, #0
 800f578:	f2c0 8157 	blt.w	800f82a <_dtoa_r+0x6fa>
 800f57c:	2f0e      	cmp	r7, #14
 800f57e:	f300 8154 	bgt.w	800f82a <_dtoa_r+0x6fa>
 800f582:	4b4b      	ldr	r3, [pc, #300]	@ (800f6b0 <_dtoa_r+0x580>)
 800f584:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f588:	ed93 7b00 	vldr	d7, [r3]
 800f58c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f58e:	2b00      	cmp	r3, #0
 800f590:	ed8d 7b00 	vstr	d7, [sp]
 800f594:	f280 80e5 	bge.w	800f762 <_dtoa_r+0x632>
 800f598:	9b03      	ldr	r3, [sp, #12]
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	f300 80e1 	bgt.w	800f762 <_dtoa_r+0x632>
 800f5a0:	d10c      	bne.n	800f5bc <_dtoa_r+0x48c>
 800f5a2:	4b48      	ldr	r3, [pc, #288]	@ (800f6c4 <_dtoa_r+0x594>)
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	ec51 0b17 	vmov	r0, r1, d7
 800f5aa:	f7f1 f83d 	bl	8000628 <__aeabi_dmul>
 800f5ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f5b2:	f7f1 fabf 	bl	8000b34 <__aeabi_dcmpge>
 800f5b6:	2800      	cmp	r0, #0
 800f5b8:	f000 8266 	beq.w	800fa88 <_dtoa_r+0x958>
 800f5bc:	2400      	movs	r4, #0
 800f5be:	4625      	mov	r5, r4
 800f5c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f5c2:	4656      	mov	r6, sl
 800f5c4:	ea6f 0803 	mvn.w	r8, r3
 800f5c8:	2700      	movs	r7, #0
 800f5ca:	4621      	mov	r1, r4
 800f5cc:	4648      	mov	r0, r9
 800f5ce:	f001 f857 	bl	8010680 <_Bfree>
 800f5d2:	2d00      	cmp	r5, #0
 800f5d4:	f000 80bd 	beq.w	800f752 <_dtoa_r+0x622>
 800f5d8:	b12f      	cbz	r7, 800f5e6 <_dtoa_r+0x4b6>
 800f5da:	42af      	cmp	r7, r5
 800f5dc:	d003      	beq.n	800f5e6 <_dtoa_r+0x4b6>
 800f5de:	4639      	mov	r1, r7
 800f5e0:	4648      	mov	r0, r9
 800f5e2:	f001 f84d 	bl	8010680 <_Bfree>
 800f5e6:	4629      	mov	r1, r5
 800f5e8:	4648      	mov	r0, r9
 800f5ea:	f001 f849 	bl	8010680 <_Bfree>
 800f5ee:	e0b0      	b.n	800f752 <_dtoa_r+0x622>
 800f5f0:	07e2      	lsls	r2, r4, #31
 800f5f2:	d505      	bpl.n	800f600 <_dtoa_r+0x4d0>
 800f5f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f5f8:	f7f1 f816 	bl	8000628 <__aeabi_dmul>
 800f5fc:	3601      	adds	r6, #1
 800f5fe:	2301      	movs	r3, #1
 800f600:	1064      	asrs	r4, r4, #1
 800f602:	3508      	adds	r5, #8
 800f604:	e762      	b.n	800f4cc <_dtoa_r+0x39c>
 800f606:	2602      	movs	r6, #2
 800f608:	e765      	b.n	800f4d6 <_dtoa_r+0x3a6>
 800f60a:	9c03      	ldr	r4, [sp, #12]
 800f60c:	46b8      	mov	r8, r7
 800f60e:	e784      	b.n	800f51a <_dtoa_r+0x3ea>
 800f610:	4b27      	ldr	r3, [pc, #156]	@ (800f6b0 <_dtoa_r+0x580>)
 800f612:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f614:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f618:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f61c:	4454      	add	r4, sl
 800f61e:	2900      	cmp	r1, #0
 800f620:	d054      	beq.n	800f6cc <_dtoa_r+0x59c>
 800f622:	4929      	ldr	r1, [pc, #164]	@ (800f6c8 <_dtoa_r+0x598>)
 800f624:	2000      	movs	r0, #0
 800f626:	f7f1 f929 	bl	800087c <__aeabi_ddiv>
 800f62a:	4633      	mov	r3, r6
 800f62c:	462a      	mov	r2, r5
 800f62e:	f7f0 fe43 	bl	80002b8 <__aeabi_dsub>
 800f632:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f636:	4656      	mov	r6, sl
 800f638:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f63c:	f7f1 faa4 	bl	8000b88 <__aeabi_d2iz>
 800f640:	4605      	mov	r5, r0
 800f642:	f7f0 ff87 	bl	8000554 <__aeabi_i2d>
 800f646:	4602      	mov	r2, r0
 800f648:	460b      	mov	r3, r1
 800f64a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f64e:	f7f0 fe33 	bl	80002b8 <__aeabi_dsub>
 800f652:	3530      	adds	r5, #48	@ 0x30
 800f654:	4602      	mov	r2, r0
 800f656:	460b      	mov	r3, r1
 800f658:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f65c:	f806 5b01 	strb.w	r5, [r6], #1
 800f660:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f664:	f7f1 fa52 	bl	8000b0c <__aeabi_dcmplt>
 800f668:	2800      	cmp	r0, #0
 800f66a:	d172      	bne.n	800f752 <_dtoa_r+0x622>
 800f66c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f670:	4911      	ldr	r1, [pc, #68]	@ (800f6b8 <_dtoa_r+0x588>)
 800f672:	2000      	movs	r0, #0
 800f674:	f7f0 fe20 	bl	80002b8 <__aeabi_dsub>
 800f678:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f67c:	f7f1 fa46 	bl	8000b0c <__aeabi_dcmplt>
 800f680:	2800      	cmp	r0, #0
 800f682:	f040 80b4 	bne.w	800f7ee <_dtoa_r+0x6be>
 800f686:	42a6      	cmp	r6, r4
 800f688:	f43f af70 	beq.w	800f56c <_dtoa_r+0x43c>
 800f68c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f690:	4b0a      	ldr	r3, [pc, #40]	@ (800f6bc <_dtoa_r+0x58c>)
 800f692:	2200      	movs	r2, #0
 800f694:	f7f0 ffc8 	bl	8000628 <__aeabi_dmul>
 800f698:	4b08      	ldr	r3, [pc, #32]	@ (800f6bc <_dtoa_r+0x58c>)
 800f69a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f69e:	2200      	movs	r2, #0
 800f6a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f6a4:	f7f0 ffc0 	bl	8000628 <__aeabi_dmul>
 800f6a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f6ac:	e7c4      	b.n	800f638 <_dtoa_r+0x508>
 800f6ae:	bf00      	nop
 800f6b0:	08013330 	.word	0x08013330
 800f6b4:	08013308 	.word	0x08013308
 800f6b8:	3ff00000 	.word	0x3ff00000
 800f6bc:	40240000 	.word	0x40240000
 800f6c0:	401c0000 	.word	0x401c0000
 800f6c4:	40140000 	.word	0x40140000
 800f6c8:	3fe00000 	.word	0x3fe00000
 800f6cc:	4631      	mov	r1, r6
 800f6ce:	4628      	mov	r0, r5
 800f6d0:	f7f0 ffaa 	bl	8000628 <__aeabi_dmul>
 800f6d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f6d8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f6da:	4656      	mov	r6, sl
 800f6dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f6e0:	f7f1 fa52 	bl	8000b88 <__aeabi_d2iz>
 800f6e4:	4605      	mov	r5, r0
 800f6e6:	f7f0 ff35 	bl	8000554 <__aeabi_i2d>
 800f6ea:	4602      	mov	r2, r0
 800f6ec:	460b      	mov	r3, r1
 800f6ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f6f2:	f7f0 fde1 	bl	80002b8 <__aeabi_dsub>
 800f6f6:	3530      	adds	r5, #48	@ 0x30
 800f6f8:	f806 5b01 	strb.w	r5, [r6], #1
 800f6fc:	4602      	mov	r2, r0
 800f6fe:	460b      	mov	r3, r1
 800f700:	42a6      	cmp	r6, r4
 800f702:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f706:	f04f 0200 	mov.w	r2, #0
 800f70a:	d124      	bne.n	800f756 <_dtoa_r+0x626>
 800f70c:	4baf      	ldr	r3, [pc, #700]	@ (800f9cc <_dtoa_r+0x89c>)
 800f70e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f712:	f7f0 fdd3 	bl	80002bc <__adddf3>
 800f716:	4602      	mov	r2, r0
 800f718:	460b      	mov	r3, r1
 800f71a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f71e:	f7f1 fa13 	bl	8000b48 <__aeabi_dcmpgt>
 800f722:	2800      	cmp	r0, #0
 800f724:	d163      	bne.n	800f7ee <_dtoa_r+0x6be>
 800f726:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f72a:	49a8      	ldr	r1, [pc, #672]	@ (800f9cc <_dtoa_r+0x89c>)
 800f72c:	2000      	movs	r0, #0
 800f72e:	f7f0 fdc3 	bl	80002b8 <__aeabi_dsub>
 800f732:	4602      	mov	r2, r0
 800f734:	460b      	mov	r3, r1
 800f736:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f73a:	f7f1 f9e7 	bl	8000b0c <__aeabi_dcmplt>
 800f73e:	2800      	cmp	r0, #0
 800f740:	f43f af14 	beq.w	800f56c <_dtoa_r+0x43c>
 800f744:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f746:	1e73      	subs	r3, r6, #1
 800f748:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f74a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f74e:	2b30      	cmp	r3, #48	@ 0x30
 800f750:	d0f8      	beq.n	800f744 <_dtoa_r+0x614>
 800f752:	4647      	mov	r7, r8
 800f754:	e03b      	b.n	800f7ce <_dtoa_r+0x69e>
 800f756:	4b9e      	ldr	r3, [pc, #632]	@ (800f9d0 <_dtoa_r+0x8a0>)
 800f758:	f7f0 ff66 	bl	8000628 <__aeabi_dmul>
 800f75c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f760:	e7bc      	b.n	800f6dc <_dtoa_r+0x5ac>
 800f762:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f766:	4656      	mov	r6, sl
 800f768:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f76c:	4620      	mov	r0, r4
 800f76e:	4629      	mov	r1, r5
 800f770:	f7f1 f884 	bl	800087c <__aeabi_ddiv>
 800f774:	f7f1 fa08 	bl	8000b88 <__aeabi_d2iz>
 800f778:	4680      	mov	r8, r0
 800f77a:	f7f0 feeb 	bl	8000554 <__aeabi_i2d>
 800f77e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f782:	f7f0 ff51 	bl	8000628 <__aeabi_dmul>
 800f786:	4602      	mov	r2, r0
 800f788:	460b      	mov	r3, r1
 800f78a:	4620      	mov	r0, r4
 800f78c:	4629      	mov	r1, r5
 800f78e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f792:	f7f0 fd91 	bl	80002b8 <__aeabi_dsub>
 800f796:	f806 4b01 	strb.w	r4, [r6], #1
 800f79a:	9d03      	ldr	r5, [sp, #12]
 800f79c:	eba6 040a 	sub.w	r4, r6, sl
 800f7a0:	42a5      	cmp	r5, r4
 800f7a2:	4602      	mov	r2, r0
 800f7a4:	460b      	mov	r3, r1
 800f7a6:	d133      	bne.n	800f810 <_dtoa_r+0x6e0>
 800f7a8:	f7f0 fd88 	bl	80002bc <__adddf3>
 800f7ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f7b0:	4604      	mov	r4, r0
 800f7b2:	460d      	mov	r5, r1
 800f7b4:	f7f1 f9c8 	bl	8000b48 <__aeabi_dcmpgt>
 800f7b8:	b9c0      	cbnz	r0, 800f7ec <_dtoa_r+0x6bc>
 800f7ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f7be:	4620      	mov	r0, r4
 800f7c0:	4629      	mov	r1, r5
 800f7c2:	f7f1 f999 	bl	8000af8 <__aeabi_dcmpeq>
 800f7c6:	b110      	cbz	r0, 800f7ce <_dtoa_r+0x69e>
 800f7c8:	f018 0f01 	tst.w	r8, #1
 800f7cc:	d10e      	bne.n	800f7ec <_dtoa_r+0x6bc>
 800f7ce:	9902      	ldr	r1, [sp, #8]
 800f7d0:	4648      	mov	r0, r9
 800f7d2:	f000 ff55 	bl	8010680 <_Bfree>
 800f7d6:	2300      	movs	r3, #0
 800f7d8:	7033      	strb	r3, [r6, #0]
 800f7da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f7dc:	3701      	adds	r7, #1
 800f7de:	601f      	str	r7, [r3, #0]
 800f7e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	f000 824b 	beq.w	800fc7e <_dtoa_r+0xb4e>
 800f7e8:	601e      	str	r6, [r3, #0]
 800f7ea:	e248      	b.n	800fc7e <_dtoa_r+0xb4e>
 800f7ec:	46b8      	mov	r8, r7
 800f7ee:	4633      	mov	r3, r6
 800f7f0:	461e      	mov	r6, r3
 800f7f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f7f6:	2a39      	cmp	r2, #57	@ 0x39
 800f7f8:	d106      	bne.n	800f808 <_dtoa_r+0x6d8>
 800f7fa:	459a      	cmp	sl, r3
 800f7fc:	d1f8      	bne.n	800f7f0 <_dtoa_r+0x6c0>
 800f7fe:	2230      	movs	r2, #48	@ 0x30
 800f800:	f108 0801 	add.w	r8, r8, #1
 800f804:	f88a 2000 	strb.w	r2, [sl]
 800f808:	781a      	ldrb	r2, [r3, #0]
 800f80a:	3201      	adds	r2, #1
 800f80c:	701a      	strb	r2, [r3, #0]
 800f80e:	e7a0      	b.n	800f752 <_dtoa_r+0x622>
 800f810:	4b6f      	ldr	r3, [pc, #444]	@ (800f9d0 <_dtoa_r+0x8a0>)
 800f812:	2200      	movs	r2, #0
 800f814:	f7f0 ff08 	bl	8000628 <__aeabi_dmul>
 800f818:	2200      	movs	r2, #0
 800f81a:	2300      	movs	r3, #0
 800f81c:	4604      	mov	r4, r0
 800f81e:	460d      	mov	r5, r1
 800f820:	f7f1 f96a 	bl	8000af8 <__aeabi_dcmpeq>
 800f824:	2800      	cmp	r0, #0
 800f826:	d09f      	beq.n	800f768 <_dtoa_r+0x638>
 800f828:	e7d1      	b.n	800f7ce <_dtoa_r+0x69e>
 800f82a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f82c:	2a00      	cmp	r2, #0
 800f82e:	f000 80ea 	beq.w	800fa06 <_dtoa_r+0x8d6>
 800f832:	9a07      	ldr	r2, [sp, #28]
 800f834:	2a01      	cmp	r2, #1
 800f836:	f300 80cd 	bgt.w	800f9d4 <_dtoa_r+0x8a4>
 800f83a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f83c:	2a00      	cmp	r2, #0
 800f83e:	f000 80c1 	beq.w	800f9c4 <_dtoa_r+0x894>
 800f842:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f846:	9c08      	ldr	r4, [sp, #32]
 800f848:	9e00      	ldr	r6, [sp, #0]
 800f84a:	9a00      	ldr	r2, [sp, #0]
 800f84c:	441a      	add	r2, r3
 800f84e:	9200      	str	r2, [sp, #0]
 800f850:	9a06      	ldr	r2, [sp, #24]
 800f852:	2101      	movs	r1, #1
 800f854:	441a      	add	r2, r3
 800f856:	4648      	mov	r0, r9
 800f858:	9206      	str	r2, [sp, #24]
 800f85a:	f001 f80f 	bl	801087c <__i2b>
 800f85e:	4605      	mov	r5, r0
 800f860:	b166      	cbz	r6, 800f87c <_dtoa_r+0x74c>
 800f862:	9b06      	ldr	r3, [sp, #24]
 800f864:	2b00      	cmp	r3, #0
 800f866:	dd09      	ble.n	800f87c <_dtoa_r+0x74c>
 800f868:	42b3      	cmp	r3, r6
 800f86a:	9a00      	ldr	r2, [sp, #0]
 800f86c:	bfa8      	it	ge
 800f86e:	4633      	movge	r3, r6
 800f870:	1ad2      	subs	r2, r2, r3
 800f872:	9200      	str	r2, [sp, #0]
 800f874:	9a06      	ldr	r2, [sp, #24]
 800f876:	1af6      	subs	r6, r6, r3
 800f878:	1ad3      	subs	r3, r2, r3
 800f87a:	9306      	str	r3, [sp, #24]
 800f87c:	9b08      	ldr	r3, [sp, #32]
 800f87e:	b30b      	cbz	r3, 800f8c4 <_dtoa_r+0x794>
 800f880:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f882:	2b00      	cmp	r3, #0
 800f884:	f000 80c6 	beq.w	800fa14 <_dtoa_r+0x8e4>
 800f888:	2c00      	cmp	r4, #0
 800f88a:	f000 80c0 	beq.w	800fa0e <_dtoa_r+0x8de>
 800f88e:	4629      	mov	r1, r5
 800f890:	4622      	mov	r2, r4
 800f892:	4648      	mov	r0, r9
 800f894:	f001 f8aa 	bl	80109ec <__pow5mult>
 800f898:	9a02      	ldr	r2, [sp, #8]
 800f89a:	4601      	mov	r1, r0
 800f89c:	4605      	mov	r5, r0
 800f89e:	4648      	mov	r0, r9
 800f8a0:	f001 f802 	bl	80108a8 <__multiply>
 800f8a4:	9902      	ldr	r1, [sp, #8]
 800f8a6:	4680      	mov	r8, r0
 800f8a8:	4648      	mov	r0, r9
 800f8aa:	f000 fee9 	bl	8010680 <_Bfree>
 800f8ae:	9b08      	ldr	r3, [sp, #32]
 800f8b0:	1b1b      	subs	r3, r3, r4
 800f8b2:	9308      	str	r3, [sp, #32]
 800f8b4:	f000 80b1 	beq.w	800fa1a <_dtoa_r+0x8ea>
 800f8b8:	9a08      	ldr	r2, [sp, #32]
 800f8ba:	4641      	mov	r1, r8
 800f8bc:	4648      	mov	r0, r9
 800f8be:	f001 f895 	bl	80109ec <__pow5mult>
 800f8c2:	9002      	str	r0, [sp, #8]
 800f8c4:	2101      	movs	r1, #1
 800f8c6:	4648      	mov	r0, r9
 800f8c8:	f000 ffd8 	bl	801087c <__i2b>
 800f8cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f8ce:	4604      	mov	r4, r0
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	f000 81d8 	beq.w	800fc86 <_dtoa_r+0xb56>
 800f8d6:	461a      	mov	r2, r3
 800f8d8:	4601      	mov	r1, r0
 800f8da:	4648      	mov	r0, r9
 800f8dc:	f001 f886 	bl	80109ec <__pow5mult>
 800f8e0:	9b07      	ldr	r3, [sp, #28]
 800f8e2:	2b01      	cmp	r3, #1
 800f8e4:	4604      	mov	r4, r0
 800f8e6:	f300 809f 	bgt.w	800fa28 <_dtoa_r+0x8f8>
 800f8ea:	9b04      	ldr	r3, [sp, #16]
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	f040 8097 	bne.w	800fa20 <_dtoa_r+0x8f0>
 800f8f2:	9b05      	ldr	r3, [sp, #20]
 800f8f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	f040 8093 	bne.w	800fa24 <_dtoa_r+0x8f4>
 800f8fe:	9b05      	ldr	r3, [sp, #20]
 800f900:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f904:	0d1b      	lsrs	r3, r3, #20
 800f906:	051b      	lsls	r3, r3, #20
 800f908:	b133      	cbz	r3, 800f918 <_dtoa_r+0x7e8>
 800f90a:	9b00      	ldr	r3, [sp, #0]
 800f90c:	3301      	adds	r3, #1
 800f90e:	9300      	str	r3, [sp, #0]
 800f910:	9b06      	ldr	r3, [sp, #24]
 800f912:	3301      	adds	r3, #1
 800f914:	9306      	str	r3, [sp, #24]
 800f916:	2301      	movs	r3, #1
 800f918:	9308      	str	r3, [sp, #32]
 800f91a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	f000 81b8 	beq.w	800fc92 <_dtoa_r+0xb62>
 800f922:	6923      	ldr	r3, [r4, #16]
 800f924:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f928:	6918      	ldr	r0, [r3, #16]
 800f92a:	f000 ff5b 	bl	80107e4 <__hi0bits>
 800f92e:	f1c0 0020 	rsb	r0, r0, #32
 800f932:	9b06      	ldr	r3, [sp, #24]
 800f934:	4418      	add	r0, r3
 800f936:	f010 001f 	ands.w	r0, r0, #31
 800f93a:	f000 8082 	beq.w	800fa42 <_dtoa_r+0x912>
 800f93e:	f1c0 0320 	rsb	r3, r0, #32
 800f942:	2b04      	cmp	r3, #4
 800f944:	dd73      	ble.n	800fa2e <_dtoa_r+0x8fe>
 800f946:	9b00      	ldr	r3, [sp, #0]
 800f948:	f1c0 001c 	rsb	r0, r0, #28
 800f94c:	4403      	add	r3, r0
 800f94e:	9300      	str	r3, [sp, #0]
 800f950:	9b06      	ldr	r3, [sp, #24]
 800f952:	4403      	add	r3, r0
 800f954:	4406      	add	r6, r0
 800f956:	9306      	str	r3, [sp, #24]
 800f958:	9b00      	ldr	r3, [sp, #0]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	dd05      	ble.n	800f96a <_dtoa_r+0x83a>
 800f95e:	9902      	ldr	r1, [sp, #8]
 800f960:	461a      	mov	r2, r3
 800f962:	4648      	mov	r0, r9
 800f964:	f001 f89c 	bl	8010aa0 <__lshift>
 800f968:	9002      	str	r0, [sp, #8]
 800f96a:	9b06      	ldr	r3, [sp, #24]
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	dd05      	ble.n	800f97c <_dtoa_r+0x84c>
 800f970:	4621      	mov	r1, r4
 800f972:	461a      	mov	r2, r3
 800f974:	4648      	mov	r0, r9
 800f976:	f001 f893 	bl	8010aa0 <__lshift>
 800f97a:	4604      	mov	r4, r0
 800f97c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d061      	beq.n	800fa46 <_dtoa_r+0x916>
 800f982:	9802      	ldr	r0, [sp, #8]
 800f984:	4621      	mov	r1, r4
 800f986:	f001 f8f7 	bl	8010b78 <__mcmp>
 800f98a:	2800      	cmp	r0, #0
 800f98c:	da5b      	bge.n	800fa46 <_dtoa_r+0x916>
 800f98e:	2300      	movs	r3, #0
 800f990:	9902      	ldr	r1, [sp, #8]
 800f992:	220a      	movs	r2, #10
 800f994:	4648      	mov	r0, r9
 800f996:	f000 fe95 	bl	80106c4 <__multadd>
 800f99a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f99c:	9002      	str	r0, [sp, #8]
 800f99e:	f107 38ff 	add.w	r8, r7, #4294967295
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	f000 8177 	beq.w	800fc96 <_dtoa_r+0xb66>
 800f9a8:	4629      	mov	r1, r5
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	220a      	movs	r2, #10
 800f9ae:	4648      	mov	r0, r9
 800f9b0:	f000 fe88 	bl	80106c4 <__multadd>
 800f9b4:	f1bb 0f00 	cmp.w	fp, #0
 800f9b8:	4605      	mov	r5, r0
 800f9ba:	dc6f      	bgt.n	800fa9c <_dtoa_r+0x96c>
 800f9bc:	9b07      	ldr	r3, [sp, #28]
 800f9be:	2b02      	cmp	r3, #2
 800f9c0:	dc49      	bgt.n	800fa56 <_dtoa_r+0x926>
 800f9c2:	e06b      	b.n	800fa9c <_dtoa_r+0x96c>
 800f9c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f9c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f9ca:	e73c      	b.n	800f846 <_dtoa_r+0x716>
 800f9cc:	3fe00000 	.word	0x3fe00000
 800f9d0:	40240000 	.word	0x40240000
 800f9d4:	9b03      	ldr	r3, [sp, #12]
 800f9d6:	1e5c      	subs	r4, r3, #1
 800f9d8:	9b08      	ldr	r3, [sp, #32]
 800f9da:	42a3      	cmp	r3, r4
 800f9dc:	db09      	blt.n	800f9f2 <_dtoa_r+0x8c2>
 800f9de:	1b1c      	subs	r4, r3, r4
 800f9e0:	9b03      	ldr	r3, [sp, #12]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	f6bf af30 	bge.w	800f848 <_dtoa_r+0x718>
 800f9e8:	9b00      	ldr	r3, [sp, #0]
 800f9ea:	9a03      	ldr	r2, [sp, #12]
 800f9ec:	1a9e      	subs	r6, r3, r2
 800f9ee:	2300      	movs	r3, #0
 800f9f0:	e72b      	b.n	800f84a <_dtoa_r+0x71a>
 800f9f2:	9b08      	ldr	r3, [sp, #32]
 800f9f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f9f6:	9408      	str	r4, [sp, #32]
 800f9f8:	1ae3      	subs	r3, r4, r3
 800f9fa:	441a      	add	r2, r3
 800f9fc:	9e00      	ldr	r6, [sp, #0]
 800f9fe:	9b03      	ldr	r3, [sp, #12]
 800fa00:	920d      	str	r2, [sp, #52]	@ 0x34
 800fa02:	2400      	movs	r4, #0
 800fa04:	e721      	b.n	800f84a <_dtoa_r+0x71a>
 800fa06:	9c08      	ldr	r4, [sp, #32]
 800fa08:	9e00      	ldr	r6, [sp, #0]
 800fa0a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800fa0c:	e728      	b.n	800f860 <_dtoa_r+0x730>
 800fa0e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800fa12:	e751      	b.n	800f8b8 <_dtoa_r+0x788>
 800fa14:	9a08      	ldr	r2, [sp, #32]
 800fa16:	9902      	ldr	r1, [sp, #8]
 800fa18:	e750      	b.n	800f8bc <_dtoa_r+0x78c>
 800fa1a:	f8cd 8008 	str.w	r8, [sp, #8]
 800fa1e:	e751      	b.n	800f8c4 <_dtoa_r+0x794>
 800fa20:	2300      	movs	r3, #0
 800fa22:	e779      	b.n	800f918 <_dtoa_r+0x7e8>
 800fa24:	9b04      	ldr	r3, [sp, #16]
 800fa26:	e777      	b.n	800f918 <_dtoa_r+0x7e8>
 800fa28:	2300      	movs	r3, #0
 800fa2a:	9308      	str	r3, [sp, #32]
 800fa2c:	e779      	b.n	800f922 <_dtoa_r+0x7f2>
 800fa2e:	d093      	beq.n	800f958 <_dtoa_r+0x828>
 800fa30:	9a00      	ldr	r2, [sp, #0]
 800fa32:	331c      	adds	r3, #28
 800fa34:	441a      	add	r2, r3
 800fa36:	9200      	str	r2, [sp, #0]
 800fa38:	9a06      	ldr	r2, [sp, #24]
 800fa3a:	441a      	add	r2, r3
 800fa3c:	441e      	add	r6, r3
 800fa3e:	9206      	str	r2, [sp, #24]
 800fa40:	e78a      	b.n	800f958 <_dtoa_r+0x828>
 800fa42:	4603      	mov	r3, r0
 800fa44:	e7f4      	b.n	800fa30 <_dtoa_r+0x900>
 800fa46:	9b03      	ldr	r3, [sp, #12]
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	46b8      	mov	r8, r7
 800fa4c:	dc20      	bgt.n	800fa90 <_dtoa_r+0x960>
 800fa4e:	469b      	mov	fp, r3
 800fa50:	9b07      	ldr	r3, [sp, #28]
 800fa52:	2b02      	cmp	r3, #2
 800fa54:	dd1e      	ble.n	800fa94 <_dtoa_r+0x964>
 800fa56:	f1bb 0f00 	cmp.w	fp, #0
 800fa5a:	f47f adb1 	bne.w	800f5c0 <_dtoa_r+0x490>
 800fa5e:	4621      	mov	r1, r4
 800fa60:	465b      	mov	r3, fp
 800fa62:	2205      	movs	r2, #5
 800fa64:	4648      	mov	r0, r9
 800fa66:	f000 fe2d 	bl	80106c4 <__multadd>
 800fa6a:	4601      	mov	r1, r0
 800fa6c:	4604      	mov	r4, r0
 800fa6e:	9802      	ldr	r0, [sp, #8]
 800fa70:	f001 f882 	bl	8010b78 <__mcmp>
 800fa74:	2800      	cmp	r0, #0
 800fa76:	f77f ada3 	ble.w	800f5c0 <_dtoa_r+0x490>
 800fa7a:	4656      	mov	r6, sl
 800fa7c:	2331      	movs	r3, #49	@ 0x31
 800fa7e:	f806 3b01 	strb.w	r3, [r6], #1
 800fa82:	f108 0801 	add.w	r8, r8, #1
 800fa86:	e59f      	b.n	800f5c8 <_dtoa_r+0x498>
 800fa88:	9c03      	ldr	r4, [sp, #12]
 800fa8a:	46b8      	mov	r8, r7
 800fa8c:	4625      	mov	r5, r4
 800fa8e:	e7f4      	b.n	800fa7a <_dtoa_r+0x94a>
 800fa90:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800fa94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	f000 8101 	beq.w	800fc9e <_dtoa_r+0xb6e>
 800fa9c:	2e00      	cmp	r6, #0
 800fa9e:	dd05      	ble.n	800faac <_dtoa_r+0x97c>
 800faa0:	4629      	mov	r1, r5
 800faa2:	4632      	mov	r2, r6
 800faa4:	4648      	mov	r0, r9
 800faa6:	f000 fffb 	bl	8010aa0 <__lshift>
 800faaa:	4605      	mov	r5, r0
 800faac:	9b08      	ldr	r3, [sp, #32]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d05c      	beq.n	800fb6c <_dtoa_r+0xa3c>
 800fab2:	6869      	ldr	r1, [r5, #4]
 800fab4:	4648      	mov	r0, r9
 800fab6:	f000 fda3 	bl	8010600 <_Balloc>
 800faba:	4606      	mov	r6, r0
 800fabc:	b928      	cbnz	r0, 800faca <_dtoa_r+0x99a>
 800fabe:	4b82      	ldr	r3, [pc, #520]	@ (800fcc8 <_dtoa_r+0xb98>)
 800fac0:	4602      	mov	r2, r0
 800fac2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800fac6:	f7ff bb4a 	b.w	800f15e <_dtoa_r+0x2e>
 800faca:	692a      	ldr	r2, [r5, #16]
 800facc:	3202      	adds	r2, #2
 800face:	0092      	lsls	r2, r2, #2
 800fad0:	f105 010c 	add.w	r1, r5, #12
 800fad4:	300c      	adds	r0, #12
 800fad6:	f7ff fa64 	bl	800efa2 <memcpy>
 800fada:	2201      	movs	r2, #1
 800fadc:	4631      	mov	r1, r6
 800fade:	4648      	mov	r0, r9
 800fae0:	f000 ffde 	bl	8010aa0 <__lshift>
 800fae4:	f10a 0301 	add.w	r3, sl, #1
 800fae8:	9300      	str	r3, [sp, #0]
 800faea:	eb0a 030b 	add.w	r3, sl, fp
 800faee:	9308      	str	r3, [sp, #32]
 800faf0:	9b04      	ldr	r3, [sp, #16]
 800faf2:	f003 0301 	and.w	r3, r3, #1
 800faf6:	462f      	mov	r7, r5
 800faf8:	9306      	str	r3, [sp, #24]
 800fafa:	4605      	mov	r5, r0
 800fafc:	9b00      	ldr	r3, [sp, #0]
 800fafe:	9802      	ldr	r0, [sp, #8]
 800fb00:	4621      	mov	r1, r4
 800fb02:	f103 3bff 	add.w	fp, r3, #4294967295
 800fb06:	f7ff fa89 	bl	800f01c <quorem>
 800fb0a:	4603      	mov	r3, r0
 800fb0c:	3330      	adds	r3, #48	@ 0x30
 800fb0e:	9003      	str	r0, [sp, #12]
 800fb10:	4639      	mov	r1, r7
 800fb12:	9802      	ldr	r0, [sp, #8]
 800fb14:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb16:	f001 f82f 	bl	8010b78 <__mcmp>
 800fb1a:	462a      	mov	r2, r5
 800fb1c:	9004      	str	r0, [sp, #16]
 800fb1e:	4621      	mov	r1, r4
 800fb20:	4648      	mov	r0, r9
 800fb22:	f001 f845 	bl	8010bb0 <__mdiff>
 800fb26:	68c2      	ldr	r2, [r0, #12]
 800fb28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb2a:	4606      	mov	r6, r0
 800fb2c:	bb02      	cbnz	r2, 800fb70 <_dtoa_r+0xa40>
 800fb2e:	4601      	mov	r1, r0
 800fb30:	9802      	ldr	r0, [sp, #8]
 800fb32:	f001 f821 	bl	8010b78 <__mcmp>
 800fb36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb38:	4602      	mov	r2, r0
 800fb3a:	4631      	mov	r1, r6
 800fb3c:	4648      	mov	r0, r9
 800fb3e:	920c      	str	r2, [sp, #48]	@ 0x30
 800fb40:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb42:	f000 fd9d 	bl	8010680 <_Bfree>
 800fb46:	9b07      	ldr	r3, [sp, #28]
 800fb48:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800fb4a:	9e00      	ldr	r6, [sp, #0]
 800fb4c:	ea42 0103 	orr.w	r1, r2, r3
 800fb50:	9b06      	ldr	r3, [sp, #24]
 800fb52:	4319      	orrs	r1, r3
 800fb54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb56:	d10d      	bne.n	800fb74 <_dtoa_r+0xa44>
 800fb58:	2b39      	cmp	r3, #57	@ 0x39
 800fb5a:	d027      	beq.n	800fbac <_dtoa_r+0xa7c>
 800fb5c:	9a04      	ldr	r2, [sp, #16]
 800fb5e:	2a00      	cmp	r2, #0
 800fb60:	dd01      	ble.n	800fb66 <_dtoa_r+0xa36>
 800fb62:	9b03      	ldr	r3, [sp, #12]
 800fb64:	3331      	adds	r3, #49	@ 0x31
 800fb66:	f88b 3000 	strb.w	r3, [fp]
 800fb6a:	e52e      	b.n	800f5ca <_dtoa_r+0x49a>
 800fb6c:	4628      	mov	r0, r5
 800fb6e:	e7b9      	b.n	800fae4 <_dtoa_r+0x9b4>
 800fb70:	2201      	movs	r2, #1
 800fb72:	e7e2      	b.n	800fb3a <_dtoa_r+0xa0a>
 800fb74:	9904      	ldr	r1, [sp, #16]
 800fb76:	2900      	cmp	r1, #0
 800fb78:	db04      	blt.n	800fb84 <_dtoa_r+0xa54>
 800fb7a:	9807      	ldr	r0, [sp, #28]
 800fb7c:	4301      	orrs	r1, r0
 800fb7e:	9806      	ldr	r0, [sp, #24]
 800fb80:	4301      	orrs	r1, r0
 800fb82:	d120      	bne.n	800fbc6 <_dtoa_r+0xa96>
 800fb84:	2a00      	cmp	r2, #0
 800fb86:	ddee      	ble.n	800fb66 <_dtoa_r+0xa36>
 800fb88:	9902      	ldr	r1, [sp, #8]
 800fb8a:	9300      	str	r3, [sp, #0]
 800fb8c:	2201      	movs	r2, #1
 800fb8e:	4648      	mov	r0, r9
 800fb90:	f000 ff86 	bl	8010aa0 <__lshift>
 800fb94:	4621      	mov	r1, r4
 800fb96:	9002      	str	r0, [sp, #8]
 800fb98:	f000 ffee 	bl	8010b78 <__mcmp>
 800fb9c:	2800      	cmp	r0, #0
 800fb9e:	9b00      	ldr	r3, [sp, #0]
 800fba0:	dc02      	bgt.n	800fba8 <_dtoa_r+0xa78>
 800fba2:	d1e0      	bne.n	800fb66 <_dtoa_r+0xa36>
 800fba4:	07da      	lsls	r2, r3, #31
 800fba6:	d5de      	bpl.n	800fb66 <_dtoa_r+0xa36>
 800fba8:	2b39      	cmp	r3, #57	@ 0x39
 800fbaa:	d1da      	bne.n	800fb62 <_dtoa_r+0xa32>
 800fbac:	2339      	movs	r3, #57	@ 0x39
 800fbae:	f88b 3000 	strb.w	r3, [fp]
 800fbb2:	4633      	mov	r3, r6
 800fbb4:	461e      	mov	r6, r3
 800fbb6:	3b01      	subs	r3, #1
 800fbb8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800fbbc:	2a39      	cmp	r2, #57	@ 0x39
 800fbbe:	d04e      	beq.n	800fc5e <_dtoa_r+0xb2e>
 800fbc0:	3201      	adds	r2, #1
 800fbc2:	701a      	strb	r2, [r3, #0]
 800fbc4:	e501      	b.n	800f5ca <_dtoa_r+0x49a>
 800fbc6:	2a00      	cmp	r2, #0
 800fbc8:	dd03      	ble.n	800fbd2 <_dtoa_r+0xaa2>
 800fbca:	2b39      	cmp	r3, #57	@ 0x39
 800fbcc:	d0ee      	beq.n	800fbac <_dtoa_r+0xa7c>
 800fbce:	3301      	adds	r3, #1
 800fbd0:	e7c9      	b.n	800fb66 <_dtoa_r+0xa36>
 800fbd2:	9a00      	ldr	r2, [sp, #0]
 800fbd4:	9908      	ldr	r1, [sp, #32]
 800fbd6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800fbda:	428a      	cmp	r2, r1
 800fbdc:	d028      	beq.n	800fc30 <_dtoa_r+0xb00>
 800fbde:	9902      	ldr	r1, [sp, #8]
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	220a      	movs	r2, #10
 800fbe4:	4648      	mov	r0, r9
 800fbe6:	f000 fd6d 	bl	80106c4 <__multadd>
 800fbea:	42af      	cmp	r7, r5
 800fbec:	9002      	str	r0, [sp, #8]
 800fbee:	f04f 0300 	mov.w	r3, #0
 800fbf2:	f04f 020a 	mov.w	r2, #10
 800fbf6:	4639      	mov	r1, r7
 800fbf8:	4648      	mov	r0, r9
 800fbfa:	d107      	bne.n	800fc0c <_dtoa_r+0xadc>
 800fbfc:	f000 fd62 	bl	80106c4 <__multadd>
 800fc00:	4607      	mov	r7, r0
 800fc02:	4605      	mov	r5, r0
 800fc04:	9b00      	ldr	r3, [sp, #0]
 800fc06:	3301      	adds	r3, #1
 800fc08:	9300      	str	r3, [sp, #0]
 800fc0a:	e777      	b.n	800fafc <_dtoa_r+0x9cc>
 800fc0c:	f000 fd5a 	bl	80106c4 <__multadd>
 800fc10:	4629      	mov	r1, r5
 800fc12:	4607      	mov	r7, r0
 800fc14:	2300      	movs	r3, #0
 800fc16:	220a      	movs	r2, #10
 800fc18:	4648      	mov	r0, r9
 800fc1a:	f000 fd53 	bl	80106c4 <__multadd>
 800fc1e:	4605      	mov	r5, r0
 800fc20:	e7f0      	b.n	800fc04 <_dtoa_r+0xad4>
 800fc22:	f1bb 0f00 	cmp.w	fp, #0
 800fc26:	bfcc      	ite	gt
 800fc28:	465e      	movgt	r6, fp
 800fc2a:	2601      	movle	r6, #1
 800fc2c:	4456      	add	r6, sl
 800fc2e:	2700      	movs	r7, #0
 800fc30:	9902      	ldr	r1, [sp, #8]
 800fc32:	9300      	str	r3, [sp, #0]
 800fc34:	2201      	movs	r2, #1
 800fc36:	4648      	mov	r0, r9
 800fc38:	f000 ff32 	bl	8010aa0 <__lshift>
 800fc3c:	4621      	mov	r1, r4
 800fc3e:	9002      	str	r0, [sp, #8]
 800fc40:	f000 ff9a 	bl	8010b78 <__mcmp>
 800fc44:	2800      	cmp	r0, #0
 800fc46:	dcb4      	bgt.n	800fbb2 <_dtoa_r+0xa82>
 800fc48:	d102      	bne.n	800fc50 <_dtoa_r+0xb20>
 800fc4a:	9b00      	ldr	r3, [sp, #0]
 800fc4c:	07db      	lsls	r3, r3, #31
 800fc4e:	d4b0      	bmi.n	800fbb2 <_dtoa_r+0xa82>
 800fc50:	4633      	mov	r3, r6
 800fc52:	461e      	mov	r6, r3
 800fc54:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fc58:	2a30      	cmp	r2, #48	@ 0x30
 800fc5a:	d0fa      	beq.n	800fc52 <_dtoa_r+0xb22>
 800fc5c:	e4b5      	b.n	800f5ca <_dtoa_r+0x49a>
 800fc5e:	459a      	cmp	sl, r3
 800fc60:	d1a8      	bne.n	800fbb4 <_dtoa_r+0xa84>
 800fc62:	2331      	movs	r3, #49	@ 0x31
 800fc64:	f108 0801 	add.w	r8, r8, #1
 800fc68:	f88a 3000 	strb.w	r3, [sl]
 800fc6c:	e4ad      	b.n	800f5ca <_dtoa_r+0x49a>
 800fc6e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fc70:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800fccc <_dtoa_r+0xb9c>
 800fc74:	b11b      	cbz	r3, 800fc7e <_dtoa_r+0xb4e>
 800fc76:	f10a 0308 	add.w	r3, sl, #8
 800fc7a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800fc7c:	6013      	str	r3, [r2, #0]
 800fc7e:	4650      	mov	r0, sl
 800fc80:	b017      	add	sp, #92	@ 0x5c
 800fc82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc86:	9b07      	ldr	r3, [sp, #28]
 800fc88:	2b01      	cmp	r3, #1
 800fc8a:	f77f ae2e 	ble.w	800f8ea <_dtoa_r+0x7ba>
 800fc8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fc90:	9308      	str	r3, [sp, #32]
 800fc92:	2001      	movs	r0, #1
 800fc94:	e64d      	b.n	800f932 <_dtoa_r+0x802>
 800fc96:	f1bb 0f00 	cmp.w	fp, #0
 800fc9a:	f77f aed9 	ble.w	800fa50 <_dtoa_r+0x920>
 800fc9e:	4656      	mov	r6, sl
 800fca0:	9802      	ldr	r0, [sp, #8]
 800fca2:	4621      	mov	r1, r4
 800fca4:	f7ff f9ba 	bl	800f01c <quorem>
 800fca8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800fcac:	f806 3b01 	strb.w	r3, [r6], #1
 800fcb0:	eba6 020a 	sub.w	r2, r6, sl
 800fcb4:	4593      	cmp	fp, r2
 800fcb6:	ddb4      	ble.n	800fc22 <_dtoa_r+0xaf2>
 800fcb8:	9902      	ldr	r1, [sp, #8]
 800fcba:	2300      	movs	r3, #0
 800fcbc:	220a      	movs	r2, #10
 800fcbe:	4648      	mov	r0, r9
 800fcc0:	f000 fd00 	bl	80106c4 <__multadd>
 800fcc4:	9002      	str	r0, [sp, #8]
 800fcc6:	e7eb      	b.n	800fca0 <_dtoa_r+0xb70>
 800fcc8:	08012f79 	.word	0x08012f79
 800fccc:	08012f14 	.word	0x08012f14

0800fcd0 <_free_r>:
 800fcd0:	b538      	push	{r3, r4, r5, lr}
 800fcd2:	4605      	mov	r5, r0
 800fcd4:	2900      	cmp	r1, #0
 800fcd6:	d041      	beq.n	800fd5c <_free_r+0x8c>
 800fcd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fcdc:	1f0c      	subs	r4, r1, #4
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	bfb8      	it	lt
 800fce2:	18e4      	addlt	r4, r4, r3
 800fce4:	f000 fc80 	bl	80105e8 <__malloc_lock>
 800fce8:	4a1d      	ldr	r2, [pc, #116]	@ (800fd60 <_free_r+0x90>)
 800fcea:	6813      	ldr	r3, [r2, #0]
 800fcec:	b933      	cbnz	r3, 800fcfc <_free_r+0x2c>
 800fcee:	6063      	str	r3, [r4, #4]
 800fcf0:	6014      	str	r4, [r2, #0]
 800fcf2:	4628      	mov	r0, r5
 800fcf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fcf8:	f000 bc7c 	b.w	80105f4 <__malloc_unlock>
 800fcfc:	42a3      	cmp	r3, r4
 800fcfe:	d908      	bls.n	800fd12 <_free_r+0x42>
 800fd00:	6820      	ldr	r0, [r4, #0]
 800fd02:	1821      	adds	r1, r4, r0
 800fd04:	428b      	cmp	r3, r1
 800fd06:	bf01      	itttt	eq
 800fd08:	6819      	ldreq	r1, [r3, #0]
 800fd0a:	685b      	ldreq	r3, [r3, #4]
 800fd0c:	1809      	addeq	r1, r1, r0
 800fd0e:	6021      	streq	r1, [r4, #0]
 800fd10:	e7ed      	b.n	800fcee <_free_r+0x1e>
 800fd12:	461a      	mov	r2, r3
 800fd14:	685b      	ldr	r3, [r3, #4]
 800fd16:	b10b      	cbz	r3, 800fd1c <_free_r+0x4c>
 800fd18:	42a3      	cmp	r3, r4
 800fd1a:	d9fa      	bls.n	800fd12 <_free_r+0x42>
 800fd1c:	6811      	ldr	r1, [r2, #0]
 800fd1e:	1850      	adds	r0, r2, r1
 800fd20:	42a0      	cmp	r0, r4
 800fd22:	d10b      	bne.n	800fd3c <_free_r+0x6c>
 800fd24:	6820      	ldr	r0, [r4, #0]
 800fd26:	4401      	add	r1, r0
 800fd28:	1850      	adds	r0, r2, r1
 800fd2a:	4283      	cmp	r3, r0
 800fd2c:	6011      	str	r1, [r2, #0]
 800fd2e:	d1e0      	bne.n	800fcf2 <_free_r+0x22>
 800fd30:	6818      	ldr	r0, [r3, #0]
 800fd32:	685b      	ldr	r3, [r3, #4]
 800fd34:	6053      	str	r3, [r2, #4]
 800fd36:	4408      	add	r0, r1
 800fd38:	6010      	str	r0, [r2, #0]
 800fd3a:	e7da      	b.n	800fcf2 <_free_r+0x22>
 800fd3c:	d902      	bls.n	800fd44 <_free_r+0x74>
 800fd3e:	230c      	movs	r3, #12
 800fd40:	602b      	str	r3, [r5, #0]
 800fd42:	e7d6      	b.n	800fcf2 <_free_r+0x22>
 800fd44:	6820      	ldr	r0, [r4, #0]
 800fd46:	1821      	adds	r1, r4, r0
 800fd48:	428b      	cmp	r3, r1
 800fd4a:	bf04      	itt	eq
 800fd4c:	6819      	ldreq	r1, [r3, #0]
 800fd4e:	685b      	ldreq	r3, [r3, #4]
 800fd50:	6063      	str	r3, [r4, #4]
 800fd52:	bf04      	itt	eq
 800fd54:	1809      	addeq	r1, r1, r0
 800fd56:	6021      	streq	r1, [r4, #0]
 800fd58:	6054      	str	r4, [r2, #4]
 800fd5a:	e7ca      	b.n	800fcf2 <_free_r+0x22>
 800fd5c:	bd38      	pop	{r3, r4, r5, pc}
 800fd5e:	bf00      	nop
 800fd60:	20006f68 	.word	0x20006f68

0800fd64 <rshift>:
 800fd64:	6903      	ldr	r3, [r0, #16]
 800fd66:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800fd6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fd6e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800fd72:	f100 0414 	add.w	r4, r0, #20
 800fd76:	dd45      	ble.n	800fe04 <rshift+0xa0>
 800fd78:	f011 011f 	ands.w	r1, r1, #31
 800fd7c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800fd80:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800fd84:	d10c      	bne.n	800fda0 <rshift+0x3c>
 800fd86:	f100 0710 	add.w	r7, r0, #16
 800fd8a:	4629      	mov	r1, r5
 800fd8c:	42b1      	cmp	r1, r6
 800fd8e:	d334      	bcc.n	800fdfa <rshift+0x96>
 800fd90:	1a9b      	subs	r3, r3, r2
 800fd92:	009b      	lsls	r3, r3, #2
 800fd94:	1eea      	subs	r2, r5, #3
 800fd96:	4296      	cmp	r6, r2
 800fd98:	bf38      	it	cc
 800fd9a:	2300      	movcc	r3, #0
 800fd9c:	4423      	add	r3, r4
 800fd9e:	e015      	b.n	800fdcc <rshift+0x68>
 800fda0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800fda4:	f1c1 0820 	rsb	r8, r1, #32
 800fda8:	40cf      	lsrs	r7, r1
 800fdaa:	f105 0e04 	add.w	lr, r5, #4
 800fdae:	46a1      	mov	r9, r4
 800fdb0:	4576      	cmp	r6, lr
 800fdb2:	46f4      	mov	ip, lr
 800fdb4:	d815      	bhi.n	800fde2 <rshift+0x7e>
 800fdb6:	1a9a      	subs	r2, r3, r2
 800fdb8:	0092      	lsls	r2, r2, #2
 800fdba:	3a04      	subs	r2, #4
 800fdbc:	3501      	adds	r5, #1
 800fdbe:	42ae      	cmp	r6, r5
 800fdc0:	bf38      	it	cc
 800fdc2:	2200      	movcc	r2, #0
 800fdc4:	18a3      	adds	r3, r4, r2
 800fdc6:	50a7      	str	r7, [r4, r2]
 800fdc8:	b107      	cbz	r7, 800fdcc <rshift+0x68>
 800fdca:	3304      	adds	r3, #4
 800fdcc:	1b1a      	subs	r2, r3, r4
 800fdce:	42a3      	cmp	r3, r4
 800fdd0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fdd4:	bf08      	it	eq
 800fdd6:	2300      	moveq	r3, #0
 800fdd8:	6102      	str	r2, [r0, #16]
 800fdda:	bf08      	it	eq
 800fddc:	6143      	streq	r3, [r0, #20]
 800fdde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fde2:	f8dc c000 	ldr.w	ip, [ip]
 800fde6:	fa0c fc08 	lsl.w	ip, ip, r8
 800fdea:	ea4c 0707 	orr.w	r7, ip, r7
 800fdee:	f849 7b04 	str.w	r7, [r9], #4
 800fdf2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fdf6:	40cf      	lsrs	r7, r1
 800fdf8:	e7da      	b.n	800fdb0 <rshift+0x4c>
 800fdfa:	f851 cb04 	ldr.w	ip, [r1], #4
 800fdfe:	f847 cf04 	str.w	ip, [r7, #4]!
 800fe02:	e7c3      	b.n	800fd8c <rshift+0x28>
 800fe04:	4623      	mov	r3, r4
 800fe06:	e7e1      	b.n	800fdcc <rshift+0x68>

0800fe08 <__hexdig_fun>:
 800fe08:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800fe0c:	2b09      	cmp	r3, #9
 800fe0e:	d802      	bhi.n	800fe16 <__hexdig_fun+0xe>
 800fe10:	3820      	subs	r0, #32
 800fe12:	b2c0      	uxtb	r0, r0
 800fe14:	4770      	bx	lr
 800fe16:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800fe1a:	2b05      	cmp	r3, #5
 800fe1c:	d801      	bhi.n	800fe22 <__hexdig_fun+0x1a>
 800fe1e:	3847      	subs	r0, #71	@ 0x47
 800fe20:	e7f7      	b.n	800fe12 <__hexdig_fun+0xa>
 800fe22:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800fe26:	2b05      	cmp	r3, #5
 800fe28:	d801      	bhi.n	800fe2e <__hexdig_fun+0x26>
 800fe2a:	3827      	subs	r0, #39	@ 0x27
 800fe2c:	e7f1      	b.n	800fe12 <__hexdig_fun+0xa>
 800fe2e:	2000      	movs	r0, #0
 800fe30:	4770      	bx	lr
	...

0800fe34 <__gethex>:
 800fe34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe38:	b085      	sub	sp, #20
 800fe3a:	468a      	mov	sl, r1
 800fe3c:	9302      	str	r3, [sp, #8]
 800fe3e:	680b      	ldr	r3, [r1, #0]
 800fe40:	9001      	str	r0, [sp, #4]
 800fe42:	4690      	mov	r8, r2
 800fe44:	1c9c      	adds	r4, r3, #2
 800fe46:	46a1      	mov	r9, r4
 800fe48:	f814 0b01 	ldrb.w	r0, [r4], #1
 800fe4c:	2830      	cmp	r0, #48	@ 0x30
 800fe4e:	d0fa      	beq.n	800fe46 <__gethex+0x12>
 800fe50:	eba9 0303 	sub.w	r3, r9, r3
 800fe54:	f1a3 0b02 	sub.w	fp, r3, #2
 800fe58:	f7ff ffd6 	bl	800fe08 <__hexdig_fun>
 800fe5c:	4605      	mov	r5, r0
 800fe5e:	2800      	cmp	r0, #0
 800fe60:	d168      	bne.n	800ff34 <__gethex+0x100>
 800fe62:	49a0      	ldr	r1, [pc, #640]	@ (80100e4 <__gethex+0x2b0>)
 800fe64:	2201      	movs	r2, #1
 800fe66:	4648      	mov	r0, r9
 800fe68:	f7fe f8ca 	bl	800e000 <strncmp>
 800fe6c:	4607      	mov	r7, r0
 800fe6e:	2800      	cmp	r0, #0
 800fe70:	d167      	bne.n	800ff42 <__gethex+0x10e>
 800fe72:	f899 0001 	ldrb.w	r0, [r9, #1]
 800fe76:	4626      	mov	r6, r4
 800fe78:	f7ff ffc6 	bl	800fe08 <__hexdig_fun>
 800fe7c:	2800      	cmp	r0, #0
 800fe7e:	d062      	beq.n	800ff46 <__gethex+0x112>
 800fe80:	4623      	mov	r3, r4
 800fe82:	7818      	ldrb	r0, [r3, #0]
 800fe84:	2830      	cmp	r0, #48	@ 0x30
 800fe86:	4699      	mov	r9, r3
 800fe88:	f103 0301 	add.w	r3, r3, #1
 800fe8c:	d0f9      	beq.n	800fe82 <__gethex+0x4e>
 800fe8e:	f7ff ffbb 	bl	800fe08 <__hexdig_fun>
 800fe92:	fab0 f580 	clz	r5, r0
 800fe96:	096d      	lsrs	r5, r5, #5
 800fe98:	f04f 0b01 	mov.w	fp, #1
 800fe9c:	464a      	mov	r2, r9
 800fe9e:	4616      	mov	r6, r2
 800fea0:	3201      	adds	r2, #1
 800fea2:	7830      	ldrb	r0, [r6, #0]
 800fea4:	f7ff ffb0 	bl	800fe08 <__hexdig_fun>
 800fea8:	2800      	cmp	r0, #0
 800feaa:	d1f8      	bne.n	800fe9e <__gethex+0x6a>
 800feac:	498d      	ldr	r1, [pc, #564]	@ (80100e4 <__gethex+0x2b0>)
 800feae:	2201      	movs	r2, #1
 800feb0:	4630      	mov	r0, r6
 800feb2:	f7fe f8a5 	bl	800e000 <strncmp>
 800feb6:	2800      	cmp	r0, #0
 800feb8:	d13f      	bne.n	800ff3a <__gethex+0x106>
 800feba:	b944      	cbnz	r4, 800fece <__gethex+0x9a>
 800febc:	1c74      	adds	r4, r6, #1
 800febe:	4622      	mov	r2, r4
 800fec0:	4616      	mov	r6, r2
 800fec2:	3201      	adds	r2, #1
 800fec4:	7830      	ldrb	r0, [r6, #0]
 800fec6:	f7ff ff9f 	bl	800fe08 <__hexdig_fun>
 800feca:	2800      	cmp	r0, #0
 800fecc:	d1f8      	bne.n	800fec0 <__gethex+0x8c>
 800fece:	1ba4      	subs	r4, r4, r6
 800fed0:	00a7      	lsls	r7, r4, #2
 800fed2:	7833      	ldrb	r3, [r6, #0]
 800fed4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800fed8:	2b50      	cmp	r3, #80	@ 0x50
 800feda:	d13e      	bne.n	800ff5a <__gethex+0x126>
 800fedc:	7873      	ldrb	r3, [r6, #1]
 800fede:	2b2b      	cmp	r3, #43	@ 0x2b
 800fee0:	d033      	beq.n	800ff4a <__gethex+0x116>
 800fee2:	2b2d      	cmp	r3, #45	@ 0x2d
 800fee4:	d034      	beq.n	800ff50 <__gethex+0x11c>
 800fee6:	1c71      	adds	r1, r6, #1
 800fee8:	2400      	movs	r4, #0
 800feea:	7808      	ldrb	r0, [r1, #0]
 800feec:	f7ff ff8c 	bl	800fe08 <__hexdig_fun>
 800fef0:	1e43      	subs	r3, r0, #1
 800fef2:	b2db      	uxtb	r3, r3
 800fef4:	2b18      	cmp	r3, #24
 800fef6:	d830      	bhi.n	800ff5a <__gethex+0x126>
 800fef8:	f1a0 0210 	sub.w	r2, r0, #16
 800fefc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ff00:	f7ff ff82 	bl	800fe08 <__hexdig_fun>
 800ff04:	f100 3cff 	add.w	ip, r0, #4294967295
 800ff08:	fa5f fc8c 	uxtb.w	ip, ip
 800ff0c:	f1bc 0f18 	cmp.w	ip, #24
 800ff10:	f04f 030a 	mov.w	r3, #10
 800ff14:	d91e      	bls.n	800ff54 <__gethex+0x120>
 800ff16:	b104      	cbz	r4, 800ff1a <__gethex+0xe6>
 800ff18:	4252      	negs	r2, r2
 800ff1a:	4417      	add	r7, r2
 800ff1c:	f8ca 1000 	str.w	r1, [sl]
 800ff20:	b1ed      	cbz	r5, 800ff5e <__gethex+0x12a>
 800ff22:	f1bb 0f00 	cmp.w	fp, #0
 800ff26:	bf0c      	ite	eq
 800ff28:	2506      	moveq	r5, #6
 800ff2a:	2500      	movne	r5, #0
 800ff2c:	4628      	mov	r0, r5
 800ff2e:	b005      	add	sp, #20
 800ff30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff34:	2500      	movs	r5, #0
 800ff36:	462c      	mov	r4, r5
 800ff38:	e7b0      	b.n	800fe9c <__gethex+0x68>
 800ff3a:	2c00      	cmp	r4, #0
 800ff3c:	d1c7      	bne.n	800fece <__gethex+0x9a>
 800ff3e:	4627      	mov	r7, r4
 800ff40:	e7c7      	b.n	800fed2 <__gethex+0x9e>
 800ff42:	464e      	mov	r6, r9
 800ff44:	462f      	mov	r7, r5
 800ff46:	2501      	movs	r5, #1
 800ff48:	e7c3      	b.n	800fed2 <__gethex+0x9e>
 800ff4a:	2400      	movs	r4, #0
 800ff4c:	1cb1      	adds	r1, r6, #2
 800ff4e:	e7cc      	b.n	800feea <__gethex+0xb6>
 800ff50:	2401      	movs	r4, #1
 800ff52:	e7fb      	b.n	800ff4c <__gethex+0x118>
 800ff54:	fb03 0002 	mla	r0, r3, r2, r0
 800ff58:	e7ce      	b.n	800fef8 <__gethex+0xc4>
 800ff5a:	4631      	mov	r1, r6
 800ff5c:	e7de      	b.n	800ff1c <__gethex+0xe8>
 800ff5e:	eba6 0309 	sub.w	r3, r6, r9
 800ff62:	3b01      	subs	r3, #1
 800ff64:	4629      	mov	r1, r5
 800ff66:	2b07      	cmp	r3, #7
 800ff68:	dc0a      	bgt.n	800ff80 <__gethex+0x14c>
 800ff6a:	9801      	ldr	r0, [sp, #4]
 800ff6c:	f000 fb48 	bl	8010600 <_Balloc>
 800ff70:	4604      	mov	r4, r0
 800ff72:	b940      	cbnz	r0, 800ff86 <__gethex+0x152>
 800ff74:	4b5c      	ldr	r3, [pc, #368]	@ (80100e8 <__gethex+0x2b4>)
 800ff76:	4602      	mov	r2, r0
 800ff78:	21e4      	movs	r1, #228	@ 0xe4
 800ff7a:	485c      	ldr	r0, [pc, #368]	@ (80100ec <__gethex+0x2b8>)
 800ff7c:	f7ff f828 	bl	800efd0 <__assert_func>
 800ff80:	3101      	adds	r1, #1
 800ff82:	105b      	asrs	r3, r3, #1
 800ff84:	e7ef      	b.n	800ff66 <__gethex+0x132>
 800ff86:	f100 0a14 	add.w	sl, r0, #20
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	4655      	mov	r5, sl
 800ff8e:	469b      	mov	fp, r3
 800ff90:	45b1      	cmp	r9, r6
 800ff92:	d337      	bcc.n	8010004 <__gethex+0x1d0>
 800ff94:	f845 bb04 	str.w	fp, [r5], #4
 800ff98:	eba5 050a 	sub.w	r5, r5, sl
 800ff9c:	10ad      	asrs	r5, r5, #2
 800ff9e:	6125      	str	r5, [r4, #16]
 800ffa0:	4658      	mov	r0, fp
 800ffa2:	f000 fc1f 	bl	80107e4 <__hi0bits>
 800ffa6:	016d      	lsls	r5, r5, #5
 800ffa8:	f8d8 6000 	ldr.w	r6, [r8]
 800ffac:	1a2d      	subs	r5, r5, r0
 800ffae:	42b5      	cmp	r5, r6
 800ffb0:	dd54      	ble.n	801005c <__gethex+0x228>
 800ffb2:	1bad      	subs	r5, r5, r6
 800ffb4:	4629      	mov	r1, r5
 800ffb6:	4620      	mov	r0, r4
 800ffb8:	f000 ffab 	bl	8010f12 <__any_on>
 800ffbc:	4681      	mov	r9, r0
 800ffbe:	b178      	cbz	r0, 800ffe0 <__gethex+0x1ac>
 800ffc0:	1e6b      	subs	r3, r5, #1
 800ffc2:	1159      	asrs	r1, r3, #5
 800ffc4:	f003 021f 	and.w	r2, r3, #31
 800ffc8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ffcc:	f04f 0901 	mov.w	r9, #1
 800ffd0:	fa09 f202 	lsl.w	r2, r9, r2
 800ffd4:	420a      	tst	r2, r1
 800ffd6:	d003      	beq.n	800ffe0 <__gethex+0x1ac>
 800ffd8:	454b      	cmp	r3, r9
 800ffda:	dc36      	bgt.n	801004a <__gethex+0x216>
 800ffdc:	f04f 0902 	mov.w	r9, #2
 800ffe0:	4629      	mov	r1, r5
 800ffe2:	4620      	mov	r0, r4
 800ffe4:	f7ff febe 	bl	800fd64 <rshift>
 800ffe8:	442f      	add	r7, r5
 800ffea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ffee:	42bb      	cmp	r3, r7
 800fff0:	da42      	bge.n	8010078 <__gethex+0x244>
 800fff2:	9801      	ldr	r0, [sp, #4]
 800fff4:	4621      	mov	r1, r4
 800fff6:	f000 fb43 	bl	8010680 <_Bfree>
 800fffa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fffc:	2300      	movs	r3, #0
 800fffe:	6013      	str	r3, [r2, #0]
 8010000:	25a3      	movs	r5, #163	@ 0xa3
 8010002:	e793      	b.n	800ff2c <__gethex+0xf8>
 8010004:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010008:	2a2e      	cmp	r2, #46	@ 0x2e
 801000a:	d012      	beq.n	8010032 <__gethex+0x1fe>
 801000c:	2b20      	cmp	r3, #32
 801000e:	d104      	bne.n	801001a <__gethex+0x1e6>
 8010010:	f845 bb04 	str.w	fp, [r5], #4
 8010014:	f04f 0b00 	mov.w	fp, #0
 8010018:	465b      	mov	r3, fp
 801001a:	7830      	ldrb	r0, [r6, #0]
 801001c:	9303      	str	r3, [sp, #12]
 801001e:	f7ff fef3 	bl	800fe08 <__hexdig_fun>
 8010022:	9b03      	ldr	r3, [sp, #12]
 8010024:	f000 000f 	and.w	r0, r0, #15
 8010028:	4098      	lsls	r0, r3
 801002a:	ea4b 0b00 	orr.w	fp, fp, r0
 801002e:	3304      	adds	r3, #4
 8010030:	e7ae      	b.n	800ff90 <__gethex+0x15c>
 8010032:	45b1      	cmp	r9, r6
 8010034:	d8ea      	bhi.n	801000c <__gethex+0x1d8>
 8010036:	492b      	ldr	r1, [pc, #172]	@ (80100e4 <__gethex+0x2b0>)
 8010038:	9303      	str	r3, [sp, #12]
 801003a:	2201      	movs	r2, #1
 801003c:	4630      	mov	r0, r6
 801003e:	f7fd ffdf 	bl	800e000 <strncmp>
 8010042:	9b03      	ldr	r3, [sp, #12]
 8010044:	2800      	cmp	r0, #0
 8010046:	d1e1      	bne.n	801000c <__gethex+0x1d8>
 8010048:	e7a2      	b.n	800ff90 <__gethex+0x15c>
 801004a:	1ea9      	subs	r1, r5, #2
 801004c:	4620      	mov	r0, r4
 801004e:	f000 ff60 	bl	8010f12 <__any_on>
 8010052:	2800      	cmp	r0, #0
 8010054:	d0c2      	beq.n	800ffdc <__gethex+0x1a8>
 8010056:	f04f 0903 	mov.w	r9, #3
 801005a:	e7c1      	b.n	800ffe0 <__gethex+0x1ac>
 801005c:	da09      	bge.n	8010072 <__gethex+0x23e>
 801005e:	1b75      	subs	r5, r6, r5
 8010060:	4621      	mov	r1, r4
 8010062:	9801      	ldr	r0, [sp, #4]
 8010064:	462a      	mov	r2, r5
 8010066:	f000 fd1b 	bl	8010aa0 <__lshift>
 801006a:	1b7f      	subs	r7, r7, r5
 801006c:	4604      	mov	r4, r0
 801006e:	f100 0a14 	add.w	sl, r0, #20
 8010072:	f04f 0900 	mov.w	r9, #0
 8010076:	e7b8      	b.n	800ffea <__gethex+0x1b6>
 8010078:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801007c:	42bd      	cmp	r5, r7
 801007e:	dd6f      	ble.n	8010160 <__gethex+0x32c>
 8010080:	1bed      	subs	r5, r5, r7
 8010082:	42ae      	cmp	r6, r5
 8010084:	dc34      	bgt.n	80100f0 <__gethex+0x2bc>
 8010086:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801008a:	2b02      	cmp	r3, #2
 801008c:	d022      	beq.n	80100d4 <__gethex+0x2a0>
 801008e:	2b03      	cmp	r3, #3
 8010090:	d024      	beq.n	80100dc <__gethex+0x2a8>
 8010092:	2b01      	cmp	r3, #1
 8010094:	d115      	bne.n	80100c2 <__gethex+0x28e>
 8010096:	42ae      	cmp	r6, r5
 8010098:	d113      	bne.n	80100c2 <__gethex+0x28e>
 801009a:	2e01      	cmp	r6, #1
 801009c:	d10b      	bne.n	80100b6 <__gethex+0x282>
 801009e:	9a02      	ldr	r2, [sp, #8]
 80100a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80100a4:	6013      	str	r3, [r2, #0]
 80100a6:	2301      	movs	r3, #1
 80100a8:	6123      	str	r3, [r4, #16]
 80100aa:	f8ca 3000 	str.w	r3, [sl]
 80100ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80100b0:	2562      	movs	r5, #98	@ 0x62
 80100b2:	601c      	str	r4, [r3, #0]
 80100b4:	e73a      	b.n	800ff2c <__gethex+0xf8>
 80100b6:	1e71      	subs	r1, r6, #1
 80100b8:	4620      	mov	r0, r4
 80100ba:	f000 ff2a 	bl	8010f12 <__any_on>
 80100be:	2800      	cmp	r0, #0
 80100c0:	d1ed      	bne.n	801009e <__gethex+0x26a>
 80100c2:	9801      	ldr	r0, [sp, #4]
 80100c4:	4621      	mov	r1, r4
 80100c6:	f000 fadb 	bl	8010680 <_Bfree>
 80100ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80100cc:	2300      	movs	r3, #0
 80100ce:	6013      	str	r3, [r2, #0]
 80100d0:	2550      	movs	r5, #80	@ 0x50
 80100d2:	e72b      	b.n	800ff2c <__gethex+0xf8>
 80100d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d1f3      	bne.n	80100c2 <__gethex+0x28e>
 80100da:	e7e0      	b.n	801009e <__gethex+0x26a>
 80100dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d1dd      	bne.n	801009e <__gethex+0x26a>
 80100e2:	e7ee      	b.n	80100c2 <__gethex+0x28e>
 80100e4:	08012d84 	.word	0x08012d84
 80100e8:	08012f79 	.word	0x08012f79
 80100ec:	08012f8a 	.word	0x08012f8a
 80100f0:	1e6f      	subs	r7, r5, #1
 80100f2:	f1b9 0f00 	cmp.w	r9, #0
 80100f6:	d130      	bne.n	801015a <__gethex+0x326>
 80100f8:	b127      	cbz	r7, 8010104 <__gethex+0x2d0>
 80100fa:	4639      	mov	r1, r7
 80100fc:	4620      	mov	r0, r4
 80100fe:	f000 ff08 	bl	8010f12 <__any_on>
 8010102:	4681      	mov	r9, r0
 8010104:	117a      	asrs	r2, r7, #5
 8010106:	2301      	movs	r3, #1
 8010108:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801010c:	f007 071f 	and.w	r7, r7, #31
 8010110:	40bb      	lsls	r3, r7
 8010112:	4213      	tst	r3, r2
 8010114:	4629      	mov	r1, r5
 8010116:	4620      	mov	r0, r4
 8010118:	bf18      	it	ne
 801011a:	f049 0902 	orrne.w	r9, r9, #2
 801011e:	f7ff fe21 	bl	800fd64 <rshift>
 8010122:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010126:	1b76      	subs	r6, r6, r5
 8010128:	2502      	movs	r5, #2
 801012a:	f1b9 0f00 	cmp.w	r9, #0
 801012e:	d047      	beq.n	80101c0 <__gethex+0x38c>
 8010130:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010134:	2b02      	cmp	r3, #2
 8010136:	d015      	beq.n	8010164 <__gethex+0x330>
 8010138:	2b03      	cmp	r3, #3
 801013a:	d017      	beq.n	801016c <__gethex+0x338>
 801013c:	2b01      	cmp	r3, #1
 801013e:	d109      	bne.n	8010154 <__gethex+0x320>
 8010140:	f019 0f02 	tst.w	r9, #2
 8010144:	d006      	beq.n	8010154 <__gethex+0x320>
 8010146:	f8da 3000 	ldr.w	r3, [sl]
 801014a:	ea49 0903 	orr.w	r9, r9, r3
 801014e:	f019 0f01 	tst.w	r9, #1
 8010152:	d10e      	bne.n	8010172 <__gethex+0x33e>
 8010154:	f045 0510 	orr.w	r5, r5, #16
 8010158:	e032      	b.n	80101c0 <__gethex+0x38c>
 801015a:	f04f 0901 	mov.w	r9, #1
 801015e:	e7d1      	b.n	8010104 <__gethex+0x2d0>
 8010160:	2501      	movs	r5, #1
 8010162:	e7e2      	b.n	801012a <__gethex+0x2f6>
 8010164:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010166:	f1c3 0301 	rsb	r3, r3, #1
 801016a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801016c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801016e:	2b00      	cmp	r3, #0
 8010170:	d0f0      	beq.n	8010154 <__gethex+0x320>
 8010172:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010176:	f104 0314 	add.w	r3, r4, #20
 801017a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801017e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010182:	f04f 0c00 	mov.w	ip, #0
 8010186:	4618      	mov	r0, r3
 8010188:	f853 2b04 	ldr.w	r2, [r3], #4
 801018c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010190:	d01b      	beq.n	80101ca <__gethex+0x396>
 8010192:	3201      	adds	r2, #1
 8010194:	6002      	str	r2, [r0, #0]
 8010196:	2d02      	cmp	r5, #2
 8010198:	f104 0314 	add.w	r3, r4, #20
 801019c:	d13c      	bne.n	8010218 <__gethex+0x3e4>
 801019e:	f8d8 2000 	ldr.w	r2, [r8]
 80101a2:	3a01      	subs	r2, #1
 80101a4:	42b2      	cmp	r2, r6
 80101a6:	d109      	bne.n	80101bc <__gethex+0x388>
 80101a8:	1171      	asrs	r1, r6, #5
 80101aa:	2201      	movs	r2, #1
 80101ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80101b0:	f006 061f 	and.w	r6, r6, #31
 80101b4:	fa02 f606 	lsl.w	r6, r2, r6
 80101b8:	421e      	tst	r6, r3
 80101ba:	d13a      	bne.n	8010232 <__gethex+0x3fe>
 80101bc:	f045 0520 	orr.w	r5, r5, #32
 80101c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80101c2:	601c      	str	r4, [r3, #0]
 80101c4:	9b02      	ldr	r3, [sp, #8]
 80101c6:	601f      	str	r7, [r3, #0]
 80101c8:	e6b0      	b.n	800ff2c <__gethex+0xf8>
 80101ca:	4299      	cmp	r1, r3
 80101cc:	f843 cc04 	str.w	ip, [r3, #-4]
 80101d0:	d8d9      	bhi.n	8010186 <__gethex+0x352>
 80101d2:	68a3      	ldr	r3, [r4, #8]
 80101d4:	459b      	cmp	fp, r3
 80101d6:	db17      	blt.n	8010208 <__gethex+0x3d4>
 80101d8:	6861      	ldr	r1, [r4, #4]
 80101da:	9801      	ldr	r0, [sp, #4]
 80101dc:	3101      	adds	r1, #1
 80101de:	f000 fa0f 	bl	8010600 <_Balloc>
 80101e2:	4681      	mov	r9, r0
 80101e4:	b918      	cbnz	r0, 80101ee <__gethex+0x3ba>
 80101e6:	4b1a      	ldr	r3, [pc, #104]	@ (8010250 <__gethex+0x41c>)
 80101e8:	4602      	mov	r2, r0
 80101ea:	2184      	movs	r1, #132	@ 0x84
 80101ec:	e6c5      	b.n	800ff7a <__gethex+0x146>
 80101ee:	6922      	ldr	r2, [r4, #16]
 80101f0:	3202      	adds	r2, #2
 80101f2:	f104 010c 	add.w	r1, r4, #12
 80101f6:	0092      	lsls	r2, r2, #2
 80101f8:	300c      	adds	r0, #12
 80101fa:	f7fe fed2 	bl	800efa2 <memcpy>
 80101fe:	4621      	mov	r1, r4
 8010200:	9801      	ldr	r0, [sp, #4]
 8010202:	f000 fa3d 	bl	8010680 <_Bfree>
 8010206:	464c      	mov	r4, r9
 8010208:	6923      	ldr	r3, [r4, #16]
 801020a:	1c5a      	adds	r2, r3, #1
 801020c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010210:	6122      	str	r2, [r4, #16]
 8010212:	2201      	movs	r2, #1
 8010214:	615a      	str	r2, [r3, #20]
 8010216:	e7be      	b.n	8010196 <__gethex+0x362>
 8010218:	6922      	ldr	r2, [r4, #16]
 801021a:	455a      	cmp	r2, fp
 801021c:	dd0b      	ble.n	8010236 <__gethex+0x402>
 801021e:	2101      	movs	r1, #1
 8010220:	4620      	mov	r0, r4
 8010222:	f7ff fd9f 	bl	800fd64 <rshift>
 8010226:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801022a:	3701      	adds	r7, #1
 801022c:	42bb      	cmp	r3, r7
 801022e:	f6ff aee0 	blt.w	800fff2 <__gethex+0x1be>
 8010232:	2501      	movs	r5, #1
 8010234:	e7c2      	b.n	80101bc <__gethex+0x388>
 8010236:	f016 061f 	ands.w	r6, r6, #31
 801023a:	d0fa      	beq.n	8010232 <__gethex+0x3fe>
 801023c:	4453      	add	r3, sl
 801023e:	f1c6 0620 	rsb	r6, r6, #32
 8010242:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010246:	f000 facd 	bl	80107e4 <__hi0bits>
 801024a:	42b0      	cmp	r0, r6
 801024c:	dbe7      	blt.n	801021e <__gethex+0x3ea>
 801024e:	e7f0      	b.n	8010232 <__gethex+0x3fe>
 8010250:	08012f79 	.word	0x08012f79

08010254 <L_shift>:
 8010254:	f1c2 0208 	rsb	r2, r2, #8
 8010258:	0092      	lsls	r2, r2, #2
 801025a:	b570      	push	{r4, r5, r6, lr}
 801025c:	f1c2 0620 	rsb	r6, r2, #32
 8010260:	6843      	ldr	r3, [r0, #4]
 8010262:	6804      	ldr	r4, [r0, #0]
 8010264:	fa03 f506 	lsl.w	r5, r3, r6
 8010268:	432c      	orrs	r4, r5
 801026a:	40d3      	lsrs	r3, r2
 801026c:	6004      	str	r4, [r0, #0]
 801026e:	f840 3f04 	str.w	r3, [r0, #4]!
 8010272:	4288      	cmp	r0, r1
 8010274:	d3f4      	bcc.n	8010260 <L_shift+0xc>
 8010276:	bd70      	pop	{r4, r5, r6, pc}

08010278 <__match>:
 8010278:	b530      	push	{r4, r5, lr}
 801027a:	6803      	ldr	r3, [r0, #0]
 801027c:	3301      	adds	r3, #1
 801027e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010282:	b914      	cbnz	r4, 801028a <__match+0x12>
 8010284:	6003      	str	r3, [r0, #0]
 8010286:	2001      	movs	r0, #1
 8010288:	bd30      	pop	{r4, r5, pc}
 801028a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801028e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010292:	2d19      	cmp	r5, #25
 8010294:	bf98      	it	ls
 8010296:	3220      	addls	r2, #32
 8010298:	42a2      	cmp	r2, r4
 801029a:	d0f0      	beq.n	801027e <__match+0x6>
 801029c:	2000      	movs	r0, #0
 801029e:	e7f3      	b.n	8010288 <__match+0x10>

080102a0 <__hexnan>:
 80102a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102a4:	680b      	ldr	r3, [r1, #0]
 80102a6:	6801      	ldr	r1, [r0, #0]
 80102a8:	115e      	asrs	r6, r3, #5
 80102aa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80102ae:	f013 031f 	ands.w	r3, r3, #31
 80102b2:	b087      	sub	sp, #28
 80102b4:	bf18      	it	ne
 80102b6:	3604      	addne	r6, #4
 80102b8:	2500      	movs	r5, #0
 80102ba:	1f37      	subs	r7, r6, #4
 80102bc:	4682      	mov	sl, r0
 80102be:	4690      	mov	r8, r2
 80102c0:	9301      	str	r3, [sp, #4]
 80102c2:	f846 5c04 	str.w	r5, [r6, #-4]
 80102c6:	46b9      	mov	r9, r7
 80102c8:	463c      	mov	r4, r7
 80102ca:	9502      	str	r5, [sp, #8]
 80102cc:	46ab      	mov	fp, r5
 80102ce:	784a      	ldrb	r2, [r1, #1]
 80102d0:	1c4b      	adds	r3, r1, #1
 80102d2:	9303      	str	r3, [sp, #12]
 80102d4:	b342      	cbz	r2, 8010328 <__hexnan+0x88>
 80102d6:	4610      	mov	r0, r2
 80102d8:	9105      	str	r1, [sp, #20]
 80102da:	9204      	str	r2, [sp, #16]
 80102dc:	f7ff fd94 	bl	800fe08 <__hexdig_fun>
 80102e0:	2800      	cmp	r0, #0
 80102e2:	d151      	bne.n	8010388 <__hexnan+0xe8>
 80102e4:	9a04      	ldr	r2, [sp, #16]
 80102e6:	9905      	ldr	r1, [sp, #20]
 80102e8:	2a20      	cmp	r2, #32
 80102ea:	d818      	bhi.n	801031e <__hexnan+0x7e>
 80102ec:	9b02      	ldr	r3, [sp, #8]
 80102ee:	459b      	cmp	fp, r3
 80102f0:	dd13      	ble.n	801031a <__hexnan+0x7a>
 80102f2:	454c      	cmp	r4, r9
 80102f4:	d206      	bcs.n	8010304 <__hexnan+0x64>
 80102f6:	2d07      	cmp	r5, #7
 80102f8:	dc04      	bgt.n	8010304 <__hexnan+0x64>
 80102fa:	462a      	mov	r2, r5
 80102fc:	4649      	mov	r1, r9
 80102fe:	4620      	mov	r0, r4
 8010300:	f7ff ffa8 	bl	8010254 <L_shift>
 8010304:	4544      	cmp	r4, r8
 8010306:	d952      	bls.n	80103ae <__hexnan+0x10e>
 8010308:	2300      	movs	r3, #0
 801030a:	f1a4 0904 	sub.w	r9, r4, #4
 801030e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010312:	f8cd b008 	str.w	fp, [sp, #8]
 8010316:	464c      	mov	r4, r9
 8010318:	461d      	mov	r5, r3
 801031a:	9903      	ldr	r1, [sp, #12]
 801031c:	e7d7      	b.n	80102ce <__hexnan+0x2e>
 801031e:	2a29      	cmp	r2, #41	@ 0x29
 8010320:	d157      	bne.n	80103d2 <__hexnan+0x132>
 8010322:	3102      	adds	r1, #2
 8010324:	f8ca 1000 	str.w	r1, [sl]
 8010328:	f1bb 0f00 	cmp.w	fp, #0
 801032c:	d051      	beq.n	80103d2 <__hexnan+0x132>
 801032e:	454c      	cmp	r4, r9
 8010330:	d206      	bcs.n	8010340 <__hexnan+0xa0>
 8010332:	2d07      	cmp	r5, #7
 8010334:	dc04      	bgt.n	8010340 <__hexnan+0xa0>
 8010336:	462a      	mov	r2, r5
 8010338:	4649      	mov	r1, r9
 801033a:	4620      	mov	r0, r4
 801033c:	f7ff ff8a 	bl	8010254 <L_shift>
 8010340:	4544      	cmp	r4, r8
 8010342:	d936      	bls.n	80103b2 <__hexnan+0x112>
 8010344:	f1a8 0204 	sub.w	r2, r8, #4
 8010348:	4623      	mov	r3, r4
 801034a:	f853 1b04 	ldr.w	r1, [r3], #4
 801034e:	f842 1f04 	str.w	r1, [r2, #4]!
 8010352:	429f      	cmp	r7, r3
 8010354:	d2f9      	bcs.n	801034a <__hexnan+0xaa>
 8010356:	1b3b      	subs	r3, r7, r4
 8010358:	f023 0303 	bic.w	r3, r3, #3
 801035c:	3304      	adds	r3, #4
 801035e:	3401      	adds	r4, #1
 8010360:	3e03      	subs	r6, #3
 8010362:	42b4      	cmp	r4, r6
 8010364:	bf88      	it	hi
 8010366:	2304      	movhi	r3, #4
 8010368:	4443      	add	r3, r8
 801036a:	2200      	movs	r2, #0
 801036c:	f843 2b04 	str.w	r2, [r3], #4
 8010370:	429f      	cmp	r7, r3
 8010372:	d2fb      	bcs.n	801036c <__hexnan+0xcc>
 8010374:	683b      	ldr	r3, [r7, #0]
 8010376:	b91b      	cbnz	r3, 8010380 <__hexnan+0xe0>
 8010378:	4547      	cmp	r7, r8
 801037a:	d128      	bne.n	80103ce <__hexnan+0x12e>
 801037c:	2301      	movs	r3, #1
 801037e:	603b      	str	r3, [r7, #0]
 8010380:	2005      	movs	r0, #5
 8010382:	b007      	add	sp, #28
 8010384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010388:	3501      	adds	r5, #1
 801038a:	2d08      	cmp	r5, #8
 801038c:	f10b 0b01 	add.w	fp, fp, #1
 8010390:	dd06      	ble.n	80103a0 <__hexnan+0x100>
 8010392:	4544      	cmp	r4, r8
 8010394:	d9c1      	bls.n	801031a <__hexnan+0x7a>
 8010396:	2300      	movs	r3, #0
 8010398:	f844 3c04 	str.w	r3, [r4, #-4]
 801039c:	2501      	movs	r5, #1
 801039e:	3c04      	subs	r4, #4
 80103a0:	6822      	ldr	r2, [r4, #0]
 80103a2:	f000 000f 	and.w	r0, r0, #15
 80103a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80103aa:	6020      	str	r0, [r4, #0]
 80103ac:	e7b5      	b.n	801031a <__hexnan+0x7a>
 80103ae:	2508      	movs	r5, #8
 80103b0:	e7b3      	b.n	801031a <__hexnan+0x7a>
 80103b2:	9b01      	ldr	r3, [sp, #4]
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d0dd      	beq.n	8010374 <__hexnan+0xd4>
 80103b8:	f1c3 0320 	rsb	r3, r3, #32
 80103bc:	f04f 32ff 	mov.w	r2, #4294967295
 80103c0:	40da      	lsrs	r2, r3
 80103c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80103c6:	4013      	ands	r3, r2
 80103c8:	f846 3c04 	str.w	r3, [r6, #-4]
 80103cc:	e7d2      	b.n	8010374 <__hexnan+0xd4>
 80103ce:	3f04      	subs	r7, #4
 80103d0:	e7d0      	b.n	8010374 <__hexnan+0xd4>
 80103d2:	2004      	movs	r0, #4
 80103d4:	e7d5      	b.n	8010382 <__hexnan+0xe2>
	...

080103d8 <_findenv_r>:
 80103d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103dc:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 801044c <_findenv_r+0x74>
 80103e0:	4606      	mov	r6, r0
 80103e2:	4689      	mov	r9, r1
 80103e4:	4617      	mov	r7, r2
 80103e6:	f001 fefb 	bl	80121e0 <__env_lock>
 80103ea:	f8da 4000 	ldr.w	r4, [sl]
 80103ee:	b134      	cbz	r4, 80103fe <_findenv_r+0x26>
 80103f0:	464b      	mov	r3, r9
 80103f2:	4698      	mov	r8, r3
 80103f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80103f8:	b13a      	cbz	r2, 801040a <_findenv_r+0x32>
 80103fa:	2a3d      	cmp	r2, #61	@ 0x3d
 80103fc:	d1f9      	bne.n	80103f2 <_findenv_r+0x1a>
 80103fe:	4630      	mov	r0, r6
 8010400:	f001 fef4 	bl	80121ec <__env_unlock>
 8010404:	2000      	movs	r0, #0
 8010406:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801040a:	eba8 0809 	sub.w	r8, r8, r9
 801040e:	46a3      	mov	fp, r4
 8010410:	f854 0b04 	ldr.w	r0, [r4], #4
 8010414:	2800      	cmp	r0, #0
 8010416:	d0f2      	beq.n	80103fe <_findenv_r+0x26>
 8010418:	4642      	mov	r2, r8
 801041a:	4649      	mov	r1, r9
 801041c:	f7fd fdf0 	bl	800e000 <strncmp>
 8010420:	2800      	cmp	r0, #0
 8010422:	d1f4      	bne.n	801040e <_findenv_r+0x36>
 8010424:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8010428:	eb03 0508 	add.w	r5, r3, r8
 801042c:	f813 3008 	ldrb.w	r3, [r3, r8]
 8010430:	2b3d      	cmp	r3, #61	@ 0x3d
 8010432:	d1ec      	bne.n	801040e <_findenv_r+0x36>
 8010434:	f8da 3000 	ldr.w	r3, [sl]
 8010438:	ebab 0303 	sub.w	r3, fp, r3
 801043c:	109b      	asrs	r3, r3, #2
 801043e:	4630      	mov	r0, r6
 8010440:	603b      	str	r3, [r7, #0]
 8010442:	f001 fed3 	bl	80121ec <__env_unlock>
 8010446:	1c68      	adds	r0, r5, #1
 8010448:	e7dd      	b.n	8010406 <_findenv_r+0x2e>
 801044a:	bf00      	nop
 801044c:	20000010 	.word	0x20000010

08010450 <_getenv_r>:
 8010450:	b507      	push	{r0, r1, r2, lr}
 8010452:	aa01      	add	r2, sp, #4
 8010454:	f7ff ffc0 	bl	80103d8 <_findenv_r>
 8010458:	b003      	add	sp, #12
 801045a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08010460 <malloc>:
 8010460:	4b02      	ldr	r3, [pc, #8]	@ (801046c <malloc+0xc>)
 8010462:	4601      	mov	r1, r0
 8010464:	6818      	ldr	r0, [r3, #0]
 8010466:	f000 b82d 	b.w	80104c4 <_malloc_r>
 801046a:	bf00      	nop
 801046c:	200001a4 	.word	0x200001a4

08010470 <free>:
 8010470:	4b02      	ldr	r3, [pc, #8]	@ (801047c <free+0xc>)
 8010472:	4601      	mov	r1, r0
 8010474:	6818      	ldr	r0, [r3, #0]
 8010476:	f7ff bc2b 	b.w	800fcd0 <_free_r>
 801047a:	bf00      	nop
 801047c:	200001a4 	.word	0x200001a4

08010480 <sbrk_aligned>:
 8010480:	b570      	push	{r4, r5, r6, lr}
 8010482:	4e0f      	ldr	r6, [pc, #60]	@ (80104c0 <sbrk_aligned+0x40>)
 8010484:	460c      	mov	r4, r1
 8010486:	6831      	ldr	r1, [r6, #0]
 8010488:	4605      	mov	r5, r0
 801048a:	b911      	cbnz	r1, 8010492 <sbrk_aligned+0x12>
 801048c:	f001 fe7c 	bl	8012188 <_sbrk_r>
 8010490:	6030      	str	r0, [r6, #0]
 8010492:	4621      	mov	r1, r4
 8010494:	4628      	mov	r0, r5
 8010496:	f001 fe77 	bl	8012188 <_sbrk_r>
 801049a:	1c43      	adds	r3, r0, #1
 801049c:	d103      	bne.n	80104a6 <sbrk_aligned+0x26>
 801049e:	f04f 34ff 	mov.w	r4, #4294967295
 80104a2:	4620      	mov	r0, r4
 80104a4:	bd70      	pop	{r4, r5, r6, pc}
 80104a6:	1cc4      	adds	r4, r0, #3
 80104a8:	f024 0403 	bic.w	r4, r4, #3
 80104ac:	42a0      	cmp	r0, r4
 80104ae:	d0f8      	beq.n	80104a2 <sbrk_aligned+0x22>
 80104b0:	1a21      	subs	r1, r4, r0
 80104b2:	4628      	mov	r0, r5
 80104b4:	f001 fe68 	bl	8012188 <_sbrk_r>
 80104b8:	3001      	adds	r0, #1
 80104ba:	d1f2      	bne.n	80104a2 <sbrk_aligned+0x22>
 80104bc:	e7ef      	b.n	801049e <sbrk_aligned+0x1e>
 80104be:	bf00      	nop
 80104c0:	20006f64 	.word	0x20006f64

080104c4 <_malloc_r>:
 80104c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80104c8:	1ccd      	adds	r5, r1, #3
 80104ca:	f025 0503 	bic.w	r5, r5, #3
 80104ce:	3508      	adds	r5, #8
 80104d0:	2d0c      	cmp	r5, #12
 80104d2:	bf38      	it	cc
 80104d4:	250c      	movcc	r5, #12
 80104d6:	2d00      	cmp	r5, #0
 80104d8:	4606      	mov	r6, r0
 80104da:	db01      	blt.n	80104e0 <_malloc_r+0x1c>
 80104dc:	42a9      	cmp	r1, r5
 80104de:	d904      	bls.n	80104ea <_malloc_r+0x26>
 80104e0:	230c      	movs	r3, #12
 80104e2:	6033      	str	r3, [r6, #0]
 80104e4:	2000      	movs	r0, #0
 80104e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80104ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80105c0 <_malloc_r+0xfc>
 80104ee:	f000 f87b 	bl	80105e8 <__malloc_lock>
 80104f2:	f8d8 3000 	ldr.w	r3, [r8]
 80104f6:	461c      	mov	r4, r3
 80104f8:	bb44      	cbnz	r4, 801054c <_malloc_r+0x88>
 80104fa:	4629      	mov	r1, r5
 80104fc:	4630      	mov	r0, r6
 80104fe:	f7ff ffbf 	bl	8010480 <sbrk_aligned>
 8010502:	1c43      	adds	r3, r0, #1
 8010504:	4604      	mov	r4, r0
 8010506:	d158      	bne.n	80105ba <_malloc_r+0xf6>
 8010508:	f8d8 4000 	ldr.w	r4, [r8]
 801050c:	4627      	mov	r7, r4
 801050e:	2f00      	cmp	r7, #0
 8010510:	d143      	bne.n	801059a <_malloc_r+0xd6>
 8010512:	2c00      	cmp	r4, #0
 8010514:	d04b      	beq.n	80105ae <_malloc_r+0xea>
 8010516:	6823      	ldr	r3, [r4, #0]
 8010518:	4639      	mov	r1, r7
 801051a:	4630      	mov	r0, r6
 801051c:	eb04 0903 	add.w	r9, r4, r3
 8010520:	f001 fe32 	bl	8012188 <_sbrk_r>
 8010524:	4581      	cmp	r9, r0
 8010526:	d142      	bne.n	80105ae <_malloc_r+0xea>
 8010528:	6821      	ldr	r1, [r4, #0]
 801052a:	1a6d      	subs	r5, r5, r1
 801052c:	4629      	mov	r1, r5
 801052e:	4630      	mov	r0, r6
 8010530:	f7ff ffa6 	bl	8010480 <sbrk_aligned>
 8010534:	3001      	adds	r0, #1
 8010536:	d03a      	beq.n	80105ae <_malloc_r+0xea>
 8010538:	6823      	ldr	r3, [r4, #0]
 801053a:	442b      	add	r3, r5
 801053c:	6023      	str	r3, [r4, #0]
 801053e:	f8d8 3000 	ldr.w	r3, [r8]
 8010542:	685a      	ldr	r2, [r3, #4]
 8010544:	bb62      	cbnz	r2, 80105a0 <_malloc_r+0xdc>
 8010546:	f8c8 7000 	str.w	r7, [r8]
 801054a:	e00f      	b.n	801056c <_malloc_r+0xa8>
 801054c:	6822      	ldr	r2, [r4, #0]
 801054e:	1b52      	subs	r2, r2, r5
 8010550:	d420      	bmi.n	8010594 <_malloc_r+0xd0>
 8010552:	2a0b      	cmp	r2, #11
 8010554:	d917      	bls.n	8010586 <_malloc_r+0xc2>
 8010556:	1961      	adds	r1, r4, r5
 8010558:	42a3      	cmp	r3, r4
 801055a:	6025      	str	r5, [r4, #0]
 801055c:	bf18      	it	ne
 801055e:	6059      	strne	r1, [r3, #4]
 8010560:	6863      	ldr	r3, [r4, #4]
 8010562:	bf08      	it	eq
 8010564:	f8c8 1000 	streq.w	r1, [r8]
 8010568:	5162      	str	r2, [r4, r5]
 801056a:	604b      	str	r3, [r1, #4]
 801056c:	4630      	mov	r0, r6
 801056e:	f000 f841 	bl	80105f4 <__malloc_unlock>
 8010572:	f104 000b 	add.w	r0, r4, #11
 8010576:	1d23      	adds	r3, r4, #4
 8010578:	f020 0007 	bic.w	r0, r0, #7
 801057c:	1ac2      	subs	r2, r0, r3
 801057e:	bf1c      	itt	ne
 8010580:	1a1b      	subne	r3, r3, r0
 8010582:	50a3      	strne	r3, [r4, r2]
 8010584:	e7af      	b.n	80104e6 <_malloc_r+0x22>
 8010586:	6862      	ldr	r2, [r4, #4]
 8010588:	42a3      	cmp	r3, r4
 801058a:	bf0c      	ite	eq
 801058c:	f8c8 2000 	streq.w	r2, [r8]
 8010590:	605a      	strne	r2, [r3, #4]
 8010592:	e7eb      	b.n	801056c <_malloc_r+0xa8>
 8010594:	4623      	mov	r3, r4
 8010596:	6864      	ldr	r4, [r4, #4]
 8010598:	e7ae      	b.n	80104f8 <_malloc_r+0x34>
 801059a:	463c      	mov	r4, r7
 801059c:	687f      	ldr	r7, [r7, #4]
 801059e:	e7b6      	b.n	801050e <_malloc_r+0x4a>
 80105a0:	461a      	mov	r2, r3
 80105a2:	685b      	ldr	r3, [r3, #4]
 80105a4:	42a3      	cmp	r3, r4
 80105a6:	d1fb      	bne.n	80105a0 <_malloc_r+0xdc>
 80105a8:	2300      	movs	r3, #0
 80105aa:	6053      	str	r3, [r2, #4]
 80105ac:	e7de      	b.n	801056c <_malloc_r+0xa8>
 80105ae:	230c      	movs	r3, #12
 80105b0:	6033      	str	r3, [r6, #0]
 80105b2:	4630      	mov	r0, r6
 80105b4:	f000 f81e 	bl	80105f4 <__malloc_unlock>
 80105b8:	e794      	b.n	80104e4 <_malloc_r+0x20>
 80105ba:	6005      	str	r5, [r0, #0]
 80105bc:	e7d6      	b.n	801056c <_malloc_r+0xa8>
 80105be:	bf00      	nop
 80105c0:	20006f68 	.word	0x20006f68

080105c4 <__ascii_mbtowc>:
 80105c4:	b082      	sub	sp, #8
 80105c6:	b901      	cbnz	r1, 80105ca <__ascii_mbtowc+0x6>
 80105c8:	a901      	add	r1, sp, #4
 80105ca:	b142      	cbz	r2, 80105de <__ascii_mbtowc+0x1a>
 80105cc:	b14b      	cbz	r3, 80105e2 <__ascii_mbtowc+0x1e>
 80105ce:	7813      	ldrb	r3, [r2, #0]
 80105d0:	600b      	str	r3, [r1, #0]
 80105d2:	7812      	ldrb	r2, [r2, #0]
 80105d4:	1e10      	subs	r0, r2, #0
 80105d6:	bf18      	it	ne
 80105d8:	2001      	movne	r0, #1
 80105da:	b002      	add	sp, #8
 80105dc:	4770      	bx	lr
 80105de:	4610      	mov	r0, r2
 80105e0:	e7fb      	b.n	80105da <__ascii_mbtowc+0x16>
 80105e2:	f06f 0001 	mvn.w	r0, #1
 80105e6:	e7f8      	b.n	80105da <__ascii_mbtowc+0x16>

080105e8 <__malloc_lock>:
 80105e8:	4801      	ldr	r0, [pc, #4]	@ (80105f0 <__malloc_lock+0x8>)
 80105ea:	f7fe bccf 	b.w	800ef8c <__retarget_lock_acquire_recursive>
 80105ee:	bf00      	nop
 80105f0:	20006f62 	.word	0x20006f62

080105f4 <__malloc_unlock>:
 80105f4:	4801      	ldr	r0, [pc, #4]	@ (80105fc <__malloc_unlock+0x8>)
 80105f6:	f7fe bccb 	b.w	800ef90 <__retarget_lock_release_recursive>
 80105fa:	bf00      	nop
 80105fc:	20006f62 	.word	0x20006f62

08010600 <_Balloc>:
 8010600:	b570      	push	{r4, r5, r6, lr}
 8010602:	69c6      	ldr	r6, [r0, #28]
 8010604:	4604      	mov	r4, r0
 8010606:	460d      	mov	r5, r1
 8010608:	b976      	cbnz	r6, 8010628 <_Balloc+0x28>
 801060a:	2010      	movs	r0, #16
 801060c:	f7ff ff28 	bl	8010460 <malloc>
 8010610:	4602      	mov	r2, r0
 8010612:	61e0      	str	r0, [r4, #28]
 8010614:	b920      	cbnz	r0, 8010620 <_Balloc+0x20>
 8010616:	4b18      	ldr	r3, [pc, #96]	@ (8010678 <_Balloc+0x78>)
 8010618:	4818      	ldr	r0, [pc, #96]	@ (801067c <_Balloc+0x7c>)
 801061a:	216b      	movs	r1, #107	@ 0x6b
 801061c:	f7fe fcd8 	bl	800efd0 <__assert_func>
 8010620:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010624:	6006      	str	r6, [r0, #0]
 8010626:	60c6      	str	r6, [r0, #12]
 8010628:	69e6      	ldr	r6, [r4, #28]
 801062a:	68f3      	ldr	r3, [r6, #12]
 801062c:	b183      	cbz	r3, 8010650 <_Balloc+0x50>
 801062e:	69e3      	ldr	r3, [r4, #28]
 8010630:	68db      	ldr	r3, [r3, #12]
 8010632:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010636:	b9b8      	cbnz	r0, 8010668 <_Balloc+0x68>
 8010638:	2101      	movs	r1, #1
 801063a:	fa01 f605 	lsl.w	r6, r1, r5
 801063e:	1d72      	adds	r2, r6, #5
 8010640:	0092      	lsls	r2, r2, #2
 8010642:	4620      	mov	r0, r4
 8010644:	f001 fdb7 	bl	80121b6 <_calloc_r>
 8010648:	b160      	cbz	r0, 8010664 <_Balloc+0x64>
 801064a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801064e:	e00e      	b.n	801066e <_Balloc+0x6e>
 8010650:	2221      	movs	r2, #33	@ 0x21
 8010652:	2104      	movs	r1, #4
 8010654:	4620      	mov	r0, r4
 8010656:	f001 fdae 	bl	80121b6 <_calloc_r>
 801065a:	69e3      	ldr	r3, [r4, #28]
 801065c:	60f0      	str	r0, [r6, #12]
 801065e:	68db      	ldr	r3, [r3, #12]
 8010660:	2b00      	cmp	r3, #0
 8010662:	d1e4      	bne.n	801062e <_Balloc+0x2e>
 8010664:	2000      	movs	r0, #0
 8010666:	bd70      	pop	{r4, r5, r6, pc}
 8010668:	6802      	ldr	r2, [r0, #0]
 801066a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801066e:	2300      	movs	r3, #0
 8010670:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010674:	e7f7      	b.n	8010666 <_Balloc+0x66>
 8010676:	bf00      	nop
 8010678:	08012db8 	.word	0x08012db8
 801067c:	08012fea 	.word	0x08012fea

08010680 <_Bfree>:
 8010680:	b570      	push	{r4, r5, r6, lr}
 8010682:	69c6      	ldr	r6, [r0, #28]
 8010684:	4605      	mov	r5, r0
 8010686:	460c      	mov	r4, r1
 8010688:	b976      	cbnz	r6, 80106a8 <_Bfree+0x28>
 801068a:	2010      	movs	r0, #16
 801068c:	f7ff fee8 	bl	8010460 <malloc>
 8010690:	4602      	mov	r2, r0
 8010692:	61e8      	str	r0, [r5, #28]
 8010694:	b920      	cbnz	r0, 80106a0 <_Bfree+0x20>
 8010696:	4b09      	ldr	r3, [pc, #36]	@ (80106bc <_Bfree+0x3c>)
 8010698:	4809      	ldr	r0, [pc, #36]	@ (80106c0 <_Bfree+0x40>)
 801069a:	218f      	movs	r1, #143	@ 0x8f
 801069c:	f7fe fc98 	bl	800efd0 <__assert_func>
 80106a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80106a4:	6006      	str	r6, [r0, #0]
 80106a6:	60c6      	str	r6, [r0, #12]
 80106a8:	b13c      	cbz	r4, 80106ba <_Bfree+0x3a>
 80106aa:	69eb      	ldr	r3, [r5, #28]
 80106ac:	6862      	ldr	r2, [r4, #4]
 80106ae:	68db      	ldr	r3, [r3, #12]
 80106b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80106b4:	6021      	str	r1, [r4, #0]
 80106b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80106ba:	bd70      	pop	{r4, r5, r6, pc}
 80106bc:	08012db8 	.word	0x08012db8
 80106c0:	08012fea 	.word	0x08012fea

080106c4 <__multadd>:
 80106c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106c8:	690d      	ldr	r5, [r1, #16]
 80106ca:	4607      	mov	r7, r0
 80106cc:	460c      	mov	r4, r1
 80106ce:	461e      	mov	r6, r3
 80106d0:	f101 0c14 	add.w	ip, r1, #20
 80106d4:	2000      	movs	r0, #0
 80106d6:	f8dc 3000 	ldr.w	r3, [ip]
 80106da:	b299      	uxth	r1, r3
 80106dc:	fb02 6101 	mla	r1, r2, r1, r6
 80106e0:	0c1e      	lsrs	r6, r3, #16
 80106e2:	0c0b      	lsrs	r3, r1, #16
 80106e4:	fb02 3306 	mla	r3, r2, r6, r3
 80106e8:	b289      	uxth	r1, r1
 80106ea:	3001      	adds	r0, #1
 80106ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80106f0:	4285      	cmp	r5, r0
 80106f2:	f84c 1b04 	str.w	r1, [ip], #4
 80106f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80106fa:	dcec      	bgt.n	80106d6 <__multadd+0x12>
 80106fc:	b30e      	cbz	r6, 8010742 <__multadd+0x7e>
 80106fe:	68a3      	ldr	r3, [r4, #8]
 8010700:	42ab      	cmp	r3, r5
 8010702:	dc19      	bgt.n	8010738 <__multadd+0x74>
 8010704:	6861      	ldr	r1, [r4, #4]
 8010706:	4638      	mov	r0, r7
 8010708:	3101      	adds	r1, #1
 801070a:	f7ff ff79 	bl	8010600 <_Balloc>
 801070e:	4680      	mov	r8, r0
 8010710:	b928      	cbnz	r0, 801071e <__multadd+0x5a>
 8010712:	4602      	mov	r2, r0
 8010714:	4b0c      	ldr	r3, [pc, #48]	@ (8010748 <__multadd+0x84>)
 8010716:	480d      	ldr	r0, [pc, #52]	@ (801074c <__multadd+0x88>)
 8010718:	21ba      	movs	r1, #186	@ 0xba
 801071a:	f7fe fc59 	bl	800efd0 <__assert_func>
 801071e:	6922      	ldr	r2, [r4, #16]
 8010720:	3202      	adds	r2, #2
 8010722:	f104 010c 	add.w	r1, r4, #12
 8010726:	0092      	lsls	r2, r2, #2
 8010728:	300c      	adds	r0, #12
 801072a:	f7fe fc3a 	bl	800efa2 <memcpy>
 801072e:	4621      	mov	r1, r4
 8010730:	4638      	mov	r0, r7
 8010732:	f7ff ffa5 	bl	8010680 <_Bfree>
 8010736:	4644      	mov	r4, r8
 8010738:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801073c:	3501      	adds	r5, #1
 801073e:	615e      	str	r6, [r3, #20]
 8010740:	6125      	str	r5, [r4, #16]
 8010742:	4620      	mov	r0, r4
 8010744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010748:	08012f79 	.word	0x08012f79
 801074c:	08012fea 	.word	0x08012fea

08010750 <__s2b>:
 8010750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010754:	460c      	mov	r4, r1
 8010756:	4615      	mov	r5, r2
 8010758:	461f      	mov	r7, r3
 801075a:	2209      	movs	r2, #9
 801075c:	3308      	adds	r3, #8
 801075e:	4606      	mov	r6, r0
 8010760:	fb93 f3f2 	sdiv	r3, r3, r2
 8010764:	2100      	movs	r1, #0
 8010766:	2201      	movs	r2, #1
 8010768:	429a      	cmp	r2, r3
 801076a:	db09      	blt.n	8010780 <__s2b+0x30>
 801076c:	4630      	mov	r0, r6
 801076e:	f7ff ff47 	bl	8010600 <_Balloc>
 8010772:	b940      	cbnz	r0, 8010786 <__s2b+0x36>
 8010774:	4602      	mov	r2, r0
 8010776:	4b19      	ldr	r3, [pc, #100]	@ (80107dc <__s2b+0x8c>)
 8010778:	4819      	ldr	r0, [pc, #100]	@ (80107e0 <__s2b+0x90>)
 801077a:	21d3      	movs	r1, #211	@ 0xd3
 801077c:	f7fe fc28 	bl	800efd0 <__assert_func>
 8010780:	0052      	lsls	r2, r2, #1
 8010782:	3101      	adds	r1, #1
 8010784:	e7f0      	b.n	8010768 <__s2b+0x18>
 8010786:	9b08      	ldr	r3, [sp, #32]
 8010788:	6143      	str	r3, [r0, #20]
 801078a:	2d09      	cmp	r5, #9
 801078c:	f04f 0301 	mov.w	r3, #1
 8010790:	6103      	str	r3, [r0, #16]
 8010792:	dd16      	ble.n	80107c2 <__s2b+0x72>
 8010794:	f104 0909 	add.w	r9, r4, #9
 8010798:	46c8      	mov	r8, r9
 801079a:	442c      	add	r4, r5
 801079c:	f818 3b01 	ldrb.w	r3, [r8], #1
 80107a0:	4601      	mov	r1, r0
 80107a2:	3b30      	subs	r3, #48	@ 0x30
 80107a4:	220a      	movs	r2, #10
 80107a6:	4630      	mov	r0, r6
 80107a8:	f7ff ff8c 	bl	80106c4 <__multadd>
 80107ac:	45a0      	cmp	r8, r4
 80107ae:	d1f5      	bne.n	801079c <__s2b+0x4c>
 80107b0:	f1a5 0408 	sub.w	r4, r5, #8
 80107b4:	444c      	add	r4, r9
 80107b6:	1b2d      	subs	r5, r5, r4
 80107b8:	1963      	adds	r3, r4, r5
 80107ba:	42bb      	cmp	r3, r7
 80107bc:	db04      	blt.n	80107c8 <__s2b+0x78>
 80107be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80107c2:	340a      	adds	r4, #10
 80107c4:	2509      	movs	r5, #9
 80107c6:	e7f6      	b.n	80107b6 <__s2b+0x66>
 80107c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80107cc:	4601      	mov	r1, r0
 80107ce:	3b30      	subs	r3, #48	@ 0x30
 80107d0:	220a      	movs	r2, #10
 80107d2:	4630      	mov	r0, r6
 80107d4:	f7ff ff76 	bl	80106c4 <__multadd>
 80107d8:	e7ee      	b.n	80107b8 <__s2b+0x68>
 80107da:	bf00      	nop
 80107dc:	08012f79 	.word	0x08012f79
 80107e0:	08012fea 	.word	0x08012fea

080107e4 <__hi0bits>:
 80107e4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80107e8:	4603      	mov	r3, r0
 80107ea:	bf36      	itet	cc
 80107ec:	0403      	lslcc	r3, r0, #16
 80107ee:	2000      	movcs	r0, #0
 80107f0:	2010      	movcc	r0, #16
 80107f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80107f6:	bf3c      	itt	cc
 80107f8:	021b      	lslcc	r3, r3, #8
 80107fa:	3008      	addcc	r0, #8
 80107fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010800:	bf3c      	itt	cc
 8010802:	011b      	lslcc	r3, r3, #4
 8010804:	3004      	addcc	r0, #4
 8010806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801080a:	bf3c      	itt	cc
 801080c:	009b      	lslcc	r3, r3, #2
 801080e:	3002      	addcc	r0, #2
 8010810:	2b00      	cmp	r3, #0
 8010812:	db05      	blt.n	8010820 <__hi0bits+0x3c>
 8010814:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010818:	f100 0001 	add.w	r0, r0, #1
 801081c:	bf08      	it	eq
 801081e:	2020      	moveq	r0, #32
 8010820:	4770      	bx	lr

08010822 <__lo0bits>:
 8010822:	6803      	ldr	r3, [r0, #0]
 8010824:	4602      	mov	r2, r0
 8010826:	f013 0007 	ands.w	r0, r3, #7
 801082a:	d00b      	beq.n	8010844 <__lo0bits+0x22>
 801082c:	07d9      	lsls	r1, r3, #31
 801082e:	d421      	bmi.n	8010874 <__lo0bits+0x52>
 8010830:	0798      	lsls	r0, r3, #30
 8010832:	bf49      	itett	mi
 8010834:	085b      	lsrmi	r3, r3, #1
 8010836:	089b      	lsrpl	r3, r3, #2
 8010838:	2001      	movmi	r0, #1
 801083a:	6013      	strmi	r3, [r2, #0]
 801083c:	bf5c      	itt	pl
 801083e:	6013      	strpl	r3, [r2, #0]
 8010840:	2002      	movpl	r0, #2
 8010842:	4770      	bx	lr
 8010844:	b299      	uxth	r1, r3
 8010846:	b909      	cbnz	r1, 801084c <__lo0bits+0x2a>
 8010848:	0c1b      	lsrs	r3, r3, #16
 801084a:	2010      	movs	r0, #16
 801084c:	b2d9      	uxtb	r1, r3
 801084e:	b909      	cbnz	r1, 8010854 <__lo0bits+0x32>
 8010850:	3008      	adds	r0, #8
 8010852:	0a1b      	lsrs	r3, r3, #8
 8010854:	0719      	lsls	r1, r3, #28
 8010856:	bf04      	itt	eq
 8010858:	091b      	lsreq	r3, r3, #4
 801085a:	3004      	addeq	r0, #4
 801085c:	0799      	lsls	r1, r3, #30
 801085e:	bf04      	itt	eq
 8010860:	089b      	lsreq	r3, r3, #2
 8010862:	3002      	addeq	r0, #2
 8010864:	07d9      	lsls	r1, r3, #31
 8010866:	d403      	bmi.n	8010870 <__lo0bits+0x4e>
 8010868:	085b      	lsrs	r3, r3, #1
 801086a:	f100 0001 	add.w	r0, r0, #1
 801086e:	d003      	beq.n	8010878 <__lo0bits+0x56>
 8010870:	6013      	str	r3, [r2, #0]
 8010872:	4770      	bx	lr
 8010874:	2000      	movs	r0, #0
 8010876:	4770      	bx	lr
 8010878:	2020      	movs	r0, #32
 801087a:	4770      	bx	lr

0801087c <__i2b>:
 801087c:	b510      	push	{r4, lr}
 801087e:	460c      	mov	r4, r1
 8010880:	2101      	movs	r1, #1
 8010882:	f7ff febd 	bl	8010600 <_Balloc>
 8010886:	4602      	mov	r2, r0
 8010888:	b928      	cbnz	r0, 8010896 <__i2b+0x1a>
 801088a:	4b05      	ldr	r3, [pc, #20]	@ (80108a0 <__i2b+0x24>)
 801088c:	4805      	ldr	r0, [pc, #20]	@ (80108a4 <__i2b+0x28>)
 801088e:	f240 1145 	movw	r1, #325	@ 0x145
 8010892:	f7fe fb9d 	bl	800efd0 <__assert_func>
 8010896:	2301      	movs	r3, #1
 8010898:	6144      	str	r4, [r0, #20]
 801089a:	6103      	str	r3, [r0, #16]
 801089c:	bd10      	pop	{r4, pc}
 801089e:	bf00      	nop
 80108a0:	08012f79 	.word	0x08012f79
 80108a4:	08012fea 	.word	0x08012fea

080108a8 <__multiply>:
 80108a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108ac:	4617      	mov	r7, r2
 80108ae:	690a      	ldr	r2, [r1, #16]
 80108b0:	693b      	ldr	r3, [r7, #16]
 80108b2:	429a      	cmp	r2, r3
 80108b4:	bfa8      	it	ge
 80108b6:	463b      	movge	r3, r7
 80108b8:	4689      	mov	r9, r1
 80108ba:	bfa4      	itt	ge
 80108bc:	460f      	movge	r7, r1
 80108be:	4699      	movge	r9, r3
 80108c0:	693d      	ldr	r5, [r7, #16]
 80108c2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80108c6:	68bb      	ldr	r3, [r7, #8]
 80108c8:	6879      	ldr	r1, [r7, #4]
 80108ca:	eb05 060a 	add.w	r6, r5, sl
 80108ce:	42b3      	cmp	r3, r6
 80108d0:	b085      	sub	sp, #20
 80108d2:	bfb8      	it	lt
 80108d4:	3101      	addlt	r1, #1
 80108d6:	f7ff fe93 	bl	8010600 <_Balloc>
 80108da:	b930      	cbnz	r0, 80108ea <__multiply+0x42>
 80108dc:	4602      	mov	r2, r0
 80108de:	4b41      	ldr	r3, [pc, #260]	@ (80109e4 <__multiply+0x13c>)
 80108e0:	4841      	ldr	r0, [pc, #260]	@ (80109e8 <__multiply+0x140>)
 80108e2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80108e6:	f7fe fb73 	bl	800efd0 <__assert_func>
 80108ea:	f100 0414 	add.w	r4, r0, #20
 80108ee:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80108f2:	4623      	mov	r3, r4
 80108f4:	2200      	movs	r2, #0
 80108f6:	4573      	cmp	r3, lr
 80108f8:	d320      	bcc.n	801093c <__multiply+0x94>
 80108fa:	f107 0814 	add.w	r8, r7, #20
 80108fe:	f109 0114 	add.w	r1, r9, #20
 8010902:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8010906:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801090a:	9302      	str	r3, [sp, #8]
 801090c:	1beb      	subs	r3, r5, r7
 801090e:	3b15      	subs	r3, #21
 8010910:	f023 0303 	bic.w	r3, r3, #3
 8010914:	3304      	adds	r3, #4
 8010916:	3715      	adds	r7, #21
 8010918:	42bd      	cmp	r5, r7
 801091a:	bf38      	it	cc
 801091c:	2304      	movcc	r3, #4
 801091e:	9301      	str	r3, [sp, #4]
 8010920:	9b02      	ldr	r3, [sp, #8]
 8010922:	9103      	str	r1, [sp, #12]
 8010924:	428b      	cmp	r3, r1
 8010926:	d80c      	bhi.n	8010942 <__multiply+0x9a>
 8010928:	2e00      	cmp	r6, #0
 801092a:	dd03      	ble.n	8010934 <__multiply+0x8c>
 801092c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010930:	2b00      	cmp	r3, #0
 8010932:	d055      	beq.n	80109e0 <__multiply+0x138>
 8010934:	6106      	str	r6, [r0, #16]
 8010936:	b005      	add	sp, #20
 8010938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801093c:	f843 2b04 	str.w	r2, [r3], #4
 8010940:	e7d9      	b.n	80108f6 <__multiply+0x4e>
 8010942:	f8b1 a000 	ldrh.w	sl, [r1]
 8010946:	f1ba 0f00 	cmp.w	sl, #0
 801094a:	d01f      	beq.n	801098c <__multiply+0xe4>
 801094c:	46c4      	mov	ip, r8
 801094e:	46a1      	mov	r9, r4
 8010950:	2700      	movs	r7, #0
 8010952:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010956:	f8d9 3000 	ldr.w	r3, [r9]
 801095a:	fa1f fb82 	uxth.w	fp, r2
 801095e:	b29b      	uxth	r3, r3
 8010960:	fb0a 330b 	mla	r3, sl, fp, r3
 8010964:	443b      	add	r3, r7
 8010966:	f8d9 7000 	ldr.w	r7, [r9]
 801096a:	0c12      	lsrs	r2, r2, #16
 801096c:	0c3f      	lsrs	r7, r7, #16
 801096e:	fb0a 7202 	mla	r2, sl, r2, r7
 8010972:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8010976:	b29b      	uxth	r3, r3
 8010978:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801097c:	4565      	cmp	r5, ip
 801097e:	f849 3b04 	str.w	r3, [r9], #4
 8010982:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8010986:	d8e4      	bhi.n	8010952 <__multiply+0xaa>
 8010988:	9b01      	ldr	r3, [sp, #4]
 801098a:	50e7      	str	r7, [r4, r3]
 801098c:	9b03      	ldr	r3, [sp, #12]
 801098e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010992:	3104      	adds	r1, #4
 8010994:	f1b9 0f00 	cmp.w	r9, #0
 8010998:	d020      	beq.n	80109dc <__multiply+0x134>
 801099a:	6823      	ldr	r3, [r4, #0]
 801099c:	4647      	mov	r7, r8
 801099e:	46a4      	mov	ip, r4
 80109a0:	f04f 0a00 	mov.w	sl, #0
 80109a4:	f8b7 b000 	ldrh.w	fp, [r7]
 80109a8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80109ac:	fb09 220b 	mla	r2, r9, fp, r2
 80109b0:	4452      	add	r2, sl
 80109b2:	b29b      	uxth	r3, r3
 80109b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80109b8:	f84c 3b04 	str.w	r3, [ip], #4
 80109bc:	f857 3b04 	ldr.w	r3, [r7], #4
 80109c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80109c4:	f8bc 3000 	ldrh.w	r3, [ip]
 80109c8:	fb09 330a 	mla	r3, r9, sl, r3
 80109cc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80109d0:	42bd      	cmp	r5, r7
 80109d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80109d6:	d8e5      	bhi.n	80109a4 <__multiply+0xfc>
 80109d8:	9a01      	ldr	r2, [sp, #4]
 80109da:	50a3      	str	r3, [r4, r2]
 80109dc:	3404      	adds	r4, #4
 80109de:	e79f      	b.n	8010920 <__multiply+0x78>
 80109e0:	3e01      	subs	r6, #1
 80109e2:	e7a1      	b.n	8010928 <__multiply+0x80>
 80109e4:	08012f79 	.word	0x08012f79
 80109e8:	08012fea 	.word	0x08012fea

080109ec <__pow5mult>:
 80109ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80109f0:	4615      	mov	r5, r2
 80109f2:	f012 0203 	ands.w	r2, r2, #3
 80109f6:	4607      	mov	r7, r0
 80109f8:	460e      	mov	r6, r1
 80109fa:	d007      	beq.n	8010a0c <__pow5mult+0x20>
 80109fc:	4c25      	ldr	r4, [pc, #148]	@ (8010a94 <__pow5mult+0xa8>)
 80109fe:	3a01      	subs	r2, #1
 8010a00:	2300      	movs	r3, #0
 8010a02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010a06:	f7ff fe5d 	bl	80106c4 <__multadd>
 8010a0a:	4606      	mov	r6, r0
 8010a0c:	10ad      	asrs	r5, r5, #2
 8010a0e:	d03d      	beq.n	8010a8c <__pow5mult+0xa0>
 8010a10:	69fc      	ldr	r4, [r7, #28]
 8010a12:	b97c      	cbnz	r4, 8010a34 <__pow5mult+0x48>
 8010a14:	2010      	movs	r0, #16
 8010a16:	f7ff fd23 	bl	8010460 <malloc>
 8010a1a:	4602      	mov	r2, r0
 8010a1c:	61f8      	str	r0, [r7, #28]
 8010a1e:	b928      	cbnz	r0, 8010a2c <__pow5mult+0x40>
 8010a20:	4b1d      	ldr	r3, [pc, #116]	@ (8010a98 <__pow5mult+0xac>)
 8010a22:	481e      	ldr	r0, [pc, #120]	@ (8010a9c <__pow5mult+0xb0>)
 8010a24:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010a28:	f7fe fad2 	bl	800efd0 <__assert_func>
 8010a2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010a30:	6004      	str	r4, [r0, #0]
 8010a32:	60c4      	str	r4, [r0, #12]
 8010a34:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010a38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010a3c:	b94c      	cbnz	r4, 8010a52 <__pow5mult+0x66>
 8010a3e:	f240 2171 	movw	r1, #625	@ 0x271
 8010a42:	4638      	mov	r0, r7
 8010a44:	f7ff ff1a 	bl	801087c <__i2b>
 8010a48:	2300      	movs	r3, #0
 8010a4a:	f8c8 0008 	str.w	r0, [r8, #8]
 8010a4e:	4604      	mov	r4, r0
 8010a50:	6003      	str	r3, [r0, #0]
 8010a52:	f04f 0900 	mov.w	r9, #0
 8010a56:	07eb      	lsls	r3, r5, #31
 8010a58:	d50a      	bpl.n	8010a70 <__pow5mult+0x84>
 8010a5a:	4631      	mov	r1, r6
 8010a5c:	4622      	mov	r2, r4
 8010a5e:	4638      	mov	r0, r7
 8010a60:	f7ff ff22 	bl	80108a8 <__multiply>
 8010a64:	4631      	mov	r1, r6
 8010a66:	4680      	mov	r8, r0
 8010a68:	4638      	mov	r0, r7
 8010a6a:	f7ff fe09 	bl	8010680 <_Bfree>
 8010a6e:	4646      	mov	r6, r8
 8010a70:	106d      	asrs	r5, r5, #1
 8010a72:	d00b      	beq.n	8010a8c <__pow5mult+0xa0>
 8010a74:	6820      	ldr	r0, [r4, #0]
 8010a76:	b938      	cbnz	r0, 8010a88 <__pow5mult+0x9c>
 8010a78:	4622      	mov	r2, r4
 8010a7a:	4621      	mov	r1, r4
 8010a7c:	4638      	mov	r0, r7
 8010a7e:	f7ff ff13 	bl	80108a8 <__multiply>
 8010a82:	6020      	str	r0, [r4, #0]
 8010a84:	f8c0 9000 	str.w	r9, [r0]
 8010a88:	4604      	mov	r4, r0
 8010a8a:	e7e4      	b.n	8010a56 <__pow5mult+0x6a>
 8010a8c:	4630      	mov	r0, r6
 8010a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010a92:	bf00      	nop
 8010a94:	080132fc 	.word	0x080132fc
 8010a98:	08012db8 	.word	0x08012db8
 8010a9c:	08012fea 	.word	0x08012fea

08010aa0 <__lshift>:
 8010aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010aa4:	460c      	mov	r4, r1
 8010aa6:	6849      	ldr	r1, [r1, #4]
 8010aa8:	6923      	ldr	r3, [r4, #16]
 8010aaa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010aae:	68a3      	ldr	r3, [r4, #8]
 8010ab0:	4607      	mov	r7, r0
 8010ab2:	4691      	mov	r9, r2
 8010ab4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010ab8:	f108 0601 	add.w	r6, r8, #1
 8010abc:	42b3      	cmp	r3, r6
 8010abe:	db0b      	blt.n	8010ad8 <__lshift+0x38>
 8010ac0:	4638      	mov	r0, r7
 8010ac2:	f7ff fd9d 	bl	8010600 <_Balloc>
 8010ac6:	4605      	mov	r5, r0
 8010ac8:	b948      	cbnz	r0, 8010ade <__lshift+0x3e>
 8010aca:	4602      	mov	r2, r0
 8010acc:	4b28      	ldr	r3, [pc, #160]	@ (8010b70 <__lshift+0xd0>)
 8010ace:	4829      	ldr	r0, [pc, #164]	@ (8010b74 <__lshift+0xd4>)
 8010ad0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010ad4:	f7fe fa7c 	bl	800efd0 <__assert_func>
 8010ad8:	3101      	adds	r1, #1
 8010ada:	005b      	lsls	r3, r3, #1
 8010adc:	e7ee      	b.n	8010abc <__lshift+0x1c>
 8010ade:	2300      	movs	r3, #0
 8010ae0:	f100 0114 	add.w	r1, r0, #20
 8010ae4:	f100 0210 	add.w	r2, r0, #16
 8010ae8:	4618      	mov	r0, r3
 8010aea:	4553      	cmp	r3, sl
 8010aec:	db33      	blt.n	8010b56 <__lshift+0xb6>
 8010aee:	6920      	ldr	r0, [r4, #16]
 8010af0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010af4:	f104 0314 	add.w	r3, r4, #20
 8010af8:	f019 091f 	ands.w	r9, r9, #31
 8010afc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010b00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010b04:	d02b      	beq.n	8010b5e <__lshift+0xbe>
 8010b06:	f1c9 0e20 	rsb	lr, r9, #32
 8010b0a:	468a      	mov	sl, r1
 8010b0c:	2200      	movs	r2, #0
 8010b0e:	6818      	ldr	r0, [r3, #0]
 8010b10:	fa00 f009 	lsl.w	r0, r0, r9
 8010b14:	4310      	orrs	r0, r2
 8010b16:	f84a 0b04 	str.w	r0, [sl], #4
 8010b1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b1e:	459c      	cmp	ip, r3
 8010b20:	fa22 f20e 	lsr.w	r2, r2, lr
 8010b24:	d8f3      	bhi.n	8010b0e <__lshift+0x6e>
 8010b26:	ebac 0304 	sub.w	r3, ip, r4
 8010b2a:	3b15      	subs	r3, #21
 8010b2c:	f023 0303 	bic.w	r3, r3, #3
 8010b30:	3304      	adds	r3, #4
 8010b32:	f104 0015 	add.w	r0, r4, #21
 8010b36:	4560      	cmp	r0, ip
 8010b38:	bf88      	it	hi
 8010b3a:	2304      	movhi	r3, #4
 8010b3c:	50ca      	str	r2, [r1, r3]
 8010b3e:	b10a      	cbz	r2, 8010b44 <__lshift+0xa4>
 8010b40:	f108 0602 	add.w	r6, r8, #2
 8010b44:	3e01      	subs	r6, #1
 8010b46:	4638      	mov	r0, r7
 8010b48:	612e      	str	r6, [r5, #16]
 8010b4a:	4621      	mov	r1, r4
 8010b4c:	f7ff fd98 	bl	8010680 <_Bfree>
 8010b50:	4628      	mov	r0, r5
 8010b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b56:	f842 0f04 	str.w	r0, [r2, #4]!
 8010b5a:	3301      	adds	r3, #1
 8010b5c:	e7c5      	b.n	8010aea <__lshift+0x4a>
 8010b5e:	3904      	subs	r1, #4
 8010b60:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b64:	f841 2f04 	str.w	r2, [r1, #4]!
 8010b68:	459c      	cmp	ip, r3
 8010b6a:	d8f9      	bhi.n	8010b60 <__lshift+0xc0>
 8010b6c:	e7ea      	b.n	8010b44 <__lshift+0xa4>
 8010b6e:	bf00      	nop
 8010b70:	08012f79 	.word	0x08012f79
 8010b74:	08012fea 	.word	0x08012fea

08010b78 <__mcmp>:
 8010b78:	690a      	ldr	r2, [r1, #16]
 8010b7a:	4603      	mov	r3, r0
 8010b7c:	6900      	ldr	r0, [r0, #16]
 8010b7e:	1a80      	subs	r0, r0, r2
 8010b80:	b530      	push	{r4, r5, lr}
 8010b82:	d10e      	bne.n	8010ba2 <__mcmp+0x2a>
 8010b84:	3314      	adds	r3, #20
 8010b86:	3114      	adds	r1, #20
 8010b88:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010b8c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010b90:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010b94:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010b98:	4295      	cmp	r5, r2
 8010b9a:	d003      	beq.n	8010ba4 <__mcmp+0x2c>
 8010b9c:	d205      	bcs.n	8010baa <__mcmp+0x32>
 8010b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8010ba2:	bd30      	pop	{r4, r5, pc}
 8010ba4:	42a3      	cmp	r3, r4
 8010ba6:	d3f3      	bcc.n	8010b90 <__mcmp+0x18>
 8010ba8:	e7fb      	b.n	8010ba2 <__mcmp+0x2a>
 8010baa:	2001      	movs	r0, #1
 8010bac:	e7f9      	b.n	8010ba2 <__mcmp+0x2a>
	...

08010bb0 <__mdiff>:
 8010bb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bb4:	4689      	mov	r9, r1
 8010bb6:	4606      	mov	r6, r0
 8010bb8:	4611      	mov	r1, r2
 8010bba:	4648      	mov	r0, r9
 8010bbc:	4614      	mov	r4, r2
 8010bbe:	f7ff ffdb 	bl	8010b78 <__mcmp>
 8010bc2:	1e05      	subs	r5, r0, #0
 8010bc4:	d112      	bne.n	8010bec <__mdiff+0x3c>
 8010bc6:	4629      	mov	r1, r5
 8010bc8:	4630      	mov	r0, r6
 8010bca:	f7ff fd19 	bl	8010600 <_Balloc>
 8010bce:	4602      	mov	r2, r0
 8010bd0:	b928      	cbnz	r0, 8010bde <__mdiff+0x2e>
 8010bd2:	4b3f      	ldr	r3, [pc, #252]	@ (8010cd0 <__mdiff+0x120>)
 8010bd4:	f240 2137 	movw	r1, #567	@ 0x237
 8010bd8:	483e      	ldr	r0, [pc, #248]	@ (8010cd4 <__mdiff+0x124>)
 8010bda:	f7fe f9f9 	bl	800efd0 <__assert_func>
 8010bde:	2301      	movs	r3, #1
 8010be0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010be4:	4610      	mov	r0, r2
 8010be6:	b003      	add	sp, #12
 8010be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bec:	bfbc      	itt	lt
 8010bee:	464b      	movlt	r3, r9
 8010bf0:	46a1      	movlt	r9, r4
 8010bf2:	4630      	mov	r0, r6
 8010bf4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010bf8:	bfba      	itte	lt
 8010bfa:	461c      	movlt	r4, r3
 8010bfc:	2501      	movlt	r5, #1
 8010bfe:	2500      	movge	r5, #0
 8010c00:	f7ff fcfe 	bl	8010600 <_Balloc>
 8010c04:	4602      	mov	r2, r0
 8010c06:	b918      	cbnz	r0, 8010c10 <__mdiff+0x60>
 8010c08:	4b31      	ldr	r3, [pc, #196]	@ (8010cd0 <__mdiff+0x120>)
 8010c0a:	f240 2145 	movw	r1, #581	@ 0x245
 8010c0e:	e7e3      	b.n	8010bd8 <__mdiff+0x28>
 8010c10:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010c14:	6926      	ldr	r6, [r4, #16]
 8010c16:	60c5      	str	r5, [r0, #12]
 8010c18:	f109 0310 	add.w	r3, r9, #16
 8010c1c:	f109 0514 	add.w	r5, r9, #20
 8010c20:	f104 0e14 	add.w	lr, r4, #20
 8010c24:	f100 0b14 	add.w	fp, r0, #20
 8010c28:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010c2c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8010c30:	9301      	str	r3, [sp, #4]
 8010c32:	46d9      	mov	r9, fp
 8010c34:	f04f 0c00 	mov.w	ip, #0
 8010c38:	9b01      	ldr	r3, [sp, #4]
 8010c3a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010c3e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010c42:	9301      	str	r3, [sp, #4]
 8010c44:	fa1f f38a 	uxth.w	r3, sl
 8010c48:	4619      	mov	r1, r3
 8010c4a:	b283      	uxth	r3, r0
 8010c4c:	1acb      	subs	r3, r1, r3
 8010c4e:	0c00      	lsrs	r0, r0, #16
 8010c50:	4463      	add	r3, ip
 8010c52:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010c56:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010c5a:	b29b      	uxth	r3, r3
 8010c5c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010c60:	4576      	cmp	r6, lr
 8010c62:	f849 3b04 	str.w	r3, [r9], #4
 8010c66:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010c6a:	d8e5      	bhi.n	8010c38 <__mdiff+0x88>
 8010c6c:	1b33      	subs	r3, r6, r4
 8010c6e:	3b15      	subs	r3, #21
 8010c70:	f023 0303 	bic.w	r3, r3, #3
 8010c74:	3415      	adds	r4, #21
 8010c76:	3304      	adds	r3, #4
 8010c78:	42a6      	cmp	r6, r4
 8010c7a:	bf38      	it	cc
 8010c7c:	2304      	movcc	r3, #4
 8010c7e:	441d      	add	r5, r3
 8010c80:	445b      	add	r3, fp
 8010c82:	461e      	mov	r6, r3
 8010c84:	462c      	mov	r4, r5
 8010c86:	4544      	cmp	r4, r8
 8010c88:	d30e      	bcc.n	8010ca8 <__mdiff+0xf8>
 8010c8a:	f108 0103 	add.w	r1, r8, #3
 8010c8e:	1b49      	subs	r1, r1, r5
 8010c90:	f021 0103 	bic.w	r1, r1, #3
 8010c94:	3d03      	subs	r5, #3
 8010c96:	45a8      	cmp	r8, r5
 8010c98:	bf38      	it	cc
 8010c9a:	2100      	movcc	r1, #0
 8010c9c:	440b      	add	r3, r1
 8010c9e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010ca2:	b191      	cbz	r1, 8010cca <__mdiff+0x11a>
 8010ca4:	6117      	str	r7, [r2, #16]
 8010ca6:	e79d      	b.n	8010be4 <__mdiff+0x34>
 8010ca8:	f854 1b04 	ldr.w	r1, [r4], #4
 8010cac:	46e6      	mov	lr, ip
 8010cae:	0c08      	lsrs	r0, r1, #16
 8010cb0:	fa1c fc81 	uxtah	ip, ip, r1
 8010cb4:	4471      	add	r1, lr
 8010cb6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010cba:	b289      	uxth	r1, r1
 8010cbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010cc0:	f846 1b04 	str.w	r1, [r6], #4
 8010cc4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010cc8:	e7dd      	b.n	8010c86 <__mdiff+0xd6>
 8010cca:	3f01      	subs	r7, #1
 8010ccc:	e7e7      	b.n	8010c9e <__mdiff+0xee>
 8010cce:	bf00      	nop
 8010cd0:	08012f79 	.word	0x08012f79
 8010cd4:	08012fea 	.word	0x08012fea

08010cd8 <__ulp>:
 8010cd8:	b082      	sub	sp, #8
 8010cda:	ed8d 0b00 	vstr	d0, [sp]
 8010cde:	9a01      	ldr	r2, [sp, #4]
 8010ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8010d20 <__ulp+0x48>)
 8010ce2:	4013      	ands	r3, r2
 8010ce4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	dc08      	bgt.n	8010cfe <__ulp+0x26>
 8010cec:	425b      	negs	r3, r3
 8010cee:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8010cf2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8010cf6:	da04      	bge.n	8010d02 <__ulp+0x2a>
 8010cf8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010cfc:	4113      	asrs	r3, r2
 8010cfe:	2200      	movs	r2, #0
 8010d00:	e008      	b.n	8010d14 <__ulp+0x3c>
 8010d02:	f1a2 0314 	sub.w	r3, r2, #20
 8010d06:	2b1e      	cmp	r3, #30
 8010d08:	bfda      	itte	le
 8010d0a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8010d0e:	40da      	lsrle	r2, r3
 8010d10:	2201      	movgt	r2, #1
 8010d12:	2300      	movs	r3, #0
 8010d14:	4619      	mov	r1, r3
 8010d16:	4610      	mov	r0, r2
 8010d18:	ec41 0b10 	vmov	d0, r0, r1
 8010d1c:	b002      	add	sp, #8
 8010d1e:	4770      	bx	lr
 8010d20:	7ff00000 	.word	0x7ff00000

08010d24 <__b2d>:
 8010d24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d28:	6906      	ldr	r6, [r0, #16]
 8010d2a:	f100 0814 	add.w	r8, r0, #20
 8010d2e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8010d32:	1f37      	subs	r7, r6, #4
 8010d34:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010d38:	4610      	mov	r0, r2
 8010d3a:	f7ff fd53 	bl	80107e4 <__hi0bits>
 8010d3e:	f1c0 0320 	rsb	r3, r0, #32
 8010d42:	280a      	cmp	r0, #10
 8010d44:	600b      	str	r3, [r1, #0]
 8010d46:	491b      	ldr	r1, [pc, #108]	@ (8010db4 <__b2d+0x90>)
 8010d48:	dc15      	bgt.n	8010d76 <__b2d+0x52>
 8010d4a:	f1c0 0c0b 	rsb	ip, r0, #11
 8010d4e:	fa22 f30c 	lsr.w	r3, r2, ip
 8010d52:	45b8      	cmp	r8, r7
 8010d54:	ea43 0501 	orr.w	r5, r3, r1
 8010d58:	bf34      	ite	cc
 8010d5a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010d5e:	2300      	movcs	r3, #0
 8010d60:	3015      	adds	r0, #21
 8010d62:	fa02 f000 	lsl.w	r0, r2, r0
 8010d66:	fa23 f30c 	lsr.w	r3, r3, ip
 8010d6a:	4303      	orrs	r3, r0
 8010d6c:	461c      	mov	r4, r3
 8010d6e:	ec45 4b10 	vmov	d0, r4, r5
 8010d72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d76:	45b8      	cmp	r8, r7
 8010d78:	bf3a      	itte	cc
 8010d7a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010d7e:	f1a6 0708 	subcc.w	r7, r6, #8
 8010d82:	2300      	movcs	r3, #0
 8010d84:	380b      	subs	r0, #11
 8010d86:	d012      	beq.n	8010dae <__b2d+0x8a>
 8010d88:	f1c0 0120 	rsb	r1, r0, #32
 8010d8c:	fa23 f401 	lsr.w	r4, r3, r1
 8010d90:	4082      	lsls	r2, r0
 8010d92:	4322      	orrs	r2, r4
 8010d94:	4547      	cmp	r7, r8
 8010d96:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8010d9a:	bf8c      	ite	hi
 8010d9c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010da0:	2200      	movls	r2, #0
 8010da2:	4083      	lsls	r3, r0
 8010da4:	40ca      	lsrs	r2, r1
 8010da6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8010daa:	4313      	orrs	r3, r2
 8010dac:	e7de      	b.n	8010d6c <__b2d+0x48>
 8010dae:	ea42 0501 	orr.w	r5, r2, r1
 8010db2:	e7db      	b.n	8010d6c <__b2d+0x48>
 8010db4:	3ff00000 	.word	0x3ff00000

08010db8 <__d2b>:
 8010db8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010dbc:	460f      	mov	r7, r1
 8010dbe:	2101      	movs	r1, #1
 8010dc0:	ec59 8b10 	vmov	r8, r9, d0
 8010dc4:	4616      	mov	r6, r2
 8010dc6:	f7ff fc1b 	bl	8010600 <_Balloc>
 8010dca:	4604      	mov	r4, r0
 8010dcc:	b930      	cbnz	r0, 8010ddc <__d2b+0x24>
 8010dce:	4602      	mov	r2, r0
 8010dd0:	4b23      	ldr	r3, [pc, #140]	@ (8010e60 <__d2b+0xa8>)
 8010dd2:	4824      	ldr	r0, [pc, #144]	@ (8010e64 <__d2b+0xac>)
 8010dd4:	f240 310f 	movw	r1, #783	@ 0x30f
 8010dd8:	f7fe f8fa 	bl	800efd0 <__assert_func>
 8010ddc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010de0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010de4:	b10d      	cbz	r5, 8010dea <__d2b+0x32>
 8010de6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010dea:	9301      	str	r3, [sp, #4]
 8010dec:	f1b8 0300 	subs.w	r3, r8, #0
 8010df0:	d023      	beq.n	8010e3a <__d2b+0x82>
 8010df2:	4668      	mov	r0, sp
 8010df4:	9300      	str	r3, [sp, #0]
 8010df6:	f7ff fd14 	bl	8010822 <__lo0bits>
 8010dfa:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010dfe:	b1d0      	cbz	r0, 8010e36 <__d2b+0x7e>
 8010e00:	f1c0 0320 	rsb	r3, r0, #32
 8010e04:	fa02 f303 	lsl.w	r3, r2, r3
 8010e08:	430b      	orrs	r3, r1
 8010e0a:	40c2      	lsrs	r2, r0
 8010e0c:	6163      	str	r3, [r4, #20]
 8010e0e:	9201      	str	r2, [sp, #4]
 8010e10:	9b01      	ldr	r3, [sp, #4]
 8010e12:	61a3      	str	r3, [r4, #24]
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	bf0c      	ite	eq
 8010e18:	2201      	moveq	r2, #1
 8010e1a:	2202      	movne	r2, #2
 8010e1c:	6122      	str	r2, [r4, #16]
 8010e1e:	b1a5      	cbz	r5, 8010e4a <__d2b+0x92>
 8010e20:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010e24:	4405      	add	r5, r0
 8010e26:	603d      	str	r5, [r7, #0]
 8010e28:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010e2c:	6030      	str	r0, [r6, #0]
 8010e2e:	4620      	mov	r0, r4
 8010e30:	b003      	add	sp, #12
 8010e32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010e36:	6161      	str	r1, [r4, #20]
 8010e38:	e7ea      	b.n	8010e10 <__d2b+0x58>
 8010e3a:	a801      	add	r0, sp, #4
 8010e3c:	f7ff fcf1 	bl	8010822 <__lo0bits>
 8010e40:	9b01      	ldr	r3, [sp, #4]
 8010e42:	6163      	str	r3, [r4, #20]
 8010e44:	3020      	adds	r0, #32
 8010e46:	2201      	movs	r2, #1
 8010e48:	e7e8      	b.n	8010e1c <__d2b+0x64>
 8010e4a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010e4e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010e52:	6038      	str	r0, [r7, #0]
 8010e54:	6918      	ldr	r0, [r3, #16]
 8010e56:	f7ff fcc5 	bl	80107e4 <__hi0bits>
 8010e5a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010e5e:	e7e5      	b.n	8010e2c <__d2b+0x74>
 8010e60:	08012f79 	.word	0x08012f79
 8010e64:	08012fea 	.word	0x08012fea

08010e68 <__ratio>:
 8010e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e6c:	b085      	sub	sp, #20
 8010e6e:	e9cd 1000 	strd	r1, r0, [sp]
 8010e72:	a902      	add	r1, sp, #8
 8010e74:	f7ff ff56 	bl	8010d24 <__b2d>
 8010e78:	9800      	ldr	r0, [sp, #0]
 8010e7a:	a903      	add	r1, sp, #12
 8010e7c:	ec55 4b10 	vmov	r4, r5, d0
 8010e80:	f7ff ff50 	bl	8010d24 <__b2d>
 8010e84:	9b01      	ldr	r3, [sp, #4]
 8010e86:	6919      	ldr	r1, [r3, #16]
 8010e88:	9b00      	ldr	r3, [sp, #0]
 8010e8a:	691b      	ldr	r3, [r3, #16]
 8010e8c:	1ac9      	subs	r1, r1, r3
 8010e8e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8010e92:	1a9b      	subs	r3, r3, r2
 8010e94:	ec5b ab10 	vmov	sl, fp, d0
 8010e98:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	bfce      	itee	gt
 8010ea0:	462a      	movgt	r2, r5
 8010ea2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010ea6:	465a      	movle	r2, fp
 8010ea8:	462f      	mov	r7, r5
 8010eaa:	46d9      	mov	r9, fp
 8010eac:	bfcc      	ite	gt
 8010eae:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8010eb2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8010eb6:	464b      	mov	r3, r9
 8010eb8:	4652      	mov	r2, sl
 8010eba:	4620      	mov	r0, r4
 8010ebc:	4639      	mov	r1, r7
 8010ebe:	f7ef fcdd 	bl	800087c <__aeabi_ddiv>
 8010ec2:	ec41 0b10 	vmov	d0, r0, r1
 8010ec6:	b005      	add	sp, #20
 8010ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010ecc <__copybits>:
 8010ecc:	3901      	subs	r1, #1
 8010ece:	b570      	push	{r4, r5, r6, lr}
 8010ed0:	1149      	asrs	r1, r1, #5
 8010ed2:	6914      	ldr	r4, [r2, #16]
 8010ed4:	3101      	adds	r1, #1
 8010ed6:	f102 0314 	add.w	r3, r2, #20
 8010eda:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010ede:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010ee2:	1f05      	subs	r5, r0, #4
 8010ee4:	42a3      	cmp	r3, r4
 8010ee6:	d30c      	bcc.n	8010f02 <__copybits+0x36>
 8010ee8:	1aa3      	subs	r3, r4, r2
 8010eea:	3b11      	subs	r3, #17
 8010eec:	f023 0303 	bic.w	r3, r3, #3
 8010ef0:	3211      	adds	r2, #17
 8010ef2:	42a2      	cmp	r2, r4
 8010ef4:	bf88      	it	hi
 8010ef6:	2300      	movhi	r3, #0
 8010ef8:	4418      	add	r0, r3
 8010efa:	2300      	movs	r3, #0
 8010efc:	4288      	cmp	r0, r1
 8010efe:	d305      	bcc.n	8010f0c <__copybits+0x40>
 8010f00:	bd70      	pop	{r4, r5, r6, pc}
 8010f02:	f853 6b04 	ldr.w	r6, [r3], #4
 8010f06:	f845 6f04 	str.w	r6, [r5, #4]!
 8010f0a:	e7eb      	b.n	8010ee4 <__copybits+0x18>
 8010f0c:	f840 3b04 	str.w	r3, [r0], #4
 8010f10:	e7f4      	b.n	8010efc <__copybits+0x30>

08010f12 <__any_on>:
 8010f12:	f100 0214 	add.w	r2, r0, #20
 8010f16:	6900      	ldr	r0, [r0, #16]
 8010f18:	114b      	asrs	r3, r1, #5
 8010f1a:	4298      	cmp	r0, r3
 8010f1c:	b510      	push	{r4, lr}
 8010f1e:	db11      	blt.n	8010f44 <__any_on+0x32>
 8010f20:	dd0a      	ble.n	8010f38 <__any_on+0x26>
 8010f22:	f011 011f 	ands.w	r1, r1, #31
 8010f26:	d007      	beq.n	8010f38 <__any_on+0x26>
 8010f28:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010f2c:	fa24 f001 	lsr.w	r0, r4, r1
 8010f30:	fa00 f101 	lsl.w	r1, r0, r1
 8010f34:	428c      	cmp	r4, r1
 8010f36:	d10b      	bne.n	8010f50 <__any_on+0x3e>
 8010f38:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010f3c:	4293      	cmp	r3, r2
 8010f3e:	d803      	bhi.n	8010f48 <__any_on+0x36>
 8010f40:	2000      	movs	r0, #0
 8010f42:	bd10      	pop	{r4, pc}
 8010f44:	4603      	mov	r3, r0
 8010f46:	e7f7      	b.n	8010f38 <__any_on+0x26>
 8010f48:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010f4c:	2900      	cmp	r1, #0
 8010f4e:	d0f5      	beq.n	8010f3c <__any_on+0x2a>
 8010f50:	2001      	movs	r0, #1
 8010f52:	e7f6      	b.n	8010f42 <__any_on+0x30>

08010f54 <_strtoul_l.isra.0>:
 8010f54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010f58:	4e34      	ldr	r6, [pc, #208]	@ (801102c <_strtoul_l.isra.0+0xd8>)
 8010f5a:	4686      	mov	lr, r0
 8010f5c:	460d      	mov	r5, r1
 8010f5e:	4628      	mov	r0, r5
 8010f60:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010f64:	5d37      	ldrb	r7, [r6, r4]
 8010f66:	f017 0708 	ands.w	r7, r7, #8
 8010f6a:	d1f8      	bne.n	8010f5e <_strtoul_l.isra.0+0xa>
 8010f6c:	2c2d      	cmp	r4, #45	@ 0x2d
 8010f6e:	d110      	bne.n	8010f92 <_strtoul_l.isra.0+0x3e>
 8010f70:	782c      	ldrb	r4, [r5, #0]
 8010f72:	2701      	movs	r7, #1
 8010f74:	1c85      	adds	r5, r0, #2
 8010f76:	f033 0010 	bics.w	r0, r3, #16
 8010f7a:	d115      	bne.n	8010fa8 <_strtoul_l.isra.0+0x54>
 8010f7c:	2c30      	cmp	r4, #48	@ 0x30
 8010f7e:	d10d      	bne.n	8010f9c <_strtoul_l.isra.0+0x48>
 8010f80:	7828      	ldrb	r0, [r5, #0]
 8010f82:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8010f86:	2858      	cmp	r0, #88	@ 0x58
 8010f88:	d108      	bne.n	8010f9c <_strtoul_l.isra.0+0x48>
 8010f8a:	786c      	ldrb	r4, [r5, #1]
 8010f8c:	3502      	adds	r5, #2
 8010f8e:	2310      	movs	r3, #16
 8010f90:	e00a      	b.n	8010fa8 <_strtoul_l.isra.0+0x54>
 8010f92:	2c2b      	cmp	r4, #43	@ 0x2b
 8010f94:	bf04      	itt	eq
 8010f96:	782c      	ldrbeq	r4, [r5, #0]
 8010f98:	1c85      	addeq	r5, r0, #2
 8010f9a:	e7ec      	b.n	8010f76 <_strtoul_l.isra.0+0x22>
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d1f6      	bne.n	8010f8e <_strtoul_l.isra.0+0x3a>
 8010fa0:	2c30      	cmp	r4, #48	@ 0x30
 8010fa2:	bf14      	ite	ne
 8010fa4:	230a      	movne	r3, #10
 8010fa6:	2308      	moveq	r3, #8
 8010fa8:	f04f 38ff 	mov.w	r8, #4294967295
 8010fac:	2600      	movs	r6, #0
 8010fae:	fbb8 f8f3 	udiv	r8, r8, r3
 8010fb2:	fb03 f908 	mul.w	r9, r3, r8
 8010fb6:	ea6f 0909 	mvn.w	r9, r9
 8010fba:	4630      	mov	r0, r6
 8010fbc:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8010fc0:	f1bc 0f09 	cmp.w	ip, #9
 8010fc4:	d810      	bhi.n	8010fe8 <_strtoul_l.isra.0+0x94>
 8010fc6:	4664      	mov	r4, ip
 8010fc8:	42a3      	cmp	r3, r4
 8010fca:	dd1e      	ble.n	801100a <_strtoul_l.isra.0+0xb6>
 8010fcc:	f1b6 3fff 	cmp.w	r6, #4294967295
 8010fd0:	d007      	beq.n	8010fe2 <_strtoul_l.isra.0+0x8e>
 8010fd2:	4580      	cmp	r8, r0
 8010fd4:	d316      	bcc.n	8011004 <_strtoul_l.isra.0+0xb0>
 8010fd6:	d101      	bne.n	8010fdc <_strtoul_l.isra.0+0x88>
 8010fd8:	45a1      	cmp	r9, r4
 8010fda:	db13      	blt.n	8011004 <_strtoul_l.isra.0+0xb0>
 8010fdc:	fb00 4003 	mla	r0, r0, r3, r4
 8010fe0:	2601      	movs	r6, #1
 8010fe2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010fe6:	e7e9      	b.n	8010fbc <_strtoul_l.isra.0+0x68>
 8010fe8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8010fec:	f1bc 0f19 	cmp.w	ip, #25
 8010ff0:	d801      	bhi.n	8010ff6 <_strtoul_l.isra.0+0xa2>
 8010ff2:	3c37      	subs	r4, #55	@ 0x37
 8010ff4:	e7e8      	b.n	8010fc8 <_strtoul_l.isra.0+0x74>
 8010ff6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8010ffa:	f1bc 0f19 	cmp.w	ip, #25
 8010ffe:	d804      	bhi.n	801100a <_strtoul_l.isra.0+0xb6>
 8011000:	3c57      	subs	r4, #87	@ 0x57
 8011002:	e7e1      	b.n	8010fc8 <_strtoul_l.isra.0+0x74>
 8011004:	f04f 36ff 	mov.w	r6, #4294967295
 8011008:	e7eb      	b.n	8010fe2 <_strtoul_l.isra.0+0x8e>
 801100a:	1c73      	adds	r3, r6, #1
 801100c:	d106      	bne.n	801101c <_strtoul_l.isra.0+0xc8>
 801100e:	2322      	movs	r3, #34	@ 0x22
 8011010:	f8ce 3000 	str.w	r3, [lr]
 8011014:	4630      	mov	r0, r6
 8011016:	b932      	cbnz	r2, 8011026 <_strtoul_l.isra.0+0xd2>
 8011018:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801101c:	b107      	cbz	r7, 8011020 <_strtoul_l.isra.0+0xcc>
 801101e:	4240      	negs	r0, r0
 8011020:	2a00      	cmp	r2, #0
 8011022:	d0f9      	beq.n	8011018 <_strtoul_l.isra.0+0xc4>
 8011024:	b106      	cbz	r6, 8011028 <_strtoul_l.isra.0+0xd4>
 8011026:	1e69      	subs	r1, r5, #1
 8011028:	6011      	str	r1, [r2, #0]
 801102a:	e7f5      	b.n	8011018 <_strtoul_l.isra.0+0xc4>
 801102c:	08013139 	.word	0x08013139

08011030 <_strtoul_r>:
 8011030:	f7ff bf90 	b.w	8010f54 <_strtoul_l.isra.0>

08011034 <strtoul>:
 8011034:	4613      	mov	r3, r2
 8011036:	460a      	mov	r2, r1
 8011038:	4601      	mov	r1, r0
 801103a:	4802      	ldr	r0, [pc, #8]	@ (8011044 <strtoul+0x10>)
 801103c:	6800      	ldr	r0, [r0, #0]
 801103e:	f7ff bf89 	b.w	8010f54 <_strtoul_l.isra.0>
 8011042:	bf00      	nop
 8011044:	200001a4 	.word	0x200001a4

08011048 <__ascii_wctomb>:
 8011048:	4603      	mov	r3, r0
 801104a:	4608      	mov	r0, r1
 801104c:	b141      	cbz	r1, 8011060 <__ascii_wctomb+0x18>
 801104e:	2aff      	cmp	r2, #255	@ 0xff
 8011050:	d904      	bls.n	801105c <__ascii_wctomb+0x14>
 8011052:	228a      	movs	r2, #138	@ 0x8a
 8011054:	601a      	str	r2, [r3, #0]
 8011056:	f04f 30ff 	mov.w	r0, #4294967295
 801105a:	4770      	bx	lr
 801105c:	700a      	strb	r2, [r1, #0]
 801105e:	2001      	movs	r0, #1
 8011060:	4770      	bx	lr

08011062 <__ssputs_r>:
 8011062:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011066:	688e      	ldr	r6, [r1, #8]
 8011068:	461f      	mov	r7, r3
 801106a:	42be      	cmp	r6, r7
 801106c:	680b      	ldr	r3, [r1, #0]
 801106e:	4682      	mov	sl, r0
 8011070:	460c      	mov	r4, r1
 8011072:	4690      	mov	r8, r2
 8011074:	d82d      	bhi.n	80110d2 <__ssputs_r+0x70>
 8011076:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801107a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801107e:	d026      	beq.n	80110ce <__ssputs_r+0x6c>
 8011080:	6965      	ldr	r5, [r4, #20]
 8011082:	6909      	ldr	r1, [r1, #16]
 8011084:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011088:	eba3 0901 	sub.w	r9, r3, r1
 801108c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011090:	1c7b      	adds	r3, r7, #1
 8011092:	444b      	add	r3, r9
 8011094:	106d      	asrs	r5, r5, #1
 8011096:	429d      	cmp	r5, r3
 8011098:	bf38      	it	cc
 801109a:	461d      	movcc	r5, r3
 801109c:	0553      	lsls	r3, r2, #21
 801109e:	d527      	bpl.n	80110f0 <__ssputs_r+0x8e>
 80110a0:	4629      	mov	r1, r5
 80110a2:	f7ff fa0f 	bl	80104c4 <_malloc_r>
 80110a6:	4606      	mov	r6, r0
 80110a8:	b360      	cbz	r0, 8011104 <__ssputs_r+0xa2>
 80110aa:	6921      	ldr	r1, [r4, #16]
 80110ac:	464a      	mov	r2, r9
 80110ae:	f7fd ff78 	bl	800efa2 <memcpy>
 80110b2:	89a3      	ldrh	r3, [r4, #12]
 80110b4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80110b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80110bc:	81a3      	strh	r3, [r4, #12]
 80110be:	6126      	str	r6, [r4, #16]
 80110c0:	6165      	str	r5, [r4, #20]
 80110c2:	444e      	add	r6, r9
 80110c4:	eba5 0509 	sub.w	r5, r5, r9
 80110c8:	6026      	str	r6, [r4, #0]
 80110ca:	60a5      	str	r5, [r4, #8]
 80110cc:	463e      	mov	r6, r7
 80110ce:	42be      	cmp	r6, r7
 80110d0:	d900      	bls.n	80110d4 <__ssputs_r+0x72>
 80110d2:	463e      	mov	r6, r7
 80110d4:	6820      	ldr	r0, [r4, #0]
 80110d6:	4632      	mov	r2, r6
 80110d8:	4641      	mov	r1, r8
 80110da:	f7fc ff51 	bl	800df80 <memmove>
 80110de:	68a3      	ldr	r3, [r4, #8]
 80110e0:	1b9b      	subs	r3, r3, r6
 80110e2:	60a3      	str	r3, [r4, #8]
 80110e4:	6823      	ldr	r3, [r4, #0]
 80110e6:	4433      	add	r3, r6
 80110e8:	6023      	str	r3, [r4, #0]
 80110ea:	2000      	movs	r0, #0
 80110ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110f0:	462a      	mov	r2, r5
 80110f2:	f001 f881 	bl	80121f8 <_realloc_r>
 80110f6:	4606      	mov	r6, r0
 80110f8:	2800      	cmp	r0, #0
 80110fa:	d1e0      	bne.n	80110be <__ssputs_r+0x5c>
 80110fc:	6921      	ldr	r1, [r4, #16]
 80110fe:	4650      	mov	r0, sl
 8011100:	f7fe fde6 	bl	800fcd0 <_free_r>
 8011104:	230c      	movs	r3, #12
 8011106:	f8ca 3000 	str.w	r3, [sl]
 801110a:	89a3      	ldrh	r3, [r4, #12]
 801110c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011110:	81a3      	strh	r3, [r4, #12]
 8011112:	f04f 30ff 	mov.w	r0, #4294967295
 8011116:	e7e9      	b.n	80110ec <__ssputs_r+0x8a>

08011118 <_svfiprintf_r>:
 8011118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801111c:	4698      	mov	r8, r3
 801111e:	898b      	ldrh	r3, [r1, #12]
 8011120:	061b      	lsls	r3, r3, #24
 8011122:	b09d      	sub	sp, #116	@ 0x74
 8011124:	4607      	mov	r7, r0
 8011126:	460d      	mov	r5, r1
 8011128:	4614      	mov	r4, r2
 801112a:	d510      	bpl.n	801114e <_svfiprintf_r+0x36>
 801112c:	690b      	ldr	r3, [r1, #16]
 801112e:	b973      	cbnz	r3, 801114e <_svfiprintf_r+0x36>
 8011130:	2140      	movs	r1, #64	@ 0x40
 8011132:	f7ff f9c7 	bl	80104c4 <_malloc_r>
 8011136:	6028      	str	r0, [r5, #0]
 8011138:	6128      	str	r0, [r5, #16]
 801113a:	b930      	cbnz	r0, 801114a <_svfiprintf_r+0x32>
 801113c:	230c      	movs	r3, #12
 801113e:	603b      	str	r3, [r7, #0]
 8011140:	f04f 30ff 	mov.w	r0, #4294967295
 8011144:	b01d      	add	sp, #116	@ 0x74
 8011146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801114a:	2340      	movs	r3, #64	@ 0x40
 801114c:	616b      	str	r3, [r5, #20]
 801114e:	2300      	movs	r3, #0
 8011150:	9309      	str	r3, [sp, #36]	@ 0x24
 8011152:	2320      	movs	r3, #32
 8011154:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011158:	f8cd 800c 	str.w	r8, [sp, #12]
 801115c:	2330      	movs	r3, #48	@ 0x30
 801115e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80112fc <_svfiprintf_r+0x1e4>
 8011162:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011166:	f04f 0901 	mov.w	r9, #1
 801116a:	4623      	mov	r3, r4
 801116c:	469a      	mov	sl, r3
 801116e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011172:	b10a      	cbz	r2, 8011178 <_svfiprintf_r+0x60>
 8011174:	2a25      	cmp	r2, #37	@ 0x25
 8011176:	d1f9      	bne.n	801116c <_svfiprintf_r+0x54>
 8011178:	ebba 0b04 	subs.w	fp, sl, r4
 801117c:	d00b      	beq.n	8011196 <_svfiprintf_r+0x7e>
 801117e:	465b      	mov	r3, fp
 8011180:	4622      	mov	r2, r4
 8011182:	4629      	mov	r1, r5
 8011184:	4638      	mov	r0, r7
 8011186:	f7ff ff6c 	bl	8011062 <__ssputs_r>
 801118a:	3001      	adds	r0, #1
 801118c:	f000 80a7 	beq.w	80112de <_svfiprintf_r+0x1c6>
 8011190:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011192:	445a      	add	r2, fp
 8011194:	9209      	str	r2, [sp, #36]	@ 0x24
 8011196:	f89a 3000 	ldrb.w	r3, [sl]
 801119a:	2b00      	cmp	r3, #0
 801119c:	f000 809f 	beq.w	80112de <_svfiprintf_r+0x1c6>
 80111a0:	2300      	movs	r3, #0
 80111a2:	f04f 32ff 	mov.w	r2, #4294967295
 80111a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80111aa:	f10a 0a01 	add.w	sl, sl, #1
 80111ae:	9304      	str	r3, [sp, #16]
 80111b0:	9307      	str	r3, [sp, #28]
 80111b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80111b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80111b8:	4654      	mov	r4, sl
 80111ba:	2205      	movs	r2, #5
 80111bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80111c0:	484e      	ldr	r0, [pc, #312]	@ (80112fc <_svfiprintf_r+0x1e4>)
 80111c2:	f7ef f81d 	bl	8000200 <memchr>
 80111c6:	9a04      	ldr	r2, [sp, #16]
 80111c8:	b9d8      	cbnz	r0, 8011202 <_svfiprintf_r+0xea>
 80111ca:	06d0      	lsls	r0, r2, #27
 80111cc:	bf44      	itt	mi
 80111ce:	2320      	movmi	r3, #32
 80111d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80111d4:	0711      	lsls	r1, r2, #28
 80111d6:	bf44      	itt	mi
 80111d8:	232b      	movmi	r3, #43	@ 0x2b
 80111da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80111de:	f89a 3000 	ldrb.w	r3, [sl]
 80111e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80111e4:	d015      	beq.n	8011212 <_svfiprintf_r+0xfa>
 80111e6:	9a07      	ldr	r2, [sp, #28]
 80111e8:	4654      	mov	r4, sl
 80111ea:	2000      	movs	r0, #0
 80111ec:	f04f 0c0a 	mov.w	ip, #10
 80111f0:	4621      	mov	r1, r4
 80111f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80111f6:	3b30      	subs	r3, #48	@ 0x30
 80111f8:	2b09      	cmp	r3, #9
 80111fa:	d94b      	bls.n	8011294 <_svfiprintf_r+0x17c>
 80111fc:	b1b0      	cbz	r0, 801122c <_svfiprintf_r+0x114>
 80111fe:	9207      	str	r2, [sp, #28]
 8011200:	e014      	b.n	801122c <_svfiprintf_r+0x114>
 8011202:	eba0 0308 	sub.w	r3, r0, r8
 8011206:	fa09 f303 	lsl.w	r3, r9, r3
 801120a:	4313      	orrs	r3, r2
 801120c:	9304      	str	r3, [sp, #16]
 801120e:	46a2      	mov	sl, r4
 8011210:	e7d2      	b.n	80111b8 <_svfiprintf_r+0xa0>
 8011212:	9b03      	ldr	r3, [sp, #12]
 8011214:	1d19      	adds	r1, r3, #4
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	9103      	str	r1, [sp, #12]
 801121a:	2b00      	cmp	r3, #0
 801121c:	bfbb      	ittet	lt
 801121e:	425b      	neglt	r3, r3
 8011220:	f042 0202 	orrlt.w	r2, r2, #2
 8011224:	9307      	strge	r3, [sp, #28]
 8011226:	9307      	strlt	r3, [sp, #28]
 8011228:	bfb8      	it	lt
 801122a:	9204      	strlt	r2, [sp, #16]
 801122c:	7823      	ldrb	r3, [r4, #0]
 801122e:	2b2e      	cmp	r3, #46	@ 0x2e
 8011230:	d10a      	bne.n	8011248 <_svfiprintf_r+0x130>
 8011232:	7863      	ldrb	r3, [r4, #1]
 8011234:	2b2a      	cmp	r3, #42	@ 0x2a
 8011236:	d132      	bne.n	801129e <_svfiprintf_r+0x186>
 8011238:	9b03      	ldr	r3, [sp, #12]
 801123a:	1d1a      	adds	r2, r3, #4
 801123c:	681b      	ldr	r3, [r3, #0]
 801123e:	9203      	str	r2, [sp, #12]
 8011240:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011244:	3402      	adds	r4, #2
 8011246:	9305      	str	r3, [sp, #20]
 8011248:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801130c <_svfiprintf_r+0x1f4>
 801124c:	7821      	ldrb	r1, [r4, #0]
 801124e:	2203      	movs	r2, #3
 8011250:	4650      	mov	r0, sl
 8011252:	f7ee ffd5 	bl	8000200 <memchr>
 8011256:	b138      	cbz	r0, 8011268 <_svfiprintf_r+0x150>
 8011258:	9b04      	ldr	r3, [sp, #16]
 801125a:	eba0 000a 	sub.w	r0, r0, sl
 801125e:	2240      	movs	r2, #64	@ 0x40
 8011260:	4082      	lsls	r2, r0
 8011262:	4313      	orrs	r3, r2
 8011264:	3401      	adds	r4, #1
 8011266:	9304      	str	r3, [sp, #16]
 8011268:	f814 1b01 	ldrb.w	r1, [r4], #1
 801126c:	4824      	ldr	r0, [pc, #144]	@ (8011300 <_svfiprintf_r+0x1e8>)
 801126e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011272:	2206      	movs	r2, #6
 8011274:	f7ee ffc4 	bl	8000200 <memchr>
 8011278:	2800      	cmp	r0, #0
 801127a:	d036      	beq.n	80112ea <_svfiprintf_r+0x1d2>
 801127c:	4b21      	ldr	r3, [pc, #132]	@ (8011304 <_svfiprintf_r+0x1ec>)
 801127e:	bb1b      	cbnz	r3, 80112c8 <_svfiprintf_r+0x1b0>
 8011280:	9b03      	ldr	r3, [sp, #12]
 8011282:	3307      	adds	r3, #7
 8011284:	f023 0307 	bic.w	r3, r3, #7
 8011288:	3308      	adds	r3, #8
 801128a:	9303      	str	r3, [sp, #12]
 801128c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801128e:	4433      	add	r3, r6
 8011290:	9309      	str	r3, [sp, #36]	@ 0x24
 8011292:	e76a      	b.n	801116a <_svfiprintf_r+0x52>
 8011294:	fb0c 3202 	mla	r2, ip, r2, r3
 8011298:	460c      	mov	r4, r1
 801129a:	2001      	movs	r0, #1
 801129c:	e7a8      	b.n	80111f0 <_svfiprintf_r+0xd8>
 801129e:	2300      	movs	r3, #0
 80112a0:	3401      	adds	r4, #1
 80112a2:	9305      	str	r3, [sp, #20]
 80112a4:	4619      	mov	r1, r3
 80112a6:	f04f 0c0a 	mov.w	ip, #10
 80112aa:	4620      	mov	r0, r4
 80112ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80112b0:	3a30      	subs	r2, #48	@ 0x30
 80112b2:	2a09      	cmp	r2, #9
 80112b4:	d903      	bls.n	80112be <_svfiprintf_r+0x1a6>
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d0c6      	beq.n	8011248 <_svfiprintf_r+0x130>
 80112ba:	9105      	str	r1, [sp, #20]
 80112bc:	e7c4      	b.n	8011248 <_svfiprintf_r+0x130>
 80112be:	fb0c 2101 	mla	r1, ip, r1, r2
 80112c2:	4604      	mov	r4, r0
 80112c4:	2301      	movs	r3, #1
 80112c6:	e7f0      	b.n	80112aa <_svfiprintf_r+0x192>
 80112c8:	ab03      	add	r3, sp, #12
 80112ca:	9300      	str	r3, [sp, #0]
 80112cc:	462a      	mov	r2, r5
 80112ce:	4b0e      	ldr	r3, [pc, #56]	@ (8011308 <_svfiprintf_r+0x1f0>)
 80112d0:	a904      	add	r1, sp, #16
 80112d2:	4638      	mov	r0, r7
 80112d4:	f7fb fff6 	bl	800d2c4 <_printf_float>
 80112d8:	1c42      	adds	r2, r0, #1
 80112da:	4606      	mov	r6, r0
 80112dc:	d1d6      	bne.n	801128c <_svfiprintf_r+0x174>
 80112de:	89ab      	ldrh	r3, [r5, #12]
 80112e0:	065b      	lsls	r3, r3, #25
 80112e2:	f53f af2d 	bmi.w	8011140 <_svfiprintf_r+0x28>
 80112e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80112e8:	e72c      	b.n	8011144 <_svfiprintf_r+0x2c>
 80112ea:	ab03      	add	r3, sp, #12
 80112ec:	9300      	str	r3, [sp, #0]
 80112ee:	462a      	mov	r2, r5
 80112f0:	4b05      	ldr	r3, [pc, #20]	@ (8011308 <_svfiprintf_r+0x1f0>)
 80112f2:	a904      	add	r1, sp, #16
 80112f4:	4638      	mov	r0, r7
 80112f6:	f7fc fa7d 	bl	800d7f4 <_printf_i>
 80112fa:	e7ed      	b.n	80112d8 <_svfiprintf_r+0x1c0>
 80112fc:	08013043 	.word	0x08013043
 8011300:	0801304d 	.word	0x0801304d
 8011304:	0800d2c5 	.word	0x0800d2c5
 8011308:	08011063 	.word	0x08011063
 801130c:	08013049 	.word	0x08013049

08011310 <_sungetc_r>:
 8011310:	b538      	push	{r3, r4, r5, lr}
 8011312:	1c4b      	adds	r3, r1, #1
 8011314:	4614      	mov	r4, r2
 8011316:	d103      	bne.n	8011320 <_sungetc_r+0x10>
 8011318:	f04f 35ff 	mov.w	r5, #4294967295
 801131c:	4628      	mov	r0, r5
 801131e:	bd38      	pop	{r3, r4, r5, pc}
 8011320:	8993      	ldrh	r3, [r2, #12]
 8011322:	f023 0320 	bic.w	r3, r3, #32
 8011326:	8193      	strh	r3, [r2, #12]
 8011328:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801132a:	6852      	ldr	r2, [r2, #4]
 801132c:	b2cd      	uxtb	r5, r1
 801132e:	b18b      	cbz	r3, 8011354 <_sungetc_r+0x44>
 8011330:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8011332:	4293      	cmp	r3, r2
 8011334:	dd08      	ble.n	8011348 <_sungetc_r+0x38>
 8011336:	6823      	ldr	r3, [r4, #0]
 8011338:	1e5a      	subs	r2, r3, #1
 801133a:	6022      	str	r2, [r4, #0]
 801133c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8011340:	6863      	ldr	r3, [r4, #4]
 8011342:	3301      	adds	r3, #1
 8011344:	6063      	str	r3, [r4, #4]
 8011346:	e7e9      	b.n	801131c <_sungetc_r+0xc>
 8011348:	4621      	mov	r1, r4
 801134a:	f000 fdce 	bl	8011eea <__submore>
 801134e:	2800      	cmp	r0, #0
 8011350:	d0f1      	beq.n	8011336 <_sungetc_r+0x26>
 8011352:	e7e1      	b.n	8011318 <_sungetc_r+0x8>
 8011354:	6921      	ldr	r1, [r4, #16]
 8011356:	6823      	ldr	r3, [r4, #0]
 8011358:	b151      	cbz	r1, 8011370 <_sungetc_r+0x60>
 801135a:	4299      	cmp	r1, r3
 801135c:	d208      	bcs.n	8011370 <_sungetc_r+0x60>
 801135e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8011362:	42a9      	cmp	r1, r5
 8011364:	d104      	bne.n	8011370 <_sungetc_r+0x60>
 8011366:	3b01      	subs	r3, #1
 8011368:	3201      	adds	r2, #1
 801136a:	6023      	str	r3, [r4, #0]
 801136c:	6062      	str	r2, [r4, #4]
 801136e:	e7d5      	b.n	801131c <_sungetc_r+0xc>
 8011370:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8011374:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011378:	6363      	str	r3, [r4, #52]	@ 0x34
 801137a:	2303      	movs	r3, #3
 801137c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801137e:	4623      	mov	r3, r4
 8011380:	f803 5f46 	strb.w	r5, [r3, #70]!
 8011384:	6023      	str	r3, [r4, #0]
 8011386:	2301      	movs	r3, #1
 8011388:	e7dc      	b.n	8011344 <_sungetc_r+0x34>

0801138a <__ssrefill_r>:
 801138a:	b510      	push	{r4, lr}
 801138c:	460c      	mov	r4, r1
 801138e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8011390:	b169      	cbz	r1, 80113ae <__ssrefill_r+0x24>
 8011392:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011396:	4299      	cmp	r1, r3
 8011398:	d001      	beq.n	801139e <__ssrefill_r+0x14>
 801139a:	f7fe fc99 	bl	800fcd0 <_free_r>
 801139e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80113a0:	6063      	str	r3, [r4, #4]
 80113a2:	2000      	movs	r0, #0
 80113a4:	6360      	str	r0, [r4, #52]	@ 0x34
 80113a6:	b113      	cbz	r3, 80113ae <__ssrefill_r+0x24>
 80113a8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80113aa:	6023      	str	r3, [r4, #0]
 80113ac:	bd10      	pop	{r4, pc}
 80113ae:	6923      	ldr	r3, [r4, #16]
 80113b0:	6023      	str	r3, [r4, #0]
 80113b2:	2300      	movs	r3, #0
 80113b4:	6063      	str	r3, [r4, #4]
 80113b6:	89a3      	ldrh	r3, [r4, #12]
 80113b8:	f043 0320 	orr.w	r3, r3, #32
 80113bc:	81a3      	strh	r3, [r4, #12]
 80113be:	f04f 30ff 	mov.w	r0, #4294967295
 80113c2:	e7f3      	b.n	80113ac <__ssrefill_r+0x22>

080113c4 <__ssvfiscanf_r>:
 80113c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113c8:	460c      	mov	r4, r1
 80113ca:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80113ce:	2100      	movs	r1, #0
 80113d0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80113d4:	49a6      	ldr	r1, [pc, #664]	@ (8011670 <__ssvfiscanf_r+0x2ac>)
 80113d6:	91a0      	str	r1, [sp, #640]	@ 0x280
 80113d8:	f10d 0804 	add.w	r8, sp, #4
 80113dc:	49a5      	ldr	r1, [pc, #660]	@ (8011674 <__ssvfiscanf_r+0x2b0>)
 80113de:	4fa6      	ldr	r7, [pc, #664]	@ (8011678 <__ssvfiscanf_r+0x2b4>)
 80113e0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80113e4:	4606      	mov	r6, r0
 80113e6:	91a1      	str	r1, [sp, #644]	@ 0x284
 80113e8:	9300      	str	r3, [sp, #0]
 80113ea:	f892 9000 	ldrb.w	r9, [r2]
 80113ee:	f1b9 0f00 	cmp.w	r9, #0
 80113f2:	f000 8158 	beq.w	80116a6 <__ssvfiscanf_r+0x2e2>
 80113f6:	f817 3009 	ldrb.w	r3, [r7, r9]
 80113fa:	f013 0308 	ands.w	r3, r3, #8
 80113fe:	f102 0501 	add.w	r5, r2, #1
 8011402:	d019      	beq.n	8011438 <__ssvfiscanf_r+0x74>
 8011404:	6863      	ldr	r3, [r4, #4]
 8011406:	2b00      	cmp	r3, #0
 8011408:	dd0f      	ble.n	801142a <__ssvfiscanf_r+0x66>
 801140a:	6823      	ldr	r3, [r4, #0]
 801140c:	781a      	ldrb	r2, [r3, #0]
 801140e:	5cba      	ldrb	r2, [r7, r2]
 8011410:	0712      	lsls	r2, r2, #28
 8011412:	d401      	bmi.n	8011418 <__ssvfiscanf_r+0x54>
 8011414:	462a      	mov	r2, r5
 8011416:	e7e8      	b.n	80113ea <__ssvfiscanf_r+0x26>
 8011418:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801141a:	3201      	adds	r2, #1
 801141c:	9245      	str	r2, [sp, #276]	@ 0x114
 801141e:	6862      	ldr	r2, [r4, #4]
 8011420:	3301      	adds	r3, #1
 8011422:	3a01      	subs	r2, #1
 8011424:	6062      	str	r2, [r4, #4]
 8011426:	6023      	str	r3, [r4, #0]
 8011428:	e7ec      	b.n	8011404 <__ssvfiscanf_r+0x40>
 801142a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801142c:	4621      	mov	r1, r4
 801142e:	4630      	mov	r0, r6
 8011430:	4798      	blx	r3
 8011432:	2800      	cmp	r0, #0
 8011434:	d0e9      	beq.n	801140a <__ssvfiscanf_r+0x46>
 8011436:	e7ed      	b.n	8011414 <__ssvfiscanf_r+0x50>
 8011438:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801143c:	f040 8085 	bne.w	801154a <__ssvfiscanf_r+0x186>
 8011440:	9341      	str	r3, [sp, #260]	@ 0x104
 8011442:	9343      	str	r3, [sp, #268]	@ 0x10c
 8011444:	7853      	ldrb	r3, [r2, #1]
 8011446:	2b2a      	cmp	r3, #42	@ 0x2a
 8011448:	bf02      	ittt	eq
 801144a:	2310      	moveq	r3, #16
 801144c:	1c95      	addeq	r5, r2, #2
 801144e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8011450:	220a      	movs	r2, #10
 8011452:	46aa      	mov	sl, r5
 8011454:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8011458:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801145c:	2b09      	cmp	r3, #9
 801145e:	d91e      	bls.n	801149e <__ssvfiscanf_r+0xda>
 8011460:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801167c <__ssvfiscanf_r+0x2b8>
 8011464:	2203      	movs	r2, #3
 8011466:	4658      	mov	r0, fp
 8011468:	f7ee feca 	bl	8000200 <memchr>
 801146c:	b138      	cbz	r0, 801147e <__ssvfiscanf_r+0xba>
 801146e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8011470:	eba0 000b 	sub.w	r0, r0, fp
 8011474:	2301      	movs	r3, #1
 8011476:	4083      	lsls	r3, r0
 8011478:	4313      	orrs	r3, r2
 801147a:	9341      	str	r3, [sp, #260]	@ 0x104
 801147c:	4655      	mov	r5, sl
 801147e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011482:	2b78      	cmp	r3, #120	@ 0x78
 8011484:	d806      	bhi.n	8011494 <__ssvfiscanf_r+0xd0>
 8011486:	2b57      	cmp	r3, #87	@ 0x57
 8011488:	d810      	bhi.n	80114ac <__ssvfiscanf_r+0xe8>
 801148a:	2b25      	cmp	r3, #37	@ 0x25
 801148c:	d05d      	beq.n	801154a <__ssvfiscanf_r+0x186>
 801148e:	d857      	bhi.n	8011540 <__ssvfiscanf_r+0x17c>
 8011490:	2b00      	cmp	r3, #0
 8011492:	d075      	beq.n	8011580 <__ssvfiscanf_r+0x1bc>
 8011494:	2303      	movs	r3, #3
 8011496:	9347      	str	r3, [sp, #284]	@ 0x11c
 8011498:	230a      	movs	r3, #10
 801149a:	9342      	str	r3, [sp, #264]	@ 0x108
 801149c:	e088      	b.n	80115b0 <__ssvfiscanf_r+0x1ec>
 801149e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80114a0:	fb02 1103 	mla	r1, r2, r3, r1
 80114a4:	3930      	subs	r1, #48	@ 0x30
 80114a6:	9143      	str	r1, [sp, #268]	@ 0x10c
 80114a8:	4655      	mov	r5, sl
 80114aa:	e7d2      	b.n	8011452 <__ssvfiscanf_r+0x8e>
 80114ac:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80114b0:	2a20      	cmp	r2, #32
 80114b2:	d8ef      	bhi.n	8011494 <__ssvfiscanf_r+0xd0>
 80114b4:	a101      	add	r1, pc, #4	@ (adr r1, 80114bc <__ssvfiscanf_r+0xf8>)
 80114b6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80114ba:	bf00      	nop
 80114bc:	0801158f 	.word	0x0801158f
 80114c0:	08011495 	.word	0x08011495
 80114c4:	08011495 	.word	0x08011495
 80114c8:	080115e9 	.word	0x080115e9
 80114cc:	08011495 	.word	0x08011495
 80114d0:	08011495 	.word	0x08011495
 80114d4:	08011495 	.word	0x08011495
 80114d8:	08011495 	.word	0x08011495
 80114dc:	08011495 	.word	0x08011495
 80114e0:	08011495 	.word	0x08011495
 80114e4:	08011495 	.word	0x08011495
 80114e8:	080115ff 	.word	0x080115ff
 80114ec:	080115e5 	.word	0x080115e5
 80114f0:	08011547 	.word	0x08011547
 80114f4:	08011547 	.word	0x08011547
 80114f8:	08011547 	.word	0x08011547
 80114fc:	08011495 	.word	0x08011495
 8011500:	080115a1 	.word	0x080115a1
 8011504:	08011495 	.word	0x08011495
 8011508:	08011495 	.word	0x08011495
 801150c:	08011495 	.word	0x08011495
 8011510:	08011495 	.word	0x08011495
 8011514:	0801160f 	.word	0x0801160f
 8011518:	080115a9 	.word	0x080115a9
 801151c:	08011587 	.word	0x08011587
 8011520:	08011495 	.word	0x08011495
 8011524:	08011495 	.word	0x08011495
 8011528:	0801160b 	.word	0x0801160b
 801152c:	08011495 	.word	0x08011495
 8011530:	080115e5 	.word	0x080115e5
 8011534:	08011495 	.word	0x08011495
 8011538:	08011495 	.word	0x08011495
 801153c:	0801158f 	.word	0x0801158f
 8011540:	3b45      	subs	r3, #69	@ 0x45
 8011542:	2b02      	cmp	r3, #2
 8011544:	d8a6      	bhi.n	8011494 <__ssvfiscanf_r+0xd0>
 8011546:	2305      	movs	r3, #5
 8011548:	e031      	b.n	80115ae <__ssvfiscanf_r+0x1ea>
 801154a:	6863      	ldr	r3, [r4, #4]
 801154c:	2b00      	cmp	r3, #0
 801154e:	dd0d      	ble.n	801156c <__ssvfiscanf_r+0x1a8>
 8011550:	6823      	ldr	r3, [r4, #0]
 8011552:	781a      	ldrb	r2, [r3, #0]
 8011554:	454a      	cmp	r2, r9
 8011556:	f040 80a6 	bne.w	80116a6 <__ssvfiscanf_r+0x2e2>
 801155a:	3301      	adds	r3, #1
 801155c:	6862      	ldr	r2, [r4, #4]
 801155e:	6023      	str	r3, [r4, #0]
 8011560:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8011562:	3a01      	subs	r2, #1
 8011564:	3301      	adds	r3, #1
 8011566:	6062      	str	r2, [r4, #4]
 8011568:	9345      	str	r3, [sp, #276]	@ 0x114
 801156a:	e753      	b.n	8011414 <__ssvfiscanf_r+0x50>
 801156c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801156e:	4621      	mov	r1, r4
 8011570:	4630      	mov	r0, r6
 8011572:	4798      	blx	r3
 8011574:	2800      	cmp	r0, #0
 8011576:	d0eb      	beq.n	8011550 <__ssvfiscanf_r+0x18c>
 8011578:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801157a:	2800      	cmp	r0, #0
 801157c:	f040 808b 	bne.w	8011696 <__ssvfiscanf_r+0x2d2>
 8011580:	f04f 30ff 	mov.w	r0, #4294967295
 8011584:	e08b      	b.n	801169e <__ssvfiscanf_r+0x2da>
 8011586:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8011588:	f042 0220 	orr.w	r2, r2, #32
 801158c:	9241      	str	r2, [sp, #260]	@ 0x104
 801158e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8011590:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011594:	9241      	str	r2, [sp, #260]	@ 0x104
 8011596:	2210      	movs	r2, #16
 8011598:	2b6e      	cmp	r3, #110	@ 0x6e
 801159a:	9242      	str	r2, [sp, #264]	@ 0x108
 801159c:	d902      	bls.n	80115a4 <__ssvfiscanf_r+0x1e0>
 801159e:	e005      	b.n	80115ac <__ssvfiscanf_r+0x1e8>
 80115a0:	2300      	movs	r3, #0
 80115a2:	9342      	str	r3, [sp, #264]	@ 0x108
 80115a4:	2303      	movs	r3, #3
 80115a6:	e002      	b.n	80115ae <__ssvfiscanf_r+0x1ea>
 80115a8:	2308      	movs	r3, #8
 80115aa:	9342      	str	r3, [sp, #264]	@ 0x108
 80115ac:	2304      	movs	r3, #4
 80115ae:	9347      	str	r3, [sp, #284]	@ 0x11c
 80115b0:	6863      	ldr	r3, [r4, #4]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	dd39      	ble.n	801162a <__ssvfiscanf_r+0x266>
 80115b6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80115b8:	0659      	lsls	r1, r3, #25
 80115ba:	d404      	bmi.n	80115c6 <__ssvfiscanf_r+0x202>
 80115bc:	6823      	ldr	r3, [r4, #0]
 80115be:	781a      	ldrb	r2, [r3, #0]
 80115c0:	5cba      	ldrb	r2, [r7, r2]
 80115c2:	0712      	lsls	r2, r2, #28
 80115c4:	d438      	bmi.n	8011638 <__ssvfiscanf_r+0x274>
 80115c6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80115c8:	2b02      	cmp	r3, #2
 80115ca:	dc47      	bgt.n	801165c <__ssvfiscanf_r+0x298>
 80115cc:	466b      	mov	r3, sp
 80115ce:	4622      	mov	r2, r4
 80115d0:	a941      	add	r1, sp, #260	@ 0x104
 80115d2:	4630      	mov	r0, r6
 80115d4:	f000 f9ae 	bl	8011934 <_scanf_chars>
 80115d8:	2801      	cmp	r0, #1
 80115da:	d064      	beq.n	80116a6 <__ssvfiscanf_r+0x2e2>
 80115dc:	2802      	cmp	r0, #2
 80115de:	f47f af19 	bne.w	8011414 <__ssvfiscanf_r+0x50>
 80115e2:	e7c9      	b.n	8011578 <__ssvfiscanf_r+0x1b4>
 80115e4:	220a      	movs	r2, #10
 80115e6:	e7d7      	b.n	8011598 <__ssvfiscanf_r+0x1d4>
 80115e8:	4629      	mov	r1, r5
 80115ea:	4640      	mov	r0, r8
 80115ec:	f000 fc44 	bl	8011e78 <__sccl>
 80115f0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80115f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80115f6:	9341      	str	r3, [sp, #260]	@ 0x104
 80115f8:	4605      	mov	r5, r0
 80115fa:	2301      	movs	r3, #1
 80115fc:	e7d7      	b.n	80115ae <__ssvfiscanf_r+0x1ea>
 80115fe:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8011600:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011604:	9341      	str	r3, [sp, #260]	@ 0x104
 8011606:	2300      	movs	r3, #0
 8011608:	e7d1      	b.n	80115ae <__ssvfiscanf_r+0x1ea>
 801160a:	2302      	movs	r3, #2
 801160c:	e7cf      	b.n	80115ae <__ssvfiscanf_r+0x1ea>
 801160e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8011610:	06c3      	lsls	r3, r0, #27
 8011612:	f53f aeff 	bmi.w	8011414 <__ssvfiscanf_r+0x50>
 8011616:	9b00      	ldr	r3, [sp, #0]
 8011618:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801161a:	1d19      	adds	r1, r3, #4
 801161c:	9100      	str	r1, [sp, #0]
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	07c0      	lsls	r0, r0, #31
 8011622:	bf4c      	ite	mi
 8011624:	801a      	strhmi	r2, [r3, #0]
 8011626:	601a      	strpl	r2, [r3, #0]
 8011628:	e6f4      	b.n	8011414 <__ssvfiscanf_r+0x50>
 801162a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801162c:	4621      	mov	r1, r4
 801162e:	4630      	mov	r0, r6
 8011630:	4798      	blx	r3
 8011632:	2800      	cmp	r0, #0
 8011634:	d0bf      	beq.n	80115b6 <__ssvfiscanf_r+0x1f2>
 8011636:	e79f      	b.n	8011578 <__ssvfiscanf_r+0x1b4>
 8011638:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801163a:	3201      	adds	r2, #1
 801163c:	9245      	str	r2, [sp, #276]	@ 0x114
 801163e:	6862      	ldr	r2, [r4, #4]
 8011640:	3a01      	subs	r2, #1
 8011642:	2a00      	cmp	r2, #0
 8011644:	6062      	str	r2, [r4, #4]
 8011646:	dd02      	ble.n	801164e <__ssvfiscanf_r+0x28a>
 8011648:	3301      	adds	r3, #1
 801164a:	6023      	str	r3, [r4, #0]
 801164c:	e7b6      	b.n	80115bc <__ssvfiscanf_r+0x1f8>
 801164e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011650:	4621      	mov	r1, r4
 8011652:	4630      	mov	r0, r6
 8011654:	4798      	blx	r3
 8011656:	2800      	cmp	r0, #0
 8011658:	d0b0      	beq.n	80115bc <__ssvfiscanf_r+0x1f8>
 801165a:	e78d      	b.n	8011578 <__ssvfiscanf_r+0x1b4>
 801165c:	2b04      	cmp	r3, #4
 801165e:	dc0f      	bgt.n	8011680 <__ssvfiscanf_r+0x2bc>
 8011660:	466b      	mov	r3, sp
 8011662:	4622      	mov	r2, r4
 8011664:	a941      	add	r1, sp, #260	@ 0x104
 8011666:	4630      	mov	r0, r6
 8011668:	f000 f9be 	bl	80119e8 <_scanf_i>
 801166c:	e7b4      	b.n	80115d8 <__ssvfiscanf_r+0x214>
 801166e:	bf00      	nop
 8011670:	08011311 	.word	0x08011311
 8011674:	0801138b 	.word	0x0801138b
 8011678:	08013139 	.word	0x08013139
 801167c:	08013049 	.word	0x08013049
 8011680:	4b0a      	ldr	r3, [pc, #40]	@ (80116ac <__ssvfiscanf_r+0x2e8>)
 8011682:	2b00      	cmp	r3, #0
 8011684:	f43f aec6 	beq.w	8011414 <__ssvfiscanf_r+0x50>
 8011688:	466b      	mov	r3, sp
 801168a:	4622      	mov	r2, r4
 801168c:	a941      	add	r1, sp, #260	@ 0x104
 801168e:	4630      	mov	r0, r6
 8011690:	f3af 8000 	nop.w
 8011694:	e7a0      	b.n	80115d8 <__ssvfiscanf_r+0x214>
 8011696:	89a3      	ldrh	r3, [r4, #12]
 8011698:	065b      	lsls	r3, r3, #25
 801169a:	f53f af71 	bmi.w	8011580 <__ssvfiscanf_r+0x1bc>
 801169e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80116a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116a6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80116a8:	e7f9      	b.n	801169e <__ssvfiscanf_r+0x2da>
 80116aa:	bf00      	nop
 80116ac:	00000000 	.word	0x00000000

080116b0 <__sfputc_r>:
 80116b0:	6893      	ldr	r3, [r2, #8]
 80116b2:	3b01      	subs	r3, #1
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	b410      	push	{r4}
 80116b8:	6093      	str	r3, [r2, #8]
 80116ba:	da08      	bge.n	80116ce <__sfputc_r+0x1e>
 80116bc:	6994      	ldr	r4, [r2, #24]
 80116be:	42a3      	cmp	r3, r4
 80116c0:	db01      	blt.n	80116c6 <__sfputc_r+0x16>
 80116c2:	290a      	cmp	r1, #10
 80116c4:	d103      	bne.n	80116ce <__sfputc_r+0x1e>
 80116c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80116ca:	f7fc bbb4 	b.w	800de36 <__swbuf_r>
 80116ce:	6813      	ldr	r3, [r2, #0]
 80116d0:	1c58      	adds	r0, r3, #1
 80116d2:	6010      	str	r0, [r2, #0]
 80116d4:	7019      	strb	r1, [r3, #0]
 80116d6:	4608      	mov	r0, r1
 80116d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80116dc:	4770      	bx	lr

080116de <__sfputs_r>:
 80116de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116e0:	4606      	mov	r6, r0
 80116e2:	460f      	mov	r7, r1
 80116e4:	4614      	mov	r4, r2
 80116e6:	18d5      	adds	r5, r2, r3
 80116e8:	42ac      	cmp	r4, r5
 80116ea:	d101      	bne.n	80116f0 <__sfputs_r+0x12>
 80116ec:	2000      	movs	r0, #0
 80116ee:	e007      	b.n	8011700 <__sfputs_r+0x22>
 80116f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80116f4:	463a      	mov	r2, r7
 80116f6:	4630      	mov	r0, r6
 80116f8:	f7ff ffda 	bl	80116b0 <__sfputc_r>
 80116fc:	1c43      	adds	r3, r0, #1
 80116fe:	d1f3      	bne.n	80116e8 <__sfputs_r+0xa>
 8011700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011704 <_vfiprintf_r>:
 8011704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011708:	460d      	mov	r5, r1
 801170a:	b09d      	sub	sp, #116	@ 0x74
 801170c:	4614      	mov	r4, r2
 801170e:	4698      	mov	r8, r3
 8011710:	4606      	mov	r6, r0
 8011712:	b118      	cbz	r0, 801171c <_vfiprintf_r+0x18>
 8011714:	6a03      	ldr	r3, [r0, #32]
 8011716:	b90b      	cbnz	r3, 801171c <_vfiprintf_r+0x18>
 8011718:	f7fc fa16 	bl	800db48 <__sinit>
 801171c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801171e:	07d9      	lsls	r1, r3, #31
 8011720:	d405      	bmi.n	801172e <_vfiprintf_r+0x2a>
 8011722:	89ab      	ldrh	r3, [r5, #12]
 8011724:	059a      	lsls	r2, r3, #22
 8011726:	d402      	bmi.n	801172e <_vfiprintf_r+0x2a>
 8011728:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801172a:	f7fd fc2f 	bl	800ef8c <__retarget_lock_acquire_recursive>
 801172e:	89ab      	ldrh	r3, [r5, #12]
 8011730:	071b      	lsls	r3, r3, #28
 8011732:	d501      	bpl.n	8011738 <_vfiprintf_r+0x34>
 8011734:	692b      	ldr	r3, [r5, #16]
 8011736:	b99b      	cbnz	r3, 8011760 <_vfiprintf_r+0x5c>
 8011738:	4629      	mov	r1, r5
 801173a:	4630      	mov	r0, r6
 801173c:	f7fc fbba 	bl	800deb4 <__swsetup_r>
 8011740:	b170      	cbz	r0, 8011760 <_vfiprintf_r+0x5c>
 8011742:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011744:	07dc      	lsls	r4, r3, #31
 8011746:	d504      	bpl.n	8011752 <_vfiprintf_r+0x4e>
 8011748:	f04f 30ff 	mov.w	r0, #4294967295
 801174c:	b01d      	add	sp, #116	@ 0x74
 801174e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011752:	89ab      	ldrh	r3, [r5, #12]
 8011754:	0598      	lsls	r0, r3, #22
 8011756:	d4f7      	bmi.n	8011748 <_vfiprintf_r+0x44>
 8011758:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801175a:	f7fd fc19 	bl	800ef90 <__retarget_lock_release_recursive>
 801175e:	e7f3      	b.n	8011748 <_vfiprintf_r+0x44>
 8011760:	2300      	movs	r3, #0
 8011762:	9309      	str	r3, [sp, #36]	@ 0x24
 8011764:	2320      	movs	r3, #32
 8011766:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801176a:	f8cd 800c 	str.w	r8, [sp, #12]
 801176e:	2330      	movs	r3, #48	@ 0x30
 8011770:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011920 <_vfiprintf_r+0x21c>
 8011774:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011778:	f04f 0901 	mov.w	r9, #1
 801177c:	4623      	mov	r3, r4
 801177e:	469a      	mov	sl, r3
 8011780:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011784:	b10a      	cbz	r2, 801178a <_vfiprintf_r+0x86>
 8011786:	2a25      	cmp	r2, #37	@ 0x25
 8011788:	d1f9      	bne.n	801177e <_vfiprintf_r+0x7a>
 801178a:	ebba 0b04 	subs.w	fp, sl, r4
 801178e:	d00b      	beq.n	80117a8 <_vfiprintf_r+0xa4>
 8011790:	465b      	mov	r3, fp
 8011792:	4622      	mov	r2, r4
 8011794:	4629      	mov	r1, r5
 8011796:	4630      	mov	r0, r6
 8011798:	f7ff ffa1 	bl	80116de <__sfputs_r>
 801179c:	3001      	adds	r0, #1
 801179e:	f000 80a7 	beq.w	80118f0 <_vfiprintf_r+0x1ec>
 80117a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80117a4:	445a      	add	r2, fp
 80117a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80117a8:	f89a 3000 	ldrb.w	r3, [sl]
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	f000 809f 	beq.w	80118f0 <_vfiprintf_r+0x1ec>
 80117b2:	2300      	movs	r3, #0
 80117b4:	f04f 32ff 	mov.w	r2, #4294967295
 80117b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80117bc:	f10a 0a01 	add.w	sl, sl, #1
 80117c0:	9304      	str	r3, [sp, #16]
 80117c2:	9307      	str	r3, [sp, #28]
 80117c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80117c8:	931a      	str	r3, [sp, #104]	@ 0x68
 80117ca:	4654      	mov	r4, sl
 80117cc:	2205      	movs	r2, #5
 80117ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80117d2:	4853      	ldr	r0, [pc, #332]	@ (8011920 <_vfiprintf_r+0x21c>)
 80117d4:	f7ee fd14 	bl	8000200 <memchr>
 80117d8:	9a04      	ldr	r2, [sp, #16]
 80117da:	b9d8      	cbnz	r0, 8011814 <_vfiprintf_r+0x110>
 80117dc:	06d1      	lsls	r1, r2, #27
 80117de:	bf44      	itt	mi
 80117e0:	2320      	movmi	r3, #32
 80117e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80117e6:	0713      	lsls	r3, r2, #28
 80117e8:	bf44      	itt	mi
 80117ea:	232b      	movmi	r3, #43	@ 0x2b
 80117ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80117f0:	f89a 3000 	ldrb.w	r3, [sl]
 80117f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80117f6:	d015      	beq.n	8011824 <_vfiprintf_r+0x120>
 80117f8:	9a07      	ldr	r2, [sp, #28]
 80117fa:	4654      	mov	r4, sl
 80117fc:	2000      	movs	r0, #0
 80117fe:	f04f 0c0a 	mov.w	ip, #10
 8011802:	4621      	mov	r1, r4
 8011804:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011808:	3b30      	subs	r3, #48	@ 0x30
 801180a:	2b09      	cmp	r3, #9
 801180c:	d94b      	bls.n	80118a6 <_vfiprintf_r+0x1a2>
 801180e:	b1b0      	cbz	r0, 801183e <_vfiprintf_r+0x13a>
 8011810:	9207      	str	r2, [sp, #28]
 8011812:	e014      	b.n	801183e <_vfiprintf_r+0x13a>
 8011814:	eba0 0308 	sub.w	r3, r0, r8
 8011818:	fa09 f303 	lsl.w	r3, r9, r3
 801181c:	4313      	orrs	r3, r2
 801181e:	9304      	str	r3, [sp, #16]
 8011820:	46a2      	mov	sl, r4
 8011822:	e7d2      	b.n	80117ca <_vfiprintf_r+0xc6>
 8011824:	9b03      	ldr	r3, [sp, #12]
 8011826:	1d19      	adds	r1, r3, #4
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	9103      	str	r1, [sp, #12]
 801182c:	2b00      	cmp	r3, #0
 801182e:	bfbb      	ittet	lt
 8011830:	425b      	neglt	r3, r3
 8011832:	f042 0202 	orrlt.w	r2, r2, #2
 8011836:	9307      	strge	r3, [sp, #28]
 8011838:	9307      	strlt	r3, [sp, #28]
 801183a:	bfb8      	it	lt
 801183c:	9204      	strlt	r2, [sp, #16]
 801183e:	7823      	ldrb	r3, [r4, #0]
 8011840:	2b2e      	cmp	r3, #46	@ 0x2e
 8011842:	d10a      	bne.n	801185a <_vfiprintf_r+0x156>
 8011844:	7863      	ldrb	r3, [r4, #1]
 8011846:	2b2a      	cmp	r3, #42	@ 0x2a
 8011848:	d132      	bne.n	80118b0 <_vfiprintf_r+0x1ac>
 801184a:	9b03      	ldr	r3, [sp, #12]
 801184c:	1d1a      	adds	r2, r3, #4
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	9203      	str	r2, [sp, #12]
 8011852:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011856:	3402      	adds	r4, #2
 8011858:	9305      	str	r3, [sp, #20]
 801185a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011930 <_vfiprintf_r+0x22c>
 801185e:	7821      	ldrb	r1, [r4, #0]
 8011860:	2203      	movs	r2, #3
 8011862:	4650      	mov	r0, sl
 8011864:	f7ee fccc 	bl	8000200 <memchr>
 8011868:	b138      	cbz	r0, 801187a <_vfiprintf_r+0x176>
 801186a:	9b04      	ldr	r3, [sp, #16]
 801186c:	eba0 000a 	sub.w	r0, r0, sl
 8011870:	2240      	movs	r2, #64	@ 0x40
 8011872:	4082      	lsls	r2, r0
 8011874:	4313      	orrs	r3, r2
 8011876:	3401      	adds	r4, #1
 8011878:	9304      	str	r3, [sp, #16]
 801187a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801187e:	4829      	ldr	r0, [pc, #164]	@ (8011924 <_vfiprintf_r+0x220>)
 8011880:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011884:	2206      	movs	r2, #6
 8011886:	f7ee fcbb 	bl	8000200 <memchr>
 801188a:	2800      	cmp	r0, #0
 801188c:	d03f      	beq.n	801190e <_vfiprintf_r+0x20a>
 801188e:	4b26      	ldr	r3, [pc, #152]	@ (8011928 <_vfiprintf_r+0x224>)
 8011890:	bb1b      	cbnz	r3, 80118da <_vfiprintf_r+0x1d6>
 8011892:	9b03      	ldr	r3, [sp, #12]
 8011894:	3307      	adds	r3, #7
 8011896:	f023 0307 	bic.w	r3, r3, #7
 801189a:	3308      	adds	r3, #8
 801189c:	9303      	str	r3, [sp, #12]
 801189e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80118a0:	443b      	add	r3, r7
 80118a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80118a4:	e76a      	b.n	801177c <_vfiprintf_r+0x78>
 80118a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80118aa:	460c      	mov	r4, r1
 80118ac:	2001      	movs	r0, #1
 80118ae:	e7a8      	b.n	8011802 <_vfiprintf_r+0xfe>
 80118b0:	2300      	movs	r3, #0
 80118b2:	3401      	adds	r4, #1
 80118b4:	9305      	str	r3, [sp, #20]
 80118b6:	4619      	mov	r1, r3
 80118b8:	f04f 0c0a 	mov.w	ip, #10
 80118bc:	4620      	mov	r0, r4
 80118be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80118c2:	3a30      	subs	r2, #48	@ 0x30
 80118c4:	2a09      	cmp	r2, #9
 80118c6:	d903      	bls.n	80118d0 <_vfiprintf_r+0x1cc>
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d0c6      	beq.n	801185a <_vfiprintf_r+0x156>
 80118cc:	9105      	str	r1, [sp, #20]
 80118ce:	e7c4      	b.n	801185a <_vfiprintf_r+0x156>
 80118d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80118d4:	4604      	mov	r4, r0
 80118d6:	2301      	movs	r3, #1
 80118d8:	e7f0      	b.n	80118bc <_vfiprintf_r+0x1b8>
 80118da:	ab03      	add	r3, sp, #12
 80118dc:	9300      	str	r3, [sp, #0]
 80118de:	462a      	mov	r2, r5
 80118e0:	4b12      	ldr	r3, [pc, #72]	@ (801192c <_vfiprintf_r+0x228>)
 80118e2:	a904      	add	r1, sp, #16
 80118e4:	4630      	mov	r0, r6
 80118e6:	f7fb fced 	bl	800d2c4 <_printf_float>
 80118ea:	4607      	mov	r7, r0
 80118ec:	1c78      	adds	r0, r7, #1
 80118ee:	d1d6      	bne.n	801189e <_vfiprintf_r+0x19a>
 80118f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80118f2:	07d9      	lsls	r1, r3, #31
 80118f4:	d405      	bmi.n	8011902 <_vfiprintf_r+0x1fe>
 80118f6:	89ab      	ldrh	r3, [r5, #12]
 80118f8:	059a      	lsls	r2, r3, #22
 80118fa:	d402      	bmi.n	8011902 <_vfiprintf_r+0x1fe>
 80118fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80118fe:	f7fd fb47 	bl	800ef90 <__retarget_lock_release_recursive>
 8011902:	89ab      	ldrh	r3, [r5, #12]
 8011904:	065b      	lsls	r3, r3, #25
 8011906:	f53f af1f 	bmi.w	8011748 <_vfiprintf_r+0x44>
 801190a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801190c:	e71e      	b.n	801174c <_vfiprintf_r+0x48>
 801190e:	ab03      	add	r3, sp, #12
 8011910:	9300      	str	r3, [sp, #0]
 8011912:	462a      	mov	r2, r5
 8011914:	4b05      	ldr	r3, [pc, #20]	@ (801192c <_vfiprintf_r+0x228>)
 8011916:	a904      	add	r1, sp, #16
 8011918:	4630      	mov	r0, r6
 801191a:	f7fb ff6b 	bl	800d7f4 <_printf_i>
 801191e:	e7e4      	b.n	80118ea <_vfiprintf_r+0x1e6>
 8011920:	08013043 	.word	0x08013043
 8011924:	0801304d 	.word	0x0801304d
 8011928:	0800d2c5 	.word	0x0800d2c5
 801192c:	080116df 	.word	0x080116df
 8011930:	08013049 	.word	0x08013049

08011934 <_scanf_chars>:
 8011934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011938:	4615      	mov	r5, r2
 801193a:	688a      	ldr	r2, [r1, #8]
 801193c:	4680      	mov	r8, r0
 801193e:	460c      	mov	r4, r1
 8011940:	b932      	cbnz	r2, 8011950 <_scanf_chars+0x1c>
 8011942:	698a      	ldr	r2, [r1, #24]
 8011944:	2a00      	cmp	r2, #0
 8011946:	bf14      	ite	ne
 8011948:	f04f 32ff 	movne.w	r2, #4294967295
 801194c:	2201      	moveq	r2, #1
 801194e:	608a      	str	r2, [r1, #8]
 8011950:	6822      	ldr	r2, [r4, #0]
 8011952:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80119e4 <_scanf_chars+0xb0>
 8011956:	06d1      	lsls	r1, r2, #27
 8011958:	bf5f      	itttt	pl
 801195a:	681a      	ldrpl	r2, [r3, #0]
 801195c:	1d11      	addpl	r1, r2, #4
 801195e:	6019      	strpl	r1, [r3, #0]
 8011960:	6816      	ldrpl	r6, [r2, #0]
 8011962:	2700      	movs	r7, #0
 8011964:	69a0      	ldr	r0, [r4, #24]
 8011966:	b188      	cbz	r0, 801198c <_scanf_chars+0x58>
 8011968:	2801      	cmp	r0, #1
 801196a:	d107      	bne.n	801197c <_scanf_chars+0x48>
 801196c:	682b      	ldr	r3, [r5, #0]
 801196e:	781a      	ldrb	r2, [r3, #0]
 8011970:	6963      	ldr	r3, [r4, #20]
 8011972:	5c9b      	ldrb	r3, [r3, r2]
 8011974:	b953      	cbnz	r3, 801198c <_scanf_chars+0x58>
 8011976:	2f00      	cmp	r7, #0
 8011978:	d031      	beq.n	80119de <_scanf_chars+0xaa>
 801197a:	e022      	b.n	80119c2 <_scanf_chars+0x8e>
 801197c:	2802      	cmp	r0, #2
 801197e:	d120      	bne.n	80119c2 <_scanf_chars+0x8e>
 8011980:	682b      	ldr	r3, [r5, #0]
 8011982:	781b      	ldrb	r3, [r3, #0]
 8011984:	f819 3003 	ldrb.w	r3, [r9, r3]
 8011988:	071b      	lsls	r3, r3, #28
 801198a:	d41a      	bmi.n	80119c2 <_scanf_chars+0x8e>
 801198c:	6823      	ldr	r3, [r4, #0]
 801198e:	06da      	lsls	r2, r3, #27
 8011990:	bf5e      	ittt	pl
 8011992:	682b      	ldrpl	r3, [r5, #0]
 8011994:	781b      	ldrbpl	r3, [r3, #0]
 8011996:	f806 3b01 	strbpl.w	r3, [r6], #1
 801199a:	682a      	ldr	r2, [r5, #0]
 801199c:	686b      	ldr	r3, [r5, #4]
 801199e:	3201      	adds	r2, #1
 80119a0:	602a      	str	r2, [r5, #0]
 80119a2:	68a2      	ldr	r2, [r4, #8]
 80119a4:	3b01      	subs	r3, #1
 80119a6:	3a01      	subs	r2, #1
 80119a8:	606b      	str	r3, [r5, #4]
 80119aa:	3701      	adds	r7, #1
 80119ac:	60a2      	str	r2, [r4, #8]
 80119ae:	b142      	cbz	r2, 80119c2 <_scanf_chars+0x8e>
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	dcd7      	bgt.n	8011964 <_scanf_chars+0x30>
 80119b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80119b8:	4629      	mov	r1, r5
 80119ba:	4640      	mov	r0, r8
 80119bc:	4798      	blx	r3
 80119be:	2800      	cmp	r0, #0
 80119c0:	d0d0      	beq.n	8011964 <_scanf_chars+0x30>
 80119c2:	6823      	ldr	r3, [r4, #0]
 80119c4:	f013 0310 	ands.w	r3, r3, #16
 80119c8:	d105      	bne.n	80119d6 <_scanf_chars+0xa2>
 80119ca:	68e2      	ldr	r2, [r4, #12]
 80119cc:	3201      	adds	r2, #1
 80119ce:	60e2      	str	r2, [r4, #12]
 80119d0:	69a2      	ldr	r2, [r4, #24]
 80119d2:	b102      	cbz	r2, 80119d6 <_scanf_chars+0xa2>
 80119d4:	7033      	strb	r3, [r6, #0]
 80119d6:	6923      	ldr	r3, [r4, #16]
 80119d8:	443b      	add	r3, r7
 80119da:	6123      	str	r3, [r4, #16]
 80119dc:	2000      	movs	r0, #0
 80119de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80119e2:	bf00      	nop
 80119e4:	08013139 	.word	0x08013139

080119e8 <_scanf_i>:
 80119e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119ec:	4698      	mov	r8, r3
 80119ee:	4b74      	ldr	r3, [pc, #464]	@ (8011bc0 <_scanf_i+0x1d8>)
 80119f0:	460c      	mov	r4, r1
 80119f2:	4682      	mov	sl, r0
 80119f4:	4616      	mov	r6, r2
 80119f6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80119fa:	b087      	sub	sp, #28
 80119fc:	ab03      	add	r3, sp, #12
 80119fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8011a02:	4b70      	ldr	r3, [pc, #448]	@ (8011bc4 <_scanf_i+0x1dc>)
 8011a04:	69a1      	ldr	r1, [r4, #24]
 8011a06:	4a70      	ldr	r2, [pc, #448]	@ (8011bc8 <_scanf_i+0x1e0>)
 8011a08:	2903      	cmp	r1, #3
 8011a0a:	bf08      	it	eq
 8011a0c:	461a      	moveq	r2, r3
 8011a0e:	68a3      	ldr	r3, [r4, #8]
 8011a10:	9201      	str	r2, [sp, #4]
 8011a12:	1e5a      	subs	r2, r3, #1
 8011a14:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8011a18:	bf88      	it	hi
 8011a1a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011a1e:	4627      	mov	r7, r4
 8011a20:	bf82      	ittt	hi
 8011a22:	eb03 0905 	addhi.w	r9, r3, r5
 8011a26:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8011a2a:	60a3      	strhi	r3, [r4, #8]
 8011a2c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8011a30:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8011a34:	bf98      	it	ls
 8011a36:	f04f 0900 	movls.w	r9, #0
 8011a3a:	6023      	str	r3, [r4, #0]
 8011a3c:	463d      	mov	r5, r7
 8011a3e:	f04f 0b00 	mov.w	fp, #0
 8011a42:	6831      	ldr	r1, [r6, #0]
 8011a44:	ab03      	add	r3, sp, #12
 8011a46:	7809      	ldrb	r1, [r1, #0]
 8011a48:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8011a4c:	2202      	movs	r2, #2
 8011a4e:	f7ee fbd7 	bl	8000200 <memchr>
 8011a52:	b328      	cbz	r0, 8011aa0 <_scanf_i+0xb8>
 8011a54:	f1bb 0f01 	cmp.w	fp, #1
 8011a58:	d159      	bne.n	8011b0e <_scanf_i+0x126>
 8011a5a:	6862      	ldr	r2, [r4, #4]
 8011a5c:	b92a      	cbnz	r2, 8011a6a <_scanf_i+0x82>
 8011a5e:	6822      	ldr	r2, [r4, #0]
 8011a60:	2108      	movs	r1, #8
 8011a62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011a66:	6061      	str	r1, [r4, #4]
 8011a68:	6022      	str	r2, [r4, #0]
 8011a6a:	6822      	ldr	r2, [r4, #0]
 8011a6c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8011a70:	6022      	str	r2, [r4, #0]
 8011a72:	68a2      	ldr	r2, [r4, #8]
 8011a74:	1e51      	subs	r1, r2, #1
 8011a76:	60a1      	str	r1, [r4, #8]
 8011a78:	b192      	cbz	r2, 8011aa0 <_scanf_i+0xb8>
 8011a7a:	6832      	ldr	r2, [r6, #0]
 8011a7c:	1c51      	adds	r1, r2, #1
 8011a7e:	6031      	str	r1, [r6, #0]
 8011a80:	7812      	ldrb	r2, [r2, #0]
 8011a82:	f805 2b01 	strb.w	r2, [r5], #1
 8011a86:	6872      	ldr	r2, [r6, #4]
 8011a88:	3a01      	subs	r2, #1
 8011a8a:	2a00      	cmp	r2, #0
 8011a8c:	6072      	str	r2, [r6, #4]
 8011a8e:	dc07      	bgt.n	8011aa0 <_scanf_i+0xb8>
 8011a90:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8011a94:	4631      	mov	r1, r6
 8011a96:	4650      	mov	r0, sl
 8011a98:	4790      	blx	r2
 8011a9a:	2800      	cmp	r0, #0
 8011a9c:	f040 8085 	bne.w	8011baa <_scanf_i+0x1c2>
 8011aa0:	f10b 0b01 	add.w	fp, fp, #1
 8011aa4:	f1bb 0f03 	cmp.w	fp, #3
 8011aa8:	d1cb      	bne.n	8011a42 <_scanf_i+0x5a>
 8011aaa:	6863      	ldr	r3, [r4, #4]
 8011aac:	b90b      	cbnz	r3, 8011ab2 <_scanf_i+0xca>
 8011aae:	230a      	movs	r3, #10
 8011ab0:	6063      	str	r3, [r4, #4]
 8011ab2:	6863      	ldr	r3, [r4, #4]
 8011ab4:	4945      	ldr	r1, [pc, #276]	@ (8011bcc <_scanf_i+0x1e4>)
 8011ab6:	6960      	ldr	r0, [r4, #20]
 8011ab8:	1ac9      	subs	r1, r1, r3
 8011aba:	f000 f9dd 	bl	8011e78 <__sccl>
 8011abe:	f04f 0b00 	mov.w	fp, #0
 8011ac2:	68a3      	ldr	r3, [r4, #8]
 8011ac4:	6822      	ldr	r2, [r4, #0]
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d03d      	beq.n	8011b46 <_scanf_i+0x15e>
 8011aca:	6831      	ldr	r1, [r6, #0]
 8011acc:	6960      	ldr	r0, [r4, #20]
 8011ace:	f891 c000 	ldrb.w	ip, [r1]
 8011ad2:	f810 000c 	ldrb.w	r0, [r0, ip]
 8011ad6:	2800      	cmp	r0, #0
 8011ad8:	d035      	beq.n	8011b46 <_scanf_i+0x15e>
 8011ada:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8011ade:	d124      	bne.n	8011b2a <_scanf_i+0x142>
 8011ae0:	0510      	lsls	r0, r2, #20
 8011ae2:	d522      	bpl.n	8011b2a <_scanf_i+0x142>
 8011ae4:	f10b 0b01 	add.w	fp, fp, #1
 8011ae8:	f1b9 0f00 	cmp.w	r9, #0
 8011aec:	d003      	beq.n	8011af6 <_scanf_i+0x10e>
 8011aee:	3301      	adds	r3, #1
 8011af0:	f109 39ff 	add.w	r9, r9, #4294967295
 8011af4:	60a3      	str	r3, [r4, #8]
 8011af6:	6873      	ldr	r3, [r6, #4]
 8011af8:	3b01      	subs	r3, #1
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	6073      	str	r3, [r6, #4]
 8011afe:	dd1b      	ble.n	8011b38 <_scanf_i+0x150>
 8011b00:	6833      	ldr	r3, [r6, #0]
 8011b02:	3301      	adds	r3, #1
 8011b04:	6033      	str	r3, [r6, #0]
 8011b06:	68a3      	ldr	r3, [r4, #8]
 8011b08:	3b01      	subs	r3, #1
 8011b0a:	60a3      	str	r3, [r4, #8]
 8011b0c:	e7d9      	b.n	8011ac2 <_scanf_i+0xda>
 8011b0e:	f1bb 0f02 	cmp.w	fp, #2
 8011b12:	d1ae      	bne.n	8011a72 <_scanf_i+0x8a>
 8011b14:	6822      	ldr	r2, [r4, #0]
 8011b16:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8011b1a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8011b1e:	d1c4      	bne.n	8011aaa <_scanf_i+0xc2>
 8011b20:	2110      	movs	r1, #16
 8011b22:	6061      	str	r1, [r4, #4]
 8011b24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8011b28:	e7a2      	b.n	8011a70 <_scanf_i+0x88>
 8011b2a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8011b2e:	6022      	str	r2, [r4, #0]
 8011b30:	780b      	ldrb	r3, [r1, #0]
 8011b32:	f805 3b01 	strb.w	r3, [r5], #1
 8011b36:	e7de      	b.n	8011af6 <_scanf_i+0x10e>
 8011b38:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011b3c:	4631      	mov	r1, r6
 8011b3e:	4650      	mov	r0, sl
 8011b40:	4798      	blx	r3
 8011b42:	2800      	cmp	r0, #0
 8011b44:	d0df      	beq.n	8011b06 <_scanf_i+0x11e>
 8011b46:	6823      	ldr	r3, [r4, #0]
 8011b48:	05d9      	lsls	r1, r3, #23
 8011b4a:	d50d      	bpl.n	8011b68 <_scanf_i+0x180>
 8011b4c:	42bd      	cmp	r5, r7
 8011b4e:	d909      	bls.n	8011b64 <_scanf_i+0x17c>
 8011b50:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8011b54:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b58:	4632      	mov	r2, r6
 8011b5a:	4650      	mov	r0, sl
 8011b5c:	4798      	blx	r3
 8011b5e:	f105 39ff 	add.w	r9, r5, #4294967295
 8011b62:	464d      	mov	r5, r9
 8011b64:	42bd      	cmp	r5, r7
 8011b66:	d028      	beq.n	8011bba <_scanf_i+0x1d2>
 8011b68:	6822      	ldr	r2, [r4, #0]
 8011b6a:	f012 0210 	ands.w	r2, r2, #16
 8011b6e:	d113      	bne.n	8011b98 <_scanf_i+0x1b0>
 8011b70:	702a      	strb	r2, [r5, #0]
 8011b72:	6863      	ldr	r3, [r4, #4]
 8011b74:	9e01      	ldr	r6, [sp, #4]
 8011b76:	4639      	mov	r1, r7
 8011b78:	4650      	mov	r0, sl
 8011b7a:	47b0      	blx	r6
 8011b7c:	f8d8 3000 	ldr.w	r3, [r8]
 8011b80:	6821      	ldr	r1, [r4, #0]
 8011b82:	1d1a      	adds	r2, r3, #4
 8011b84:	f8c8 2000 	str.w	r2, [r8]
 8011b88:	f011 0f20 	tst.w	r1, #32
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	d00f      	beq.n	8011bb0 <_scanf_i+0x1c8>
 8011b90:	6018      	str	r0, [r3, #0]
 8011b92:	68e3      	ldr	r3, [r4, #12]
 8011b94:	3301      	adds	r3, #1
 8011b96:	60e3      	str	r3, [r4, #12]
 8011b98:	6923      	ldr	r3, [r4, #16]
 8011b9a:	1bed      	subs	r5, r5, r7
 8011b9c:	445d      	add	r5, fp
 8011b9e:	442b      	add	r3, r5
 8011ba0:	6123      	str	r3, [r4, #16]
 8011ba2:	2000      	movs	r0, #0
 8011ba4:	b007      	add	sp, #28
 8011ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011baa:	f04f 0b00 	mov.w	fp, #0
 8011bae:	e7ca      	b.n	8011b46 <_scanf_i+0x15e>
 8011bb0:	07ca      	lsls	r2, r1, #31
 8011bb2:	bf4c      	ite	mi
 8011bb4:	8018      	strhmi	r0, [r3, #0]
 8011bb6:	6018      	strpl	r0, [r3, #0]
 8011bb8:	e7eb      	b.n	8011b92 <_scanf_i+0x1aa>
 8011bba:	2001      	movs	r0, #1
 8011bbc:	e7f2      	b.n	8011ba4 <_scanf_i+0x1bc>
 8011bbe:	bf00      	nop
 8011bc0:	08012c50 	.word	0x08012c50
 8011bc4:	0800d16d 	.word	0x0800d16d
 8011bc8:	08011031 	.word	0x08011031
 8011bcc:	08013064 	.word	0x08013064

08011bd0 <__sflush_r>:
 8011bd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bd8:	0716      	lsls	r6, r2, #28
 8011bda:	4605      	mov	r5, r0
 8011bdc:	460c      	mov	r4, r1
 8011bde:	d454      	bmi.n	8011c8a <__sflush_r+0xba>
 8011be0:	684b      	ldr	r3, [r1, #4]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	dc02      	bgt.n	8011bec <__sflush_r+0x1c>
 8011be6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	dd48      	ble.n	8011c7e <__sflush_r+0xae>
 8011bec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011bee:	2e00      	cmp	r6, #0
 8011bf0:	d045      	beq.n	8011c7e <__sflush_r+0xae>
 8011bf2:	2300      	movs	r3, #0
 8011bf4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011bf8:	682f      	ldr	r7, [r5, #0]
 8011bfa:	6a21      	ldr	r1, [r4, #32]
 8011bfc:	602b      	str	r3, [r5, #0]
 8011bfe:	d030      	beq.n	8011c62 <__sflush_r+0x92>
 8011c00:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011c02:	89a3      	ldrh	r3, [r4, #12]
 8011c04:	0759      	lsls	r1, r3, #29
 8011c06:	d505      	bpl.n	8011c14 <__sflush_r+0x44>
 8011c08:	6863      	ldr	r3, [r4, #4]
 8011c0a:	1ad2      	subs	r2, r2, r3
 8011c0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011c0e:	b10b      	cbz	r3, 8011c14 <__sflush_r+0x44>
 8011c10:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011c12:	1ad2      	subs	r2, r2, r3
 8011c14:	2300      	movs	r3, #0
 8011c16:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011c18:	6a21      	ldr	r1, [r4, #32]
 8011c1a:	4628      	mov	r0, r5
 8011c1c:	47b0      	blx	r6
 8011c1e:	1c43      	adds	r3, r0, #1
 8011c20:	89a3      	ldrh	r3, [r4, #12]
 8011c22:	d106      	bne.n	8011c32 <__sflush_r+0x62>
 8011c24:	6829      	ldr	r1, [r5, #0]
 8011c26:	291d      	cmp	r1, #29
 8011c28:	d82b      	bhi.n	8011c82 <__sflush_r+0xb2>
 8011c2a:	4a2a      	ldr	r2, [pc, #168]	@ (8011cd4 <__sflush_r+0x104>)
 8011c2c:	40ca      	lsrs	r2, r1
 8011c2e:	07d6      	lsls	r6, r2, #31
 8011c30:	d527      	bpl.n	8011c82 <__sflush_r+0xb2>
 8011c32:	2200      	movs	r2, #0
 8011c34:	6062      	str	r2, [r4, #4]
 8011c36:	04d9      	lsls	r1, r3, #19
 8011c38:	6922      	ldr	r2, [r4, #16]
 8011c3a:	6022      	str	r2, [r4, #0]
 8011c3c:	d504      	bpl.n	8011c48 <__sflush_r+0x78>
 8011c3e:	1c42      	adds	r2, r0, #1
 8011c40:	d101      	bne.n	8011c46 <__sflush_r+0x76>
 8011c42:	682b      	ldr	r3, [r5, #0]
 8011c44:	b903      	cbnz	r3, 8011c48 <__sflush_r+0x78>
 8011c46:	6560      	str	r0, [r4, #84]	@ 0x54
 8011c48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011c4a:	602f      	str	r7, [r5, #0]
 8011c4c:	b1b9      	cbz	r1, 8011c7e <__sflush_r+0xae>
 8011c4e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011c52:	4299      	cmp	r1, r3
 8011c54:	d002      	beq.n	8011c5c <__sflush_r+0x8c>
 8011c56:	4628      	mov	r0, r5
 8011c58:	f7fe f83a 	bl	800fcd0 <_free_r>
 8011c5c:	2300      	movs	r3, #0
 8011c5e:	6363      	str	r3, [r4, #52]	@ 0x34
 8011c60:	e00d      	b.n	8011c7e <__sflush_r+0xae>
 8011c62:	2301      	movs	r3, #1
 8011c64:	4628      	mov	r0, r5
 8011c66:	47b0      	blx	r6
 8011c68:	4602      	mov	r2, r0
 8011c6a:	1c50      	adds	r0, r2, #1
 8011c6c:	d1c9      	bne.n	8011c02 <__sflush_r+0x32>
 8011c6e:	682b      	ldr	r3, [r5, #0]
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d0c6      	beq.n	8011c02 <__sflush_r+0x32>
 8011c74:	2b1d      	cmp	r3, #29
 8011c76:	d001      	beq.n	8011c7c <__sflush_r+0xac>
 8011c78:	2b16      	cmp	r3, #22
 8011c7a:	d11e      	bne.n	8011cba <__sflush_r+0xea>
 8011c7c:	602f      	str	r7, [r5, #0]
 8011c7e:	2000      	movs	r0, #0
 8011c80:	e022      	b.n	8011cc8 <__sflush_r+0xf8>
 8011c82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c86:	b21b      	sxth	r3, r3
 8011c88:	e01b      	b.n	8011cc2 <__sflush_r+0xf2>
 8011c8a:	690f      	ldr	r7, [r1, #16]
 8011c8c:	2f00      	cmp	r7, #0
 8011c8e:	d0f6      	beq.n	8011c7e <__sflush_r+0xae>
 8011c90:	0793      	lsls	r3, r2, #30
 8011c92:	680e      	ldr	r6, [r1, #0]
 8011c94:	bf08      	it	eq
 8011c96:	694b      	ldreq	r3, [r1, #20]
 8011c98:	600f      	str	r7, [r1, #0]
 8011c9a:	bf18      	it	ne
 8011c9c:	2300      	movne	r3, #0
 8011c9e:	eba6 0807 	sub.w	r8, r6, r7
 8011ca2:	608b      	str	r3, [r1, #8]
 8011ca4:	f1b8 0f00 	cmp.w	r8, #0
 8011ca8:	dde9      	ble.n	8011c7e <__sflush_r+0xae>
 8011caa:	6a21      	ldr	r1, [r4, #32]
 8011cac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011cae:	4643      	mov	r3, r8
 8011cb0:	463a      	mov	r2, r7
 8011cb2:	4628      	mov	r0, r5
 8011cb4:	47b0      	blx	r6
 8011cb6:	2800      	cmp	r0, #0
 8011cb8:	dc08      	bgt.n	8011ccc <__sflush_r+0xfc>
 8011cba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011cbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011cc2:	81a3      	strh	r3, [r4, #12]
 8011cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8011cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ccc:	4407      	add	r7, r0
 8011cce:	eba8 0800 	sub.w	r8, r8, r0
 8011cd2:	e7e7      	b.n	8011ca4 <__sflush_r+0xd4>
 8011cd4:	20400001 	.word	0x20400001

08011cd8 <_fflush_r>:
 8011cd8:	b538      	push	{r3, r4, r5, lr}
 8011cda:	690b      	ldr	r3, [r1, #16]
 8011cdc:	4605      	mov	r5, r0
 8011cde:	460c      	mov	r4, r1
 8011ce0:	b913      	cbnz	r3, 8011ce8 <_fflush_r+0x10>
 8011ce2:	2500      	movs	r5, #0
 8011ce4:	4628      	mov	r0, r5
 8011ce6:	bd38      	pop	{r3, r4, r5, pc}
 8011ce8:	b118      	cbz	r0, 8011cf2 <_fflush_r+0x1a>
 8011cea:	6a03      	ldr	r3, [r0, #32]
 8011cec:	b90b      	cbnz	r3, 8011cf2 <_fflush_r+0x1a>
 8011cee:	f7fb ff2b 	bl	800db48 <__sinit>
 8011cf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	d0f3      	beq.n	8011ce2 <_fflush_r+0xa>
 8011cfa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011cfc:	07d0      	lsls	r0, r2, #31
 8011cfe:	d404      	bmi.n	8011d0a <_fflush_r+0x32>
 8011d00:	0599      	lsls	r1, r3, #22
 8011d02:	d402      	bmi.n	8011d0a <_fflush_r+0x32>
 8011d04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011d06:	f7fd f941 	bl	800ef8c <__retarget_lock_acquire_recursive>
 8011d0a:	4628      	mov	r0, r5
 8011d0c:	4621      	mov	r1, r4
 8011d0e:	f7ff ff5f 	bl	8011bd0 <__sflush_r>
 8011d12:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011d14:	07da      	lsls	r2, r3, #31
 8011d16:	4605      	mov	r5, r0
 8011d18:	d4e4      	bmi.n	8011ce4 <_fflush_r+0xc>
 8011d1a:	89a3      	ldrh	r3, [r4, #12]
 8011d1c:	059b      	lsls	r3, r3, #22
 8011d1e:	d4e1      	bmi.n	8011ce4 <_fflush_r+0xc>
 8011d20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011d22:	f7fd f935 	bl	800ef90 <__retarget_lock_release_recursive>
 8011d26:	e7dd      	b.n	8011ce4 <_fflush_r+0xc>

08011d28 <fiprintf>:
 8011d28:	b40e      	push	{r1, r2, r3}
 8011d2a:	b503      	push	{r0, r1, lr}
 8011d2c:	4601      	mov	r1, r0
 8011d2e:	ab03      	add	r3, sp, #12
 8011d30:	4805      	ldr	r0, [pc, #20]	@ (8011d48 <fiprintf+0x20>)
 8011d32:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d36:	6800      	ldr	r0, [r0, #0]
 8011d38:	9301      	str	r3, [sp, #4]
 8011d3a:	f7ff fce3 	bl	8011704 <_vfiprintf_r>
 8011d3e:	b002      	add	sp, #8
 8011d40:	f85d eb04 	ldr.w	lr, [sp], #4
 8011d44:	b003      	add	sp, #12
 8011d46:	4770      	bx	lr
 8011d48:	200001a4 	.word	0x200001a4

08011d4c <__swhatbuf_r>:
 8011d4c:	b570      	push	{r4, r5, r6, lr}
 8011d4e:	460c      	mov	r4, r1
 8011d50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d54:	2900      	cmp	r1, #0
 8011d56:	b096      	sub	sp, #88	@ 0x58
 8011d58:	4615      	mov	r5, r2
 8011d5a:	461e      	mov	r6, r3
 8011d5c:	da0d      	bge.n	8011d7a <__swhatbuf_r+0x2e>
 8011d5e:	89a3      	ldrh	r3, [r4, #12]
 8011d60:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011d64:	f04f 0100 	mov.w	r1, #0
 8011d68:	bf14      	ite	ne
 8011d6a:	2340      	movne	r3, #64	@ 0x40
 8011d6c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011d70:	2000      	movs	r0, #0
 8011d72:	6031      	str	r1, [r6, #0]
 8011d74:	602b      	str	r3, [r5, #0]
 8011d76:	b016      	add	sp, #88	@ 0x58
 8011d78:	bd70      	pop	{r4, r5, r6, pc}
 8011d7a:	466a      	mov	r2, sp
 8011d7c:	f000 f9e2 	bl	8012144 <_fstat_r>
 8011d80:	2800      	cmp	r0, #0
 8011d82:	dbec      	blt.n	8011d5e <__swhatbuf_r+0x12>
 8011d84:	9901      	ldr	r1, [sp, #4]
 8011d86:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011d8a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011d8e:	4259      	negs	r1, r3
 8011d90:	4159      	adcs	r1, r3
 8011d92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011d96:	e7eb      	b.n	8011d70 <__swhatbuf_r+0x24>

08011d98 <__smakebuf_r>:
 8011d98:	898b      	ldrh	r3, [r1, #12]
 8011d9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011d9c:	079d      	lsls	r5, r3, #30
 8011d9e:	4606      	mov	r6, r0
 8011da0:	460c      	mov	r4, r1
 8011da2:	d507      	bpl.n	8011db4 <__smakebuf_r+0x1c>
 8011da4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011da8:	6023      	str	r3, [r4, #0]
 8011daa:	6123      	str	r3, [r4, #16]
 8011dac:	2301      	movs	r3, #1
 8011dae:	6163      	str	r3, [r4, #20]
 8011db0:	b003      	add	sp, #12
 8011db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011db4:	ab01      	add	r3, sp, #4
 8011db6:	466a      	mov	r2, sp
 8011db8:	f7ff ffc8 	bl	8011d4c <__swhatbuf_r>
 8011dbc:	9f00      	ldr	r7, [sp, #0]
 8011dbe:	4605      	mov	r5, r0
 8011dc0:	4639      	mov	r1, r7
 8011dc2:	4630      	mov	r0, r6
 8011dc4:	f7fe fb7e 	bl	80104c4 <_malloc_r>
 8011dc8:	b948      	cbnz	r0, 8011dde <__smakebuf_r+0x46>
 8011dca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011dce:	059a      	lsls	r2, r3, #22
 8011dd0:	d4ee      	bmi.n	8011db0 <__smakebuf_r+0x18>
 8011dd2:	f023 0303 	bic.w	r3, r3, #3
 8011dd6:	f043 0302 	orr.w	r3, r3, #2
 8011dda:	81a3      	strh	r3, [r4, #12]
 8011ddc:	e7e2      	b.n	8011da4 <__smakebuf_r+0xc>
 8011dde:	89a3      	ldrh	r3, [r4, #12]
 8011de0:	6020      	str	r0, [r4, #0]
 8011de2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011de6:	81a3      	strh	r3, [r4, #12]
 8011de8:	9b01      	ldr	r3, [sp, #4]
 8011dea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011dee:	b15b      	cbz	r3, 8011e08 <__smakebuf_r+0x70>
 8011df0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011df4:	4630      	mov	r0, r6
 8011df6:	f000 f9b7 	bl	8012168 <_isatty_r>
 8011dfa:	b128      	cbz	r0, 8011e08 <__smakebuf_r+0x70>
 8011dfc:	89a3      	ldrh	r3, [r4, #12]
 8011dfe:	f023 0303 	bic.w	r3, r3, #3
 8011e02:	f043 0301 	orr.w	r3, r3, #1
 8011e06:	81a3      	strh	r3, [r4, #12]
 8011e08:	89a3      	ldrh	r3, [r4, #12]
 8011e0a:	431d      	orrs	r5, r3
 8011e0c:	81a5      	strh	r5, [r4, #12]
 8011e0e:	e7cf      	b.n	8011db0 <__smakebuf_r+0x18>

08011e10 <_putc_r>:
 8011e10:	b570      	push	{r4, r5, r6, lr}
 8011e12:	460d      	mov	r5, r1
 8011e14:	4614      	mov	r4, r2
 8011e16:	4606      	mov	r6, r0
 8011e18:	b118      	cbz	r0, 8011e22 <_putc_r+0x12>
 8011e1a:	6a03      	ldr	r3, [r0, #32]
 8011e1c:	b90b      	cbnz	r3, 8011e22 <_putc_r+0x12>
 8011e1e:	f7fb fe93 	bl	800db48 <__sinit>
 8011e22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011e24:	07d8      	lsls	r0, r3, #31
 8011e26:	d405      	bmi.n	8011e34 <_putc_r+0x24>
 8011e28:	89a3      	ldrh	r3, [r4, #12]
 8011e2a:	0599      	lsls	r1, r3, #22
 8011e2c:	d402      	bmi.n	8011e34 <_putc_r+0x24>
 8011e2e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011e30:	f7fd f8ac 	bl	800ef8c <__retarget_lock_acquire_recursive>
 8011e34:	68a3      	ldr	r3, [r4, #8]
 8011e36:	3b01      	subs	r3, #1
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	60a3      	str	r3, [r4, #8]
 8011e3c:	da05      	bge.n	8011e4a <_putc_r+0x3a>
 8011e3e:	69a2      	ldr	r2, [r4, #24]
 8011e40:	4293      	cmp	r3, r2
 8011e42:	db12      	blt.n	8011e6a <_putc_r+0x5a>
 8011e44:	b2eb      	uxtb	r3, r5
 8011e46:	2b0a      	cmp	r3, #10
 8011e48:	d00f      	beq.n	8011e6a <_putc_r+0x5a>
 8011e4a:	6823      	ldr	r3, [r4, #0]
 8011e4c:	1c5a      	adds	r2, r3, #1
 8011e4e:	6022      	str	r2, [r4, #0]
 8011e50:	701d      	strb	r5, [r3, #0]
 8011e52:	b2ed      	uxtb	r5, r5
 8011e54:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011e56:	07da      	lsls	r2, r3, #31
 8011e58:	d405      	bmi.n	8011e66 <_putc_r+0x56>
 8011e5a:	89a3      	ldrh	r3, [r4, #12]
 8011e5c:	059b      	lsls	r3, r3, #22
 8011e5e:	d402      	bmi.n	8011e66 <_putc_r+0x56>
 8011e60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011e62:	f7fd f895 	bl	800ef90 <__retarget_lock_release_recursive>
 8011e66:	4628      	mov	r0, r5
 8011e68:	bd70      	pop	{r4, r5, r6, pc}
 8011e6a:	4629      	mov	r1, r5
 8011e6c:	4622      	mov	r2, r4
 8011e6e:	4630      	mov	r0, r6
 8011e70:	f7fb ffe1 	bl	800de36 <__swbuf_r>
 8011e74:	4605      	mov	r5, r0
 8011e76:	e7ed      	b.n	8011e54 <_putc_r+0x44>

08011e78 <__sccl>:
 8011e78:	b570      	push	{r4, r5, r6, lr}
 8011e7a:	780b      	ldrb	r3, [r1, #0]
 8011e7c:	4604      	mov	r4, r0
 8011e7e:	2b5e      	cmp	r3, #94	@ 0x5e
 8011e80:	bf0b      	itete	eq
 8011e82:	784b      	ldrbeq	r3, [r1, #1]
 8011e84:	1c4a      	addne	r2, r1, #1
 8011e86:	1c8a      	addeq	r2, r1, #2
 8011e88:	2100      	movne	r1, #0
 8011e8a:	bf08      	it	eq
 8011e8c:	2101      	moveq	r1, #1
 8011e8e:	3801      	subs	r0, #1
 8011e90:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8011e94:	f800 1f01 	strb.w	r1, [r0, #1]!
 8011e98:	42a8      	cmp	r0, r5
 8011e9a:	d1fb      	bne.n	8011e94 <__sccl+0x1c>
 8011e9c:	b90b      	cbnz	r3, 8011ea2 <__sccl+0x2a>
 8011e9e:	1e50      	subs	r0, r2, #1
 8011ea0:	bd70      	pop	{r4, r5, r6, pc}
 8011ea2:	f081 0101 	eor.w	r1, r1, #1
 8011ea6:	54e1      	strb	r1, [r4, r3]
 8011ea8:	4610      	mov	r0, r2
 8011eaa:	4602      	mov	r2, r0
 8011eac:	f812 5b01 	ldrb.w	r5, [r2], #1
 8011eb0:	2d2d      	cmp	r5, #45	@ 0x2d
 8011eb2:	d005      	beq.n	8011ec0 <__sccl+0x48>
 8011eb4:	2d5d      	cmp	r5, #93	@ 0x5d
 8011eb6:	d016      	beq.n	8011ee6 <__sccl+0x6e>
 8011eb8:	2d00      	cmp	r5, #0
 8011eba:	d0f1      	beq.n	8011ea0 <__sccl+0x28>
 8011ebc:	462b      	mov	r3, r5
 8011ebe:	e7f2      	b.n	8011ea6 <__sccl+0x2e>
 8011ec0:	7846      	ldrb	r6, [r0, #1]
 8011ec2:	2e5d      	cmp	r6, #93	@ 0x5d
 8011ec4:	d0fa      	beq.n	8011ebc <__sccl+0x44>
 8011ec6:	42b3      	cmp	r3, r6
 8011ec8:	dcf8      	bgt.n	8011ebc <__sccl+0x44>
 8011eca:	3002      	adds	r0, #2
 8011ecc:	461a      	mov	r2, r3
 8011ece:	3201      	adds	r2, #1
 8011ed0:	4296      	cmp	r6, r2
 8011ed2:	54a1      	strb	r1, [r4, r2]
 8011ed4:	dcfb      	bgt.n	8011ece <__sccl+0x56>
 8011ed6:	1af2      	subs	r2, r6, r3
 8011ed8:	3a01      	subs	r2, #1
 8011eda:	1c5d      	adds	r5, r3, #1
 8011edc:	42b3      	cmp	r3, r6
 8011ede:	bfa8      	it	ge
 8011ee0:	2200      	movge	r2, #0
 8011ee2:	18ab      	adds	r3, r5, r2
 8011ee4:	e7e1      	b.n	8011eaa <__sccl+0x32>
 8011ee6:	4610      	mov	r0, r2
 8011ee8:	e7da      	b.n	8011ea0 <__sccl+0x28>

08011eea <__submore>:
 8011eea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011eee:	460c      	mov	r4, r1
 8011ef0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8011ef2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011ef6:	4299      	cmp	r1, r3
 8011ef8:	d11d      	bne.n	8011f36 <__submore+0x4c>
 8011efa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8011efe:	f7fe fae1 	bl	80104c4 <_malloc_r>
 8011f02:	b918      	cbnz	r0, 8011f0c <__submore+0x22>
 8011f04:	f04f 30ff 	mov.w	r0, #4294967295
 8011f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011f10:	63a3      	str	r3, [r4, #56]	@ 0x38
 8011f12:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8011f16:	6360      	str	r0, [r4, #52]	@ 0x34
 8011f18:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8011f1c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8011f20:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8011f24:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8011f28:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8011f2c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8011f30:	6020      	str	r0, [r4, #0]
 8011f32:	2000      	movs	r0, #0
 8011f34:	e7e8      	b.n	8011f08 <__submore+0x1e>
 8011f36:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8011f38:	0077      	lsls	r7, r6, #1
 8011f3a:	463a      	mov	r2, r7
 8011f3c:	f000 f95c 	bl	80121f8 <_realloc_r>
 8011f40:	4605      	mov	r5, r0
 8011f42:	2800      	cmp	r0, #0
 8011f44:	d0de      	beq.n	8011f04 <__submore+0x1a>
 8011f46:	eb00 0806 	add.w	r8, r0, r6
 8011f4a:	4601      	mov	r1, r0
 8011f4c:	4632      	mov	r2, r6
 8011f4e:	4640      	mov	r0, r8
 8011f50:	f7fd f827 	bl	800efa2 <memcpy>
 8011f54:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8011f58:	f8c4 8000 	str.w	r8, [r4]
 8011f5c:	e7e9      	b.n	8011f32 <__submore+0x48>
	...

08011f60 <asctime>:
 8011f60:	4b0d      	ldr	r3, [pc, #52]	@ (8011f98 <asctime+0x38>)
 8011f62:	b570      	push	{r4, r5, r6, lr}
 8011f64:	681d      	ldr	r5, [r3, #0]
 8011f66:	6bae      	ldr	r6, [r5, #56]	@ 0x38
 8011f68:	4604      	mov	r4, r0
 8011f6a:	b976      	cbnz	r6, 8011f8a <asctime+0x2a>
 8011f6c:	201a      	movs	r0, #26
 8011f6e:	f7fe fa77 	bl	8010460 <malloc>
 8011f72:	4602      	mov	r2, r0
 8011f74:	63a8      	str	r0, [r5, #56]	@ 0x38
 8011f76:	b920      	cbnz	r0, 8011f82 <asctime+0x22>
 8011f78:	4b08      	ldr	r3, [pc, #32]	@ (8011f9c <asctime+0x3c>)
 8011f7a:	4809      	ldr	r0, [pc, #36]	@ (8011fa0 <asctime+0x40>)
 8011f7c:	213b      	movs	r1, #59	@ 0x3b
 8011f7e:	f7fd f827 	bl	800efd0 <__assert_func>
 8011f82:	221a      	movs	r2, #26
 8011f84:	4631      	mov	r1, r6
 8011f86:	f7fc f815 	bl	800dfb4 <memset>
 8011f8a:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 8011f8c:	4620      	mov	r0, r4
 8011f8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011f92:	f000 b807 	b.w	8011fa4 <asctime_r>
 8011f96:	bf00      	nop
 8011f98:	200001a4 	.word	0x200001a4
 8011f9c:	08012db8 	.word	0x08012db8
 8011fa0:	0801306f 	.word	0x0801306f

08011fa4 <asctime_r>:
 8011fa4:	b510      	push	{r4, lr}
 8011fa6:	460c      	mov	r4, r1
 8011fa8:	6941      	ldr	r1, [r0, #20]
 8011faa:	6903      	ldr	r3, [r0, #16]
 8011fac:	6982      	ldr	r2, [r0, #24]
 8011fae:	b086      	sub	sp, #24
 8011fb0:	f201 716c 	addw	r1, r1, #1900	@ 0x76c
 8011fb4:	9104      	str	r1, [sp, #16]
 8011fb6:	6801      	ldr	r1, [r0, #0]
 8011fb8:	9103      	str	r1, [sp, #12]
 8011fba:	6841      	ldr	r1, [r0, #4]
 8011fbc:	9102      	str	r1, [sp, #8]
 8011fbe:	6881      	ldr	r1, [r0, #8]
 8011fc0:	9101      	str	r1, [sp, #4]
 8011fc2:	68c1      	ldr	r1, [r0, #12]
 8011fc4:	9100      	str	r1, [sp, #0]
 8011fc6:	4907      	ldr	r1, [pc, #28]	@ (8011fe4 <asctime_r+0x40>)
 8011fc8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8011fcc:	440b      	add	r3, r1
 8011fce:	4906      	ldr	r1, [pc, #24]	@ (8011fe8 <asctime_r+0x44>)
 8011fd0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8011fd4:	440a      	add	r2, r1
 8011fd6:	4620      	mov	r0, r4
 8011fd8:	4904      	ldr	r1, [pc, #16]	@ (8011fec <asctime_r+0x48>)
 8011fda:	f7fb fe99 	bl	800dd10 <siprintf>
 8011fde:	4620      	mov	r0, r4
 8011fe0:	b006      	add	sp, #24
 8011fe2:	bd10      	pop	{r4, pc}
 8011fe4:	080133f8 	.word	0x080133f8
 8011fe8:	0801341c 	.word	0x0801341c
 8011fec:	080130c8 	.word	0x080130c8

08011ff0 <__gettzinfo>:
 8011ff0:	4800      	ldr	r0, [pc, #0]	@ (8011ff4 <__gettzinfo+0x4>)
 8011ff2:	4770      	bx	lr
 8011ff4:	200001f8 	.word	0x200001f8

08011ff8 <gmtime_r>:
 8011ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ffc:	4a4d      	ldr	r2, [pc, #308]	@ (8012134 <gmtime_r+0x13c>)
 8011ffe:	460c      	mov	r4, r1
 8012000:	2300      	movs	r3, #0
 8012002:	e9d0 0100 	ldrd	r0, r1, [r0]
 8012006:	f7ee fe57 	bl	8000cb8 <__aeabi_ldivmod>
 801200a:	2a00      	cmp	r2, #0
 801200c:	bfbc      	itt	lt
 801200e:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 8012012:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 8012016:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 801201a:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 801201e:	fbb2 f3f1 	udiv	r3, r2, r1
 8012022:	fb01 2213 	mls	r2, r1, r3, r2
 8012026:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 801202a:	bfac      	ite	ge
 801202c:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 8012030:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 8012034:	60a3      	str	r3, [r4, #8]
 8012036:	fbb2 f3f1 	udiv	r3, r2, r1
 801203a:	fb01 2213 	mls	r2, r1, r3, r2
 801203e:	6063      	str	r3, [r4, #4]
 8012040:	6022      	str	r2, [r4, #0]
 8012042:	1cc3      	adds	r3, r0, #3
 8012044:	2207      	movs	r2, #7
 8012046:	fb93 f2f2 	sdiv	r2, r3, r2
 801204a:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 801204e:	1a9b      	subs	r3, r3, r2
 8012050:	4939      	ldr	r1, [pc, #228]	@ (8012138 <gmtime_r+0x140>)
 8012052:	d555      	bpl.n	8012100 <gmtime_r+0x108>
 8012054:	3307      	adds	r3, #7
 8012056:	61a3      	str	r3, [r4, #24]
 8012058:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 801205c:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8012060:	fb93 f1f1 	sdiv	r1, r3, r1
 8012064:	4b35      	ldr	r3, [pc, #212]	@ (801213c <gmtime_r+0x144>)
 8012066:	fb03 0001 	mla	r0, r3, r1, r0
 801206a:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 801206e:	fbb0 f3f3 	udiv	r3, r0, r3
 8012072:	4403      	add	r3, r0
 8012074:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 8012078:	fbb0 f2fc 	udiv	r2, r0, ip
 801207c:	1a9b      	subs	r3, r3, r2
 801207e:	f240 176d 	movw	r7, #365	@ 0x16d
 8012082:	4a2f      	ldr	r2, [pc, #188]	@ (8012140 <gmtime_r+0x148>)
 8012084:	fbb0 f2f2 	udiv	r2, r0, r2
 8012088:	2664      	movs	r6, #100	@ 0x64
 801208a:	1a9b      	subs	r3, r3, r2
 801208c:	fbb3 f2f7 	udiv	r2, r3, r7
 8012090:	fbb3 f3fc 	udiv	r3, r3, ip
 8012094:	fbb2 f5f6 	udiv	r5, r2, r6
 8012098:	1aeb      	subs	r3, r5, r3
 801209a:	4403      	add	r3, r0
 801209c:	fb07 3312 	mls	r3, r7, r2, r3
 80120a0:	2099      	movs	r0, #153	@ 0x99
 80120a2:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 80120a6:	3702      	adds	r7, #2
 80120a8:	f103 0e01 	add.w	lr, r3, #1
 80120ac:	fbb7 fcf0 	udiv	ip, r7, r0
 80120b0:	fb00 f00c 	mul.w	r0, r0, ip
 80120b4:	3002      	adds	r0, #2
 80120b6:	f04f 0805 	mov.w	r8, #5
 80120ba:	fbb0 f0f8 	udiv	r0, r0, r8
 80120be:	ebae 0000 	sub.w	r0, lr, r0
 80120c2:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 80120c6:	4577      	cmp	r7, lr
 80120c8:	bf8c      	ite	hi
 80120ca:	f06f 0709 	mvnhi.w	r7, #9
 80120ce:	2702      	movls	r7, #2
 80120d0:	4467      	add	r7, ip
 80120d2:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 80120d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80120da:	2f01      	cmp	r7, #1
 80120dc:	bf98      	it	ls
 80120de:	3101      	addls	r1, #1
 80120e0:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 80120e4:	d312      	bcc.n	801210c <gmtime_r+0x114>
 80120e6:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80120ea:	61e3      	str	r3, [r4, #28]
 80120ec:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 80120f0:	2300      	movs	r3, #0
 80120f2:	60e0      	str	r0, [r4, #12]
 80120f4:	e9c4 7104 	strd	r7, r1, [r4, #16]
 80120f8:	6223      	str	r3, [r4, #32]
 80120fa:	4620      	mov	r0, r4
 80120fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012100:	2800      	cmp	r0, #0
 8012102:	61a3      	str	r3, [r4, #24]
 8012104:	dba8      	blt.n	8012058 <gmtime_r+0x60>
 8012106:	fb90 f1f1 	sdiv	r1, r0, r1
 801210a:	e7ab      	b.n	8012064 <gmtime_r+0x6c>
 801210c:	f012 0f03 	tst.w	r2, #3
 8012110:	d102      	bne.n	8012118 <gmtime_r+0x120>
 8012112:	fb06 2515 	mls	r5, r6, r5, r2
 8012116:	b95d      	cbnz	r5, 8012130 <gmtime_r+0x138>
 8012118:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 801211c:	fbb2 f6f5 	udiv	r6, r2, r5
 8012120:	fb05 2216 	mls	r2, r5, r6, r2
 8012124:	fab2 f282 	clz	r2, r2
 8012128:	0952      	lsrs	r2, r2, #5
 801212a:	333b      	adds	r3, #59	@ 0x3b
 801212c:	4413      	add	r3, r2
 801212e:	e7dc      	b.n	80120ea <gmtime_r+0xf2>
 8012130:	2201      	movs	r2, #1
 8012132:	e7fa      	b.n	801212a <gmtime_r+0x132>
 8012134:	00015180 	.word	0x00015180
 8012138:	00023ab1 	.word	0x00023ab1
 801213c:	fffdc54f 	.word	0xfffdc54f
 8012140:	00023ab0 	.word	0x00023ab0

08012144 <_fstat_r>:
 8012144:	b538      	push	{r3, r4, r5, lr}
 8012146:	4d07      	ldr	r5, [pc, #28]	@ (8012164 <_fstat_r+0x20>)
 8012148:	2300      	movs	r3, #0
 801214a:	4604      	mov	r4, r0
 801214c:	4608      	mov	r0, r1
 801214e:	4611      	mov	r1, r2
 8012150:	602b      	str	r3, [r5, #0]
 8012152:	f7f2 f94b 	bl	80043ec <_fstat>
 8012156:	1c43      	adds	r3, r0, #1
 8012158:	d102      	bne.n	8012160 <_fstat_r+0x1c>
 801215a:	682b      	ldr	r3, [r5, #0]
 801215c:	b103      	cbz	r3, 8012160 <_fstat_r+0x1c>
 801215e:	6023      	str	r3, [r4, #0]
 8012160:	bd38      	pop	{r3, r4, r5, pc}
 8012162:	bf00      	nop
 8012164:	20006f5c 	.word	0x20006f5c

08012168 <_isatty_r>:
 8012168:	b538      	push	{r3, r4, r5, lr}
 801216a:	4d06      	ldr	r5, [pc, #24]	@ (8012184 <_isatty_r+0x1c>)
 801216c:	2300      	movs	r3, #0
 801216e:	4604      	mov	r4, r0
 8012170:	4608      	mov	r0, r1
 8012172:	602b      	str	r3, [r5, #0]
 8012174:	f7f2 f94a 	bl	800440c <_isatty>
 8012178:	1c43      	adds	r3, r0, #1
 801217a:	d102      	bne.n	8012182 <_isatty_r+0x1a>
 801217c:	682b      	ldr	r3, [r5, #0]
 801217e:	b103      	cbz	r3, 8012182 <_isatty_r+0x1a>
 8012180:	6023      	str	r3, [r4, #0]
 8012182:	bd38      	pop	{r3, r4, r5, pc}
 8012184:	20006f5c 	.word	0x20006f5c

08012188 <_sbrk_r>:
 8012188:	b538      	push	{r3, r4, r5, lr}
 801218a:	4d06      	ldr	r5, [pc, #24]	@ (80121a4 <_sbrk_r+0x1c>)
 801218c:	2300      	movs	r3, #0
 801218e:	4604      	mov	r4, r0
 8012190:	4608      	mov	r0, r1
 8012192:	602b      	str	r3, [r5, #0]
 8012194:	f7f2 f968 	bl	8004468 <_sbrk>
 8012198:	1c43      	adds	r3, r0, #1
 801219a:	d102      	bne.n	80121a2 <_sbrk_r+0x1a>
 801219c:	682b      	ldr	r3, [r5, #0]
 801219e:	b103      	cbz	r3, 80121a2 <_sbrk_r+0x1a>
 80121a0:	6023      	str	r3, [r4, #0]
 80121a2:	bd38      	pop	{r3, r4, r5, pc}
 80121a4:	20006f5c 	.word	0x20006f5c

080121a8 <abort>:
 80121a8:	b508      	push	{r3, lr}
 80121aa:	2006      	movs	r0, #6
 80121ac:	f000 f87a 	bl	80122a4 <raise>
 80121b0:	2001      	movs	r0, #1
 80121b2:	f7f2 f8cb 	bl	800434c <_exit>

080121b6 <_calloc_r>:
 80121b6:	b570      	push	{r4, r5, r6, lr}
 80121b8:	fba1 5402 	umull	r5, r4, r1, r2
 80121bc:	b934      	cbnz	r4, 80121cc <_calloc_r+0x16>
 80121be:	4629      	mov	r1, r5
 80121c0:	f7fe f980 	bl	80104c4 <_malloc_r>
 80121c4:	4606      	mov	r6, r0
 80121c6:	b928      	cbnz	r0, 80121d4 <_calloc_r+0x1e>
 80121c8:	4630      	mov	r0, r6
 80121ca:	bd70      	pop	{r4, r5, r6, pc}
 80121cc:	220c      	movs	r2, #12
 80121ce:	6002      	str	r2, [r0, #0]
 80121d0:	2600      	movs	r6, #0
 80121d2:	e7f9      	b.n	80121c8 <_calloc_r+0x12>
 80121d4:	462a      	mov	r2, r5
 80121d6:	4621      	mov	r1, r4
 80121d8:	f7fb feec 	bl	800dfb4 <memset>
 80121dc:	e7f4      	b.n	80121c8 <_calloc_r+0x12>
	...

080121e0 <__env_lock>:
 80121e0:	4801      	ldr	r0, [pc, #4]	@ (80121e8 <__env_lock+0x8>)
 80121e2:	f7fc bed3 	b.w	800ef8c <__retarget_lock_acquire_recursive>
 80121e6:	bf00      	nop
 80121e8:	20006f61 	.word	0x20006f61

080121ec <__env_unlock>:
 80121ec:	4801      	ldr	r0, [pc, #4]	@ (80121f4 <__env_unlock+0x8>)
 80121ee:	f7fc becf 	b.w	800ef90 <__retarget_lock_release_recursive>
 80121f2:	bf00      	nop
 80121f4:	20006f61 	.word	0x20006f61

080121f8 <_realloc_r>:
 80121f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121fc:	4607      	mov	r7, r0
 80121fe:	4614      	mov	r4, r2
 8012200:	460d      	mov	r5, r1
 8012202:	b921      	cbnz	r1, 801220e <_realloc_r+0x16>
 8012204:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012208:	4611      	mov	r1, r2
 801220a:	f7fe b95b 	b.w	80104c4 <_malloc_r>
 801220e:	b92a      	cbnz	r2, 801221c <_realloc_r+0x24>
 8012210:	f7fd fd5e 	bl	800fcd0 <_free_r>
 8012214:	4625      	mov	r5, r4
 8012216:	4628      	mov	r0, r5
 8012218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801221c:	f000 f85e 	bl	80122dc <_malloc_usable_size_r>
 8012220:	4284      	cmp	r4, r0
 8012222:	4606      	mov	r6, r0
 8012224:	d802      	bhi.n	801222c <_realloc_r+0x34>
 8012226:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801222a:	d8f4      	bhi.n	8012216 <_realloc_r+0x1e>
 801222c:	4621      	mov	r1, r4
 801222e:	4638      	mov	r0, r7
 8012230:	f7fe f948 	bl	80104c4 <_malloc_r>
 8012234:	4680      	mov	r8, r0
 8012236:	b908      	cbnz	r0, 801223c <_realloc_r+0x44>
 8012238:	4645      	mov	r5, r8
 801223a:	e7ec      	b.n	8012216 <_realloc_r+0x1e>
 801223c:	42b4      	cmp	r4, r6
 801223e:	4622      	mov	r2, r4
 8012240:	4629      	mov	r1, r5
 8012242:	bf28      	it	cs
 8012244:	4632      	movcs	r2, r6
 8012246:	f7fc feac 	bl	800efa2 <memcpy>
 801224a:	4629      	mov	r1, r5
 801224c:	4638      	mov	r0, r7
 801224e:	f7fd fd3f 	bl	800fcd0 <_free_r>
 8012252:	e7f1      	b.n	8012238 <_realloc_r+0x40>

08012254 <_raise_r>:
 8012254:	291f      	cmp	r1, #31
 8012256:	b538      	push	{r3, r4, r5, lr}
 8012258:	4605      	mov	r5, r0
 801225a:	460c      	mov	r4, r1
 801225c:	d904      	bls.n	8012268 <_raise_r+0x14>
 801225e:	2316      	movs	r3, #22
 8012260:	6003      	str	r3, [r0, #0]
 8012262:	f04f 30ff 	mov.w	r0, #4294967295
 8012266:	bd38      	pop	{r3, r4, r5, pc}
 8012268:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801226a:	b112      	cbz	r2, 8012272 <_raise_r+0x1e>
 801226c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012270:	b94b      	cbnz	r3, 8012286 <_raise_r+0x32>
 8012272:	4628      	mov	r0, r5
 8012274:	f000 f830 	bl	80122d8 <_getpid_r>
 8012278:	4622      	mov	r2, r4
 801227a:	4601      	mov	r1, r0
 801227c:	4628      	mov	r0, r5
 801227e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012282:	f000 b817 	b.w	80122b4 <_kill_r>
 8012286:	2b01      	cmp	r3, #1
 8012288:	d00a      	beq.n	80122a0 <_raise_r+0x4c>
 801228a:	1c59      	adds	r1, r3, #1
 801228c:	d103      	bne.n	8012296 <_raise_r+0x42>
 801228e:	2316      	movs	r3, #22
 8012290:	6003      	str	r3, [r0, #0]
 8012292:	2001      	movs	r0, #1
 8012294:	e7e7      	b.n	8012266 <_raise_r+0x12>
 8012296:	2100      	movs	r1, #0
 8012298:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801229c:	4620      	mov	r0, r4
 801229e:	4798      	blx	r3
 80122a0:	2000      	movs	r0, #0
 80122a2:	e7e0      	b.n	8012266 <_raise_r+0x12>

080122a4 <raise>:
 80122a4:	4b02      	ldr	r3, [pc, #8]	@ (80122b0 <raise+0xc>)
 80122a6:	4601      	mov	r1, r0
 80122a8:	6818      	ldr	r0, [r3, #0]
 80122aa:	f7ff bfd3 	b.w	8012254 <_raise_r>
 80122ae:	bf00      	nop
 80122b0:	200001a4 	.word	0x200001a4

080122b4 <_kill_r>:
 80122b4:	b538      	push	{r3, r4, r5, lr}
 80122b6:	4d07      	ldr	r5, [pc, #28]	@ (80122d4 <_kill_r+0x20>)
 80122b8:	2300      	movs	r3, #0
 80122ba:	4604      	mov	r4, r0
 80122bc:	4608      	mov	r0, r1
 80122be:	4611      	mov	r1, r2
 80122c0:	602b      	str	r3, [r5, #0]
 80122c2:	f7f2 f833 	bl	800432c <_kill>
 80122c6:	1c43      	adds	r3, r0, #1
 80122c8:	d102      	bne.n	80122d0 <_kill_r+0x1c>
 80122ca:	682b      	ldr	r3, [r5, #0]
 80122cc:	b103      	cbz	r3, 80122d0 <_kill_r+0x1c>
 80122ce:	6023      	str	r3, [r4, #0]
 80122d0:	bd38      	pop	{r3, r4, r5, pc}
 80122d2:	bf00      	nop
 80122d4:	20006f5c 	.word	0x20006f5c

080122d8 <_getpid_r>:
 80122d8:	f7f2 b820 	b.w	800431c <_getpid>

080122dc <_malloc_usable_size_r>:
 80122dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80122e0:	1f18      	subs	r0, r3, #4
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	bfbc      	itt	lt
 80122e6:	580b      	ldrlt	r3, [r1, r0]
 80122e8:	18c0      	addlt	r0, r0, r3
 80122ea:	4770      	bx	lr

080122ec <_init>:
 80122ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80122ee:	bf00      	nop
 80122f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80122f2:	bc08      	pop	{r3}
 80122f4:	469e      	mov	lr, r3
 80122f6:	4770      	bx	lr

080122f8 <_fini>:
 80122f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80122fa:	bf00      	nop
 80122fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80122fe:	bc08      	pop	{r3}
 8012300:	469e      	mov	lr, r3
 8012302:	4770      	bx	lr
