<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Other?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Other/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="CPU_Subsystem_Preface_INTERNAL-ONLY_NOTE_4iu913pm6" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\CPU_Subsystem_Preface_INTERNAL-ONLY_NOTE_4iu913pm6.xml" xtrc="topic:1;2:144">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\CPU_Subsystem_Preface_INTERNAL-ONLY_NOTE_4iu913pm6.xml" xtrc="title:1;3:11">CPU Subsystem Preface â€“ INTERNAL-ONLY NOTES</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\CPU_Subsystem_Preface_INTERNAL-ONLY_NOTE_4iu913pm6.xml" xtrc="body:1;4:10">
      

      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\CPU_Subsystem_Preface_INTERNAL-ONLY_NOTE_4iu913pm6.xml" xtrc="p:1;7:10">The following sections are customer facing HWS content for the CPU
      Subsystem. These sections deliberately exclude many internal details
      including the L1/L2 cache and L3 memory sizes, Cortex-A9 configuration
      options, references to internal-only peripherals that customers do not
      need visibility of (such as GDMA, PKT_CACHE, timers, Coresight,
      JTAG2AHB), and supported features presently selected to be
      not-customer-visible (such as SPI memory controller support for per-byte
      in-line ECC, and a second SPI memory controller chip select).</p>

      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\CPU_Subsystem_Preface_INTERNAL-ONLY_NOTE_4iu913pm6.xml" xtrc="p:2;16:10">For a complete specification of the CPU Subsystem with all
      internal details, refer to the PM10_82_09_A CPU_G5 Subsystem TSB
      Engineering Document [<xref href="http://bby1dms01/docmgmt/fileinfo.cfm?file_id=424307" scope="external" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\CPU_Subsystem_Preface_INTERNAL-ONLY_NOTE_4iu913pm6.xml" xtrc="xref:1;18:112"><?ditaot usertext?>ESC-2161036</xref>].</p>
    </body>
</topic>