// Seed: 3522103167
module module_0 #(
    parameter id_6 = 32'd18
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3;
  ;
  logic [7:0] id_4 = id_4;
  tri0 id_5 = 1;
  wire _id_6 = id_1;
  wire id_7 = id_4[-1'h0];
  wire [-1 'b0 : id_6] id_8 = id_3;
endmodule
module module_1 #(
    parameter id_12 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout logic [7:0] id_15;
  input wire id_14;
  output wire id_13;
  inout wire _id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  module_0 modCall_1 (
      id_4,
      id_11
  );
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_15[-1==id_12] = id_3;
endmodule
