<stg><name>YCrCb2rgb<1080, 1920></name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %gray_dst_4202, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb_dst_4200, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln303 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
bb:0 %indvar_flatten = phi i21, void, i21 %add_ln303, void %.split

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb:1 %icmp_ln303 = icmp_eq  i21 %indvar_flatten, i21

]]></Node>
<StgValue><ssdm name="icmp_ln303"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb:2 %add_ln303 = add i21 %indvar_flatten, i21

]]></Node>
<StgValue><ssdm name="add_ln303"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb:3 %br_ln303 = br i1 %icmp_ln303, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:4 %tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %gray_dst_4202

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:5 %call_ret = call i24 @ExtractPixel, i24 %tmp_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="24">
<![CDATA[
.split:6 %ycrcb_V_0 = extractvalue i24 %call_ret

]]></Node>
<StgValue><ssdm name="ycrcb_V_0"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="24">
<![CDATA[
.split:7 %ycrcb_V_1 = extractvalue i24 %call_ret

]]></Node>
<StgValue><ssdm name="ycrcb_V_1"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="24">
<![CDATA[
.split:8 %ycrcb_V_2 = extractvalue i24 %call_ret

]]></Node>
<StgValue><ssdm name="ycrcb_V_2"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:9 %xor_ln974 = xor i8 %ycrcb_V_1, i8

]]></Node>
<StgValue><ssdm name="xor_ln974"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="8">
<![CDATA[
.split:10 %sext_ln974 = sext i8 %xor_ln974

]]></Node>
<StgValue><ssdm name="sext_ln974"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="25" op_0_bw="8">
<![CDATA[
.split:11 %sext_ln974_1 = sext i8 %xor_ln974

]]></Node>
<StgValue><ssdm name="sext_ln974_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split:12 %R = mul i25, i25 %sext_ln974_1

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:25 %H_G1 = mul i24, i24 %sext_ln974

]]></Node>
<StgValue><ssdm name="H_G1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:26 %xor_ln984 = xor i8 %ycrcb_V_2, i8

]]></Node>
<StgValue><ssdm name="xor_ln984"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="8">
<![CDATA[
.split:27 %sext_ln984 = sext i8 %xor_ln984

]]></Node>
<StgValue><ssdm name="sext_ln984"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="23" op_0_bw="8">
<![CDATA[
.split:28 %sext_ln984_1 = sext i8 %xor_ln984

]]></Node>
<StgValue><ssdm name="sext_ln984_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split:29 %H_G2 = mul i23, i23 %sext_ln984_1

]]></Node>
<StgValue><ssdm name="H_G2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split:42 %B = mul i25, i25 %sext_ln984

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split:12 %R = mul i25, i25 %sext_ln974_1

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:25 %H_G1 = mul i24, i24 %sext_ln974

]]></Node>
<StgValue><ssdm name="H_G1"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split:29 %H_G2 = mul i23, i23 %sext_ln984_1

]]></Node>
<StgValue><ssdm name="H_G2"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split:42 %B = mul i25, i25 %sext_ln984

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split:12 %R = mul i25, i25 %sext_ln974_1

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:25 %H_G1 = mul i24, i24 %sext_ln974

]]></Node>
<StgValue><ssdm name="H_G1"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split:29 %H_G2 = mul i23, i23 %sext_ln984_1

]]></Node>
<StgValue><ssdm name="H_G2"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split:42 %B = mul i25, i25 %sext_ln984

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_303_1_VITIS_LOOP_305_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:2 %specpipeline_ln302 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln302"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:3 %specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln302"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split:12 %R = mul i25, i25 %sext_ln974_1

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="8">
<![CDATA[
.split:13 %zext_ln736 = zext i8 %ycrcb_V_0

]]></Node>
<StgValue><ssdm name="zext_ln736"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:14 %trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %R, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="10">
<![CDATA[
.split:15 %sext_ln738 = sext i10 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln738"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:16 %trunc_ln738_4 = partselect i8 @_ssdm_op_PartSelect.i8.i25.i32.i32, i25 %R, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln738_4"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:17 %Value_int = add i11 %sext_ln738, i11 %zext_ln736

]]></Node>
<StgValue><ssdm name="Value_int"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:18 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %Value_int, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:19 %icmp_ln740 = icmp_sgt  i3 %tmp, i3

]]></Node>
<StgValue><ssdm name="icmp_ln740"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
.split:20 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Value_int, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:21 %Value_uchar = add i8 %ycrcb_V_0, i8 %trunc_ln738_4

]]></Node>
<StgValue><ssdm name="Value_uchar"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:22 %select_ln740 = select i1 %icmp_ln740, i8, i8

]]></Node>
<StgValue><ssdm name="select_ln740"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:23 %or_ln740 = or i1 %icmp_ln740, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="or_ln740"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:24 %Value_uchar_11 = select i1 %or_ln740, i8 %select_ln740, i8 %Value_uchar

]]></Node>
<StgValue><ssdm name="Value_uchar_11"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:25 %H_G1 = mul i24, i24 %sext_ln974

]]></Node>
<StgValue><ssdm name="H_G1"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split:29 %H_G2 = mul i23, i23 %sext_ln984_1

]]></Node>
<StgValue><ssdm name="H_G2"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:30 %sat_G1 = partselect i9 @_ssdm_op_PartSelect.i9.i24.i32.i32, i24 %H_G1, i32, i32

]]></Node>
<StgValue><ssdm name="sat_G1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="9">
<![CDATA[
.split:31 %sext_ln986 = sext i9 %sat_G1

]]></Node>
<StgValue><ssdm name="sext_ln986"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:32 %sat_G2 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %H_G2, i32, i32

]]></Node>
<StgValue><ssdm name="sat_G2"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="8">
<![CDATA[
.split:33 %sext_ln987 = sext i8 %sat_G2

]]></Node>
<StgValue><ssdm name="sext_ln987"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="8">
<![CDATA[
.split:34 %zext_ln989 = zext i8 %ycrcb_V_0

]]></Node>
<StgValue><ssdm name="zext_ln989"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:35 %sub_ln989 = sub i10 %zext_ln989, i10 %sext_ln986

]]></Node>
<StgValue><ssdm name="sub_ln989"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="10">
<![CDATA[
.split:36 %sext_ln989 = sext i10 %sub_ln989

]]></Node>
<StgValue><ssdm name="sext_ln989"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:37 %res = sub i11 %sext_ln989, i11 %sext_ln987

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:38 %tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %res, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:39 %icmp_ln990 = icmp_ne  i3 %tmp_5, i3

]]></Node>
<StgValue><ssdm name="icmp_ln990"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="11">
<![CDATA[
.split:40 %trunc_ln995 = trunc i11 %res

]]></Node>
<StgValue><ssdm name="trunc_ln995"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:41 %rgb_V_1 = select i1 %icmp_ln990, i8, i8 %trunc_ln995

]]></Node>
<StgValue><ssdm name="rgb_V_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split:42 %B = mul i25, i25 %sext_ln984

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:43 %trunc_ln738_5 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %B, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln738_5"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="10">
<![CDATA[
.split:44 %sext_ln738_2 = sext i10 %trunc_ln738_5

]]></Node>
<StgValue><ssdm name="sext_ln738_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:45 %trunc_ln738_6 = partselect i8 @_ssdm_op_PartSelect.i8.i25.i32.i32, i25 %B, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln738_6"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:46 %Value_int_2 = add i11 %sext_ln738_2, i11 %zext_ln736

]]></Node>
<StgValue><ssdm name="Value_int_2"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:47 %tmp_6 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %Value_int_2, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:48 %icmp_ln740_2 = icmp_sgt  i3 %tmp_6, i3

]]></Node>
<StgValue><ssdm name="icmp_ln740_2"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
.split:49 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Value_int_2, i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:50 %Value_uchar_9 = add i8 %ycrcb_V_0, i8 %trunc_ln738_6

]]></Node>
<StgValue><ssdm name="Value_uchar_9"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:51 %select_ln740_5 = select i1 %icmp_ln740_2, i8, i8

]]></Node>
<StgValue><ssdm name="select_ln740_5"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:52 %or_ln740_2 = or i1 %icmp_ln740_2, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="or_ln740_2"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split:53 %Value_uchar_12 = select i1 %or_ln740_2, i8 %select_ln740_5, i8 %Value_uchar_9

]]></Node>
<StgValue><ssdm name="Value_uchar_12"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.split:54 %rgb_packed = call i24 @PackPixel, i8 %Value_uchar_11, i8 %rgb_V_1, i8 %Value_uchar_12

]]></Node>
<StgValue><ssdm name="rgb_packed"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split:55 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %rgb_dst_4200, i24 %rgb_packed

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.split:56 %br_ln0 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
:0 %ret_ln317 = ret

]]></Node>
<StgValue><ssdm name="ret_ln317"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
