<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: randsequence weights test
rc: 1 (means success: 0)
tags: 18.17.1
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-18
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-18/18.17.1--random-production-weights_0.sv.html" target="file-frame">tests/chapter-18/18.17.1--random-production-weights_0.sv</a>
defines: 
time_elapsed: 0.079s
ram usage: 11068 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/tests/chapter-18 <a href="../../../tests/chapter-18/18.17.1--random-production-weights_0.sv.html" target="file-frame">tests/chapter-18/18.17.1--random-production-weights_0.sv</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/tests/chapter-18 <a href="../../../tests/chapter-18/18.17.1--random-production-weights_0.sv.html" target="file-frame">tests/chapter-18/18.17.1--random-production-weights_0.sv</a>
%Error-UNSUPPORTED: <a href="../../../tests/chapter-18/18.17.1--random-production-weights_0.sv.html#l-9" target="file-frame">tests/chapter-18/18.17.1--random-production-weights_0.sv:9</a>:5: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;randsequence&#39;
%Error: <a href="../../../tests/chapter-18/18.17.1--random-production-weights_0.sv.html#l-10" target="file-frame">tests/chapter-18/18.17.1--random-production-weights_0.sv:10</a>:9: syntax error, unexpected IDENTIFIER
%Error: <a href="../../../tests/chapter-18/18.17.1--random-production-weights_0.sv.html#l-11" target="file-frame">tests/chapter-18/18.17.1--random-production-weights_0.sv:11</a>:21: syntax error, unexpected &#39;=&#39;, expecting &#39;,&#39; or &#39;}&#39;
%Error: <a href="../../../tests/chapter-18/18.17.1--random-production-weights_0.sv.html#l-12" target="file-frame">tests/chapter-18/18.17.1--random-production-weights_0.sv:12</a>:22: syntax error, unexpected &#39;=&#39;, expecting &#39;,&#39; or &#39;}&#39;
%Error-UNSUPPORTED: <a href="../../../tests/chapter-18/18.17.1--random-production-weights_0.sv.html#l-13" target="file-frame">tests/chapter-18/18.17.1--random-production-weights_0.sv:13</a>:5: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
%Error: Exiting due to 5 error(s)
        ... See the manual and https://verilator.org for more assistance.
+ exit 1

</pre>
</body>